Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Apr 22 15:55:49 2024
| Host         : P2-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Wrapper_timing_summary_routed.rpt -pb Wrapper_timing_summary_routed.pb -rpx Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-14  Critical Warning  LUT on the clock tree                                             1           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       24          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      3           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        4           
TIMING-16  Warning           Large setup violation                                             26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (8)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.585      -57.745                    139                 3522        0.080        0.000                      0                 3522        3.000        0.000                       0                  1815  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
pll/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 10.000}     20.000          50.000          
sys_clk_pin           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
pll/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       -1.585      -57.745                    139                 3470        0.080        0.000                      0                 3470        9.020        0.000                       0                  1809  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  
sys_clk_pin                 8.383        0.000                      0                    2        0.239        0.000                      0                    2        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.343        0.000                      0                   50        7.692        0.000                      0                   50  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  pll/inst/clk_in1
  To Clock:  pll/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pll/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          139  Failing Endpoints,  Worst Slack       -1.585ns,  Total Violation      -57.745ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.317ns  (logic 1.820ns (21.882%)  route 6.497ns (78.118%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 16.544 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.765    15.350    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124    15.474 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__34/O
                         net (fo=1, routed)           0.670    16.144    CPU/dx/ir/dff_loop[31].dff/q_i_3__34_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.268 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__63/O
                         net (fo=6, routed)           0.338    16.606    CPU/dx/ir/dff_loop[31].dff/q_i_2__63_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.124    16.730 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__32_comp/O
                         net (fo=6, routed)           0.617    17.347    CPU/dx/ir/dff_loop[31].dff/q_i_3__32_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I3_O)        0.124    17.471 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__68_comp_1/O
                         net (fo=1, routed)           0.000    17.471    CPU/md/divider/r_divisor/dff_loop[30].dff/wDiv_B[0]
    SLICE_X55Y70         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.493    16.544    CPU/md/divider/r_divisor/dff_loop[30].dff/clk_out1
    SLICE_X55Y70         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg/C
                         clock pessimism             -0.579    15.965    
                         clock uncertainty           -0.108    15.857    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)        0.029    15.886    CPU/md/divider/r_divisor/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -17.471    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (VIOLATED) :        -1.546ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.285ns  (logic 1.820ns (21.966%)  route 6.465ns (78.034%))
  Logic Levels:           11  (LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 16.548 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.765    15.350    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124    15.474 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__34/O
                         net (fo=1, routed)           0.670    16.144    CPU/dx/ir/dff_loop[31].dff/q_i_3__34_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.268 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__63/O
                         net (fo=6, routed)           0.338    16.606    CPU/dx/ir/dff_loop[31].dff/q_i_2__63_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.124    16.730 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__32_comp/O
                         net (fo=6, routed)           0.585    17.315    CPU/dx/ir/dff_loop[31].dff/q_i_3__32_n_0
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.124    17.439 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__478/O
                         net (fo=1, routed)           0.000    17.439    CPU/md/divider/r_divisor/dff_loop[22].dff/wDiv_B[0]
    SLICE_X57Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.497    16.548    CPU/md/divider/r_divisor/dff_loop[22].dff/clk_out1
    SLICE_X57Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg/C
                         clock pessimism             -0.579    15.969    
                         clock uncertainty           -0.108    15.861    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)        0.032    15.893    CPU/md/divider/r_divisor/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.893    
                         arrival time                         -17.439    
  -------------------------------------------------------------------
                         slack                                 -1.546    

Slack (VIOLATED) :        -1.519ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.299ns  (logic 1.944ns (23.423%)  route 6.355ns (76.577%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=2 LUT6=5)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 16.544 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.585    15.169    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.293 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__66/O
                         net (fo=5, routed)           0.317    15.610    CPU/dx/ir/dff_loop[31].dff/q_i_2__66_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.124    15.734 f  CPU/dx/ir/dff_loop[31].dff/q_i_7__51_comp/O
                         net (fo=1, routed)           0.154    15.888    CPU/dx/ir/dff_loop[31].dff/q_i_7__51_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I3_O)        0.124    16.012 f  CPU/dx/ir/dff_loop[31].dff/q_i_3__200_comp_2/O
                         net (fo=3, routed)           0.757    16.769    CPU/dx/ir/dff_loop[31].dff/q_i_3__200_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.893 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__170/O
                         net (fo=3, routed)           0.436    17.329    CPU/dx/ir/dff_loop[31].dff/q_i_3__170_n_0
    SLICE_X54Y70         LUT3 (Prop_lut3_I1_O)        0.124    17.453 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__61/O
                         net (fo=1, routed)           0.000    17.453    CPU/md/divider/r_divisor/dff_loop[28].dff/wDiv_B[0]
    SLICE_X54Y70         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.493    16.544    CPU/md/divider/r_divisor/dff_loop[28].dff/clk_out1
    SLICE_X54Y70         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg/C
                         clock pessimism             -0.579    15.965    
                         clock uncertainty           -0.108    15.857    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.077    15.934    CPU/md/divider/r_divisor/dff_loop[28].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.934    
                         arrival time                         -17.453    
  -------------------------------------------------------------------
                         slack                                 -1.519    

Slack (VIOLATED) :        -1.496ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.278ns  (logic 1.813ns (21.900%)  route 6.465ns (78.100%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 16.548 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.765    15.350    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124    15.474 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__34/O
                         net (fo=1, routed)           0.670    16.144    CPU/dx/ir/dff_loop[31].dff/q_i_3__34_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.268 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__63/O
                         net (fo=6, routed)           0.338    16.606    CPU/dx/ir/dff_loop[31].dff/q_i_2__63_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.124    16.730 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__32_comp/O
                         net (fo=6, routed)           0.585    17.315    CPU/dx/ir/dff_loop[31].dff/q_i_3__32_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I1_O)        0.117    17.432 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__477/O
                         net (fo=1, routed)           0.000    17.432    CPU/md/divider/r_divisor/dff_loop[23].dff/wDiv_B[0]
    SLICE_X57Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.497    16.548    CPU/md/divider/r_divisor/dff_loop[23].dff/clk_out1
    SLICE_X57Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg/C
                         clock pessimism             -0.579    15.969    
                         clock uncertainty           -0.108    15.861    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)        0.075    15.936    CPU/md/divider/r_divisor/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.936    
                         arrival time                         -17.432    
  -------------------------------------------------------------------
                         slack                                 -1.496    

Slack (VIOLATED) :        -1.470ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.291ns  (logic 1.936ns (23.350%)  route 6.355ns (76.650%))
  Logic Levels:           12  (LUT3=1 LUT4=3 LUT5=3 LUT6=5)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 16.544 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.585    15.169    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X52Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.293 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__66/O
                         net (fo=5, routed)           0.317    15.610    CPU/dx/ir/dff_loop[31].dff/q_i_2__66_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.124    15.734 f  CPU/dx/ir/dff_loop[31].dff/q_i_7__51_comp/O
                         net (fo=1, routed)           0.154    15.888    CPU/dx/ir/dff_loop[31].dff/q_i_7__51_n_0
    SLICE_X55Y67         LUT6 (Prop_lut6_I3_O)        0.124    16.012 f  CPU/dx/ir/dff_loop[31].dff/q_i_3__200_comp_2/O
                         net (fo=3, routed)           0.757    16.769    CPU/dx/ir/dff_loop[31].dff/q_i_3__200_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I1_O)        0.124    16.893 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__170/O
                         net (fo=3, routed)           0.436    17.329    CPU/dx/ir/dff_loop[31].dff/q_i_3__170_n_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I3_O)        0.116    17.445 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__62/O
                         net (fo=1, routed)           0.000    17.445    CPU/md/divider/r_divisor/dff_loop[29].dff/wDiv_B[0]
    SLICE_X54Y70         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.493    16.544    CPU/md/divider/r_divisor/dff_loop[29].dff/clk_out1
    SLICE_X54Y70         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg/C
                         clock pessimism             -0.579    15.965    
                         clock uncertainty           -0.108    15.857    
    SLICE_X54Y70         FDRE (Setup_fdre_C_D)        0.118    15.975    CPU/md/divider/r_divisor/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.975    
                         arrival time                         -17.445    
  -------------------------------------------------------------------
                         slack                                 -1.470    

Slack (VIOLATED) :        -1.445ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[15].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.183ns  (logic 1.820ns (22.241%)  route 6.363ns (77.759%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 16.548 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.765    15.350    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124    15.474 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__34/O
                         net (fo=1, routed)           0.670    16.144    CPU/dx/ir/dff_loop[31].dff/q_i_3__34_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.268 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__63/O
                         net (fo=6, routed)           0.344    16.612    CPU/dx/ir/dff_loop[31].dff/q_i_2__63_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I2_O)        0.124    16.736 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__171/O
                         net (fo=6, routed)           0.477    17.213    CPU/dx/ir/dff_loop[31].dff/q_i_3__171_n_0
    SLICE_X57Y67         LUT6 (Prop_lut6_I1_O)        0.124    17.337 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__474/O
                         net (fo=1, routed)           0.000    17.337    CPU/md/divider/r_divisor/dff_loop[15].dff/wDiv_B[0]
    SLICE_X57Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[15].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.497    16.548    CPU/md/divider/r_divisor/dff_loop[15].dff/clk_out1
    SLICE_X57Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[15].dff/q_reg/C
                         clock pessimism             -0.579    15.969    
                         clock uncertainty           -0.108    15.861    
    SLICE_X57Y67         FDRE (Setup_fdre_C_D)        0.031    15.892    CPU/md/divider/r_divisor/dff_loop[15].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.892    
                         arrival time                         -17.337    
  -------------------------------------------------------------------
                         slack                                 -1.445    

Slack (VIOLATED) :        -1.415ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.149ns  (logic 1.820ns (22.333%)  route 6.329ns (77.667%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -3.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.456ns = ( 16.544 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.765    15.350    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124    15.474 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__34/O
                         net (fo=1, routed)           0.670    16.144    CPU/dx/ir/dff_loop[31].dff/q_i_3__34_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.268 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__63/O
                         net (fo=6, routed)           0.338    16.606    CPU/dx/ir/dff_loop[31].dff/q_i_2__63_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I4_O)        0.124    16.730 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__32_comp/O
                         net (fo=6, routed)           0.449    17.179    CPU/dx/ir/dff_loop[31].dff/q_i_3__32_n_0
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.124    17.303 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__67_comp_1/O
                         net (fo=1, routed)           0.000    17.303    CPU/md/divider/r_divisor/dff_loop[31].dff/c7
    SLICE_X55Y70         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.493    16.544    CPU/md/divider/r_divisor/dff_loop[31].dff/clk_out1
    SLICE_X55Y70         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg/C
                         clock pessimism             -0.579    15.965    
                         clock uncertainty           -0.108    15.857    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)        0.031    15.888    CPU/md/divider/r_divisor/dff_loop[31].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.888    
                         arrival time                         -17.303    
  -------------------------------------------------------------------
                         slack                                 -1.415    

Slack (VIOLATED) :        -1.397ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[13].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.133ns  (logic 1.820ns (22.378%)  route 6.313ns (77.622%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -3.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.452ns = ( 16.548 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.765    15.350    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124    15.474 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__34/O
                         net (fo=1, routed)           0.670    16.144    CPU/dx/ir/dff_loop[31].dff/q_i_3__34_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.268 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__63/O
                         net (fo=6, routed)           0.344    16.612    CPU/dx/ir/dff_loop[31].dff/q_i_2__63_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I2_O)        0.124    16.736 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__171/O
                         net (fo=6, routed)           0.427    17.163    CPU/dx/ir/dff_loop[31].dff/q_i_3__171_n_0
    SLICE_X53Y66         LUT4 (Prop_lut4_I1_O)        0.124    17.287 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__476/O
                         net (fo=1, routed)           0.000    17.287    CPU/md/divider/r_divisor/dff_loop[13].dff/wDiv_B[0]
    SLICE_X53Y66         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[13].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.497    16.548    CPU/md/divider/r_divisor/dff_loop[13].dff/clk_out1
    SLICE_X53Y66         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[13].dff/q_reg/C
                         clock pessimism             -0.579    15.969    
                         clock uncertainty           -0.108    15.861    
    SLICE_X53Y66         FDRE (Setup_fdre_C_D)        0.029    15.890    CPU/md/divider/r_divisor/dff_loop[13].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.890    
                         arrival time                         -17.287    
  -------------------------------------------------------------------
                         slack                                 -1.397    

Slack (VIOLATED) :        -1.395ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[10].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.130ns  (logic 1.820ns (22.386%)  route 6.310ns (77.614%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -3.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 16.547 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.765    15.350    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124    15.474 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__34/O
                         net (fo=1, routed)           0.670    16.144    CPU/dx/ir/dff_loop[31].dff/q_i_3__34_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.268 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__63/O
                         net (fo=6, routed)           0.344    16.612    CPU/dx/ir/dff_loop[31].dff/q_i_2__63_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I2_O)        0.124    16.736 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__171/O
                         net (fo=6, routed)           0.424    17.160    CPU/dx/ir/dff_loop[31].dff/q_i_3__171_n_0
    SLICE_X53Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.284 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__65/O
                         net (fo=1, routed)           0.000    17.284    CPU/md/divider/r_divisor/dff_loop[10].dff/wDiv_B[0]
    SLICE_X53Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[10].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.496    16.547    CPU/md/divider/r_divisor/dff_loop[10].dff/clk_out1
    SLICE_X53Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[10].dff/q_reg/C
                         clock pessimism             -0.579    15.968    
                         clock uncertainty           -0.108    15.860    
    SLICE_X53Y67         FDRE (Setup_fdre_C_D)        0.029    15.889    CPU/md/divider/r_divisor/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.889    
                         arrival time                         -17.284    
  -------------------------------------------------------------------
                         slack                                 -1.395    

Slack (VIOLATED) :        -1.385ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[29].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_divisor/dff_loop[11].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        8.172ns  (logic 1.820ns (22.271%)  route 6.352ns (77.729%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -3.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.453ns = ( 16.547 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.846ns = ( 9.154 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.625     9.154    CPU/dx/ir/dff_loop[29].dff/nClock
    SLICE_X49Y65         FDRE                                         r  CPU/dx/ir/dff_loop[29].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y65         FDRE (Prop_fdre_C_Q)         0.456     9.610 r  CPU/dx/ir/dff_loop[29].dff/q_reg/Q
                         net (fo=13, routed)          0.855    10.465    CPU/dx/ir/dff_loop[31].dff/q_reg_187
    SLICE_X47Y66         LUT5 (Prop_lut5_I1_O)        0.124    10.589 r  CPU/dx/ir/dff_loop[31].dff/q_i_17__2/O
                         net (fo=8, routed)           0.631    11.220    CPU/dx/ir/dff_loop[31].dff/q_i_17__2_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I1_O)        0.124    11.344 r  CPU/dx/ir/dff_loop[31].dff/q_i_11__16/O
                         net (fo=25, routed)          0.516    11.860    CPU/dx/ir/dff_loop[31].dff/q_reg_51
    SLICE_X51Y66         LUT6 (Prop_lut6_I5_O)        0.124    11.984 r  CPU/dx/ir/dff_loop[31].dff/q_i_9__24/O
                         net (fo=2, routed)           0.654    12.639    CPU/dx/ir/dff_loop[31].dff/q_reg_56
    SLICE_X51Y66         LUT6 (Prop_lut6_I0_O)        0.124    12.763 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__124/O
                         net (fo=5, routed)           0.937    13.699    CPU/dx/ir/dff_loop[31].dff/q_i_3__124_n_0
    SLICE_X51Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.823 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__310/O
                         net (fo=1, routed)           0.305    14.128    CPU/dx/ir/dff_loop[31].dff/q_i_2__310_n_0
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.124    14.252 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__330/O
                         net (fo=29, routed)          0.208    14.460    CPU/dx/ir/dff_loop[31].dff/q_reg_50
    SLICE_X52Y69         LUT3 (Prop_lut3_I0_O)        0.124    14.584 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__198/O
                         net (fo=58, routed)          0.765    15.350    CPU/dx/ir/dff_loop[31].dff/q_reg_3
    SLICE_X54Y68         LUT2 (Prop_lut2_I0_O)        0.124    15.474 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__34/O
                         net (fo=1, routed)           0.670    16.144    CPU/dx/ir/dff_loop[31].dff/q_i_3__34_n_0
    SLICE_X54Y68         LUT6 (Prop_lut6_I0_O)        0.124    16.268 r  CPU/dx/ir/dff_loop[31].dff/q_i_2__63/O
                         net (fo=6, routed)           0.344    16.612    CPU/dx/ir/dff_loop[31].dff/q_i_2__63_n_0
    SLICE_X53Y68         LUT4 (Prop_lut4_I2_O)        0.124    16.736 r  CPU/dx/ir/dff_loop[31].dff/q_i_3__171/O
                         net (fo=6, routed)           0.466    17.202    CPU/dx/ir/dff_loop[31].dff/q_i_3__171_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.124    17.326 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__486/O
                         net (fo=1, routed)           0.000    17.326    CPU/md/divider/r_divisor/dff_loop[11].dff/wDiv_B[0]
    SLICE_X54Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[11].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.496    16.547    CPU/md/divider/r_divisor/dff_loop[11].dff/clk_out1
    SLICE_X54Y67         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[11].dff/q_reg/C
                         clock pessimism             -0.579    15.968    
                         clock uncertainty           -0.108    15.860    
    SLICE_X54Y67         FDRE (Setup_fdre_C_D)        0.081    15.941    CPU/md/divider/r_divisor/dff_loop[11].dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -17.326    
  -------------------------------------------------------------------
                         slack                                 -1.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 game_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            converter/units_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.138%)  route 0.245ns (59.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.558    -0.804    clock
    SLICE_X42Y114        FDRE                                         r  game_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y114        FDRE (Prop_fdre_C_Q)         0.164    -0.640 r  game_score_reg[0]/Q
                         net (fo=2, routed)           0.245    -0.395    converter/Q[0]
    SLICE_X55Y115        FDRE                                         r  converter/units_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.822    -0.768    converter/clk_out1
    SLICE_X55Y115        FDRE                                         r  converter/units_reg[0]/C
                         clock pessimism              0.223    -0.545    
    SLICE_X55Y115        FDRE (Hold_fdre_C_D)         0.070    -0.475    converter/units_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.395    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[31].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[29].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.209ns (42.113%)  route 0.287ns (57.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.810ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.552    -0.810    CPU/md/multiplier/r_product/dff_loop[31].dff/clk_out1
    SLICE_X54Y73         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[31].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164    -0.646 r  CPU/md/multiplier/r_product/dff_loop[31].dff/q_reg/Q
                         net (fo=2, routed)           0.287    -0.359    CPU/dx/ir/dff_loop[31].dff/wMult_data_result[28]
    SLICE_X51Y77         LUT3 (Prop_lut3_I2_O)        0.045    -0.314 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__93/O
                         net (fo=1, routed)           0.000    -0.314    CPU/md/multiplier/r_product/dff_loop[29].dff/q_reg_1
    SLICE_X51Y77         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[29].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.822    -0.768    CPU/md/multiplier/r_product/dff_loop[29].dff/clk_out1
    SLICE_X51Y77         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[29].dff/q_reg/C
                         clock pessimism              0.223    -0.545    
    SLICE_X51Y77         FDRE (Hold_fdre_C_D)         0.092    -0.453    CPU/md/multiplier/r_product/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 CPU/md/multiplier/r_product/dff_loop[6].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/multiplier/r_product/dff_loop[4].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.246ns (48.246%)  route 0.264ns (51.754%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.764ns
    Source Clock Delay      (SCD):    -0.804ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.558    -0.804    CPU/md/multiplier/r_product/dff_loop[6].dff/clk_out1
    SLICE_X50Y68         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[6].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y68         FDRE (Prop_fdre_C_Q)         0.148    -0.656 r  CPU/md/multiplier/r_product/dff_loop[6].dff/q_reg/Q
                         net (fo=2, routed)           0.264    -0.392    CPU/dx/ir/dff_loop[31].dff/wMult_data_result[3]
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.098    -0.294 r  CPU/dx/ir/dff_loop[31].dff/q_i_1__70/O
                         net (fo=1, routed)           0.000    -0.294    CPU/md/multiplier/r_product/dff_loop[4].dff/q_reg_1
    SLICE_X52Y67         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[4].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.826    -0.764    CPU/md/multiplier/r_product/dff_loop[4].dff/clk_out1
    SLICE_X52Y67         FDRE                                         r  CPU/md/multiplier/r_product/dff_loop[4].dff/q_reg/C
                         clock pessimism              0.223    -0.541    
    SLICE_X52Y67         FDRE (Hold_fdre_C_D)         0.091    -0.450    CPU/md/multiplier/r_product/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[26].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[26].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.294%)  route 0.105ns (42.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 10.657 - 10.000 ) 
    Source Clock Delay      (SCD):    0.261ns = ( 10.261 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.722     9.361    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.406 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.674    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.700 r  q_reg_i_3/O
                         net (fo=522, routed)         0.562    10.261    CPU/fd/pc/dff_loop[26].dff/nClock
    SLICE_X39Y85         FDRE                                         r  CPU/fd/pc/dff_loop[26].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141    10.402 r  CPU/fd/pc/dff_loop[26].dff/q_reg/Q
                         net (fo=1, routed)           0.105    10.508    CPU/dx/pc/dff_loop[26].dff/q_reg_0
    SLICE_X40Y84         FDRE                                         r  CPU/dx/pc/dff_loop[26].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.027     9.438    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.494 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.796    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.825 r  q_reg_i_3/O
                         net (fo=522, routed)         0.832    10.657    CPU/dx/pc/dff_loop[26].dff/nClock
    SLICE_X40Y84         FDRE                                         r  CPU/dx/pc/dff_loop[26].dff/q_reg/C
                         clock pessimism             -0.381    10.275    
    SLICE_X40Y84         FDRE (Hold_fdre_C_D)         0.070    10.345    CPU/dx/pc/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.345    
                         arrival time                          10.508    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[18].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[18].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.585%)  route 0.104ns (42.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 10.657 - 10.000 ) 
    Source Clock Delay      (SCD):    0.262ns = ( 10.262 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.722     9.361    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.406 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.674    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.700 r  q_reg_i_3/O
                         net (fo=522, routed)         0.563    10.262    CPU/fd/pc/dff_loop[18].dff/nClock
    SLICE_X36Y83         FDRE                                         r  CPU/fd/pc/dff_loop[18].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141    10.403 r  CPU/fd/pc/dff_loop[18].dff/q_reg/Q
                         net (fo=1, routed)           0.104    10.507    CPU/dx/pc/dff_loop[18].dff/q_reg_1
    SLICE_X34Y83         FDRE                                         r  CPU/dx/pc/dff_loop[18].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.027     9.438    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.494 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.796    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.825 r  q_reg_i_3/O
                         net (fo=522, routed)         0.832    10.657    CPU/dx/pc/dff_loop[18].dff/nClock
    SLICE_X34Y83         FDRE                                         r  CPU/dx/pc/dff_loop[18].dff/q_reg/C
                         clock pessimism             -0.380    10.276    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.063    10.339    CPU/dx/pc/dff_loop[18].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.339    
                         arrival time                          10.507    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 CPU/md/count/t3/dff/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t5/dff/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.109%)  route 0.087ns (31.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.564    -0.798    CPU/md/count/t3/dff/clk_out1
    SLICE_X40Y64         FDCE                                         r  CPU/md/count/t3/dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.657 r  CPU/md/count/t3/dff/q_reg/Q
                         net (fo=5, routed)           0.087    -0.570    CPU/md/count/t5/dff/wCount[2]
    SLICE_X41Y64         LUT6 (Prop_lut6_I1_O)        0.045    -0.525 r  CPU/md/count/t5/dff/q_i_1__158/O
                         net (fo=1, routed)           0.000    -0.525    CPU/md/count/t5/dff/wD
    SLICE_X41Y64         FDCE                                         r  CPU/md/count/t5/dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.835    -0.755    CPU/md/count/t5/dff/clk_out1
    SLICE_X41Y64         FDCE                                         r  CPU/md/count/t5/dff/q_reg/C
                         clock pessimism             -0.030    -0.785    
    SLICE_X41Y64         FDCE (Hold_fdce_C_D)         0.092    -0.693    CPU/md/count/t5/dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[9].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[9].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.649ns = ( 10.649 - 10.000 ) 
    Source Clock Delay      (SCD):    0.256ns = ( 10.256 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.722     9.361    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.406 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.674    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.700 r  q_reg_i_3/O
                         net (fo=522, routed)         0.557    10.256    CPU/fd/pc/dff_loop[9].dff/nClock
    SLICE_X33Y76         FDRE                                         r  CPU/fd/pc/dff_loop[9].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141    10.397 r  CPU/fd/pc/dff_loop[9].dff/q_reg/Q
                         net (fo=1, routed)           0.113    10.510    CPU/dx/pc/dff_loop[9].dff/q_reg_3
    SLICE_X33Y75         FDRE                                         r  CPU/dx/pc/dff_loop[9].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.027     9.438    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.494 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.796    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.825 r  q_reg_i_3/O
                         net (fo=522, routed)         0.824    10.649    CPU/dx/pc/dff_loop[9].dff/nClock
    SLICE_X33Y75         FDRE                                         r  CPU/dx/pc/dff_loop[9].dff/q_reg/C
                         clock pessimism             -0.380    10.268    
    SLICE_X33Y75         FDRE (Hold_fdre_C_D)         0.072    10.340    CPU/dx/pc/dff_loop[9].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.340    
                         arrival time                          10.510    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 CPU/md/divider/r_divisor/dff_loop[13].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/divider/r_RQ/dff_loop[45].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.177%)  route 0.375ns (66.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.223ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.559    -0.803    CPU/md/divider/r_divisor/dff_loop[13].dff/clk_out1
    SLICE_X53Y66         FDRE                                         r  CPU/md/divider/r_divisor/dff_loop[13].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.662 r  CPU/md/divider/r_divisor/dff_loop[13].dff/q_reg/Q
                         net (fo=5, routed)           0.375    -0.287    CPU/md/divider/r_RQ/dff_loop[62].dff/wDivisor[12]
    SLICE_X34Y67         LUT6 (Prop_lut6_I0_O)        0.045    -0.242 r  CPU/md/divider/r_RQ/dff_loop[62].dff/q_i_1__433/O
                         net (fo=1, routed)           0.000    -0.242    CPU/md/divider/r_RQ/dff_loop[45].dff/q_reg_2
    SLICE_X34Y67         FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[45].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481     0.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.833    -0.757    CPU/md/divider/r_RQ/dff_loop[45].dff/clk_out1
    SLICE_X34Y67         FDRE                                         r  CPU/md/divider/r_RQ/dff_loop[45].dff/q_reg/C
                         clock pessimism              0.223    -0.534    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.121    -0.413    CPU/md/divider/r_RQ/dff_loop[45].dff/q_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.242    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[8].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[8].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.120%)  route 0.135ns (48.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.649ns = ( 10.649 - 10.000 ) 
    Source Clock Delay      (SCD):    0.255ns = ( 10.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.359ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.722     9.361    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.406 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.674    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.700 r  q_reg_i_3/O
                         net (fo=522, routed)         0.556    10.255    CPU/fd/pc/dff_loop[8].dff/nClock
    SLICE_X31Y75         FDRE                                         r  CPU/fd/pc/dff_loop[8].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.141    10.396 r  CPU/fd/pc/dff_loop[8].dff/q_reg/Q
                         net (fo=1, routed)           0.135    10.531    CPU/dx/pc/dff_loop[8].dff/q_reg_5
    SLICE_X32Y74         FDRE                                         r  CPU/dx/pc/dff_loop[8].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.027     9.438    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.494 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.796    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.825 r  q_reg_i_3/O
                         net (fo=522, routed)         0.824    10.649    CPU/dx/pc/dff_loop[8].dff/nClock
    SLICE_X32Y74         FDRE                                         r  CPU/dx/pc/dff_loop[8].dff/q_reg/C
                         clock pessimism             -0.359    10.289    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.070    10.359    CPU/dx/pc/dff_loop[8].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.359    
                         arrival time                          10.531    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 CPU/fd/pc/dff_loop[16].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/dx/pc/dff_loop[16].dff/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.415%)  route 0.105ns (42.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.657ns = ( 10.657 - 10.000 ) 
    Source Clock Delay      (SCD):    0.262ns = ( 10.262 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.440    10.440    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342     8.099 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514     8.613    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.639 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        0.722     9.361    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.045     9.406 r  q_reg_i_6/O
                         net (fo=1, routed)           0.268     9.674    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     9.700 r  q_reg_i_3/O
                         net (fo=522, routed)         0.563    10.262    CPU/fd/pc/dff_loop[16].dff/nClock
    SLICE_X36Y83         FDRE                                         r  CPU/fd/pc/dff_loop[16].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141    10.403 r  CPU/fd/pc/dff_loop[16].dff/q_reg/Q
                         net (fo=1, routed)           0.105    10.508    CPU/dx/pc/dff_loop[16].dff/q_reg_4
    SLICE_X34Y83         FDRE                                         r  CPU/dx/pc/dff_loop[16].dff/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.481    10.481    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659     7.822 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560     8.382    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.411 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.027     9.438    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.056     9.494 r  q_reg_i_6/O
                         net (fo=1, routed)           0.302     9.796    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     9.825 r  q_reg_i_3/O
                         net (fo=522, routed)         0.832    10.657    CPU/dx/pc/dff_loop[16].dff/nClock
    SLICE_X34Y83         FDRE                                         r  CPU/dx/pc/dff_loop[16].dff/q_reg/C
                         clock pessimism             -0.380    10.276    
    SLICE_X34Y83         FDRE (Hold_fdre_C_D)         0.059    10.335    CPU/dx/pc/dff_loop[16].dff/q_reg
  -------------------------------------------------------------------
                         required time                        -10.335    
                         arrival time                          10.508    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y23    SpritesData/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y24    SpritesData/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y14    InstMem/dataOut_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15    InstMem/dataOut_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y16    InstMem/dataOut_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y13    InstMem/dataOut_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y14    ProcMem/MemoryArray_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13    ProcMem/MemoryArray_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y15    ProcMem/MemoryArray_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y16    ProcMem/MemoryArray_reg_3/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y94    state_reg[6]_srl10/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y94    state_reg[6]_srl10/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y114   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y114   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y114   LED_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y114   LED_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y113   LED_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y113   LED_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y113   LED_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y113   LED_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y94    state_reg[6]_srl10/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X46Y94    state_reg[6]_srl10/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y114   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X41Y114   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y114   LED_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X35Y114   LED_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y113   LED_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y113   LED_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y113   LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y113   LED_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.383ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.383ns  (required time - arrival time)
  Source:                 pixCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.795ns (46.766%)  route 0.905ns (53.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 12.991 - 10.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.821     3.303    clk_100mhz_IBUF
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.478     3.781 r  pixCounter_reg[1]/Q
                         net (fo=25, routed)          0.905     4.686    clk25
    SLICE_X60Y126        LUT2 (Prop_lut2_I1_O)        0.317     5.003 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     5.003    pixCounter[1]_i_1_n_0
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.579    12.991    clk_100mhz_IBUF
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[1]/C
                         clock pessimism              0.313    13.303    
                         clock uncertainty           -0.035    13.268    
    SLICE_X60Y126        FDRE (Setup_fdre_C_D)        0.118    13.386    pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         13.386    
                         arrival time                          -5.003    
  -------------------------------------------------------------------
                         slack                                  8.383    

Slack (MET) :             8.879ns  (required time - arrival time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.163ns  (logic 0.642ns (55.197%)  route 0.521ns (44.803%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 12.991 - 10.000 ) 
    Source Clock Delay      (SCD):    3.303ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.821     3.303    clk_100mhz_IBUF
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.518     3.821 f  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.521     4.342    pixCounter_reg_n_0_[0]
    SLICE_X60Y126        LUT1 (Prop_lut1_I0_O)        0.124     4.466 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.466    pixCounter[0]_i_1_n_0
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.579    12.991    clk_100mhz_IBUF
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[0]/C
                         clock pessimism              0.313    13.303    
                         clock uncertainty           -0.035    13.268    
    SLICE_X60Y126        FDRE (Setup_fdre_C_D)        0.077    13.345    pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         13.345    
                         arrival time                          -4.466    
  -------------------------------------------------------------------
                         slack                                  8.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.791     1.041    clk_100mhz_IBUF
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.164     1.205 r  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.163     1.368    pixCounter_reg_n_0_[0]
    SLICE_X60Y126        LUT2 (Prop_lut2_I0_O)        0.043     1.411 r  pixCounter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.411    pixCounter[1]_i_1_n_0
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.903     1.341    clk_100mhz_IBUF
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[1]/C
                         clock pessimism             -0.300     1.041    
    SLICE_X60Y126        FDRE (Hold_fdre_C_D)         0.131     1.172    pixCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pixCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixCounter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.341ns
    Source Clock Delay      (SCD):    1.041ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.791     1.041    clk_100mhz_IBUF
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y126        FDRE (Prop_fdre_C_Q)         0.164     1.205 f  pixCounter_reg[0]/Q
                         net (fo=2, routed)           0.163     1.368    pixCounter_reg_n_0_[0]
    SLICE_X60Y126        LUT1 (Prop_lut1_I0_O)        0.045     1.413 r  pixCounter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.413    pixCounter[0]_i_1_n_0
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           0.903     1.341    clk_100mhz_IBUF
    SLICE_X60Y126        FDRE                                         r  pixCounter_reg[0]/C
                         clock pessimism             -0.300     1.041    
    SLICE_X60Y126        FDRE (Hold_fdre_C_D)         0.120     1.161    pixCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y126  pixCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y126  pixCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y126  pixCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y126  pixCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y126  pixCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y126  pixCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y126  pixCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y126  pixCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y126  pixCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y126  pixCounter_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        7.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/mult_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.975ns  (logic 1.275ns (21.339%)  route 4.700ns (78.661%))
  Logic Levels:           5  (LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -3.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.437ns = ( 16.563 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.624     9.153    CPU/dx/ir/dff_loop[28].dff/nClock
    SLICE_X49Y66         FDRE                                         r  CPU/dx/ir/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     9.609 f  CPU/dx/ir/dff_loop[28].dff/q_reg/Q
                         net (fo=14, routed)          1.213    10.822    CPU/dx/ir/dff_loop[28].dff/q_reg_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.946 r  CPU/dx/ir/dff_loop[28].dff/q_i_3__166/O
                         net (fo=1, routed)           0.441    11.387    CPU/dx/ir/dff_loop[6].dff/q_reg_12
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.511 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__201/O
                         net (fo=3, routed)           0.598    12.109    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.120    12.229 r  CPU/dx/ir/dff_loop[6].dff/q_i_1__333/O
                         net (fo=12, routed)          0.720    12.949    CPU/pw/ir/dff_loop[4].dff/p_27_in
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.327    13.276 f  CPU/pw/ir/dff_loop[4].dff/q_i_1__332/O
                         net (fo=100, routed)         1.196    14.472    CPU/dx/ir/dff_loop[6].dff/dx_enable
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.124    14.596 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__401/O
                         net (fo=1, routed)           0.532    15.128    CPU/md/mult_enable/q_reg_0
    SLICE_X40Y65         FDCE                                         f  CPU/md/mult_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.512    16.563    CPU/md/mult_enable/clk_out1
    SLICE_X40Y65         FDCE                                         r  CPU/md/mult_enable/q_reg/C
                         clock pessimism             -0.579    15.984    
                         clock uncertainty           -0.108    15.876    
    SLICE_X40Y65         FDCE (Recov_fdce_C_CLR)     -0.405    15.471    CPU/md/mult_enable/q_reg
  -------------------------------------------------------------------
                         required time                         15.471    
                         arrival time                         -15.128    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t0/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.827ns  (logic 1.465ns (25.142%)  route 4.362ns (74.858%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 16.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.624     9.153    CPU/dx/ir/dff_loop[28].dff/nClock
    SLICE_X49Y66         FDRE                                         r  CPU/dx/ir/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     9.609 r  CPU/dx/ir/dff_loop[28].dff/q_reg/Q
                         net (fo=14, routed)          1.213    10.822    CPU/dx/ir/dff_loop[28].dff/q_reg_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.946 f  CPU/dx/ir/dff_loop[28].dff/q_i_3__166/O
                         net (fo=1, routed)           0.441    11.387    CPU/dx/ir/dff_loop[6].dff/q_reg_12
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.511 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__201/O
                         net (fo=3, routed)           0.598    12.109    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.120    12.229 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__333/O
                         net (fo=12, routed)          0.622    12.851    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.319    13.170 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__402/O
                         net (fo=103, routed)         0.826    13.996    CPU/dx/ir/dff_loop[6].dff/q_reg_5
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.322    14.318 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.662    14.979    CPU/md/count/t0/dff/wClear
    SLICE_X42Y64         FDCE                                         f  CPU/md/count/t0/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.510    16.561    CPU/md/count/t0/dff/clk_out1
    SLICE_X42Y64         FDCE                                         r  CPU/md/count/t0/dff/q_reg/C
                         clock pessimism             -0.579    15.982    
                         clock uncertainty           -0.108    15.874    
    SLICE_X42Y64         FDCE (Recov_fdce_C_CLR)     -0.521    15.353    CPU/md/count/t0/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.353    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t1/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.677ns  (logic 1.465ns (25.806%)  route 4.212ns (74.194%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.436ns = ( 16.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.624     9.153    CPU/dx/ir/dff_loop[28].dff/nClock
    SLICE_X49Y66         FDRE                                         r  CPU/dx/ir/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     9.609 r  CPU/dx/ir/dff_loop[28].dff/q_reg/Q
                         net (fo=14, routed)          1.213    10.822    CPU/dx/ir/dff_loop[28].dff/q_reg_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.946 f  CPU/dx/ir/dff_loop[28].dff/q_i_3__166/O
                         net (fo=1, routed)           0.441    11.387    CPU/dx/ir/dff_loop[6].dff/q_reg_12
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.511 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__201/O
                         net (fo=3, routed)           0.598    12.109    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.120    12.229 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__333/O
                         net (fo=12, routed)          0.622    12.851    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.319    13.170 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__402/O
                         net (fo=103, routed)         0.826    13.996    CPU/dx/ir/dff_loop[6].dff/q_reg_5
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.322    14.318 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.512    14.830    CPU/md/count/t1/dff/wClear
    SLICE_X40Y64         FDCE                                         f  CPU/md/count/t1/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.513    16.564    CPU/md/count/t1/dff/clk_out1
    SLICE_X40Y64         FDCE                                         r  CPU/md/count/t1/dff/q_reg/C
                         clock pessimism             -0.579    15.985    
                         clock uncertainty           -0.108    15.877    
    SLICE_X40Y64         FDCE (Recov_fdce_C_CLR)     -0.607    15.270    CPU/md/count/t1/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t2/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.677ns  (logic 1.465ns (25.806%)  route 4.212ns (74.194%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.436ns = ( 16.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.624     9.153    CPU/dx/ir/dff_loop[28].dff/nClock
    SLICE_X49Y66         FDRE                                         r  CPU/dx/ir/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     9.609 r  CPU/dx/ir/dff_loop[28].dff/q_reg/Q
                         net (fo=14, routed)          1.213    10.822    CPU/dx/ir/dff_loop[28].dff/q_reg_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.946 f  CPU/dx/ir/dff_loop[28].dff/q_i_3__166/O
                         net (fo=1, routed)           0.441    11.387    CPU/dx/ir/dff_loop[6].dff/q_reg_12
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.511 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__201/O
                         net (fo=3, routed)           0.598    12.109    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.120    12.229 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__333/O
                         net (fo=12, routed)          0.622    12.851    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.319    13.170 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__402/O
                         net (fo=103, routed)         0.826    13.996    CPU/dx/ir/dff_loop[6].dff/q_reg_5
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.322    14.318 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.512    14.830    CPU/md/count/t2/dff/wClear
    SLICE_X40Y64         FDCE                                         f  CPU/md/count/t2/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.513    16.564    CPU/md/count/t2/dff/clk_out1
    SLICE_X40Y64         FDCE                                         r  CPU/md/count/t2/dff/q_reg/C
                         clock pessimism             -0.579    15.985    
                         clock uncertainty           -0.108    15.877    
    SLICE_X40Y64         FDCE (Recov_fdce_C_CLR)     -0.607    15.270    CPU/md/count/t2/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t3/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.677ns  (logic 1.465ns (25.806%)  route 4.212ns (74.194%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.436ns = ( 16.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.624     9.153    CPU/dx/ir/dff_loop[28].dff/nClock
    SLICE_X49Y66         FDRE                                         r  CPU/dx/ir/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     9.609 r  CPU/dx/ir/dff_loop[28].dff/q_reg/Q
                         net (fo=14, routed)          1.213    10.822    CPU/dx/ir/dff_loop[28].dff/q_reg_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.946 f  CPU/dx/ir/dff_loop[28].dff/q_i_3__166/O
                         net (fo=1, routed)           0.441    11.387    CPU/dx/ir/dff_loop[6].dff/q_reg_12
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.511 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__201/O
                         net (fo=3, routed)           0.598    12.109    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.120    12.229 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__333/O
                         net (fo=12, routed)          0.622    12.851    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.319    13.170 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__402/O
                         net (fo=103, routed)         0.826    13.996    CPU/dx/ir/dff_loop[6].dff/q_reg_5
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.322    14.318 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.512    14.830    CPU/md/count/t3/dff/wClear
    SLICE_X40Y64         FDCE                                         f  CPU/md/count/t3/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.513    16.564    CPU/md/count/t3/dff/clk_out1
    SLICE_X40Y64         FDCE                                         r  CPU/md/count/t3/dff/q_reg/C
                         clock pessimism             -0.579    15.985    
                         clock uncertainty           -0.108    15.877    
    SLICE_X40Y64         FDCE (Recov_fdce_C_CLR)     -0.607    15.270    CPU/md/count/t3/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t4/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.677ns  (logic 1.465ns (25.806%)  route 4.212ns (74.194%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.436ns = ( 16.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.624     9.153    CPU/dx/ir/dff_loop[28].dff/nClock
    SLICE_X49Y66         FDRE                                         r  CPU/dx/ir/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     9.609 r  CPU/dx/ir/dff_loop[28].dff/q_reg/Q
                         net (fo=14, routed)          1.213    10.822    CPU/dx/ir/dff_loop[28].dff/q_reg_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.946 f  CPU/dx/ir/dff_loop[28].dff/q_i_3__166/O
                         net (fo=1, routed)           0.441    11.387    CPU/dx/ir/dff_loop[6].dff/q_reg_12
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.511 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__201/O
                         net (fo=3, routed)           0.598    12.109    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.120    12.229 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__333/O
                         net (fo=12, routed)          0.622    12.851    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.319    13.170 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__402/O
                         net (fo=103, routed)         0.826    13.996    CPU/dx/ir/dff_loop[6].dff/q_reg_5
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.322    14.318 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.512    14.830    CPU/md/count/t4/dff/wClear
    SLICE_X40Y64         FDCE                                         f  CPU/md/count/t4/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.513    16.564    CPU/md/count/t4/dff/clk_out1
    SLICE_X40Y64         FDCE                                         r  CPU/md/count/t4/dff/q_reg/C
                         clock pessimism             -0.579    15.985    
                         clock uncertainty           -0.108    15.877    
    SLICE_X40Y64         FDCE (Recov_fdce_C_CLR)     -0.607    15.270    CPU/md/count/t4/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/count/t5/dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.673ns  (logic 1.465ns (25.826%)  route 4.208ns (74.174%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT5=1)
  Clock Path Skew:        -3.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.436ns = ( 16.564 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.624     9.153    CPU/dx/ir/dff_loop[28].dff/nClock
    SLICE_X49Y66         FDRE                                         r  CPU/dx/ir/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     9.609 r  CPU/dx/ir/dff_loop[28].dff/q_reg/Q
                         net (fo=14, routed)          1.213    10.822    CPU/dx/ir/dff_loop[28].dff/q_reg_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.946 f  CPU/dx/ir/dff_loop[28].dff/q_i_3__166/O
                         net (fo=1, routed)           0.441    11.387    CPU/dx/ir/dff_loop[6].dff/q_reg_12
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.511 r  CPU/dx/ir/dff_loop[6].dff/q_i_2__201/O
                         net (fo=3, routed)           0.598    12.109    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.120    12.229 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__333/O
                         net (fo=12, routed)          0.622    12.851    CPU/dx/ir/dff_loop[6].dff/p_27_in
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.319    13.170 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__402/O
                         net (fo=103, routed)         0.826    13.996    CPU/dx/ir/dff_loop[6].dff/q_reg_5
    SLICE_X40Y65         LUT2 (Prop_lut2_I1_O)        0.322    14.318 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__102/O
                         net (fo=6, routed)           0.507    14.825    CPU/md/count/t5/dff/wClear
    SLICE_X41Y64         FDCE                                         f  CPU/md/count/t5/dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.513    16.564    CPU/md/count/t5/dff/clk_out1
    SLICE_X41Y64         FDCE                                         r  CPU/md/count/t5/dff/q_reg/C
                         clock pessimism             -0.579    15.985    
                         clock uncertainty           -0.108    15.877    
    SLICE_X41Y64         FDCE (Recov_fdce_C_CLR)     -0.607    15.270    CPU/md/count/t5/dff/q_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -14.825    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 CPU/dx/ir/dff_loop[28].dff/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/md/div_enable/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        5.828ns  (logic 1.275ns (21.876%)  route 4.553ns (78.124%))
  Logic Levels:           5  (LUT2=1 LUT3=3 LUT5=1)
  Clock Path Skew:        -3.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.439ns = ( 16.561 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.847ns = ( 9.153 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.624     9.153    CPU/dx/ir/dff_loop[28].dff/nClock
    SLICE_X49Y66         FDRE                                         r  CPU/dx/ir/dff_loop[28].dff/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDRE (Prop_fdre_C_Q)         0.456     9.609 f  CPU/dx/ir/dff_loop[28].dff/q_reg/Q
                         net (fo=14, routed)          1.213    10.822    CPU/dx/ir/dff_loop[28].dff/q_reg_0
    SLICE_X38Y72         LUT3 (Prop_lut3_I0_O)        0.124    10.946 r  CPU/dx/ir/dff_loop[28].dff/q_i_3__166/O
                         net (fo=1, routed)           0.441    11.387    CPU/dx/ir/dff_loop[6].dff/q_reg_12
    SLICE_X36Y72         LUT5 (Prop_lut5_I2_O)        0.124    11.511 f  CPU/dx/ir/dff_loop[6].dff/q_i_2__201/O
                         net (fo=3, routed)           0.598    12.109    CPU/dx/ir/dff_loop[6].dff/q_reg_2
    SLICE_X35Y72         LUT3 (Prop_lut3_I0_O)        0.120    12.229 r  CPU/dx/ir/dff_loop[6].dff/q_i_1__333/O
                         net (fo=12, routed)          0.720    12.949    CPU/pw/ir/dff_loop[4].dff/p_27_in
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.327    13.276 f  CPU/pw/ir/dff_loop[4].dff/q_i_1__332/O
                         net (fo=100, routed)         1.052    14.328    CPU/dx/ir/dff_loop[6].dff/dx_enable
    SLICE_X38Y67         LUT2 (Prop_lut2_I1_O)        0.124    14.452 f  CPU/dx/ir/dff_loop[6].dff/q_i_1__403/O
                         net (fo=1, routed)           0.529    14.981    CPU/md/div_enable/q_reg_1
    SLICE_X38Y67         FDCE                                         f  CPU/md/div_enable/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.510    16.561    CPU/md/div_enable/clk_out1
    SLICE_X38Y67         FDCE                                         r  CPU/md/div_enable/q_reg/C
                         clock pessimism             -0.579    15.982    
                         clock uncertainty           -0.108    15.874    
    SLICE_X38Y67         FDCE (Recov_fdce_C_CLR)     -0.319    15.555    CPU/md/div_enable/q_reg
  -------------------------------------------------------------------
                         required time                         15.555    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[10].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.456ns (13.353%)  route 2.959ns (86.647%))
  Logic Levels:           0  
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 9.281 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.907ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.621    -3.907    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -3.451 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          2.959    -0.492    CPU/pw/p/dff_loop[10].dff/q_reg_0
    SLICE_X47Y67         FDCE                                         f  CPU/pw/p/dff_loop[10].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.897     6.947    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     7.047 r  q_reg_i_6/O
                         net (fo=1, routed)           0.640     7.687    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.778 r  q_reg_i_3/O
                         net (fo=522, routed)         1.502     9.281    CPU/pw/p/dff_loop[10].dff/nClock
    SLICE_X47Y67         FDCE                                         r  CPU/pw/p/dff_loop[10].dff/q_reg/C
                         clock pessimism             -0.579     8.702    
                         clock uncertainty           -0.108     8.594    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.189    CPU/pw/p/dff_loop[10].dff/q_reg
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  8.681    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[2].dff/q_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.456ns (13.353%)  route 2.959ns (86.647%))
  Logic Levels:           0  
  Clock Path Skew:        2.609ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 9.281 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.907ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253     1.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.621    -3.907    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.456    -3.451 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          2.959    -0.492    CPU/pw/p/dff_loop[2].dff/q_reg_1
    SLICE_X47Y67         FDCE                                         f  CPU/pw/p/dff_loop[2].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    11.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     3.325 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.050 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.897     6.947    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.100     7.047 r  q_reg_i_6/O
                         net (fo=1, routed)           0.640     7.687    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.778 r  q_reg_i_3/O
                         net (fo=522, routed)         1.502     9.281    CPU/pw/p/dff_loop[2].dff/nClock
    SLICE_X47Y67         FDCE                                         r  CPU/pw/p/dff_loop[2].dff/q_reg/C
                         clock pessimism             -0.579     8.702    
                         clock uncertainty           -0.108     8.594    
    SLICE_X47Y67         FDCE (Recov_fdce_C_CLR)     -0.405     8.189    CPU/pw/p/dff_loop[2].dff/q_reg
  -------------------------------------------------------------------
                         required time                          8.189    
                         arrival time                           0.492    
  -------------------------------------------------------------------
                         slack                                  8.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.692ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.846%)  route 0.451ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.451    17.372    CPU/pw/ir/dff_loop[3].dff/q_reg_1
    SLICE_X38Y76         FDCE                                         f  CPU/pw/ir/dff_loop[3].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.619     9.148    CPU/pw/ir/dff_loop[3].dff/nClock
    SLICE_X38Y76         FDCE                                         r  CPU/pw/ir/dff_loop[3].dff/q_reg/C
                         clock pessimism              0.579     9.727    
                         clock uncertainty            0.108     9.834    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.155     9.679    CPU/pw/ir/dff_loop[3].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.679    
                         arrival time                          17.372    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.692ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.818ns  (logic 0.367ns (44.846%)  route 0.451ns (55.154%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.451    17.372    CPU/pw/ir/dff_loop[4].dff/q_reg_3
    SLICE_X38Y76         FDCE                                         f  CPU/pw/ir/dff_loop[4].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.619     9.148    CPU/pw/ir/dff_loop[4].dff/nClock
    SLICE_X38Y76         FDCE                                         r  CPU/pw/ir/dff_loop[4].dff/q_reg/C
                         clock pessimism              0.579     9.727    
                         clock uncertainty            0.108     9.834    
    SLICE_X38Y76         FDCE (Remov_fdce_C_CLR)     -0.155     9.679    CPU/pw/ir/dff_loop[4].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.679    
                         arrival time                          17.372    
  -------------------------------------------------------------------
                         slack                                  7.692    

Slack (MET) :             7.883ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.957ns  (logic 0.367ns (38.354%)  route 0.590ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 9.149 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.590    17.510    CPU/pw/ir/dff_loop[22].dff/q_reg_2
    SLICE_X40Y77         FDCE                                         f  CPU/pw/ir/dff_loop[22].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.620     9.149    CPU/pw/ir/dff_loop[22].dff/nClock
    SLICE_X40Y77         FDCE                                         r  CPU/pw/ir/dff_loop[22].dff/q_reg/C
                         clock pessimism              0.579     9.728    
                         clock uncertainty            0.108     9.835    
    SLICE_X40Y77         FDCE (Remov_fdce_C_CLR)     -0.208     9.627    CPU/pw/ir/dff_loop[22].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.627    
                         arrival time                          17.510    
  -------------------------------------------------------------------
                         slack                                  7.883    

Slack (MET) :             7.883ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[23].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        0.957ns  (logic 0.367ns (38.354%)  route 0.590ns (61.646%))
  Logic Levels:           0  
  Clock Path Skew:        3.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns = ( 9.149 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.590    17.510    CPU/pw/ir/dff_loop[23].dff/q_reg_2
    SLICE_X40Y77         FDCE                                         f  CPU/pw/ir/dff_loop[23].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.620     9.149    CPU/pw/ir/dff_loop[23].dff/nClock
    SLICE_X40Y77         FDCE                                         r  CPU/pw/ir/dff_loop[23].dff/q_reg/C
                         clock pessimism              0.579     9.728    
                         clock uncertainty            0.108     9.835    
    SLICE_X40Y77         FDCE (Remov_fdce_C_CLR)     -0.208     9.627    CPU/pw/ir/dff_loop[23].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.627    
                         arrival time                          17.510    
  -------------------------------------------------------------------
                         slack                                  7.883    

Slack (MET) :             8.013ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[24].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.089ns  (logic 0.367ns (33.686%)  route 0.722ns (66.314%))
  Logic Levels:           0  
  Clock Path Skew:        3.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 9.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.722    17.643    CPU/pw/ir/dff_loop[24].dff/q_reg_2
    SLICE_X39Y78         FDCE                                         f  CPU/pw/ir/dff_loop[24].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.623     9.152    CPU/pw/ir/dff_loop[24].dff/nClock
    SLICE_X39Y78         FDCE                                         r  CPU/pw/ir/dff_loop[24].dff/q_reg/C
                         clock pessimism              0.579     9.731    
                         clock uncertainty            0.108     9.838    
    SLICE_X39Y78         FDCE (Remov_fdce_C_CLR)     -0.208     9.630    CPU/pw/ir/dff_loop[24].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.630    
                         arrival time                          17.643    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.013ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[25].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.089ns  (logic 0.367ns (33.686%)  route 0.722ns (66.314%))
  Logic Levels:           0  
  Clock Path Skew:        3.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 9.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.722    17.643    CPU/pw/ir/dff_loop[25].dff/q_reg_2
    SLICE_X39Y78         FDCE                                         f  CPU/pw/ir/dff_loop[25].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.623     9.152    CPU/pw/ir/dff_loop[25].dff/nClock
    SLICE_X39Y78         FDCE                                         r  CPU/pw/ir/dff_loop[25].dff/q_reg/C
                         clock pessimism              0.579     9.731    
                         clock uncertainty            0.108     9.838    
    SLICE_X39Y78         FDCE (Remov_fdce_C_CLR)     -0.208     9.630    CPU/pw/ir/dff_loop[25].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.630    
                         arrival time                          17.643    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.013ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.089ns  (logic 0.367ns (33.686%)  route 0.722ns (66.314%))
  Logic Levels:           0  
  Clock Path Skew:        3.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns = ( 9.152 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.722    17.643    CPU/pw/ir/dff_loop[26].dff/q_reg_2
    SLICE_X39Y78         FDCE                                         f  CPU/pw/ir/dff_loop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.623     9.152    CPU/pw/ir/dff_loop[26].dff/nClock
    SLICE_X39Y78         FDCE                                         r  CPU/pw/ir/dff_loop[26].dff/q_reg/C
                         clock pessimism              0.579     9.731    
                         clock uncertainty            0.108     9.838    
    SLICE_X39Y78         FDCE (Remov_fdce_C_CLR)     -0.208     9.630    CPU/pw/ir/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.630    
                         arrival time                          17.643    
  -------------------------------------------------------------------
                         slack                                  8.013    

Slack (MET) :             8.205ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[26].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.278ns  (logic 0.367ns (28.716%)  route 0.911ns (71.284%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.911    17.832    CPU/pw/p/dff_loop[26].dff/q_reg_0
    SLICE_X39Y73         FDCE                                         f  CPU/pw/p/dff_loop[26].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.619     9.148    CPU/pw/p/dff_loop[26].dff/nClock
    SLICE_X39Y73         FDCE                                         r  CPU/pw/p/dff_loop[26].dff/q_reg/C
                         clock pessimism              0.579     9.727    
                         clock uncertainty            0.108     9.834    
    SLICE_X39Y73         FDCE (Remov_fdce_C_CLR)     -0.208     9.626    CPU/pw/p/dff_loop[26].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.626    
                         arrival time                          17.832    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.205ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[29].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.278ns  (logic 0.367ns (28.716%)  route 0.911ns (71.284%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.911    17.832    CPU/pw/p/dff_loop[29].dff/q_reg_0
    SLICE_X39Y73         FDCE                                         f  CPU/pw/p/dff_loop[29].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.619     9.148    CPU/pw/p/dff_loop[29].dff/nClock
    SLICE_X39Y73         FDCE                                         r  CPU/pw/p/dff_loop[29].dff/q_reg/C
                         clock pessimism              0.579     9.727    
                         clock uncertainty            0.108     9.834    
    SLICE_X39Y73         FDCE (Remov_fdce_C_CLR)     -0.208     9.626    CPU/pw/p/dff_loop[29].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.626    
                         arrival time                          17.832    
  -------------------------------------------------------------------
                         slack                                  8.205    

Slack (MET) :             8.205ns  (arrival time - required time)
  Source:                 CPU/pw/r/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/pw/p/dff_loop[30].dff/q_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        1.278ns  (logic 0.367ns (28.716%)  route 0.911ns (71.284%))
  Logic Levels:           0  
  Clock Path Skew:        3.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.446ns = ( 16.554 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.181    21.181    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856    13.325 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634    14.959    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.050 r  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        1.503    16.554    CPU/pw/r/clk_out1
    SLICE_X39Y76         FDRE                                         r  CPU/pw/r/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y76         FDRE (Prop_fdre_C_Q)         0.367    16.921 f  CPU/pw/r/q_reg/Q
                         net (fo=42, routed)          0.911    17.832    CPU/pw/p/dff_loop[30].dff/q_reg_0
    SLICE_X39Y73         FDCE                                         f  CPU/pw/p/dff_loop[30].dff/q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    E3                   IBUF                         0.000    10.000 f  clk_100mhz_IBUF_inst/O
                         net (fo=3, routed)           1.253    11.253    pll/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591     2.662 f  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713     4.375    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.471 f  pll/inst/clkout1_buf/O
                         net (fo=1285, routed)        2.115     6.586    clock
    SLICE_X53Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.710 r  q_reg_i_6/O
                         net (fo=1, routed)           0.722     7.432    q_reg_i_6_n_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.528 r  q_reg_i_3/O
                         net (fo=522, routed)         1.619     9.148    CPU/pw/p/dff_loop[30].dff/nClock
    SLICE_X39Y73         FDCE                                         r  CPU/pw/p/dff_loop[30].dff/q_reg/C
                         clock pessimism              0.579     9.727    
                         clock uncertainty            0.108     9.834    
    SLICE_X39Y73         FDCE (Remov_fdce_C_CLR)     -0.208     9.626    CPU/pw/p/dff_loop[30].dff/q_reg
  -------------------------------------------------------------------
                         required time                         -9.626    
                         arrival time                          17.832    
  -------------------------------------------------------------------
                         slack                                  8.205    





