#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Oct 23 18:20:50 2025
# Process ID         : 24332
# Current directory  : C:/Users/mugil/work/fpga/uart_tutorial_def/UART_controller-master/UART_controller.runs/synth_1
# Command line       : vivado.exe -log UART_controller.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_controller.tcl
# Log file           : C:/Users/mugil/work/fpga/uart_tutorial_def/UART_controller-master/UART_controller.runs/synth_1/UART_controller.vds
# Journal file       : C:/Users/mugil/work/fpga/uart_tutorial_def/UART_controller-master/UART_controller.runs/synth_1\vivado.jou
# Running On         : Junta_Sano
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-12450H
# CPU Frequency      : 2496 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 16857 MB
# Swap memory        : 2153 MB
# Total Virtual      : 19010 MB
# Available Virtual  : 1251 MB
#-----------------------------------------------------------
source UART_controller.tcl -notrace
