#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Sep 27 18:19:21 2024
# Process ID: 2529164
# Current directory: /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1
# Command line: vivado -log peripherals_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source peripherals_inst_0.tcl
# Log file: /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/peripherals_inst_0.vds
# Journal file: /opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/vivado.jou
#-----------------------------------------------------------
source peripherals_inst_0.tcl -notrace
WARNING: [BD 41-2576] File '/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0_sim_netlist.vhdl' referenced by design 'peripherals_inst_0' could not be found.
WARNING: [BD 41-2576] File '/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0_sim_netlist.v' referenced by design 'peripherals_inst_0' could not be found.
WARNING: [BD 41-2576] File '/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0_stub.vhdl' referenced by design 'peripherals_inst_0' could not be found.
WARNING: [BD 41-2576] File '/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0_stub.v' referenced by design 'peripherals_inst_0' could not be found.
WARNING: [BD 41-2576] File '/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0.dcp' referenced by design 'peripherals_inst_0' could not be found.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top peripherals_inst_0 -part xcku040-ffva1156-2-e -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0.bd

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0.bd

Attempting to get a license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku040'
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2529233
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2548.707 ; gain = 0.000 ; free physical = 21258 ; free virtual = 24235
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/synth/peripherals_inst_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_0_axi_gpio_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/.Xil/Vivado-2529164-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'peripherals_inst_0_axi_gpio_0_0' (1#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/.Xil/Vivado-2529164-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_0_axi_gpio_1_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/.Xil/Vivado-2529164-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'peripherals_inst_0_axi_gpio_1_0' (2#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/.Xil/Vivado-2529164-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_0_axi_iic_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/.Xil/Vivado-2529164-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'peripherals_inst_0_axi_iic_0_0' (3#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/.Xil/Vivado-2529164-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'gpo' of module 'peripherals_inst_0_axi_iic_0_0' is unconnected for instance 'axi_iic_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/synth/peripherals_inst_0.v:396]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'peripherals_inst_0_axi_iic_0_0' has 27 connections declared, but only 26 given [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/synth/peripherals_inst_0.v:396]
INFO: [Synth 8-6157] synthesizing module 'peripherals_inst_0_axi_uartlite_0_0' [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/.Xil/Vivado-2529164-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'peripherals_inst_0_axi_uartlite_0_0' (4#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/.Xil/Vivado-2529164-DESKTOP-F0SHCEQ/realtime/peripherals_inst_0_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'peripherals_inst_0' (5#1) [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/synth/peripherals_inst_0.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2587.676 ; gain = 38.969 ; free physical = 20393 ; free virtual = 23371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2605.488 ; gain = 56.781 ; free physical = 20382 ; free virtual = 23359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2605.488 ; gain = 56.781 ; free physical = 20382 ; free virtual = 23359
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2605.488 ; gain = 0.000 ; free physical = 20382 ; free virtual = 23360
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_gpio_0_0/peripherals_inst_0_axi_gpio_0_0/peripherals_2_inst_0_axi_gpio_0_0_in_context.xdc] for cell 'axi_gpio_0'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_gpio_0_0/peripherals_inst_0_axi_gpio_0_0/peripherals_2_inst_0_axi_gpio_0_0_in_context.xdc] for cell 'axi_gpio_0'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_gpio_1_0/peripherals_inst_0_axi_gpio_1_0/peripherals_2_inst_0_axi_gpio_1_0_in_context.xdc] for cell 'axi_gpio_1'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_gpio_1_0/peripherals_inst_0_axi_gpio_1_0/peripherals_2_inst_0_axi_gpio_1_0_in_context.xdc] for cell 'axi_gpio_1'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_iic_0_0/peripherals_inst_0_axi_iic_0_0/peripherals_2_inst_0_axi_iic_0_0_in_context.xdc] for cell 'axi_iic_0'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_iic_0_0/peripherals_inst_0_axi_iic_0_0/peripherals_2_inst_0_axi_iic_0_0_in_context.xdc] for cell 'axi_iic_0'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_uartlite_0_0/peripherals_inst_0_axi_uartlite_0_0/peripherals_inst_0_axi_uartlite_0_0_in_context.xdc] for cell 'axi_uartlite_0'
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_uartlite_0_0/peripherals_inst_0_axi_uartlite_0_0/peripherals_inst_0_axi_uartlite_0_0_in_context.xdc] for cell 'axi_uartlite_0'
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0_ooc.xdc]
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.gen/sources_1/bd/top/bd/peripherals_inst_0/peripherals_inst_0_ooc.xdc]
Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2696.270 ; gain = 0.000 ; free physical = 20297 ; free virtual = 23274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2696.270 ; gain = 0.000 ; free physical = 20294 ; free virtual = 23271
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2696.270 ; gain = 147.562 ; free physical = 21072 ; free virtual = 24049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku040-ffva1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2696.270 ; gain = 147.562 ; free physical = 21072 ; free virtual = 24049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_gpio_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_iic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for axi_uartlite_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2696.270 ; gain = 147.562 ; free physical = 21072 ; free virtual = 24049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2696.270 ; gain = 147.562 ; free physical = 21070 ; free virtual = 24049
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:120)
BRAMs: 1200 (col length: RAMB18 120 RAMB36 60)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2696.270 ; gain = 147.562 ; free physical = 21143 ; free virtual = 24123
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2781.629 ; gain = 232.922 ; free physical = 20911 ; free virtual = 23889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2781.629 ; gain = 232.922 ; free physical = 20911 ; free virtual = 23889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.660 ; gain = 251.953 ; free physical = 20909 ; free virtual = 23886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.598 ; gain = 257.891 ; free physical = 20920 ; free virtual = 23897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.598 ; gain = 257.891 ; free physical = 20920 ; free virtual = 23897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.598 ; gain = 257.891 ; free physical = 20920 ; free virtual = 23897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.598 ; gain = 257.891 ; free physical = 20920 ; free virtual = 23897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.598 ; gain = 257.891 ; free physical = 20920 ; free virtual = 23897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.598 ; gain = 257.891 ; free physical = 20920 ; free virtual = 23897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------+----------+
|      |BlackBox name                       |Instances |
+------+------------------------------------+----------+
|1     |peripherals_inst_0_axi_gpio_0_0     |         1|
|2     |peripherals_inst_0_axi_gpio_1_0     |         1|
|3     |peripherals_inst_0_axi_iic_0_0      |         1|
|4     |peripherals_inst_0_axi_uartlite_0_0 |         1|
+------+------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |peripherals_inst_0_axi_gpio_0     |     1|
|2     |peripherals_inst_0_axi_gpio_1     |     1|
|3     |peripherals_inst_0_axi_iic_0      |     1|
|4     |peripherals_inst_0_axi_uartlite_0 |     1|
+------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.598 ; gain = 257.891 ; free physical = 20920 ; free virtual = 23897
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.598 ; gain = 167.109 ; free physical = 20937 ; free virtual = 23915
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2806.605 ; gain = 257.891 ; free physical = 20937 ; free virtual = 23915
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2806.605 ; gain = 0.000 ; free physical = 20928 ; free virtual = 23905
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2843.285 ; gain = 0.000 ; free physical = 20978 ; free virtual = 23955
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d32533c6
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2843.285 ; gain = 302.582 ; free physical = 21023 ; free virtual = 24000
INFO: [Common 17-1381] The checkpoint '/opt/Vivado-Design-Tutorials/Design_Flow_Tutorials/IP_Integrator/Lab_2/Lab_2.runs/peripherals_inst_0_synth_1/peripherals_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file peripherals_inst_0_utilization_synth.rpt -pb peripherals_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 18:19:35 2024...
