# do VHDLDemo.do
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:20:09 on Feb 14,2017
# vlog -work work VHDLDemo.vo 
# -- Compiling module AND2Gate
# 
# Top level modules:
# 	AND2Gate
# End time: 17:20:09 on Feb 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:20:10 on Feb 14,2017
# vlog -work work AND2Gate.vwf.vt 
# -- Compiling module AND2Gate_vlg_vec_tst
# 
# Top level modules:
# 	AND2Gate_vlg_vec_tst
# End time: 17:20:10 on Feb 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.AND2Gate_vlg_vec_tst -voptargs=""+acc"" 
# Start time: 17:20:10 on Feb 14,2017
# Loading work.AND2Gate_vlg_vec_tst
# Loading work.AND2Gate
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# ** Note: $finish    : AND2Gate.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /AND2Gate_vlg_vec_tst
# End time: 17:20:10 on Feb 14,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
