0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/Steven/Desktop/Verilog/Lab4/ALUController/ALUController.srcs/sources_1/new/ALUController.v,1647232268,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/Controller/Controller.srcs/sources_1/new/Controller.v,,ALUController,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/Controller/Controller.srcs/sources_1/new/Controller.v,1647233117,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/DataMem.v,,controller,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/Processor/Processor.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/Processor/Processor.srcs/sim_1/new/processor_tb.v,1647235414,verilog,,,,tb_processor,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/Processor/Processor.srcs/sources_1/new/processor.v,1647235200,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/Processor/Processor.srcs/sim_1/new/processor_tb.v,,processor,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/ALU.v,1646102560,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/ALUController/ALUController.srcs/sources_1/new/ALUController.v,,alu_32,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/DataMem.v,1646101265,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/Datapath.v,,DataMem,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/Datapath.v,1647232650,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/FlipFlop.v,,data_path,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/FlipFlop.v,1646101389,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/ImmGen.v,,FlipFlop,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/ImmGen.v,1646101625,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/InstMem.v,,ImmGen,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/InstMem.v,1646101774,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/Mux.v,,InstMem,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/Mux.v,1646114689,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/RegFile.v,,MUX21,,,,,,,,
C:/Users/Steven/Desktop/Verilog/Lab4/data_path/data_path.srcs/sources_1/new/RegFile.v,1646118559,verilog,,C:/Users/Steven/Desktop/Verilog/Lab4/Processor/Processor.srcs/sources_1/new/processor.v,,RegFile,,,,,,,,
