

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_133_1'
================================================================
* Date:           Thu Jan 12 15:09:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dot-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       69|       69|  0.690 us|  0.690 us|   69|   69|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_133_1  |       67|       67|         5|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ret = alloca i32 1"   --->   Operation 8 'alloca' 'ret' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %ret"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 17 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.81ns)   --->   "%icmp_ln133 = icmp_eq  i7 %i_7, i7 64" [dot-max-sharing/src/correlation.cpp:133]   --->   Operation 19 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.77ns)   --->   "%add_ln133 = add i7 %i_7, i7 1" [dot-max-sharing/src/correlation.cpp:133]   --->   Operation 21 'add' 'add_ln133' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln133 = br i1 %icmp_ln133, void %fpga_resource_limit_hint.for.inc.1_begin, void %for.end.exitStub" [dot-max-sharing/src/correlation.cpp:133]   --->   Operation 22 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_7, i32 1, i32 5" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i5 %lshr_ln" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 24 'zext' 'zext_ln139' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln139" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 25 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln139" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 26 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i7 %i_7" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 27 'trunc' 'trunc_ln139' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 28 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 29 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 29 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln139" [dot-max-sharing/src/correlation.cpp:140]   --->   Operation 30 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln139" [dot-max-sharing/src/correlation.cpp:140]   --->   Operation 31 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [dot-max-sharing/src/correlation.cpp:140]   --->   Operation 32 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 33 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [dot-max-sharing/src/correlation.cpp:140]   --->   Operation 33 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln133)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln133 = store i7 %add_ln133, i7 %i" [dot-max-sharing/src/correlation.cpp:133]   --->   Operation 34 'store' 'store_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.07>
ST_2 : Operation 35 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 35 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 36 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 36 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 37 [1/1] (0.42ns)   --->   "%val1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln139" [dot-max-sharing/src/correlation.cpp:139]   --->   Operation 37 'mux' 'val1' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [dot-max-sharing/src/correlation.cpp:140]   --->   Operation 38 'load' 'reg_file_3_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 39 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [dot-max-sharing/src/correlation.cpp:140]   --->   Operation 39 'load' 'reg_file_3_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%val2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln139" [dot-max-sharing/src/correlation.cpp:140]   --->   Operation 40 'mux' 'val2' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [2/2] (3.41ns)   --->   "%mul = hmul i16 %val1, i16 %val2" [dot-max-sharing/src/correlation.cpp:141]   --->   Operation 41 'hmul' 'mul' <Predicate = true> <Delay = 3.41> <CoreInst = "HMul_fulldsp">   --->   Core 59 'HMul_fulldsp' <Latency = 1> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 42 [1/2] (3.41ns)   --->   "%mul = hmul i16 %val1, i16 %val2" [dot-max-sharing/src/correlation.cpp:141]   --->   Operation 42 'hmul' 'mul' <Predicate = true> <Delay = 3.41> <CoreInst = "HMul_fulldsp">   --->   Core 59 'HMul_fulldsp' <Latency = 1> <II = 1> <Delay = 3.41> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specfucore_ln138 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul, i64 536, i64 12, i64 18446744073709551615" [dot-max-sharing/src/correlation.cpp:138]   --->   Operation 43 'specfucore' 'specfucore_ln138' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.90>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%ret_load = load i16 %ret" [dot-max-sharing/src/correlation.cpp:141]   --->   Operation 44 'load' 'ret_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret_load, i16 %mul" [dot-max-sharing/src/correlation.cpp:141]   --->   Operation 45 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%ret_load_1 = load i16 %ret"   --->   Operation 59 'load' 'ret_load_1' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.halfP0A, i16 %ret_out, i16 %ret_load_1"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln133)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.33>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [dot-max-sharing/src/correlation.cpp:130]   --->   Operation 46 'specloopname' 'specloopname_ln130' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7" [dot-max-sharing/src/correlation.cpp:133]   --->   Operation 47 'specregionbegin' 'rbegin3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15" [dot-max-sharing/src/correlation.cpp:133]   --->   Operation 48 'specregionbegin' 'rbegin5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [dot-max-sharing/src/correlation.cpp:140]   --->   Operation 49 'specregionbegin' 'rbegin1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (5.90ns)   --->   "%ret_1 = hadd i16 %ret_load, i16 %mul" [dot-max-sharing/src/correlation.cpp:141]   --->   Operation 50 'hadd' 'ret_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%specfucore_ln137 = specfucore void @_ssdm_op_SpecFUCore, i16 %ret_1, i64 534, i64 12, i64 18446744073709551615" [dot-max-sharing/src/correlation.cpp:137]   --->   Operation 51 'specfucore' 'specfucore_ln137' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin1" [dot-max-sharing/src/correlation.cpp:141]   --->   Operation 52 'specregionend' 'rend2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%specresourcelimit_ln142 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_13, void @empty_6, void @empty_6, void @empty_6" [dot-max-sharing/src/correlation.cpp:142]   --->   Operation 53 'specresourcelimit' 'specresourcelimit_ln142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin5" [dot-max-sharing/src/correlation.cpp:142]   --->   Operation 54 'specregionend' 'rend6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%specresourcelimit_ln142 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_8, void @empty_6, void @empty_6, void @empty_6" [dot-max-sharing/src/correlation.cpp:142]   --->   Operation 55 'specresourcelimit' 'specresourcelimit_ln142' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin3" [dot-max-sharing/src/correlation.cpp:142]   --->   Operation 56 'specregionend' 'rend4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln133 = store i16 %ret_1, i16 %ret" [dot-max-sharing/src/correlation.cpp:133]   --->   Operation 57 'store' 'store_ln133' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln133 = br void %for.inc" [dot-max-sharing/src/correlation.cpp:133]   --->   Operation 58 'br' 'br_ln133' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_3_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ret_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ret                     (alloca           ) [ 011111]
i                       (alloca           ) [ 010000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
specmemcore_ln0         (specmemcore      ) [ 000000]
store_ln0               (store            ) [ 000000]
store_ln0               (store            ) [ 000000]
br_ln0                  (br               ) [ 000000]
i_7                     (load             ) [ 000000]
specpipeline_ln0        (specpipeline     ) [ 000000]
icmp_ln133              (icmp             ) [ 011110]
empty                   (speclooptripcount) [ 000000]
add_ln133               (add              ) [ 000000]
br_ln133                (br               ) [ 000000]
lshr_ln                 (partselect       ) [ 000000]
zext_ln139              (zext             ) [ 000000]
reg_file_2_0_addr       (getelementptr    ) [ 011000]
reg_file_2_1_addr       (getelementptr    ) [ 011000]
trunc_ln139             (trunc            ) [ 011000]
reg_file_3_0_addr       (getelementptr    ) [ 011000]
reg_file_3_1_addr       (getelementptr    ) [ 011000]
store_ln133             (store            ) [ 000000]
reg_file_2_0_load       (load             ) [ 000000]
reg_file_2_1_load       (load             ) [ 000000]
val1                    (mux              ) [ 010100]
reg_file_3_0_load       (load             ) [ 000000]
reg_file_3_1_load       (load             ) [ 000000]
val2                    (mux              ) [ 010100]
mul                     (hmul             ) [ 010011]
specfucore_ln138        (specfucore       ) [ 000000]
ret_load                (load             ) [ 010001]
specloopname_ln130      (specloopname     ) [ 000000]
rbegin3                 (specregionbegin  ) [ 000000]
rbegin5                 (specregionbegin  ) [ 000000]
rbegin1                 (specregionbegin  ) [ 000000]
ret_1                   (hadd             ) [ 000000]
specfucore_ln137        (specfucore       ) [ 000000]
rend2                   (specregionend    ) [ 000000]
specresourcelimit_ln142 (specresourcelimit) [ 000000]
rend6                   (specregionend    ) [ 000000]
specresourcelimit_ln142 (specresourcelimit) [ 000000]
rend4                   (specregionend    ) [ 000000]
store_ln133             (store            ) [ 000000]
br_ln133                (br               ) [ 000000]
ret_load_1              (load             ) [ 000000]
write_ln0               (write            ) [ 000000]
ret_ln0                 (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_3_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_3_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ret_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ret_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2f16.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.halfP0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="ret_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln0_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="97" class="1004" name="reg_file_2_0_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="5" slack="0"/>
<pin id="101" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="reg_file_2_1_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="5" slack="0"/>
<pin id="108" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="11" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_0_load/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="11" slack="0"/>
<pin id="119" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_2_1_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="reg_file_3_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_0_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="reg_file_3_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_3_1_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_0_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="11" slack="0"/>
<pin id="145" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_3_1_load/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="1"/>
<pin id="155" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="ret_1/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_fu_159">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="hmul(536) " fcode="hmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln0_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="i_7_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln133_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="7" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln133/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln133_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="lshr_ln_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="7" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="0" index="3" bw="4" slack="0"/>
<pin id="200" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln139_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="trunc_ln139_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln133_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="val1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="0" index="3" bw="1" slack="1"/>
<pin id="227" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val1/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="val2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="16" slack="0"/>
<pin id="236" dir="0" index="3" bw="1" slack="1"/>
<pin id="237" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="val2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ret_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="3"/>
<pin id="244" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln133_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="0" index="1" bw="16" slack="4"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln133/5 "/>
</bind>
</comp>

<comp id="251" class="1004" name="ret_load_1_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="3"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ret_load_1/4 "/>
</bind>
</comp>

<comp id="255" class="1005" name="ret_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="ret "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="270" class="1005" name="icmp_ln133_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="3"/>
<pin id="272" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln133 "/>
</bind>
</comp>

<comp id="274" class="1005" name="reg_file_2_0_addr_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="1"/>
<pin id="276" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="279" class="1005" name="reg_file_2_1_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="284" class="1005" name="trunc_ln139_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="1"/>
<pin id="286" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln139 "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_file_3_0_addr_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="11" slack="1"/>
<pin id="292" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_0_addr "/>
</bind>
</comp>

<comp id="295" class="1005" name="reg_file_3_1_addr_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="1"/>
<pin id="297" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_3_1_addr "/>
</bind>
</comp>

<comp id="300" class="1005" name="val1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="1"/>
<pin id="302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="305" class="1005" name="val2_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2 "/>
</bind>
</comp>

<comp id="310" class="1005" name="mul_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="315" class="1005" name="ret_load_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="1"/>
<pin id="317" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="80" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="8" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="2" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="97" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="104" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="44" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="123" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="130" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="22" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="32" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="180" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="180" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="216"><net_src comp="180" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="189" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="111" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="117" pin="3"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="222" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="238"><net_src comp="46" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="137" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="143" pin="3"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="232" pin="4"/><net_sink comp="159" pin=1"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="250"><net_src comp="149" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="251" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="258"><net_src comp="82" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="260"><net_src comp="255" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="261"><net_src comp="255" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="266"><net_src comp="86" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="268"><net_src comp="263" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="269"><net_src comp="263" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="273"><net_src comp="183" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="97" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="282"><net_src comp="104" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="287"><net_src comp="213" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="222" pin=3"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="232" pin=3"/></net>

<net id="293"><net_src comp="123" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="298"><net_src comp="130" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="303"><net_src comp="222" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="308"><net_src comp="232" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="313"><net_src comp="159" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="318"><net_src comp="242" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ret_out | {4 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_133_1 : reg_file_2_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_133_1 : reg_file_2_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_133_1 : reg_file_3_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_133_1 : reg_file_3_1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln133 : 2
		add_ln133 : 2
		br_ln133 : 3
		lshr_ln : 2
		zext_ln139 : 3
		reg_file_2_0_addr : 4
		reg_file_2_1_addr : 4
		trunc_ln139 : 2
		reg_file_2_0_load : 5
		reg_file_2_1_load : 5
		reg_file_3_0_addr : 4
		reg_file_3_1_addr : 4
		reg_file_3_0_load : 5
		reg_file_3_1_load : 5
		store_ln133 : 3
	State 2
		val1 : 1
		val2 : 1
		mul : 2
	State 3
		specfucore_ln138 : 1
	State 4
		ret_1 : 1
		write_ln0 : 1
	State 5
		specfucore_ln137 : 1
		rend2 : 1
		rend6 : 1
		rend4 : 1
		store_ln133 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   hadd   |       grp_fu_149      |    2    |    94   |   113   |
|----------|-----------------------|---------|---------|---------|
|   hmul   |       grp_fu_159      |    1    |    64   |    46   |
|----------|-----------------------|---------|---------|---------|
|    mux   |      val1_fu_222      |    0    |    0    |    9    |
|          |      val2_fu_232      |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln133_fu_189   |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln133_fu_183   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_90 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|     lshr_ln_fu_195    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln139_fu_205   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln139_fu_213  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   158   |   201   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        i_reg_263        |    7   |
|    icmp_ln133_reg_270   |    1   |
|       mul_reg_310       |   16   |
|reg_file_2_0_addr_reg_274|   11   |
|reg_file_2_1_addr_reg_279|   11   |
|reg_file_3_0_addr_reg_290|   11   |
|reg_file_3_1_addr_reg_295|   11   |
|     ret_load_reg_315    |   16   |
|       ret_reg_255       |   16   |
|   trunc_ln139_reg_284   |    1   |
|       val1_reg_300      |   16   |
|       val2_reg_305      |   16   |
+-------------------------+--------+
|          Total          |   133  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_117 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  11  |   22   ||    9    |
|     grp_fu_149    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_159    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_159    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   184  ||  2.989  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   158  |   201  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   63   |
|  Register |    -   |    -   |   133  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   291  |   264  |
+-----------+--------+--------+--------+--------+
