D:/SoftwareTools/ModelsimSE/win64/vlib H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/simprims_ver
D:/SoftwareTools/ModelsimSE/win64/vmap simprims_ver H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/simprims_ver
D:/SoftwareTools/ModelsimSE/win64/vlog -source -novopt -32 -work simprims_ver -f H:\Documents\CREA\FPGA\Pipeline-IntMul\PipeIntMul_sim\timesim\lib/simprims_ver/.cxl.verilog.simprim.simprims_ver.nt64.cmf
