<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="thesisTry.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="comm_fpga_fx2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="comm_fpga_fx2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="comm_fpga_fx2_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_level.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_level.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_level.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_level.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_level.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_level_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_level_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_level_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1606623755" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1606623747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606626468" xil_pn:in_ck="-5288175781389402949" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1606626468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CU.v"/>
      <outfile xil_pn:name="IR.v"/>
      <outfile xil_pn:name="MAR.v"/>
      <outfile xil_pn:name="MBR.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="SP.v"/>
      <outfile xil_pn:name="comm_fpga_fx2.v"/>
      <outfile xil_pn:name="condition.v"/>
      <outfile xil_pn:name="microprocessor.v"/>
      <outfile xil_pn:name="ram.v"/>
      <outfile xil_pn:name="top_level.v"/>
    </transform>
    <transform xil_pn:end_ts="1606626468" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3046228049244735727" xil_pn:start_ts="1606626468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606626468" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4168621512144342643" xil_pn:start_ts="1606626468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606623756" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3355895146420308761" xil_pn:start_ts="1606623756">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606626468" xil_pn:in_ck="-5288175781389402949" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1606626468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CU.v"/>
      <outfile xil_pn:name="IR.v"/>
      <outfile xil_pn:name="MAR.v"/>
      <outfile xil_pn:name="MBR.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="RF.v"/>
      <outfile xil_pn:name="SP.v"/>
      <outfile xil_pn:name="comm_fpga_fx2.v"/>
      <outfile xil_pn:name="condition.v"/>
      <outfile xil_pn:name="microprocessor.v"/>
      <outfile xil_pn:name="ram.v"/>
      <outfile xil_pn:name="top_level.v"/>
    </transform>
    <transform xil_pn:end_ts="1606626478" xil_pn:in_ck="-5288175781389402949" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5766580988330562387" xil_pn:start_ts="1606626468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="comm_fpga_fx2_beh.prj"/>
      <outfile xil_pn:name="comm_fpga_fx2_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1606626479" xil_pn:in_ck="8697362256028311360" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="1164635350743237392" xil_pn:start_ts="1606626478">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="comm_fpga_fx2_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1606491507" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1606491507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606491507" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4891077603631741055" xil_pn:start_ts="1606491507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606491507" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3355895146420308761" xil_pn:start_ts="1606491507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606491507" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1606491507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606491507" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-7783425147822617887" xil_pn:start_ts="1606491507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606491507" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1606491507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606491507" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="5646866165532104881" xil_pn:start_ts="1606491507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1606630963" xil_pn:in_ck="-5288175781389402949" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-3578163798013929020" xil_pn:start_ts="1606628008">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_level.lso"/>
      <outfile xil_pn:name="top_level.prj"/>
      <outfile xil_pn:name="top_level.syr"/>
      <outfile xil_pn:name="top_level.xst"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1606492406" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119186995425120244" xil_pn:start_ts="1606492402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
