{"id":"lqo5l64r8tytyyptgdfmbz6","title":"RAM","desc":"","updated":1653305035819,"created":20211006095437668,"custom":{},"fname":"devlog.ram","type":"note","vault":{"fsPath":".","selfContained":true,"name":"Dendron"},"contentHash":"612ed67561a189f953b0d0a1a77d685a","links":[{"type":"wiki","from":{"fname":"devlog.ram","id":"lqo5l64r8tytyyptgdfmbz6","vaultName":"Dendron"},"value":"devlog.Byte","alias":"devlog.Byte","position":{"start":{"line":6,"column":50,"offset":294},"end":{"line":6,"column":65,"offset":309},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"devlog.Byte"}},{"type":"wiki","from":{"fname":"devlog.ram","id":"lqo5l64r8tytyyptgdfmbz6","vaultName":"Dendron"},"value":"devlog.bios","alias":"devlog.bios","position":{"start":{"line":14,"column":24,"offset":580},"end":{"line":14,"column":39,"offset":595},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"devlog.bios"}},{"type":"wiki","from":{"fname":"devlog.ram","id":"lqo5l64r8tytyyptgdfmbz6","vaultName":"Dendron"},"value":"devlog.uefi","alias":"devlog.uefi","position":{"start":{"line":14,"column":40,"offset":596},"end":{"line":14,"column":55,"offset":611},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"devlog.uefi"}},{"type":"wiki","from":{"fname":"devlog.ram","id":"lqo5l64r8tytyyptgdfmbz6","vaultName":"Dendron"},"value":"devlog.Motherboard","alias":"devlog.Motherboard","position":{"start":{"line":24,"column":22,"offset":784},"end":{"line":24,"column":44,"offset":806},"indent":[]},"xvault":false,"sameFile":false,"to":{"fname":"devlog.Motherboard"}}],"anchors":{"error-correcting-code":{"type":"header","text":"Error correcting code","value":"error-correcting-code","line":15,"column":0,"depth":3},"sodimm":{"type":"header","text":"SODIMM","value":"sodimm","line":22,"column":0,"depth":3},"ddr-ram":{"type":"header","text":"DDR RAM","value":"ddr-ram","line":27,"column":0,"depth":3}},"children":[],"parent":"9gtn7g40cvqui0sifl1s7t5","data":{}}
