<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/Users/admin/Desktop/new/-FPGA/top-xu-25/impl1/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file D:/lscc/diamond/3.11_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(312,4-312,11) (VERI-1875) identifier uart_en is used before its declaration
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(325,9-325,20) (VERI-1875) identifier warning_TEM is used before its declaration
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(326,7-326,14) (VERI-1875) identifier uart_en is used before its declaration
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(327,7-327,21) (VERI-1875) identifier uart_send_data is used before its declaration
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(333,7-333,14) (VERI-1875) identifier uart_en is used before its declaration
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(334,7-334,21) (VERI-1875) identifier uart_send_data is used before its declaration
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(340,6-340,13) (VERI-1875) identifier uart_en is used before its declaration
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/clock.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/oled.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/bcd.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/key.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/music_player.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/beep.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/uart_recv.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/ds18b20.v
(VERI-1482) Analyzing Verilog file C:/Users/admin/Desktop/new/-FPGA/top-xu-25/uart.v
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(1,8-1,11) (VERI-1018) compiling module top
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(1,1-452,10) (VERI-9000) elaborating module 'top'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/clock.v(1,1-61,10) (VERI-9000) elaborating module 'divide_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/clock.v(1,1-61,10) (VERI-9000) elaborating module 'divide_uniq_3'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/key.v(1,1-80,10) (VERI-9000) elaborating module 'KEY_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/key.v(1,1-80,10) (VERI-9000) elaborating module 'KEY_uniq_2'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/key.v(1,1-80,10) (VERI-9000) elaborating module 'KEY_uniq_3'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/bcd.v(1,1-36,10) (VERI-9000) elaborating module 'BCD_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/bcd.v(1,1-36,10) (VERI-9000) elaborating module 'BCD_uniq_2'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/bcd.v(1,1-36,10) (VERI-9000) elaborating module 'BCD_uniq_3'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/bcd.v(1,1-36,10) (VERI-9000) elaborating module 'BCD_uniq_4'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/bcd.v(1,1-36,10) (VERI-9000) elaborating module 'BCD_uniq_5'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/bcd.v(1,1-36,10) (VERI-9000) elaborating module 'BCD_uniq_6'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/ds18b20.v(18,1-268,10) (VERI-9000) elaborating module 'DS18B20Z_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/uart.v(1,1-119,10) (VERI-9000) elaborating module 'uart_send_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/oled.v(1,1-349,10) (VERI-9000) elaborating module 'OLED12832_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/uart_recv.v(23,1-149,10) (VERI-9000) elaborating module 'uart_recv_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/beep.v(18,1-90,10) (VERI-9000) elaborating module 'Beeper_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/music_player.v(9,1-327,10) (VERI-9000) elaborating module 'music_play_uniq_1'
INFO - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/clock.v(1,1-61,10) (VERI-9000) elaborating module 'divide_uniq_2'
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(245,2-251,4) (VERI-1927) port hundres remains unconnected for this instance
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(253,2-259,4) (VERI-1927) port hundres remains unconnected for this instance
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(261,2-267,4) (VERI-1927) port hundres remains unconnected for this instance
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(269,3-275,4) (VERI-1927) port hundres remains unconnected for this instance
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(277,3-283,4) (VERI-1927) port hundres remains unconnected for this instance
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(292,1-298,4) (VERI-1927) port hundres remains unconnected for this instance
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(437,1-450,7) (VERI-1927) port led_debug remains unconnected for this instance
WARNING - C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.v(424,5-424,24) (VERI-1330) actual bit length 8 differs from formal bit length 5 for port tone
Done: design load finished with (0) errors, and (15) warnings

</PRE></BODY></HTML>