AR clk_div behavioral /home/ise/computer-architecture-lab_2025_Fall/AZ03/Divider.vhd sub00/vhpl01 1760513348
AR d_ff_async_reset behavioral /home/ise/computer-architecture-lab_2025_Fall/AZ03/DFF.vhd sub00/vhpl03 1760512629
EN d_ff_async_reset NULL /home/ise/computer-architecture-lab_2025_Fall/AZ03/DFF.vhd sub00/vhpl02 1760512628
AR t_ff_async_reset behavioral /home/ise/computer-architecture-lab_2025_Fall/AZ03/TFF.vhd sub00/vhpl05 1760513350
EN t_ff_async_reset NULL /home/ise/computer-architecture-lab_2025_Fall/AZ03/TFF.vhd sub00/vhpl04 1760513349
EN clk_div NULL /home/ise/computer-architecture-lab_2025_Fall/AZ03/Divider.vhd sub00/vhpl00 1760513347
