#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* LCD_LCDPort */
LCD_LCDPort__0__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__0__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__0__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__0__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__0__PORT EQU 1
LCD_LCDPort__0__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__1__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__1__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__1__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__1__PORT EQU 1
LCD_LCDPort__1__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__2__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__2__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__2__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__2__PORT EQU 1
LCD_LCDPort__2__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__3__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__3__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__3__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__3__PORT EQU 1
LCD_LCDPort__3__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__4__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__4__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__4__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__4__PORT EQU 1
LCD_LCDPort__4__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__5__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__5__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__5__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__5__PORT EQU 1
LCD_LCDPort__5__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL1
LCD_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__6__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__6__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__6__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__6__PORT EQU 1
LCD_LCDPort__6__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__DR EQU CYREG_GPIO_PRT1_DR
LCD_LCDPort__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
LCD_LCDPort__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
LCD_LCDPort__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
LCD_LCDPort__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__INTR EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
LCD_LCDPort__INTSTAT EQU CYREG_GPIO_PRT1_INTR
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
LCD_LCDPort__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
LCD_LCDPort__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
LCD_LCDPort__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
LCD_LCDPort__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
LCD_LCDPort__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
LCD_LCDPort__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
LCD_LCDPort__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
LCD_LCDPort__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
LCD_LCDPort__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
LCD_LCDPort__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
LCD_LCDPort__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
LCD_LCDPort__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
LCD_LCDPort__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
LCD_LCDPort__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
LCD_LCDPort__PC EQU CYREG_GPIO_PRT1_PC
LCD_LCDPort__PC2 EQU CYREG_GPIO_PRT1_PC2
LCD_LCDPort__PORT EQU 1
LCD_LCDPort__PS EQU CYREG_GPIO_PRT1_PS
LCD_LCDPort__SHIFT EQU 0

/* Rx_1 */
Rx_1__0__DR EQU CYREG_GPIO_PRT3_DR
Rx_1__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Rx_1__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Rx_1__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Rx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Rx_1__0__HSIOM_MASK EQU 0x0000000F
Rx_1__0__HSIOM_SHIFT EQU 0
Rx_1__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Rx_1__0__INTR EQU CYREG_GPIO_PRT3_INTR
Rx_1__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Rx_1__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Rx_1__0__MASK EQU 0x01
Rx_1__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rx_1__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rx_1__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rx_1__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rx_1__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rx_1__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rx_1__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rx_1__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rx_1__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rx_1__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rx_1__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rx_1__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rx_1__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rx_1__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rx_1__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rx_1__0__PC EQU CYREG_GPIO_PRT3_PC
Rx_1__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Rx_1__0__PORT EQU 3
Rx_1__0__PS EQU CYREG_GPIO_PRT3_PS
Rx_1__0__SHIFT EQU 0
Rx_1__DR EQU CYREG_GPIO_PRT3_DR
Rx_1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Rx_1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Rx_1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Rx_1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Rx_1__INTR EQU CYREG_GPIO_PRT3_INTR
Rx_1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Rx_1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Rx_1__MASK EQU 0x01
Rx_1__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Rx_1__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Rx_1__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Rx_1__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Rx_1__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Rx_1__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Rx_1__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Rx_1__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Rx_1__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Rx_1__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Rx_1__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Rx_1__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Rx_1__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Rx_1__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Rx_1__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Rx_1__PC EQU CYREG_GPIO_PRT3_PC
Rx_1__PC2 EQU CYREG_GPIO_PRT3_PC2
Rx_1__PORT EQU 3
Rx_1__PS EQU CYREG_GPIO_PRT3_PS
Rx_1__SHIFT EQU 0

/* Tx_1 */
Tx_1__0__DR EQU CYREG_GPIO_PRT2_DR
Tx_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Tx_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Tx_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Tx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Tx_1__0__HSIOM_MASK EQU 0x0000000F
Tx_1__0__HSIOM_SHIFT EQU 0
Tx_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Tx_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
Tx_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Tx_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Tx_1__0__MASK EQU 0x01
Tx_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
Tx_1__0__OUT_SEL_SHIFT EQU 0
Tx_1__0__OUT_SEL_VAL EQU 0
Tx_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Tx_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Tx_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Tx_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Tx_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Tx_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Tx_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Tx_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Tx_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Tx_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Tx_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Tx_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Tx_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Tx_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Tx_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Tx_1__0__PC EQU CYREG_GPIO_PRT2_PC
Tx_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Tx_1__0__PORT EQU 2
Tx_1__0__PS EQU CYREG_GPIO_PRT2_PS
Tx_1__0__SHIFT EQU 0
Tx_1__DR EQU CYREG_GPIO_PRT2_DR
Tx_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Tx_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Tx_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Tx_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Tx_1__INTR EQU CYREG_GPIO_PRT2_INTR
Tx_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Tx_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Tx_1__MASK EQU 0x01
Tx_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Tx_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Tx_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Tx_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Tx_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Tx_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Tx_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Tx_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Tx_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Tx_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Tx_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Tx_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Tx_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Tx_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Tx_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Tx_1__PC EQU CYREG_GPIO_PRT2_PC
Tx_1__PC2 EQU CYREG_GPIO_PRT2_PC2
Tx_1__PORT EQU 2
Tx_1__PS EQU CYREG_GPIO_PRT2_PS
Tx_1__SHIFT EQU 0

/* debug */
debug__0__DR EQU CYREG_GPIO_PRT3_DR
debug__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
debug__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
debug__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
debug__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
debug__0__HSIOM_MASK EQU 0x00F00000
debug__0__HSIOM_SHIFT EQU 20
debug__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
debug__0__INTR EQU CYREG_GPIO_PRT3_INTR
debug__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
debug__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
debug__0__MASK EQU 0x20
debug__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
debug__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
debug__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
debug__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
debug__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
debug__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
debug__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
debug__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
debug__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
debug__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
debug__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
debug__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
debug__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
debug__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
debug__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
debug__0__PC EQU CYREG_GPIO_PRT3_PC
debug__0__PC2 EQU CYREG_GPIO_PRT3_PC2
debug__0__PORT EQU 3
debug__0__PS EQU CYREG_GPIO_PRT3_PS
debug__0__SHIFT EQU 5
debug__DR EQU CYREG_GPIO_PRT3_DR
debug__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
debug__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
debug__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
debug__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
debug__INTR EQU CYREG_GPIO_PRT3_INTR
debug__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
debug__INTSTAT EQU CYREG_GPIO_PRT3_INTR
debug__MASK EQU 0x20
debug__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
debug__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
debug__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
debug__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
debug__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
debug__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
debug__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
debug__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
debug__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
debug__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
debug__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
debug__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
debug__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
debug__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
debug__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
debug__PC EQU CYREG_GPIO_PRT3_PC
debug__PC2 EQU CYREG_GPIO_PRT3_PC2
debug__PORT EQU 3
debug__PS EQU CYREG_GPIO_PRT3_PS
debug__SHIFT EQU 5

/* isr_rx */
isr_rx__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_rx__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_rx__INTC_MASK EQU 0x08
isr_rx__INTC_NUMBER EQU 3
isr_rx__INTC_PRIOR_MASK EQU 0xC0000000
isr_rx__INTC_PRIOR_NUM EQU 3
isr_rx__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_rx__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_rx__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_tx */
isr_tx__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_tx__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_tx__INTC_MASK EQU 0x10
isr_tx__INTC_NUMBER EQU 4
isr_tx__INTC_PRIOR_MASK EQU 0xC0
isr_tx__INTC_PRIOR_NUM EQU 3
isr_tx__INTC_PRIOR_REG EQU CYREG_CM0_IPR1
isr_tx__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_tx__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_XB_rx */
UART_XB_rx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_XB_rx__0__HSIOM_GPIO EQU 0
UART_XB_rx__0__HSIOM_I2C EQU 14
UART_XB_rx__0__HSIOM_I2C_SDA EQU 14
UART_XB_rx__0__HSIOM_MASK EQU 0x0000000F
UART_XB_rx__0__HSIOM_SHIFT EQU 0
UART_XB_rx__0__HSIOM_SPI EQU 15
UART_XB_rx__0__HSIOM_SPI_MOSI EQU 15
UART_XB_rx__0__HSIOM_UART EQU 9
UART_XB_rx__0__HSIOM_UART_RX EQU 9
UART_XB_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__0__MASK EQU 0x01
UART_XB_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_rx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_rx__0__PORT EQU 0
UART_XB_rx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_rx__0__SHIFT EQU 0
UART_XB_rx__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_rx__MASK EQU 0x01
UART_XB_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_rx__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_rx__PORT EQU 0
UART_XB_rx__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_rx__SHIFT EQU 0

/* UART_XB_SCB */
UART_XB_SCB__CTRL EQU CYREG_SCB1_CTRL
UART_XB_SCB__EZ_DATA0 EQU CYREG_SCB1_EZ_DATA0
UART_XB_SCB__EZ_DATA1 EQU CYREG_SCB1_EZ_DATA1
UART_XB_SCB__EZ_DATA10 EQU CYREG_SCB1_EZ_DATA10
UART_XB_SCB__EZ_DATA11 EQU CYREG_SCB1_EZ_DATA11
UART_XB_SCB__EZ_DATA12 EQU CYREG_SCB1_EZ_DATA12
UART_XB_SCB__EZ_DATA13 EQU CYREG_SCB1_EZ_DATA13
UART_XB_SCB__EZ_DATA14 EQU CYREG_SCB1_EZ_DATA14
UART_XB_SCB__EZ_DATA15 EQU CYREG_SCB1_EZ_DATA15
UART_XB_SCB__EZ_DATA16 EQU CYREG_SCB1_EZ_DATA16
UART_XB_SCB__EZ_DATA17 EQU CYREG_SCB1_EZ_DATA17
UART_XB_SCB__EZ_DATA18 EQU CYREG_SCB1_EZ_DATA18
UART_XB_SCB__EZ_DATA19 EQU CYREG_SCB1_EZ_DATA19
UART_XB_SCB__EZ_DATA2 EQU CYREG_SCB1_EZ_DATA2
UART_XB_SCB__EZ_DATA20 EQU CYREG_SCB1_EZ_DATA20
UART_XB_SCB__EZ_DATA21 EQU CYREG_SCB1_EZ_DATA21
UART_XB_SCB__EZ_DATA22 EQU CYREG_SCB1_EZ_DATA22
UART_XB_SCB__EZ_DATA23 EQU CYREG_SCB1_EZ_DATA23
UART_XB_SCB__EZ_DATA24 EQU CYREG_SCB1_EZ_DATA24
UART_XB_SCB__EZ_DATA25 EQU CYREG_SCB1_EZ_DATA25
UART_XB_SCB__EZ_DATA26 EQU CYREG_SCB1_EZ_DATA26
UART_XB_SCB__EZ_DATA27 EQU CYREG_SCB1_EZ_DATA27
UART_XB_SCB__EZ_DATA28 EQU CYREG_SCB1_EZ_DATA28
UART_XB_SCB__EZ_DATA29 EQU CYREG_SCB1_EZ_DATA29
UART_XB_SCB__EZ_DATA3 EQU CYREG_SCB1_EZ_DATA3
UART_XB_SCB__EZ_DATA30 EQU CYREG_SCB1_EZ_DATA30
UART_XB_SCB__EZ_DATA31 EQU CYREG_SCB1_EZ_DATA31
UART_XB_SCB__EZ_DATA4 EQU CYREG_SCB1_EZ_DATA4
UART_XB_SCB__EZ_DATA5 EQU CYREG_SCB1_EZ_DATA5
UART_XB_SCB__EZ_DATA6 EQU CYREG_SCB1_EZ_DATA6
UART_XB_SCB__EZ_DATA7 EQU CYREG_SCB1_EZ_DATA7
UART_XB_SCB__EZ_DATA8 EQU CYREG_SCB1_EZ_DATA8
UART_XB_SCB__EZ_DATA9 EQU CYREG_SCB1_EZ_DATA9
UART_XB_SCB__I2C_CFG EQU CYREG_SCB1_I2C_CFG
UART_XB_SCB__I2C_CTRL EQU CYREG_SCB1_I2C_CTRL
UART_XB_SCB__I2C_M_CMD EQU CYREG_SCB1_I2C_M_CMD
UART_XB_SCB__I2C_S_CMD EQU CYREG_SCB1_I2C_S_CMD
UART_XB_SCB__I2C_STATUS EQU CYREG_SCB1_I2C_STATUS
UART_XB_SCB__INTR_CAUSE EQU CYREG_SCB1_INTR_CAUSE
UART_XB_SCB__INTR_I2C_EC EQU CYREG_SCB1_INTR_I2C_EC
UART_XB_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB1_INTR_I2C_EC_MASK
UART_XB_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB1_INTR_I2C_EC_MASKED
UART_XB_SCB__INTR_M EQU CYREG_SCB1_INTR_M
UART_XB_SCB__INTR_M_MASK EQU CYREG_SCB1_INTR_M_MASK
UART_XB_SCB__INTR_M_MASKED EQU CYREG_SCB1_INTR_M_MASKED
UART_XB_SCB__INTR_M_SET EQU CYREG_SCB1_INTR_M_SET
UART_XB_SCB__INTR_RX EQU CYREG_SCB1_INTR_RX
UART_XB_SCB__INTR_RX_MASK EQU CYREG_SCB1_INTR_RX_MASK
UART_XB_SCB__INTR_RX_MASKED EQU CYREG_SCB1_INTR_RX_MASKED
UART_XB_SCB__INTR_RX_SET EQU CYREG_SCB1_INTR_RX_SET
UART_XB_SCB__INTR_S EQU CYREG_SCB1_INTR_S
UART_XB_SCB__INTR_S_MASK EQU CYREG_SCB1_INTR_S_MASK
UART_XB_SCB__INTR_S_MASKED EQU CYREG_SCB1_INTR_S_MASKED
UART_XB_SCB__INTR_S_SET EQU CYREG_SCB1_INTR_S_SET
UART_XB_SCB__INTR_SPI_EC EQU CYREG_SCB1_INTR_SPI_EC
UART_XB_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB1_INTR_SPI_EC_MASK
UART_XB_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB1_INTR_SPI_EC_MASKED
UART_XB_SCB__INTR_TX EQU CYREG_SCB1_INTR_TX
UART_XB_SCB__INTR_TX_MASK EQU CYREG_SCB1_INTR_TX_MASK
UART_XB_SCB__INTR_TX_MASKED EQU CYREG_SCB1_INTR_TX_MASKED
UART_XB_SCB__INTR_TX_SET EQU CYREG_SCB1_INTR_TX_SET
UART_XB_SCB__RX_CTRL EQU CYREG_SCB1_RX_CTRL
UART_XB_SCB__RX_FIFO_CTRL EQU CYREG_SCB1_RX_FIFO_CTRL
UART_XB_SCB__RX_FIFO_RD EQU CYREG_SCB1_RX_FIFO_RD
UART_XB_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB1_RX_FIFO_RD_SILENT
UART_XB_SCB__RX_FIFO_STATUS EQU CYREG_SCB1_RX_FIFO_STATUS
UART_XB_SCB__RX_MATCH EQU CYREG_SCB1_RX_MATCH
UART_XB_SCB__SPI_CTRL EQU CYREG_SCB1_SPI_CTRL
UART_XB_SCB__SPI_STATUS EQU CYREG_SCB1_SPI_STATUS
UART_XB_SCB__SS0_POSISTION EQU 0
UART_XB_SCB__SS1_POSISTION EQU 1
UART_XB_SCB__SS2_POSISTION EQU 2
UART_XB_SCB__SS3_POSISTION EQU 3
UART_XB_SCB__STATUS EQU CYREG_SCB1_STATUS
UART_XB_SCB__TX_CTRL EQU CYREG_SCB1_TX_CTRL
UART_XB_SCB__TX_FIFO_CTRL EQU CYREG_SCB1_TX_FIFO_CTRL
UART_XB_SCB__TX_FIFO_STATUS EQU CYREG_SCB1_TX_FIFO_STATUS
UART_XB_SCB__TX_FIFO_WR EQU CYREG_SCB1_TX_FIFO_WR
UART_XB_SCB__UART_CTRL EQU CYREG_SCB1_UART_CTRL
UART_XB_SCB__UART_FLOW_CTRL EQU CYREG_SCB1_UART_FLOW_CTRL
UART_XB_SCB__UART_RX_CTRL EQU CYREG_SCB1_UART_RX_CTRL
UART_XB_SCB__UART_RX_STATUS EQU CYREG_SCB1_UART_RX_STATUS
UART_XB_SCB__UART_TX_CTRL EQU CYREG_SCB1_UART_TX_CTRL

/* UART_XB_SCB_IRQ */
UART_XB_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_XB_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_XB_SCB_IRQ__INTC_MASK EQU 0x400
UART_XB_SCB_IRQ__INTC_NUMBER EQU 10
UART_XB_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC00000
UART_XB_SCB_IRQ__INTC_PRIOR_NUM EQU 3
UART_XB_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
UART_XB_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_XB_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_XB_SCBCLK */
UART_XB_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_XB_SCBCLK__DIV_ID EQU 0x00000040
UART_XB_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_XB_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* UART_XB_tx */
UART_XB_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_XB_tx__0__HSIOM_GPIO EQU 0
UART_XB_tx__0__HSIOM_I2C EQU 14
UART_XB_tx__0__HSIOM_I2C_SCL EQU 14
UART_XB_tx__0__HSIOM_MASK EQU 0x000000F0
UART_XB_tx__0__HSIOM_SHIFT EQU 4
UART_XB_tx__0__HSIOM_SPI EQU 15
UART_XB_tx__0__HSIOM_SPI_MISO EQU 15
UART_XB_tx__0__HSIOM_UART EQU 9
UART_XB_tx__0__HSIOM_UART_TX EQU 9
UART_XB_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__0__MASK EQU 0x02
UART_XB_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__0__OUT_SEL_SHIFT EQU 2
UART_XB_tx__0__OUT_SEL_VAL EQU -1
UART_XB_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_tx__0__PORT EQU 0
UART_XB_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_tx__0__SHIFT EQU 1
UART_XB_tx__DR EQU CYREG_GPIO_PRT0_DR
UART_XB_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_XB_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_XB_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_XB_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_XB_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_XB_tx__MASK EQU 0x02
UART_XB_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
UART_XB_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
UART_XB_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
UART_XB_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
UART_XB_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
UART_XB_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
UART_XB_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
UART_XB_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
UART_XB_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
UART_XB_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
UART_XB_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
UART_XB_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
UART_XB_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
UART_XB_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
UART_XB_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
UART_XB_tx__PC EQU CYREG_GPIO_PRT0_PC
UART_XB_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_XB_tx__PORT EQU 0
UART_XB_tx__PS EQU CYREG_GPIO_PRT0_PS
UART_XB_tx__SHIFT EQU 1

/* UART_XB2_BUART */
UART_XB2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_XB2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
UART_XB2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
UART_XB2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
UART_XB2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
UART_XB2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
UART_XB2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
UART_XB2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
UART_XB2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
UART_XB2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_XB2_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL1
UART_XB2_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_XB2_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL1
UART_XB2_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_XB2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_XB2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_XB2_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK1
UART_XB2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_XB2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST1
UART_XB2_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK1
UART_XB2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_XB2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_XB2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_XB2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_XB2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST1
UART_XB2_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST1
UART_XB2_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
UART_XB2_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
UART_XB2_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
UART_XB2_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
UART_XB2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_XB2_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
UART_XB2_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
UART_XB2_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
UART_XB2_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A01
UART_XB2_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A11
UART_XB2_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
UART_XB2_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D01
UART_XB2_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D11
UART_XB2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_XB2_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
UART_XB2_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F01
UART_XB2_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F11
UART_XB2_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_XB2_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
UART_XB2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
UART_XB2_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
UART_XB2_BUART_sRX_RxSts__2__MASK EQU 0x04
UART_XB2_BUART_sRX_RxSts__2__POS EQU 2
UART_XB2_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_XB2_BUART_sRX_RxSts__3__POS EQU 3
UART_XB2_BUART_sRX_RxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
UART_XB2_BUART_sRX_RxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
UART_XB2_BUART_sRX_RxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
UART_XB2_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_XB2_BUART_sRX_RxSts__4__POS EQU 4
UART_XB2_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_XB2_BUART_sRX_RxSts__5__POS EQU 5
UART_XB2_BUART_sRX_RxSts__MASK EQU 0x3C
UART_XB2_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK0
UART_XB2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
UART_XB2_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST0
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A02
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A12
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D02
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D12
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F02
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F12
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A2
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A02
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A12
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D2
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D02
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D12
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F2
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F02
UART_XB2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F12
UART_XB2_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
UART_XB2_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A03
UART_XB2_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A13
UART_XB2_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
UART_XB2_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D03
UART_XB2_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D13
UART_XB2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_XB2_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
UART_XB2_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F03
UART_XB2_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F13
UART_XB2_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_XB2_BUART_sTX_TxSts__0__POS EQU 0
UART_XB2_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_XB2_BUART_sTX_TxSts__1__POS EQU 1
UART_XB2_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_XB2_BUART_sTX_TxSts__2__POS EQU 2
UART_XB2_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_XB2_BUART_sTX_TxSts__3__POS EQU 3
UART_XB2_BUART_sTX_TxSts__MASK EQU 0x0F
UART_XB2_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK3
UART_XB2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_XB2_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST3

/* UART_XB2_IntClock */
UART_XB2_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
UART_XB2_IntClock__DIV_ID EQU 0x00000041
UART_XB2_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
UART_XB2_IntClock__PA_DIV_ID EQU 0x000000FF

/* UART_XB2_RXInternalInterrupt */
UART_XB2_RXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_XB2_RXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_XB2_RXInternalInterrupt__INTC_MASK EQU 0x02
UART_XB2_RXInternalInterrupt__INTC_NUMBER EQU 1
UART_XB2_RXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC000
UART_XB2_RXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_XB2_RXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART_XB2_RXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_XB2_RXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_XB2_TXInternalInterrupt */
UART_XB2_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
UART_XB2_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
UART_XB2_TXInternalInterrupt__INTC_MASK EQU 0x04
UART_XB2_TXInternalInterrupt__INTC_NUMBER EQU 2
UART_XB2_TXInternalInterrupt__INTC_PRIOR_MASK EQU 0xC00000
UART_XB2_TXInternalInterrupt__INTC_PRIOR_NUM EQU 3
UART_XB2_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
UART_XB2_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_CM0_ISER
UART_XB2_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* pinDebugNtp */
pinDebugNtp__0__DR EQU CYREG_GPIO_PRT2_DR
pinDebugNtp__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
pinDebugNtp__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
pinDebugNtp__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
pinDebugNtp__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
pinDebugNtp__0__HSIOM_MASK EQU 0x00F00000
pinDebugNtp__0__HSIOM_SHIFT EQU 20
pinDebugNtp__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
pinDebugNtp__0__INTR EQU CYREG_GPIO_PRT2_INTR
pinDebugNtp__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
pinDebugNtp__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
pinDebugNtp__0__MASK EQU 0x20
pinDebugNtp__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pinDebugNtp__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pinDebugNtp__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pinDebugNtp__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pinDebugNtp__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pinDebugNtp__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pinDebugNtp__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pinDebugNtp__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pinDebugNtp__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pinDebugNtp__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pinDebugNtp__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pinDebugNtp__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pinDebugNtp__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pinDebugNtp__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pinDebugNtp__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pinDebugNtp__0__PC EQU CYREG_GPIO_PRT2_PC
pinDebugNtp__0__PC2 EQU CYREG_GPIO_PRT2_PC2
pinDebugNtp__0__PORT EQU 2
pinDebugNtp__0__PS EQU CYREG_GPIO_PRT2_PS
pinDebugNtp__0__SHIFT EQU 5
pinDebugNtp__DR EQU CYREG_GPIO_PRT2_DR
pinDebugNtp__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
pinDebugNtp__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
pinDebugNtp__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
pinDebugNtp__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
pinDebugNtp__INTR EQU CYREG_GPIO_PRT2_INTR
pinDebugNtp__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
pinDebugNtp__INTSTAT EQU CYREG_GPIO_PRT2_INTR
pinDebugNtp__MASK EQU 0x20
pinDebugNtp__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
pinDebugNtp__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
pinDebugNtp__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
pinDebugNtp__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
pinDebugNtp__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
pinDebugNtp__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
pinDebugNtp__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
pinDebugNtp__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
pinDebugNtp__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
pinDebugNtp__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
pinDebugNtp__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
pinDebugNtp__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
pinDebugNtp__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
pinDebugNtp__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
pinDebugNtp__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
pinDebugNtp__PC EQU CYREG_GPIO_PRT2_PC
pinDebugNtp__PC2 EQU CYREG_GPIO_PRT2_PC2
pinDebugNtp__PORT EQU 2
pinDebugNtp__PS EQU CYREG_GPIO_PRT2_PS
pinDebugNtp__SHIFT EQU 5

/* SW_uartDebug_tx */
SW_uartDebug_tx__0__DR EQU CYREG_GPIO_PRT2_DR
SW_uartDebug_tx__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW_uartDebug_tx__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW_uartDebug_tx__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW_uartDebug_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SW_uartDebug_tx__0__HSIOM_MASK EQU 0x000F0000
SW_uartDebug_tx__0__HSIOM_SHIFT EQU 16
SW_uartDebug_tx__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW_uartDebug_tx__0__INTR EQU CYREG_GPIO_PRT2_INTR
SW_uartDebug_tx__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW_uartDebug_tx__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW_uartDebug_tx__0__MASK EQU 0x10
SW_uartDebug_tx__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW_uartDebug_tx__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW_uartDebug_tx__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW_uartDebug_tx__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW_uartDebug_tx__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW_uartDebug_tx__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW_uartDebug_tx__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW_uartDebug_tx__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW_uartDebug_tx__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW_uartDebug_tx__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW_uartDebug_tx__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW_uartDebug_tx__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW_uartDebug_tx__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW_uartDebug_tx__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW_uartDebug_tx__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW_uartDebug_tx__0__PC EQU CYREG_GPIO_PRT2_PC
SW_uartDebug_tx__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SW_uartDebug_tx__0__PORT EQU 2
SW_uartDebug_tx__0__PS EQU CYREG_GPIO_PRT2_PS
SW_uartDebug_tx__0__SHIFT EQU 4
SW_uartDebug_tx__DR EQU CYREG_GPIO_PRT2_DR
SW_uartDebug_tx__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SW_uartDebug_tx__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SW_uartDebug_tx__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SW_uartDebug_tx__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW_uartDebug_tx__INTR EQU CYREG_GPIO_PRT2_INTR
SW_uartDebug_tx__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SW_uartDebug_tx__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SW_uartDebug_tx__MASK EQU 0x10
SW_uartDebug_tx__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SW_uartDebug_tx__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SW_uartDebug_tx__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SW_uartDebug_tx__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SW_uartDebug_tx__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SW_uartDebug_tx__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SW_uartDebug_tx__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SW_uartDebug_tx__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SW_uartDebug_tx__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SW_uartDebug_tx__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SW_uartDebug_tx__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SW_uartDebug_tx__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SW_uartDebug_tx__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SW_uartDebug_tx__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SW_uartDebug_tx__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SW_uartDebug_tx__PC EQU CYREG_GPIO_PRT2_PC
SW_uartDebug_tx__PC2 EQU CYREG_GPIO_PRT2_PC2
SW_uartDebug_tx__PORT EQU 2
SW_uartDebug_tx__PS EQU CYREG_GPIO_PRT2_PS
SW_uartDebug_tx__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYDEV_WDT0_DIV EQU 33
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
