0.7
2020.2
Oct 14 2022
05:07:14
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.sim/sim_1/behav/xsim/glbl.v,1681839212,verilog,,,,glbl,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/SAT_eval_tb.sv,1681841064,systemVerilog,,,,sat_eval_tb,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/top_tb.sv,1681839212,systemVerilog,,,,top_tb,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/SAT_Eval.sv,1681840976,systemVerilog,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/top_tb.sv;/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/memory_bank.sv;/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/processing_engine.sv;/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/top.sv;/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/unit_assignment_FIFObuffer.sv;/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/unit_clause_finder.sv,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/SAT_eval_tb.sv,,sat_eval,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/bcp_pkg.sv,1681839212,systemVerilog,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/SAT_Eval.sv,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/memory_bank.sv,,bcp_pkg,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/memory_bank.sv,1681839212,systemVerilog,,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/processing_engine.sv,,memory_bank,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/processing_engine.sv,1681840466,systemVerilog,,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/top.sv,,processing_engine,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/top.sv,1681839212,systemVerilog,,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/unit_assignment_FIFObuffer.sv,,top,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/unit_assignment_FIFObuffer.sv,1681839212,systemVerilog,,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/unit_clause_finder.sv,,unit_assignment_FIFOBuffer,,uvm,,,,,,
/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sources_1/new/unit_clause_finder.sv,1681839212,systemVerilog,,/home/harigovind/Documents/dev/thesis/FPGA_BCP_acceleration/SAT_Eval/SAT_Eval.srcs/sim_1/new/top_tb.sv,,unit_clause_finder,,uvm,,,,,,
