// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_149_315 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        temp_382,
        temp_381,
        temp_380,
        temp_379,
        temp_378,
        temp_377,
        temp_376,
        temp_375,
        mux_case_0637491,
        mux_case_1638495,
        mux_case_2639499,
        mux_case_3640503,
        mux_case_4641507,
        mux_case_5642511,
        mux_case_6643515,
        mux_case_7644519,
        idx1,
        arr_0_val,
        arr_1_val,
        arr_2_val,
        arr_3_val,
        arr_4_val,
        arr_5_val,
        arr_6_val,
        arr_7_val,
        arr_8_val,
        arr_9_val,
        arr_10_val,
        arr_11_val,
        arr_12_val,
        arr_13_val,
        arr_14_val,
        arr_15_val,
        arr_16_val,
        arr_17_val,
        arr_18_val,
        arr_19_val,
        arr_20_val,
        arr_21_val,
        arr_22_val,
        arr_23_val,
        arr_24_val,
        arr_25_val,
        arr_26_val,
        arr_27_val,
        arr_28_val,
        arr_29_val,
        arr_30_val,
        arr_31_val,
        arr_32_val,
        arr_33_val,
        arr_34_val,
        arr_35_val,
        arr_36_val,
        arr_37_val,
        arr_38_val,
        arr_39_val,
        arr_40_val,
        arr_41_val,
        arr_42_val,
        arr_43_val,
        arr_44_val,
        arr_45_val,
        arr_46_val,
        arr_47_val,
        indvars_iv2_out,
        indvars_iv2_out_ap_vld,
        k_50_out,
        k_50_out_ap_vld,
        temp_409_out,
        temp_409_out_ap_vld,
        temp_408_out,
        temp_408_out_ap_vld,
        temp_407_out,
        temp_407_out_ap_vld,
        temp_406_out,
        temp_406_out_ap_vld,
        temp_405_out,
        temp_405_out_ap_vld,
        temp_404_out,
        temp_404_out_ap_vld,
        temp_403_out,
        temp_403_out_ap_vld,
        temp_402_out,
        temp_402_out_ap_vld,
        i_32_out,
        i_32_out_ap_vld,
        j_27_out,
        j_27_out_ap_vld,
        icmp20_out,
        icmp20_out_ap_vld,
        icmp23_out,
        icmp23_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] temp_382;
input  [31:0] temp_381;
input  [31:0] temp_380;
input  [31:0] temp_379;
input  [31:0] temp_378;
input  [31:0] temp_377;
input  [31:0] temp_376;
input  [31:0] temp_375;
input  [31:0] mux_case_0637491;
input  [31:0] mux_case_1638495;
input  [31:0] mux_case_2639499;
input  [31:0] mux_case_3640503;
input  [31:0] mux_case_4641507;
input  [31:0] mux_case_5642511;
input  [31:0] mux_case_6643515;
input  [31:0] mux_case_7644519;
input  [5:0] idx1;
input  [15:0] arr_0_val;
input  [15:0] arr_1_val;
input  [15:0] arr_2_val;
input  [15:0] arr_3_val;
input  [15:0] arr_4_val;
input  [15:0] arr_5_val;
input  [15:0] arr_6_val;
input  [15:0] arr_7_val;
input  [15:0] arr_8_val;
input  [15:0] arr_9_val;
input  [15:0] arr_10_val;
input  [15:0] arr_11_val;
input  [15:0] arr_12_val;
input  [15:0] arr_13_val;
input  [15:0] arr_14_val;
input  [15:0] arr_15_val;
input  [15:0] arr_16_val;
input  [15:0] arr_17_val;
input  [15:0] arr_18_val;
input  [15:0] arr_19_val;
input  [15:0] arr_20_val;
input  [15:0] arr_21_val;
input  [15:0] arr_22_val;
input  [15:0] arr_23_val;
input  [15:0] arr_24_val;
input  [15:0] arr_25_val;
input  [15:0] arr_26_val;
input  [15:0] arr_27_val;
input  [15:0] arr_28_val;
input  [15:0] arr_29_val;
input  [15:0] arr_30_val;
input  [15:0] arr_31_val;
input  [15:0] arr_32_val;
input  [15:0] arr_33_val;
input  [15:0] arr_34_val;
input  [15:0] arr_35_val;
input  [15:0] arr_36_val;
input  [15:0] arr_37_val;
input  [15:0] arr_38_val;
input  [15:0] arr_39_val;
input  [15:0] arr_40_val;
input  [15:0] arr_41_val;
input  [15:0] arr_42_val;
input  [15:0] arr_43_val;
input  [15:0] arr_44_val;
input  [15:0] arr_45_val;
input  [15:0] arr_46_val;
input  [15:0] arr_47_val;
output  [31:0] indvars_iv2_out;
output   indvars_iv2_out_ap_vld;
output  [31:0] k_50_out;
output   k_50_out_ap_vld;
output  [31:0] temp_409_out;
output   temp_409_out_ap_vld;
output  [31:0] temp_408_out;
output   temp_408_out_ap_vld;
output  [31:0] temp_407_out;
output   temp_407_out_ap_vld;
output  [31:0] temp_406_out;
output   temp_406_out_ap_vld;
output  [31:0] temp_405_out;
output   temp_405_out_ap_vld;
output  [31:0] temp_404_out;
output   temp_404_out_ap_vld;
output  [31:0] temp_403_out;
output   temp_403_out_ap_vld;
output  [31:0] temp_402_out;
output   temp_402_out_ap_vld;
output  [31:0] i_32_out;
output   i_32_out_ap_vld;
output  [31:0] j_27_out;
output   j_27_out_ap_vld;
output  [0:0] icmp20_out;
output   icmp20_out_ap_vld;
output  [0:0] icmp23_out;
output   icmp23_out_ap_vld;

reg ap_idle;
reg indvars_iv2_out_ap_vld;
reg k_50_out_ap_vld;
reg temp_409_out_ap_vld;
reg temp_408_out_ap_vld;
reg temp_407_out_ap_vld;
reg temp_406_out_ap_vld;
reg temp_405_out_ap_vld;
reg temp_404_out_ap_vld;
reg temp_403_out_ap_vld;
reg temp_402_out_ap_vld;
reg i_32_out_ap_vld;
reg j_27_out_ap_vld;
reg icmp20_out_ap_vld;
reg icmp23_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] and_ln149_fu_1551_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] indvars_iv2_reg_850;
wire    ap_block_pp0_stage0_11001;
wire   [31:0] add_ln149_fu_1557_p2;
wire    ap_loop_init;
reg   [31:0] k_fu_318;
wire   [31:0] k_20_fu_1330_p2;
wire    ap_block_pp0_stage0;
reg   [31:0] temp_fu_322;
wire   [31:0] temp_147_fu_938_p19;
wire   [31:0] temp_148_fu_970_p19;
wire   [0:0] icmp_ln151_fu_1324_p2;
wire   [2:0] trunc_ln147_16_fu_934_p1;
reg   [31:0] temp_140_fu_326;
reg   [31:0] temp_141_fu_330;
reg   [31:0] temp_142_fu_334;
reg   [31:0] temp_143_fu_338;
reg   [31:0] temp_144_fu_342;
reg   [31:0] temp_145_fu_346;
reg   [31:0] temp_146_fu_350;
reg   [31:0] i_fu_354;
wire   [31:0] i_17_fu_1337_p2;
reg   [31:0] ap_sig_allocacmp_i_18;
reg   [31:0] j_fu_358;
wire   [31:0] j_17_fu_1423_p2;
reg   [31:0] ap_sig_allocacmp_j_18;
wire    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln149_fu_1527_p2;
wire   [0:0] icmp_ln149_4_fu_1544_p2;
wire   [31:0] temp_147_fu_938_p17;
wire   [2:0] temp_147_fu_938_p18;
wire   [31:0] temp_148_fu_970_p17;
wire   [2:0] temp_148_fu_970_p18;
wire   [5:0] trunc_ln151_fu_1002_p1;
wire   [15:0] tmp_590_fu_1011_p97;
wire   [5:0] tmp_590_fu_1011_p98;
wire   [5:0] trunc_ln151_4_fu_1163_p1;
wire   [15:0] tmp_591_fu_1172_p97;
wire   [5:0] tmp_591_fu_1172_p98;
wire   [15:0] tmp_590_fu_1011_p99;
wire   [15:0] tmp_591_fu_1172_p99;
wire   [29:0] tmp_fu_1517_p4;
wire   [28:0] tmp_2112_fu_1534_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
reg    ap_condition_827;
reg    ap_condition_831;
reg    ap_condition_834;
reg    ap_condition_837;
reg    ap_condition_840;
reg    ap_condition_843;
reg    ap_condition_846;
reg    ap_condition_849;
reg    ap_condition_852;
reg    ap_condition_855;
reg    ap_condition_858;
reg    ap_condition_861;
reg    ap_condition_864;
reg    ap_condition_867;
reg    ap_condition_870;
reg    ap_condition_873;
reg    ap_condition_876;
wire   [2:0] temp_147_fu_938_p1;
wire   [2:0] temp_147_fu_938_p3;
wire   [2:0] temp_147_fu_938_p5;
wire   [2:0] temp_147_fu_938_p7;
wire  signed [2:0] temp_147_fu_938_p9;
wire  signed [2:0] temp_147_fu_938_p11;
wire  signed [2:0] temp_147_fu_938_p13;
wire  signed [2:0] temp_147_fu_938_p15;
wire   [2:0] temp_148_fu_970_p1;
wire   [2:0] temp_148_fu_970_p3;
wire   [2:0] temp_148_fu_970_p5;
wire   [2:0] temp_148_fu_970_p7;
wire  signed [2:0] temp_148_fu_970_p9;
wire  signed [2:0] temp_148_fu_970_p11;
wire  signed [2:0] temp_148_fu_970_p13;
wire  signed [2:0] temp_148_fu_970_p15;
wire   [5:0] tmp_590_fu_1011_p1;
wire   [5:0] tmp_590_fu_1011_p3;
wire   [5:0] tmp_590_fu_1011_p5;
wire   [5:0] tmp_590_fu_1011_p7;
wire   [5:0] tmp_590_fu_1011_p9;
wire   [5:0] tmp_590_fu_1011_p11;
wire   [5:0] tmp_590_fu_1011_p13;
wire   [5:0] tmp_590_fu_1011_p15;
wire   [5:0] tmp_590_fu_1011_p17;
wire   [5:0] tmp_590_fu_1011_p19;
wire   [5:0] tmp_590_fu_1011_p21;
wire   [5:0] tmp_590_fu_1011_p23;
wire   [5:0] tmp_590_fu_1011_p25;
wire   [5:0] tmp_590_fu_1011_p27;
wire   [5:0] tmp_590_fu_1011_p29;
wire   [5:0] tmp_590_fu_1011_p31;
wire   [5:0] tmp_590_fu_1011_p33;
wire   [5:0] tmp_590_fu_1011_p35;
wire   [5:0] tmp_590_fu_1011_p37;
wire   [5:0] tmp_590_fu_1011_p39;
wire   [5:0] tmp_590_fu_1011_p41;
wire   [5:0] tmp_590_fu_1011_p43;
wire   [5:0] tmp_590_fu_1011_p45;
wire   [5:0] tmp_590_fu_1011_p47;
wire   [5:0] tmp_590_fu_1011_p49;
wire   [5:0] tmp_590_fu_1011_p51;
wire   [5:0] tmp_590_fu_1011_p53;
wire   [5:0] tmp_590_fu_1011_p55;
wire   [5:0] tmp_590_fu_1011_p57;
wire   [5:0] tmp_590_fu_1011_p59;
wire   [5:0] tmp_590_fu_1011_p61;
wire   [5:0] tmp_590_fu_1011_p63;
wire  signed [5:0] tmp_590_fu_1011_p65;
wire  signed [5:0] tmp_590_fu_1011_p67;
wire  signed [5:0] tmp_590_fu_1011_p69;
wire  signed [5:0] tmp_590_fu_1011_p71;
wire  signed [5:0] tmp_590_fu_1011_p73;
wire  signed [5:0] tmp_590_fu_1011_p75;
wire  signed [5:0] tmp_590_fu_1011_p77;
wire  signed [5:0] tmp_590_fu_1011_p79;
wire  signed [5:0] tmp_590_fu_1011_p81;
wire  signed [5:0] tmp_590_fu_1011_p83;
wire  signed [5:0] tmp_590_fu_1011_p85;
wire  signed [5:0] tmp_590_fu_1011_p87;
wire  signed [5:0] tmp_590_fu_1011_p89;
wire  signed [5:0] tmp_590_fu_1011_p91;
wire  signed [5:0] tmp_590_fu_1011_p93;
wire  signed [5:0] tmp_590_fu_1011_p95;
wire   [5:0] tmp_591_fu_1172_p1;
wire   [5:0] tmp_591_fu_1172_p3;
wire   [5:0] tmp_591_fu_1172_p5;
wire   [5:0] tmp_591_fu_1172_p7;
wire   [5:0] tmp_591_fu_1172_p9;
wire   [5:0] tmp_591_fu_1172_p11;
wire   [5:0] tmp_591_fu_1172_p13;
wire   [5:0] tmp_591_fu_1172_p15;
wire   [5:0] tmp_591_fu_1172_p17;
wire   [5:0] tmp_591_fu_1172_p19;
wire   [5:0] tmp_591_fu_1172_p21;
wire   [5:0] tmp_591_fu_1172_p23;
wire   [5:0] tmp_591_fu_1172_p25;
wire   [5:0] tmp_591_fu_1172_p27;
wire   [5:0] tmp_591_fu_1172_p29;
wire   [5:0] tmp_591_fu_1172_p31;
wire   [5:0] tmp_591_fu_1172_p33;
wire   [5:0] tmp_591_fu_1172_p35;
wire   [5:0] tmp_591_fu_1172_p37;
wire   [5:0] tmp_591_fu_1172_p39;
wire   [5:0] tmp_591_fu_1172_p41;
wire   [5:0] tmp_591_fu_1172_p43;
wire   [5:0] tmp_591_fu_1172_p45;
wire   [5:0] tmp_591_fu_1172_p47;
wire   [5:0] tmp_591_fu_1172_p49;
wire   [5:0] tmp_591_fu_1172_p51;
wire   [5:0] tmp_591_fu_1172_p53;
wire   [5:0] tmp_591_fu_1172_p55;
wire   [5:0] tmp_591_fu_1172_p57;
wire   [5:0] tmp_591_fu_1172_p59;
wire   [5:0] tmp_591_fu_1172_p61;
wire   [5:0] tmp_591_fu_1172_p63;
wire  signed [5:0] tmp_591_fu_1172_p65;
wire  signed [5:0] tmp_591_fu_1172_p67;
wire  signed [5:0] tmp_591_fu_1172_p69;
wire  signed [5:0] tmp_591_fu_1172_p71;
wire  signed [5:0] tmp_591_fu_1172_p73;
wire  signed [5:0] tmp_591_fu_1172_p75;
wire  signed [5:0] tmp_591_fu_1172_p77;
wire  signed [5:0] tmp_591_fu_1172_p79;
wire  signed [5:0] tmp_591_fu_1172_p81;
wire  signed [5:0] tmp_591_fu_1172_p83;
wire  signed [5:0] tmp_591_fu_1172_p85;
wire  signed [5:0] tmp_591_fu_1172_p87;
wire  signed [5:0] tmp_591_fu_1172_p89;
wire  signed [5:0] tmp_591_fu_1172_p91;
wire  signed [5:0] tmp_591_fu_1172_p93;
wire  signed [5:0] tmp_591_fu_1172_p95;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 k_fu_318 = 32'd0;
#0 temp_fu_322 = 32'd0;
#0 temp_140_fu_326 = 32'd0;
#0 temp_141_fu_330 = 32'd0;
#0 temp_142_fu_334 = 32'd0;
#0 temp_143_fu_338 = 32'd0;
#0 temp_144_fu_342 = 32'd0;
#0 temp_145_fu_346 = 32'd0;
#0 temp_146_fu_350 = 32'd0;
#0 i_fu_354 = 32'd0;
#0 j_fu_358 = 32'd0;
#0 ap_done_reg = 1'b0;
end

myproject_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U1436(
    .din0(mux_case_0637491),
    .din1(mux_case_1638495),
    .din2(mux_case_2639499),
    .din3(mux_case_3640503),
    .din4(mux_case_4641507),
    .din5(mux_case_5642511),
    .din6(mux_case_6643515),
    .din7(mux_case_7644519),
    .def(temp_147_fu_938_p17),
    .sel(temp_147_fu_938_p18),
    .dout(temp_147_fu_938_p19)
);

myproject_sparsemux_17_3_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 3'h0 ),
    .din0_WIDTH( 32 ),
    .CASE1( 3'h1 ),
    .din1_WIDTH( 32 ),
    .CASE2( 3'h2 ),
    .din2_WIDTH( 32 ),
    .CASE3( 3'h3 ),
    .din3_WIDTH( 32 ),
    .CASE4( 3'h4 ),
    .din4_WIDTH( 32 ),
    .CASE5( 3'h5 ),
    .din5_WIDTH( 32 ),
    .CASE6( 3'h6 ),
    .din6_WIDTH( 32 ),
    .CASE7( 3'h7 ),
    .din7_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U1437(
    .din0(mux_case_0637491),
    .din1(mux_case_1638495),
    .din2(mux_case_2639499),
    .din3(mux_case_3640503),
    .din4(mux_case_4641507),
    .din5(mux_case_5642511),
    .din6(mux_case_6643515),
    .din7(mux_case_7644519),
    .def(temp_148_fu_970_p17),
    .sel(temp_148_fu_970_p18),
    .dout(temp_148_fu_970_p19)
);

myproject_sparsemux_97_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 16 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 16 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 16 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 16 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 16 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 16 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 16 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 16 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 16 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 16 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 16 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 16 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 16 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 16 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 16 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 16 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 16 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 16 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 16 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 16 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 16 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 16 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 16 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 16 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 16 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 16 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 16 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 16 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 16 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 16 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 16 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 16 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 16 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 16 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 16 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
sparsemux_97_6_16_1_1_U1438(
    .din0(arr_0_val),
    .din1(arr_1_val),
    .din2(arr_2_val),
    .din3(arr_3_val),
    .din4(arr_4_val),
    .din5(arr_5_val),
    .din6(arr_6_val),
    .din7(arr_7_val),
    .din8(arr_8_val),
    .din9(arr_9_val),
    .din10(arr_10_val),
    .din11(arr_11_val),
    .din12(arr_12_val),
    .din13(arr_13_val),
    .din14(arr_14_val),
    .din15(arr_15_val),
    .din16(arr_16_val),
    .din17(arr_17_val),
    .din18(arr_18_val),
    .din19(arr_19_val),
    .din20(arr_20_val),
    .din21(arr_21_val),
    .din22(arr_22_val),
    .din23(arr_23_val),
    .din24(arr_24_val),
    .din25(arr_25_val),
    .din26(arr_26_val),
    .din27(arr_27_val),
    .din28(arr_28_val),
    .din29(arr_29_val),
    .din30(arr_30_val),
    .din31(arr_31_val),
    .din32(arr_32_val),
    .din33(arr_33_val),
    .din34(arr_34_val),
    .din35(arr_35_val),
    .din36(arr_36_val),
    .din37(arr_37_val),
    .din38(arr_38_val),
    .din39(arr_39_val),
    .din40(arr_40_val),
    .din41(arr_41_val),
    .din42(arr_42_val),
    .din43(arr_43_val),
    .din44(arr_44_val),
    .din45(arr_45_val),
    .din46(arr_46_val),
    .din47(arr_47_val),
    .def(tmp_590_fu_1011_p97),
    .sel(tmp_590_fu_1011_p98),
    .dout(tmp_590_fu_1011_p99)
);

myproject_sparsemux_97_6_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 6'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 6'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 6'h2 ),
    .din2_WIDTH( 16 ),
    .CASE3( 6'h3 ),
    .din3_WIDTH( 16 ),
    .CASE4( 6'h4 ),
    .din4_WIDTH( 16 ),
    .CASE5( 6'h5 ),
    .din5_WIDTH( 16 ),
    .CASE6( 6'h6 ),
    .din6_WIDTH( 16 ),
    .CASE7( 6'h7 ),
    .din7_WIDTH( 16 ),
    .CASE8( 6'h8 ),
    .din8_WIDTH( 16 ),
    .CASE9( 6'h9 ),
    .din9_WIDTH( 16 ),
    .CASE10( 6'hA ),
    .din10_WIDTH( 16 ),
    .CASE11( 6'hB ),
    .din11_WIDTH( 16 ),
    .CASE12( 6'hC ),
    .din12_WIDTH( 16 ),
    .CASE13( 6'hD ),
    .din13_WIDTH( 16 ),
    .CASE14( 6'hE ),
    .din14_WIDTH( 16 ),
    .CASE15( 6'hF ),
    .din15_WIDTH( 16 ),
    .CASE16( 6'h10 ),
    .din16_WIDTH( 16 ),
    .CASE17( 6'h11 ),
    .din17_WIDTH( 16 ),
    .CASE18( 6'h12 ),
    .din18_WIDTH( 16 ),
    .CASE19( 6'h13 ),
    .din19_WIDTH( 16 ),
    .CASE20( 6'h14 ),
    .din20_WIDTH( 16 ),
    .CASE21( 6'h15 ),
    .din21_WIDTH( 16 ),
    .CASE22( 6'h16 ),
    .din22_WIDTH( 16 ),
    .CASE23( 6'h17 ),
    .din23_WIDTH( 16 ),
    .CASE24( 6'h18 ),
    .din24_WIDTH( 16 ),
    .CASE25( 6'h19 ),
    .din25_WIDTH( 16 ),
    .CASE26( 6'h1A ),
    .din26_WIDTH( 16 ),
    .CASE27( 6'h1B ),
    .din27_WIDTH( 16 ),
    .CASE28( 6'h1C ),
    .din28_WIDTH( 16 ),
    .CASE29( 6'h1D ),
    .din29_WIDTH( 16 ),
    .CASE30( 6'h1E ),
    .din30_WIDTH( 16 ),
    .CASE31( 6'h1F ),
    .din31_WIDTH( 16 ),
    .CASE32( 6'h20 ),
    .din32_WIDTH( 16 ),
    .CASE33( 6'h21 ),
    .din33_WIDTH( 16 ),
    .CASE34( 6'h22 ),
    .din34_WIDTH( 16 ),
    .CASE35( 6'h23 ),
    .din35_WIDTH( 16 ),
    .CASE36( 6'h24 ),
    .din36_WIDTH( 16 ),
    .CASE37( 6'h25 ),
    .din37_WIDTH( 16 ),
    .CASE38( 6'h26 ),
    .din38_WIDTH( 16 ),
    .CASE39( 6'h27 ),
    .din39_WIDTH( 16 ),
    .CASE40( 6'h28 ),
    .din40_WIDTH( 16 ),
    .CASE41( 6'h29 ),
    .din41_WIDTH( 16 ),
    .CASE42( 6'h2A ),
    .din42_WIDTH( 16 ),
    .CASE43( 6'h2B ),
    .din43_WIDTH( 16 ),
    .CASE44( 6'h2C ),
    .din44_WIDTH( 16 ),
    .CASE45( 6'h2D ),
    .din45_WIDTH( 16 ),
    .CASE46( 6'h2E ),
    .din46_WIDTH( 16 ),
    .CASE47( 6'h2F ),
    .din47_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 6 ),
    .dout_WIDTH( 16 ))
sparsemux_97_6_16_1_1_U1439(
    .din0(arr_0_val),
    .din1(arr_1_val),
    .din2(arr_2_val),
    .din3(arr_3_val),
    .din4(arr_4_val),
    .din5(arr_5_val),
    .din6(arr_6_val),
    .din7(arr_7_val),
    .din8(arr_8_val),
    .din9(arr_9_val),
    .din10(arr_10_val),
    .din11(arr_11_val),
    .din12(arr_12_val),
    .din13(arr_13_val),
    .din14(arr_14_val),
    .din15(arr_15_val),
    .din16(arr_16_val),
    .din17(arr_17_val),
    .din18(arr_18_val),
    .din19(arr_19_val),
    .din20(arr_20_val),
    .din21(arr_21_val),
    .din22(arr_22_val),
    .din23(arr_23_val),
    .din24(arr_24_val),
    .din25(arr_25_val),
    .din26(arr_26_val),
    .din27(arr_27_val),
    .din28(arr_28_val),
    .din29(arr_29_val),
    .din30(arr_30_val),
    .din31(arr_31_val),
    .din32(arr_32_val),
    .din33(arr_33_val),
    .din34(arr_34_val),
    .din35(arr_35_val),
    .din36(arr_36_val),
    .din37(arr_37_val),
    .din38(arr_38_val),
    .din39(arr_39_val),
    .din40(arr_40_val),
    .din41(arr_41_val),
    .din42(arr_42_val),
    .din43(arr_43_val),
    .din44(arr_44_val),
    .din45(arr_45_val),
    .din46(arr_46_val),
    .din47(arr_47_val),
    .def(tmp_591_fu_1172_p97),
    .sel(tmp_591_fu_1172_p98),
    .dout(tmp_591_fu_1172_p99)
);

myproject_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_354 <= 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd7) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd6) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd5) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd4) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd3) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd2) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd1) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd0) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        i_fu_354 <= i_17_fu_1337_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_init == 1'b1))) begin
            indvars_iv2_reg_850 <= 32'd1;
        end else if ((1'b1 == ap_condition_827)) begin
            indvars_iv2_reg_850 <= add_ln149_fu_1557_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_358 <= 32'd4;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd7) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd6) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd5) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd4) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd3) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd2) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd1) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln147_16_fu_934_p1 == 3'd0) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        j_fu_358 <= j_17_fu_1423_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            k_fu_318 <= 32'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            k_fu_318 <= k_20_fu_1330_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_140_fu_326 <= temp_376;
        end else if ((1'b1 == ap_condition_834)) begin
            temp_140_fu_326 <= temp_148_fu_970_p19;
        end else if ((1'b1 == ap_condition_831)) begin
            temp_140_fu_326 <= temp_147_fu_938_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_141_fu_330 <= temp_377;
        end else if ((1'b1 == ap_condition_840)) begin
            temp_141_fu_330 <= temp_148_fu_970_p19;
        end else if ((1'b1 == ap_condition_837)) begin
            temp_141_fu_330 <= temp_147_fu_938_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_142_fu_334 <= temp_378;
        end else if ((1'b1 == ap_condition_846)) begin
            temp_142_fu_334 <= temp_148_fu_970_p19;
        end else if ((1'b1 == ap_condition_843)) begin
            temp_142_fu_334 <= temp_147_fu_938_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_143_fu_338 <= temp_379;
        end else if ((1'b1 == ap_condition_852)) begin
            temp_143_fu_338 <= temp_148_fu_970_p19;
        end else if ((1'b1 == ap_condition_849)) begin
            temp_143_fu_338 <= temp_147_fu_938_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_144_fu_342 <= temp_380;
        end else if ((1'b1 == ap_condition_858)) begin
            temp_144_fu_342 <= temp_148_fu_970_p19;
        end else if ((1'b1 == ap_condition_855)) begin
            temp_144_fu_342 <= temp_147_fu_938_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_145_fu_346 <= temp_381;
        end else if ((1'b1 == ap_condition_864)) begin
            temp_145_fu_346 <= temp_148_fu_970_p19;
        end else if ((1'b1 == ap_condition_861)) begin
            temp_145_fu_346 <= temp_147_fu_938_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_146_fu_350 <= temp_382;
        end else if ((1'b1 == ap_condition_870)) begin
            temp_146_fu_350 <= temp_148_fu_970_p19;
        end else if ((1'b1 == ap_condition_867)) begin
            temp_146_fu_350 <= temp_147_fu_938_p19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            temp_fu_322 <= temp_375;
        end else if ((1'b1 == ap_condition_876)) begin
            temp_fu_322 <= temp_148_fu_970_p19;
        end else if ((1'b1 == ap_condition_873)) begin
            temp_fu_322 <= temp_147_fu_938_p19;
        end
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd7) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd6) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd5) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd4) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd3) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd2) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd1) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd0) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_sig_allocacmp_i_18 = i_17_fu_1337_p2;
    end else begin
        ap_sig_allocacmp_i_18 = i_fu_354;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd7) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd6) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd5) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd4) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd3) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd2) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) 
    | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd1) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (trunc_ln147_16_fu_934_p1 == 3'd0) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_sig_allocacmp_j_18 = j_17_fu_1423_p2;
    end else begin
        ap_sig_allocacmp_j_18 = j_fu_358;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_32_out_ap_vld = 1'b1;
    end else begin
        i_32_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp20_out_ap_vld = 1'b1;
    end else begin
        icmp20_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp23_out_ap_vld = 1'b1;
    end else begin
        icmp23_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvars_iv2_out_ap_vld = 1'b1;
    end else begin
        indvars_iv2_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_27_out_ap_vld = 1'b1;
    end else begin
        j_27_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_50_out_ap_vld = 1'b1;
    end else begin
        k_50_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_402_out_ap_vld = 1'b1;
    end else begin
        temp_402_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_403_out_ap_vld = 1'b1;
    end else begin
        temp_403_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_404_out_ap_vld = 1'b1;
    end else begin
        temp_404_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_405_out_ap_vld = 1'b1;
    end else begin
        temp_405_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_406_out_ap_vld = 1'b1;
    end else begin
        temp_406_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_407_out_ap_vld = 1'b1;
    end else begin
        temp_407_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_408_out_ap_vld = 1'b1;
    end else begin
        temp_408_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'd0 == and_ln149_fu_1551_p2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_409_out_ap_vld = 1'b1;
    end else begin
        temp_409_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln149_fu_1557_p2 = (indvars_iv2_reg_850 + 32'd1);

assign and_ln149_fu_1551_p2 = (icmp_ln149_fu_1527_p2 & icmp_ln149_4_fu_1544_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_827 = ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln149_fu_1551_p2) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_831 = ((trunc_ln147_16_fu_934_p1 == 3'd1) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_834 = ((trunc_ln147_16_fu_934_p1 == 3'd1) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_837 = ((trunc_ln147_16_fu_934_p1 == 3'd2) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_840 = ((trunc_ln147_16_fu_934_p1 == 3'd2) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_843 = ((trunc_ln147_16_fu_934_p1 == 3'd3) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_846 = ((trunc_ln147_16_fu_934_p1 == 3'd3) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_849 = ((trunc_ln147_16_fu_934_p1 == 3'd4) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_852 = ((trunc_ln147_16_fu_934_p1 == 3'd4) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_855 = ((trunc_ln147_16_fu_934_p1 == 3'd5) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_858 = ((trunc_ln147_16_fu_934_p1 == 3'd5) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_861 = ((trunc_ln147_16_fu_934_p1 == 3'd6) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_864 = ((trunc_ln147_16_fu_934_p1 == 3'd6) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_867 = ((trunc_ln147_16_fu_934_p1 == 3'd7) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_870 = ((trunc_ln147_16_fu_934_p1 == 3'd7) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_873 = ((trunc_ln147_16_fu_934_p1 == 3'd0) & (icmp_ln151_fu_1324_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_876 = ((trunc_ln147_16_fu_934_p1 == 3'd0) & (icmp_ln151_fu_1324_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign i_17_fu_1337_p2 = (i_fu_354 + 32'd1);

assign i_32_out = i_fu_354;

assign icmp20_out = icmp_ln149_fu_1527_p2;

assign icmp23_out = icmp_ln149_4_fu_1544_p2;

assign icmp_ln149_4_fu_1544_p2 = ((tmp_2112_fu_1534_p4 == 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_1527_p2 = ((tmp_fu_1517_p4 == 30'd0) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_1324_p2 = (($signed(tmp_590_fu_1011_p99) > $signed(tmp_591_fu_1172_p99)) ? 1'b1 : 1'b0);

assign indvars_iv2_out = indvars_iv2_reg_850;

assign j_17_fu_1423_p2 = (j_fu_358 + 32'd1);

assign j_27_out = j_fu_358;

assign k_20_fu_1330_p2 = (k_fu_318 + 32'd1);

assign k_50_out = (k_fu_318 + 32'd1);

assign temp_147_fu_938_p17 = 'bx;

assign temp_147_fu_938_p18 = i_fu_354[2:0];

assign temp_148_fu_970_p17 = 'bx;

assign temp_148_fu_970_p18 = j_fu_358[2:0];

assign temp_402_out = temp_fu_322;

assign temp_403_out = temp_140_fu_326;

assign temp_404_out = temp_141_fu_330;

assign temp_405_out = temp_142_fu_334;

assign temp_406_out = temp_143_fu_338;

assign temp_407_out = temp_144_fu_342;

assign temp_408_out = temp_145_fu_346;

assign temp_409_out = temp_146_fu_350;

assign tmp_2112_fu_1534_p4 = {{ap_sig_allocacmp_j_18[31:3]}};

assign tmp_590_fu_1011_p97 = 'bx;

assign tmp_590_fu_1011_p98 = (trunc_ln151_fu_1002_p1 + idx1);

assign tmp_591_fu_1172_p97 = 'bx;

assign tmp_591_fu_1172_p98 = (trunc_ln151_4_fu_1163_p1 + idx1);

assign tmp_fu_1517_p4 = {{ap_sig_allocacmp_i_18[31:2]}};

assign trunc_ln147_16_fu_934_p1 = k_fu_318[2:0];

assign trunc_ln151_4_fu_1163_p1 = temp_148_fu_970_p19[5:0];

assign trunc_ln151_fu_1002_p1 = temp_147_fu_938_p19[5:0];

endmodule //myproject_merge_sort_ap_fixed_16_6_5_3_0_config5_Pipeline_VITIS_LOOP_149_315
