This is the mapping of an instruction at a certain stage to its micro-operations. This can be used to decode instructions using a FSM where stage is actually the state and opcode is the input. Then store the stage to micro-operation in a ROM. 
![[micro-op_table]]

The CPU design looks l