Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin/unwrapped/fuse -intstyle ise -incremental -o /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v3to8dec_testbench_isim_beh.exe -prj /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v3to8dec_testbench_beh.prj work.v3to8dec_testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v2to4dec.vhd" into library work
Parsing VHDL file "/home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v3to8dec.vhd" into library work
Parsing VHDL file "/home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v3to8dec_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 45352 KB
Fuse CPU Usage: 1320 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package vcomponents
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and3_v of entity AND3 [and3_default]
Compiling architecture v2to4dec_arch of entity v2to4dec [v2to4dec_default]
Compiling architecture v3to8dec_arch of entity v3to8dec [v3to8dec_default]
Compiling architecture behavior of entity v3to8dec_testbench
Time Resolution for simulation is 1ps.
Compiled 14 VHDL Units
Built simulation executable /home/student/github/digital_circuits_and_systems/A002_3-to-8_decoder/v3to8dec_testbench_isim_beh.exe
Fuse Memory Usage: 54604 KB
Fuse CPU Usage: 1370 ms
GCC CPU Usage: 780 ms
