

================================================================
== Vitis HLS Report for 'conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Thu Aug 17 12:46:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        btag_nn_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.80 ns|  2.305 ns|     0.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  2.800 ns|  2.800 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.28>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%Conv1D_1_input_read = read i1350 @_ssdm_op_Read.ap_auto.i1350P0A, i1350 %Conv1D_1_input" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 3 'read' 'Conv1D_1_input_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%call_ret = call i1350 @fill_buffer, i1350 %Conv1D_1_input_read" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 4 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_buf_V = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 5 'extractvalue' 'data_buf_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_buf_V_508 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 6 'extractvalue' 'data_buf_V_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_buf_V_509 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 7 'extractvalue' 'data_buf_V_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_buf_V_510 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 8 'extractvalue' 'data_buf_V_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_buf_V_511 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 9 'extractvalue' 'data_buf_V_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_buf_V_512 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 10 'extractvalue' 'data_buf_V_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_buf_V_513 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 11 'extractvalue' 'data_buf_V_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_buf_V_514 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 12 'extractvalue' 'data_buf_V_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%data_buf_V_515 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 13 'extractvalue' 'data_buf_V_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%data_buf_V_516 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 14 'extractvalue' 'data_buf_V_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_buf_V_517 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 15 'extractvalue' 'data_buf_V_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%data_buf_V_518 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 16 'extractvalue' 'data_buf_V_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_buf_V_519 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 17 'extractvalue' 'data_buf_V_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_buf_V_520 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 18 'extractvalue' 'data_buf_V_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_buf_V_521 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 19 'extractvalue' 'data_buf_V_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_buf_V_522 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 20 'extractvalue' 'data_buf_V_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_buf_V_523 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 21 'extractvalue' 'data_buf_V_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_buf_V_524 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 22 'extractvalue' 'data_buf_V_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_buf_V_525 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 23 'extractvalue' 'data_buf_V_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_buf_V_526 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 24 'extractvalue' 'data_buf_V_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_buf_V_527 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 25 'extractvalue' 'data_buf_V_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_buf_V_528 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 26 'extractvalue' 'data_buf_V_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_buf_V_529 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 27 'extractvalue' 'data_buf_V_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_buf_V_530 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 28 'extractvalue' 'data_buf_V_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_buf_V_531 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 29 'extractvalue' 'data_buf_V_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_buf_V_532 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 30 'extractvalue' 'data_buf_V_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_buf_V_533 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 31 'extractvalue' 'data_buf_V_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_buf_V_534 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 32 'extractvalue' 'data_buf_V_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_buf_V_535 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 33 'extractvalue' 'data_buf_V_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_buf_V_536 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 34 'extractvalue' 'data_buf_V_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_buf_V_537 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 35 'extractvalue' 'data_buf_V_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_buf_V_538 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 36 'extractvalue' 'data_buf_V_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_buf_V_539 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 37 'extractvalue' 'data_buf_V_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_buf_V_540 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 38 'extractvalue' 'data_buf_V_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_buf_V_541 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 39 'extractvalue' 'data_buf_V_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_buf_V_542 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 40 'extractvalue' 'data_buf_V_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_buf_V_543 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 41 'extractvalue' 'data_buf_V_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_buf_V_544 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 42 'extractvalue' 'data_buf_V_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_buf_V_545 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 43 'extractvalue' 'data_buf_V_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_buf_V_546 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 44 'extractvalue' 'data_buf_V_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_buf_V_547 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 45 'extractvalue' 'data_buf_V_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_buf_V_548 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 46 'extractvalue' 'data_buf_V_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_buf_V_549 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 47 'extractvalue' 'data_buf_V_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_buf_V_550 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 48 'extractvalue' 'data_buf_V_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_buf_V_551 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 49 'extractvalue' 'data_buf_V_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_buf_V_552 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 50 'extractvalue' 'data_buf_V_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_buf_V_553 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 51 'extractvalue' 'data_buf_V_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_buf_V_554 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 52 'extractvalue' 'data_buf_V_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%data_buf_V_555 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 53 'extractvalue' 'data_buf_V_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%data_buf_V_556 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 54 'extractvalue' 'data_buf_V_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%data_buf_V_557 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 55 'extractvalue' 'data_buf_V_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%data_buf_V_558 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 56 'extractvalue' 'data_buf_V_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%data_buf_V_559 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 57 'extractvalue' 'data_buf_V_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%data_buf_V_560 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 58 'extractvalue' 'data_buf_V_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%data_buf_V_561 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 59 'extractvalue' 'data_buf_V_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%data_buf_V_562 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 60 'extractvalue' 'data_buf_V_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%data_buf_V_563 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 61 'extractvalue' 'data_buf_V_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%data_buf_V_564 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 62 'extractvalue' 'data_buf_V_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%data_buf_V_565 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 63 'extractvalue' 'data_buf_V_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%data_buf_V_566 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 64 'extractvalue' 'data_buf_V_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%data_buf_V_567 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 65 'extractvalue' 'data_buf_V_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%data_buf_V_568 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 66 'extractvalue' 'data_buf_V_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%data_buf_V_569 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 67 'extractvalue' 'data_buf_V_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%data_buf_V_570 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 68 'extractvalue' 'data_buf_V_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%data_buf_V_571 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 69 'extractvalue' 'data_buf_V_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%data_buf_V_572 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 70 'extractvalue' 'data_buf_V_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%data_buf_V_573 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 71 'extractvalue' 'data_buf_V_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%data_buf_V_574 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 72 'extractvalue' 'data_buf_V_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%data_buf_V_575 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 73 'extractvalue' 'data_buf_V_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%data_buf_V_576 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 74 'extractvalue' 'data_buf_V_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%data_buf_V_577 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 75 'extractvalue' 'data_buf_V_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%data_buf_V_578 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 76 'extractvalue' 'data_buf_V_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%data_buf_V_579 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 77 'extractvalue' 'data_buf_V_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%data_buf_V_580 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 78 'extractvalue' 'data_buf_V_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%data_buf_V_581 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 79 'extractvalue' 'data_buf_V_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%data_buf_V_582 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 80 'extractvalue' 'data_buf_V_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%data_buf_V_583 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 81 'extractvalue' 'data_buf_V_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%data_buf_V_584 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 82 'extractvalue' 'data_buf_V_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%data_buf_V_585 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 83 'extractvalue' 'data_buf_V_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%data_buf_V_586 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 84 'extractvalue' 'data_buf_V_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%data_buf_V_587 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 85 'extractvalue' 'data_buf_V_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%data_buf_V_588 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 86 'extractvalue' 'data_buf_V_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%data_buf_V_589 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 87 'extractvalue' 'data_buf_V_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%data_buf_V_590 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 88 'extractvalue' 'data_buf_V_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%data_buf_V_591 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 89 'extractvalue' 'data_buf_V_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%data_buf_V_592 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 90 'extractvalue' 'data_buf_V_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%data_buf_V_593 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 91 'extractvalue' 'data_buf_V_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%data_buf_V_594 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 92 'extractvalue' 'data_buf_V_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%data_buf_V_595 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 93 'extractvalue' 'data_buf_V_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%data_buf_V_596 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 94 'extractvalue' 'data_buf_V_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_buf_V_597 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 95 'extractvalue' 'data_buf_V_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%data_buf_V_598 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 96 'extractvalue' 'data_buf_V_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%data_buf_V_599 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 97 'extractvalue' 'data_buf_V_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%data_buf_V_600 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 98 'extractvalue' 'data_buf_V_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%data_buf_V_601 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 99 'extractvalue' 'data_buf_V_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%data_buf_V_602 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 100 'extractvalue' 'data_buf_V_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%data_buf_V_603 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 101 'extractvalue' 'data_buf_V_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%data_buf_V_604 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 102 'extractvalue' 'data_buf_V_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%data_buf_V_605 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 103 'extractvalue' 'data_buf_V_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%data_buf_V_606 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 104 'extractvalue' 'data_buf_V_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%data_buf_V_607 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 105 'extractvalue' 'data_buf_V_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%data_buf_V_608 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 106 'extractvalue' 'data_buf_V_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%data_buf_V_609 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 107 'extractvalue' 'data_buf_V_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%data_buf_V_610 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 108 'extractvalue' 'data_buf_V_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%data_buf_V_611 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 109 'extractvalue' 'data_buf_V_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%data_buf_V_612 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 110 'extractvalue' 'data_buf_V_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%data_buf_V_613 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 111 'extractvalue' 'data_buf_V_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%data_buf_V_614 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 112 'extractvalue' 'data_buf_V_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%data_buf_V_615 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 113 'extractvalue' 'data_buf_V_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%data_buf_V_616 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 114 'extractvalue' 'data_buf_V_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%data_buf_V_617 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 115 'extractvalue' 'data_buf_V_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%data_buf_V_618 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 116 'extractvalue' 'data_buf_V_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%data_buf_V_619 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 117 'extractvalue' 'data_buf_V_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%data_buf_V_620 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 118 'extractvalue' 'data_buf_V_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%data_buf_V_621 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 119 'extractvalue' 'data_buf_V_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%data_buf_V_622 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 120 'extractvalue' 'data_buf_V_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%data_buf_V_623 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 121 'extractvalue' 'data_buf_V_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%data_buf_V_624 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 122 'extractvalue' 'data_buf_V_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%data_buf_V_625 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 123 'extractvalue' 'data_buf_V_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%data_buf_V_626 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 124 'extractvalue' 'data_buf_V_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%data_buf_V_627 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 125 'extractvalue' 'data_buf_V_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%data_buf_V_628 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 126 'extractvalue' 'data_buf_V_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%data_buf_V_629 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 127 'extractvalue' 'data_buf_V_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%data_buf_V_630 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 128 'extractvalue' 'data_buf_V_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%data_buf_V_631 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 129 'extractvalue' 'data_buf_V_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%data_buf_V_632 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 130 'extractvalue' 'data_buf_V_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%data_buf_V_633 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 131 'extractvalue' 'data_buf_V_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%data_buf_V_634 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 132 'extractvalue' 'data_buf_V_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%data_buf_V_635 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 133 'extractvalue' 'data_buf_V_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%data_buf_V_636 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 134 'extractvalue' 'data_buf_V_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%data_buf_V_637 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 135 'extractvalue' 'data_buf_V_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%data_buf_V_638 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 136 'extractvalue' 'data_buf_V_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%data_buf_V_639 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 137 'extractvalue' 'data_buf_V_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%data_buf_V_640 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 138 'extractvalue' 'data_buf_V_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%data_buf_V_641 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 139 'extractvalue' 'data_buf_V_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%data_buf_V_642 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 140 'extractvalue' 'data_buf_V_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%data_buf_V_643 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 141 'extractvalue' 'data_buf_V_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%data_buf_V_644 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 142 'extractvalue' 'data_buf_V_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%data_buf_V_645 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 143 'extractvalue' 'data_buf_V_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%data_buf_V_646 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 144 'extractvalue' 'data_buf_V_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%data_buf_V_647 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 145 'extractvalue' 'data_buf_V_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%data_buf_V_648 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 146 'extractvalue' 'data_buf_V_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%data_buf_V_649 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 147 'extractvalue' 'data_buf_V_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%data_buf_V_650 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 148 'extractvalue' 'data_buf_V_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%data_buf_V_651 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 149 'extractvalue' 'data_buf_V_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%data_buf_V_652 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 150 'extractvalue' 'data_buf_V_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%data_buf_V_653 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 151 'extractvalue' 'data_buf_V_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%data_buf_V_654 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 152 'extractvalue' 'data_buf_V_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%data_buf_V_655 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 153 'extractvalue' 'data_buf_V_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%data_buf_V_656 = extractvalue i1350 %call_ret" [firmware/nnet_utils/nnet_conv1d_latency.h:39]   --->   Operation 154 'extractvalue' 'data_buf_V_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i9 %data_buf_V"   --->   Operation 155 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V, i5 0"   --->   Operation 156 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_79 = sext i14 %shl_ln"   --->   Operation 157 'sext' 'sext_ln1273_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.76ns)   --->   "%r_V = sub i15 %sext_ln1273_79, i15 %sext_ln1273"   --->   Operation 158 'sub' 'r_V' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V, i32 2, i32 14"   --->   Operation 159 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i13 %mult_V"   --->   Operation 160 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%mult_V_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V, i3 0"   --->   Operation 161 'bitconcatenate' 'mult_V_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i12 %mult_V_42" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 162 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i15 0, i15 %sext_ln1273_79"   --->   Operation 163 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 164 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_315 = sub i15 %sub_ln1273, i15 %sext_ln1273"   --->   Operation 164 'sub' 'r_V_315' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_43 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_315, i32 2, i32 14"   --->   Operation 165 'partselect' 'mult_V_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln818_109 = sext i13 %mult_V_43"   --->   Operation 166 'sext' 'sext_ln818_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.76ns)   --->   "%r_V_316 = sub i15 %sext_ln1273, i15 %sext_ln1273_79"   --->   Operation 167 'sub' 'r_V_316' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%mult_V_44 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_316, i32 2, i32 14"   --->   Operation 168 'partselect' 'mult_V_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%sext_ln23_1 = sext i13 %mult_V_44" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 169 'sext' 'sext_ln23_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1273_80 = sext i12 %mult_V_42"   --->   Operation 170 'sext' 'sext_ln1273_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.76ns)   --->   "%r_V_317 = sub i15 %sext_ln1273_79, i15 %sext_ln1273_80"   --->   Operation 171 'sub' 'r_V_317' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_317, i32 2, i32 14"   --->   Operation 172 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1273_81 = sext i9 %data_buf_V_508"   --->   Operation 173 'sext' 'sext_ln1273_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_508, i5 0"   --->   Operation 174 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1273_82 = sext i14 %shl_ln1273_s"   --->   Operation 175 'sext' 'sext_ln1273_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln1273_183 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_508, i3 0"   --->   Operation 176 'bitconcatenate' 'shl_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1273_83 = sext i12 %shl_ln1273_183"   --->   Operation 177 'sext' 'sext_ln1273_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.76ns)   --->   "%r_V_318 = sub i15 %sext_ln1273_83, i15 %sext_ln1273_82"   --->   Operation 178 'sub' 'r_V_318' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mult_V_46 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_318, i32 2, i32 14"   --->   Operation 179 'partselect' 'mult_V_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%sext_ln23_3 = sext i13 %mult_V_46" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 180 'sext' 'sext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.46ns)   --->   "%r_V_319 = mul i15 %sext_ln1273_81, i15 32742"   --->   Operation 181 'mul' 'r_V_319' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%mult_V_47 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_319, i32 2, i32 14"   --->   Operation 182 'partselect' 'mult_V_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln23_4 = sext i13 %mult_V_47" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 183 'sext' 'sext_ln23_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln23_5 = sext i13 %mult_V_47" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 184 'sext' 'sext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1273_85 = sext i9 %data_buf_V_509"   --->   Operation 185 'sext' 'sext_ln1273_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%sext_ln1273_87 = sext i9 %data_buf_V_509"   --->   Operation 186 'sext' 'sext_ln1273_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1273_88 = sext i9 %data_buf_V_509"   --->   Operation 187 'sext' 'sext_ln1273_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.46ns)   --->   "%r_V_320 = mul i15 %sext_ln1273_88, i15 32746"   --->   Operation 188 'mul' 'r_V_320' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%mult_V_48 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_320, i32 2, i32 14"   --->   Operation 189 'partselect' 'mult_V_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln23_6 = sext i13 %mult_V_48" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 190 'sext' 'sext_ln23_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.46ns)   --->   "%r_V_325 = mul i15 %sext_ln1273_88, i15 19"   --->   Operation 191 'mul' 'r_V_325' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%mult_V_53 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_325, i32 2, i32 14"   --->   Operation 192 'partselect' 'mult_V_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln23_7 = sext i13 %mult_V_53" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 193 'sext' 'sext_ln23_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (1.46ns)   --->   "%r_V_326 = mul i15 %sext_ln1273_88, i15 32741"   --->   Operation 194 'mul' 'r_V_326' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_54 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_326, i32 2, i32 14"   --->   Operation 195 'partselect' 'mult_V_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.46ns)   --->   "%r_V_327 = mul i16 %sext_ln1273_85, i16 65501"   --->   Operation 196 'mul' 'r_V_327' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_55 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_327, i32 2, i32 15"   --->   Operation 197 'partselect' 'mult_V_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln23_9 = sext i14 %mult_V_55" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 198 'sext' 'sext_ln23_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.46ns)   --->   "%r_V_328 = mul i17 %sext_ln1273_87, i17 85"   --->   Operation 199 'mul' 'r_V_328' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%mult_V_56 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_328, i32 2, i32 16"   --->   Operation 200 'partselect' 'mult_V_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln818_113 = sext i15 %mult_V_56"   --->   Operation 201 'sext' 'sext_ln818_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%sext_ln1273_90 = sext i9 %data_buf_V_510"   --->   Operation 202 'sext' 'sext_ln1273_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln1273_91 = sext i9 %data_buf_V_510"   --->   Operation 203 'sext' 'sext_ln1273_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln1273_93 = sext i9 %data_buf_V_510"   --->   Operation 204 'sext' 'sext_ln1273_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (1.46ns)   --->   "%r_V_330 = mul i17 %sext_ln1273_93, i17 102"   --->   Operation 205 'mul' 'r_V_330' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%mult_V_58 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_330, i32 2, i32 16"   --->   Operation 206 'partselect' 'mult_V_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (1.46ns)   --->   "%r_V_331 = mul i17 %sext_ln1273_93, i17 73"   --->   Operation 207 'mul' 'r_V_331' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%mult_V_59 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_331, i32 2, i32 16"   --->   Operation 208 'partselect' 'mult_V_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%sext_ln818_116 = sext i15 %mult_V_59"   --->   Operation 209 'sext' 'sext_ln818_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (1.46ns)   --->   "%r_V_332 = mul i15 %sext_ln1273_91, i15 32742"   --->   Operation 210 'mul' 'r_V_332' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mult_V_60 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_332, i32 2, i32 14"   --->   Operation 211 'partselect' 'mult_V_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (1.46ns)   --->   "%r_V_333 = mul i17 %sext_ln1273_93, i17 130988"   --->   Operation 212 'mul' 'r_V_333' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%mult_V_61 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_333, i32 2, i32 16"   --->   Operation 213 'partselect' 'mult_V_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln818_117 = sext i15 %mult_V_61"   --->   Operation 214 'sext' 'sext_ln818_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.46ns)   --->   "%r_V_334 = mul i15 %sext_ln1273_91, i15 32743"   --->   Operation 215 'mul' 'r_V_334' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%mult_V_62 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_334, i32 2, i32 14"   --->   Operation 216 'partselect' 'mult_V_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln23_11 = sext i13 %mult_V_62" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 217 'sext' 'sext_ln23_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.46ns)   --->   "%r_V_335 = mul i16 %sext_ln1273_90, i16 55"   --->   Operation 218 'mul' 'r_V_335' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%mult_V_63 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_335, i32 2, i32 15"   --->   Operation 219 'partselect' 'mult_V_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln23_12 = sext i14 %mult_V_63" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 220 'sext' 'sext_ln23_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln1273_94 = sext i9 %data_buf_V_511"   --->   Operation 221 'sext' 'sext_ln1273_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (1.46ns)   --->   "%r_V_336 = mul i15 %sext_ln1273_94, i15 29"   --->   Operation 222 'mul' 'r_V_336' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_64 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_336, i32 2, i32 14"   --->   Operation 223 'partselect' 'mult_V_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln818_118 = sext i13 %mult_V_64"   --->   Operation 224 'sext' 'sext_ln818_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.46ns)   --->   "%r_V_337 = mul i15 %sext_ln1273_94, i15 32746"   --->   Operation 225 'mul' 'r_V_337' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%mult_V_65 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_337, i32 2, i32 14"   --->   Operation 226 'partselect' 'mult_V_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln23_13 = sext i13 %mult_V_65" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 227 'sext' 'sext_ln23_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.46ns)   --->   "%r_V_339 = mul i15 %sext_ln1273_94, i15 21"   --->   Operation 228 'mul' 'r_V_339' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%mult_V_67 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_339, i32 2, i32 14"   --->   Operation 229 'partselect' 'mult_V_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%sext_ln1273_97 = sext i9 %data_buf_V_512"   --->   Operation 230 'sext' 'sext_ln1273_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln1273_98 = sext i9 %data_buf_V_512"   --->   Operation 231 'sext' 'sext_ln1273_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%shl_ln1273_187 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_512, i5 0"   --->   Operation 232 'bitconcatenate' 'shl_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln1273_102 = sext i14 %shl_ln1273_187"   --->   Operation 233 'sext' 'sext_ln1273_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%shl_ln1273_188 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_512, i2 0"   --->   Operation 234 'bitconcatenate' 'shl_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1273_103 = sext i11 %shl_ln1273_188"   --->   Operation 235 'sext' 'sext_ln1273_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.76ns)   --->   "%r_V_340 = sub i15 %sext_ln1273_103, i15 %sext_ln1273_102"   --->   Operation 236 'sub' 'r_V_340' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%mult_V_68 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_340, i32 2, i32 14"   --->   Operation 237 'partselect' 'mult_V_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln23_16 = sext i13 %mult_V_68" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 238 'sext' 'sext_ln23_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (1.46ns)   --->   "%r_V_341 = mul i15 %sext_ln1273_98, i15 32741"   --->   Operation 239 'mul' 'r_V_341' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%mult_V_69 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_341, i32 2, i32 14"   --->   Operation 240 'partselect' 'mult_V_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%sext_ln23_17 = sext i13 %mult_V_69" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 241 'sext' 'sext_ln23_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (1.46ns)   --->   "%r_V_342 = mul i15 %sext_ln1273_98, i15 32747"   --->   Operation 242 'mul' 'r_V_342' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%mult_V_70 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_342, i32 2, i32 14"   --->   Operation 243 'partselect' 'mult_V_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.76ns)   --->   "%r_V_343 = sub i15 %sext_ln1273_102, i15 %sext_ln1273_103"   --->   Operation 244 'sub' 'r_V_343' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%mult_V_71 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_343, i32 2, i32 14"   --->   Operation 245 'partselect' 'mult_V_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.46ns)   --->   "%r_V_344 = mul i15 %sext_ln1273_98, i15 23"   --->   Operation 246 'mul' 'r_V_344' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%mult_V_72 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_344, i32 2, i32 14"   --->   Operation 247 'partselect' 'mult_V_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (1.46ns)   --->   "%r_V_345 = mul i16 %sext_ln1273_97, i16 65499"   --->   Operation 248 'mul' 'r_V_345' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%mult_V_73 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_345, i32 2, i32 15"   --->   Operation 249 'partselect' 'mult_V_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln23_21 = sext i14 %mult_V_73" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 250 'sext' 'sext_ln23_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1273_106 = sext i9 %data_buf_V_513"   --->   Operation 251 'sext' 'sext_ln1273_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (1.46ns)   --->   "%r_V_347 = mul i15 %sext_ln1273_106, i15 32747"   --->   Operation 252 'mul' 'r_V_347' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%mult_V_75 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_347, i32 2, i32 14"   --->   Operation 253 'partselect' 'mult_V_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln23_22 = sext i13 %mult_V_75" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 254 'sext' 'sext_ln23_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (1.46ns)   --->   "%r_V_348 = mul i15 %sext_ln1273_106, i15 32739"   --->   Operation 255 'mul' 'r_V_348' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mult_V_76 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_348, i32 2, i32 14"   --->   Operation 256 'partselect' 'mult_V_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (1.46ns)   --->   "%r_V_349 = mul i15 %sext_ln1273_106, i15 32746"   --->   Operation 257 'mul' 'r_V_349' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%mult_V_77 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_349, i32 2, i32 14"   --->   Operation 258 'partselect' 'mult_V_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln1273_190 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_513, i4 0"   --->   Operation 259 'bitconcatenate' 'shl_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln1273_108 = sext i13 %shl_ln1273_190"   --->   Operation 260 'sext' 'sext_ln1273_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%shl_ln1273_191 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_513, i2 0"   --->   Operation 261 'bitconcatenate' 'shl_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln1273_109 = sext i11 %shl_ln1273_191"   --->   Operation 262 'sext' 'sext_ln1273_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.75ns)   --->   "%r_V_350 = add i14 %sext_ln1273_108, i14 %sext_ln1273_109"   --->   Operation 263 'add' 'r_V_350' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%mult_V_78 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_350, i32 2, i32 13"   --->   Operation 264 'partselect' 'mult_V_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln23_25 = sext i12 %mult_V_78" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 265 'sext' 'sext_ln23_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1273_110 = sext i9 %data_buf_V_514"   --->   Operation 266 'sext' 'sext_ln1273_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.46ns)   --->   "%r_V_351 = mul i15 %sext_ln1273_110, i15 25"   --->   Operation 267 'mul' 'r_V_351' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%mult_V_79 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_351, i32 2, i32 14"   --->   Operation 268 'partselect' 'mult_V_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln1273_113 = sext i9 %data_buf_V_515"   --->   Operation 269 'sext' 'sext_ln1273_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (1.46ns)   --->   "%r_V_353 = mul i16 %sext_ln1273_113, i16 59"   --->   Operation 270 'mul' 'r_V_353' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%mult_V_81 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_353, i32 2, i32 15"   --->   Operation 271 'partselect' 'mult_V_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%sext_ln818_121 = sext i14 %mult_V_81"   --->   Operation 272 'sext' 'sext_ln818_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (1.46ns)   --->   "%r_V_354 = mul i16 %sext_ln1273_113, i16 65491"   --->   Operation 273 'mul' 'r_V_354' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%mult_V_82 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_354, i32 2, i32 15"   --->   Operation 274 'partselect' 'mult_V_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (1.46ns)   --->   "%r_V_355 = mul i16 %sext_ln1273_113, i16 42"   --->   Operation 275 'mul' 'r_V_355' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_83 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_355, i32 2, i32 15"   --->   Operation 276 'partselect' 'mult_V_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln23_28 = sext i14 %mult_V_83" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 277 'sext' 'sext_ln23_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i9 %data_buf_V_516"   --->   Operation 278 'sext' 'sext_ln1273_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1273_115 = sext i9 %data_buf_V_516"   --->   Operation 279 'sext' 'sext_ln1273_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1273_117 = sext i9 %data_buf_V_516"   --->   Operation 280 'sext' 'sext_ln1273_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1273_118 = sext i9 %data_buf_V_516"   --->   Operation 281 'sext' 'sext_ln1273_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%shl_ln1273_194 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_516, i5 0"   --->   Operation 282 'bitconcatenate' 'shl_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln1273_119 = sext i14 %shl_ln1273_194"   --->   Operation 283 'sext' 'sext_ln1273_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%shl_ln1273_195 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_516, i1 0"   --->   Operation 284 'bitconcatenate' 'shl_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1273_120 = sext i10 %shl_ln1273_195"   --->   Operation 285 'sext' 'sext_ln1273_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%sext_ln1273_121 = sext i10 %shl_ln1273_195"   --->   Operation 286 'sext' 'sext_ln1273_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.76ns)   --->   "%r_V_356 = sub i15 %sext_ln1273_121, i15 %sext_ln1273_119"   --->   Operation 287 'sub' 'r_V_356' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%mult_V_84 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_356, i32 2, i32 14"   --->   Operation 288 'partselect' 'mult_V_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln23_29 = sext i13 %mult_V_84" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 289 'sext' 'sext_ln23_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.46ns)   --->   "%r_V_357 = mul i16 %sext_ln1273_118, i16 65498"   --->   Operation 290 'mul' 'r_V_357' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%mult_V_85 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_357, i32 2, i32 15"   --->   Operation 291 'partselect' 'mult_V_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%sext_ln23_30 = sext i14 %mult_V_85" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 292 'sext' 'sext_ln23_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%shl_ln1273_196 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_516, i6 0"   --->   Operation 293 'bitconcatenate' 'shl_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%sext_ln1273_123 = sext i15 %shl_ln1273_196"   --->   Operation 294 'sext' 'sext_ln1273_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_191 = sub i16 0, i16 %sext_ln1273_123"   --->   Operation 295 'sub' 'sub_ln1273_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 296 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_358 = sub i16 %sub_ln1273_191, i16 %sext_ln1273_120"   --->   Operation 296 'sub' 'r_V_358' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%mult_V_86 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_358, i32 2, i32 15"   --->   Operation 297 'partselect' 'mult_V_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%sext_ln23_31 = sext i14 %mult_V_86" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 298 'sext' 'sext_ln23_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (1.46ns)   --->   "%r_V_359 = mul i17 %sext_ln1273_115, i17 100"   --->   Operation 299 'mul' 'r_V_359' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%mult_V_87 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_359, i32 2, i32 16"   --->   Operation 300 'partselect' 'mult_V_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln818_122 = sext i15 %mult_V_87"   --->   Operation 301 'sext' 'sext_ln818_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (1.46ns)   --->   "%r_V_360 = mul i18 %sext_ln1273_9, i18 183"   --->   Operation 302 'mul' 'r_V_360' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%mult_V_88 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_360, i32 2, i32 17"   --->   Operation 303 'partselect' 'mult_V_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (1.46ns)   --->   "%r_V_361 = mul i16 %sext_ln1273_118, i16 35"   --->   Operation 304 'mul' 'r_V_361' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%mult_V_89 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_361, i32 2, i32 15"   --->   Operation 305 'partselect' 'mult_V_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%sext_ln23_32 = sext i14 %mult_V_89" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 306 'sext' 'sext_ln23_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (1.46ns)   --->   "%r_V_364 = mul i15 %sext_ln1273_117, i15 29"   --->   Operation 307 'mul' 'r_V_364' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%mult_V_92 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_364, i32 2, i32 14"   --->   Operation 308 'partselect' 'mult_V_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (1.46ns)   --->   "%r_V_365 = mul i17 %sext_ln1273_115, i17 130980"   --->   Operation 309 'mul' 'r_V_365' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mult_V_93 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_365, i32 2, i32 16"   --->   Operation 310 'partselect' 'mult_V_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln818_125 = sext i15 %mult_V_93"   --->   Operation 311 'sext' 'sext_ln818_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (1.46ns)   --->   "%r_V_369 = mul i16 %sext_ln1273_118, i16 58"   --->   Operation 312 'mul' 'r_V_369' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%mult_V_97 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_369, i32 2, i32 15"   --->   Operation 313 'partselect' 'mult_V_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1273_124 = sext i9 %data_buf_V_517"   --->   Operation 314 'sext' 'sext_ln1273_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (1.46ns)   --->   "%r_V_370 = mul i16 %sext_ln1273_124, i16 54"   --->   Operation 315 'mul' 'r_V_370' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%mult_V_98 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_370, i32 2, i32 15"   --->   Operation 316 'partselect' 'mult_V_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%sext_ln23_35 = sext i14 %mult_V_98" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 317 'sext' 'sext_ln23_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (1.46ns)   --->   "%r_V_371 = mul i16 %sext_ln1273_124, i16 65478"   --->   Operation 318 'mul' 'r_V_371' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%mult_V_99 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_371, i32 2, i32 15"   --->   Operation 319 'partselect' 'mult_V_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1273_197 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_517, i6 0"   --->   Operation 320 'bitconcatenate' 'shl_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%sext_ln1273_125 = sext i15 %shl_ln1273_197"   --->   Operation 321 'sext' 'sext_ln1273_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%shl_ln1273_198 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_517, i1 0"   --->   Operation 322 'bitconcatenate' 'shl_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1273_126 = sext i10 %shl_ln1273_198"   --->   Operation 323 'sext' 'sext_ln1273_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.77ns)   --->   "%r_V_372 = sub i16 %sext_ln1273_126, i16 %sext_ln1273_125"   --->   Operation 324 'sub' 'r_V_372' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%mult_V_100 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_372, i32 2, i32 15"   --->   Operation 325 'partselect' 'mult_V_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln23_37 = sext i14 %mult_V_100" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 326 'sext' 'sext_ln23_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (1.46ns)   --->   "%r_V_373 = mul i16 %sext_ln1273_124, i16 46"   --->   Operation 327 'mul' 'r_V_373' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%mult_V_101 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_373, i32 2, i32 15"   --->   Operation 328 'partselect' 'mult_V_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln23_38 = sext i14 %mult_V_101" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 329 'sext' 'sext_ln23_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (1.46ns)   --->   "%r_V_374 = mul i16 %sext_ln1273_124, i16 52"   --->   Operation 330 'mul' 'r_V_374' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%mult_V_102 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_374, i32 2, i32 15"   --->   Operation 331 'partselect' 'mult_V_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%sext_ln23_39 = sext i14 %mult_V_102" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 332 'sext' 'sext_ln23_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1273_127 = sext i9 %data_buf_V_518"   --->   Operation 333 'sext' 'sext_ln1273_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1273_128 = sext i9 %data_buf_V_518"   --->   Operation 334 'sext' 'sext_ln1273_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1273_199 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_518, i5 0"   --->   Operation 335 'bitconcatenate' 'shl_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1273_130 = sext i14 %shl_ln1273_199"   --->   Operation 336 'sext' 'sext_ln1273_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%shl_ln1273_200 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_518, i3 0"   --->   Operation 337 'bitconcatenate' 'shl_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1273_132 = sext i12 %shl_ln1273_200"   --->   Operation 338 'sext' 'sext_ln1273_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.76ns)   --->   "%r_V_375 = sub i15 %sext_ln1273_130, i15 %sext_ln1273_132"   --->   Operation 339 'sub' 'r_V_375' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%mult_V_103 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_375, i32 2, i32 14"   --->   Operation 340 'partselect' 'mult_V_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln23_40 = sext i13 %mult_V_103" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 341 'sext' 'sext_ln23_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (1.46ns)   --->   "%r_V_377 = mul i17 %sext_ln1273_128, i17 130972"   --->   Operation 342 'mul' 'r_V_377' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_105 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_377, i32 2, i32 16"   --->   Operation 343 'partselect' 'mult_V_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%sext_ln818_127 = sext i15 %mult_V_105"   --->   Operation 344 'sext' 'sext_ln818_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (1.46ns)   --->   "%r_V_378 = mul i16 %sext_ln1273_127, i16 65490"   --->   Operation 345 'mul' 'r_V_378' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%mult_V_106 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_378, i32 2, i32 15"   --->   Operation 346 'partselect' 'mult_V_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%sext_ln23_41 = sext i14 %mult_V_106" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 347 'sext' 'sext_ln23_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (1.46ns)   --->   "%r_V_379 = mul i16 %sext_ln1273_127, i16 53"   --->   Operation 348 'mul' 'r_V_379' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%mult_V_107 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_379, i32 2, i32 15"   --->   Operation 349 'partselect' 'mult_V_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln23_42 = sext i14 %mult_V_107" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 350 'sext' 'sext_ln23_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%shl_ln1273_201 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_518, i6 0"   --->   Operation 351 'bitconcatenate' 'shl_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln1273_133 = sext i15 %shl_ln1273_201"   --->   Operation 352 'sext' 'sext_ln1273_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_195 = sub i16 0, i16 %sext_ln1273_133"   --->   Operation 353 'sub' 'sub_ln1273_195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 354 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_380 = sub i16 %sub_ln1273_195, i16 %sext_ln1273_127"   --->   Operation 354 'sub' 'r_V_380' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%mult_V_108 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_380, i32 2, i32 15"   --->   Operation 355 'partselect' 'mult_V_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln818_128 = sext i14 %mult_V_108"   --->   Operation 356 'sext' 'sext_ln818_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%shl_ln1273_202 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_518, i4 0"   --->   Operation 357 'bitconcatenate' 'shl_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%sext_ln1273_134 = sext i13 %shl_ln1273_202"   --->   Operation 358 'sext' 'sext_ln1273_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.77ns)   --->   "%r_V_381 = sub i16 %sext_ln1273_134, i16 %sext_ln1273_133"   --->   Operation 359 'sub' 'r_V_381' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%mult_V_109 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_381, i32 2, i32 15"   --->   Operation 360 'partselect' 'mult_V_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%sext_ln1273_135 = sext i9 %data_buf_V_519"   --->   Operation 361 'sext' 'sext_ln1273_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1273_136 = sext i9 %data_buf_V_519"   --->   Operation 362 'sext' 'sext_ln1273_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (1.46ns)   --->   "%r_V_383 = mul i15 %sext_ln1273_136, i15 32741"   --->   Operation 363 'mul' 'r_V_383' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%mult_V_111 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_383, i32 2, i32 14"   --->   Operation 364 'partselect' 'mult_V_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln23_44 = sext i13 %mult_V_111" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 365 'sext' 'sext_ln23_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (1.46ns)   --->   "%r_V_384 = mul i17 %sext_ln1273_135, i17 130967"   --->   Operation 366 'mul' 'r_V_384' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%mult_V_112 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_384, i32 2, i32 16"   --->   Operation 367 'partselect' 'mult_V_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln818_129 = sext i15 %mult_V_112"   --->   Operation 368 'sext' 'sext_ln818_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%sext_ln1273_138 = sext i9 %data_buf_V_520"   --->   Operation 369 'sext' 'sext_ln1273_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1273_139 = sext i9 %data_buf_V_520"   --->   Operation 370 'sext' 'sext_ln1273_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (1.46ns)   --->   "%r_V_385 = mul i15 %sext_ln1273_139, i15 32743"   --->   Operation 371 'mul' 'r_V_385' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mult_V_113 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_385, i32 2, i32 14"   --->   Operation 372 'partselect' 'mult_V_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln23_45 = sext i13 %mult_V_113" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 373 'sext' 'sext_ln23_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%shl_ln1273_203 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_520, i5 0"   --->   Operation 374 'bitconcatenate' 'shl_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1273_140 = sext i14 %shl_ln1273_203"   --->   Operation 375 'sext' 'sext_ln1273_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%shl_ln1273_204 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_520, i3 0"   --->   Operation 376 'bitconcatenate' 'shl_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln1273_141 = sext i12 %shl_ln1273_204"   --->   Operation 377 'sext' 'sext_ln1273_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.76ns)   --->   "%r_V_386 = sub i15 %sext_ln1273_140, i15 %sext_ln1273_141"   --->   Operation 378 'sub' 'r_V_386' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%mult_V_114 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_386, i32 2, i32 14"   --->   Operation 379 'partselect' 'mult_V_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%sext_ln23_47 = sext i13 %mult_V_114" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 380 'sext' 'sext_ln23_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln1273_205 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_520, i4 0"   --->   Operation 381 'bitconcatenate' 'shl_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln1273_142 = sext i13 %shl_ln1273_205"   --->   Operation 382 'sext' 'sext_ln1273_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.75ns)   --->   "%sub_ln1273_199 = sub i14 0, i14 %sext_ln1273_142"   --->   Operation 383 'sub' 'sub_ln1273_199' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%shl_ln1273_206 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_520, i1 0"   --->   Operation 384 'bitconcatenate' 'shl_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%sext_ln1273_143 = sext i10 %shl_ln1273_206"   --->   Operation 385 'sext' 'sext_ln1273_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.76ns)   --->   "%r_V_387 = sub i14 %sub_ln1273_199, i14 %sext_ln1273_143"   --->   Operation 386 'sub' 'r_V_387' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%mult_V_115 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_387, i32 2, i32 13"   --->   Operation 387 'partselect' 'mult_V_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (1.46ns)   --->   "%r_V_388 = mul i15 %sext_ln1273_139, i15 21"   --->   Operation 388 'mul' 'r_V_388' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%mult_V_116 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_388, i32 2, i32 14"   --->   Operation 389 'partselect' 'mult_V_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.76ns)   --->   "%r_V_389 = sub i14 %sub_ln1273_199, i14 %sext_ln1273_138"   --->   Operation 390 'sub' 'r_V_389' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%mult_V_117 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_389, i32 2, i32 13"   --->   Operation 391 'partselect' 'mult_V_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%sext_ln23_50 = sext i12 %mult_V_117" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 392 'sext' 'sext_ln23_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln1273_145 = sext i9 %data_buf_V_521"   --->   Operation 393 'sext' 'sext_ln1273_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (1.46ns)   --->   "%r_V_390 = mul i15 %sext_ln1273_145, i15 27"   --->   Operation 394 'mul' 'r_V_390' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%mult_V_118 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_390, i32 2, i32 14"   --->   Operation 395 'partselect' 'mult_V_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%shl_ln1273_207 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_521, i4 0"   --->   Operation 396 'bitconcatenate' 'shl_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%sext_ln1273_147 = sext i13 %shl_ln1273_207"   --->   Operation 397 'sext' 'sext_ln1273_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_202 = sub i14 0, i14 %sext_ln1273_147"   --->   Operation 398 'sub' 'sub_ln1273_202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%shl_ln1273_208 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_521, i2 0"   --->   Operation 399 'bitconcatenate' 'shl_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1273_148 = sext i11 %shl_ln1273_208"   --->   Operation 400 'sext' 'sext_ln1273_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%sext_ln1273_149 = sext i11 %shl_ln1273_208"   --->   Operation 401 'sext' 'sext_ln1273_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_391 = sub i14 %sub_ln1273_202, i14 %sext_ln1273_149"   --->   Operation 402 'sub' 'r_V_391' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%mult_V_119 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_391, i32 2, i32 13"   --->   Operation 403 'partselect' 'mult_V_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln23_52 = sext i12 %mult_V_119" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 404 'sext' 'sext_ln23_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (1.46ns)   --->   "%r_V_392 = mul i15 %sext_ln1273_145, i15 32749"   --->   Operation 405 'mul' 'r_V_392' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%mult_V_120 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_392, i32 2, i32 14"   --->   Operation 406 'partselect' 'mult_V_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln1273_209 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_521, i5 0"   --->   Operation 407 'bitconcatenate' 'shl_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%sext_ln1273_150 = sext i14 %shl_ln1273_209"   --->   Operation 408 'sext' 'sext_ln1273_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.76ns)   --->   "%r_V_393 = sub i15 %sext_ln1273_148, i15 %sext_ln1273_150"   --->   Operation 409 'sub' 'r_V_393' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%mult_V_121 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_393, i32 2, i32 14"   --->   Operation 410 'partselect' 'mult_V_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln23_54 = sext i13 %mult_V_121" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 411 'sext' 'sext_ln23_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (1.46ns)   --->   "%r_V_394 = mul i15 %sext_ln1273_145, i15 22"   --->   Operation 412 'mul' 'r_V_394' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%mult_V_122 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_394, i32 2, i32 14"   --->   Operation 413 'partselect' 'mult_V_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (1.46ns)   --->   "%r_V_395 = mul i15 %sext_ln1273_145, i15 32742"   --->   Operation 414 'mul' 'r_V_395' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%mult_V_123 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_395, i32 2, i32 14"   --->   Operation 415 'partselect' 'mult_V_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln23_56 = sext i13 %mult_V_123" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 416 'sext' 'sext_ln23_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (1.46ns)   --->   "%r_V_396 = mul i15 %sext_ln1273_145, i15 32739"   --->   Operation 417 'mul' 'r_V_396' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%mult_V_124 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_396, i32 2, i32 14"   --->   Operation 418 'partselect' 'mult_V_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.76ns)   --->   "%add_ln813 = add i15 %sext_ln23_30, i15 %sext_ln23_6"   --->   Operation 419 'add' 'add_ln813' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.75ns)   --->   "%add_ln813_687 = add i14 %sext_ln23_17, i14 %sext_ln23_22"   --->   Operation 420 'add' 'add_ln813_687' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.76ns)   --->   "%add_ln813_693 = add i15 %sext_ln23_12, i15 %sext_ln23_28"   --->   Operation 421 'add' 'add_ln813_693' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.76ns)   --->   "%add_ln813_698 = add i15 %sext_ln23_31, i15 96"   --->   Operation 422 'add' 'add_ln813_698' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln813_343 = sext i15 %add_ln813_698"   --->   Operation 423 'sext' 'sext_ln813_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.77ns)   --->   "%add_ln813_699 = add i16 %sext_ln813_343, i16 %sext_ln818_121"   --->   Operation 424 'add' 'add_ln813_699' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.76ns)   --->   "%add_ln813_701 = add i15 %sext_ln23_41, i15 %sext_ln23_5"   --->   Operation 425 'add' 'add_ln813_701' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.77ns)   --->   "%add_ln813_710 = add i16 %sext_ln818_125, i16 %sext_ln818_129"   --->   Operation 426 'add' 'add_ln813_710' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.76ns)   --->   "%add_ln813_711 = add i15 %sext_ln23_9, i15 %sext_ln23_21"   --->   Operation 427 'add' 'add_ln813_711' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.75ns)   --->   "%add_ln813_713 = add i14 %sext_ln23_1, i14 %sext_ln23_11"   --->   Operation 428 'add' 'add_ln813_713' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.75ns)   --->   "%add_ln813_721 = add i14 %sext_ln23_16, i14 %sext_ln23_29"   --->   Operation 429 'add' 'add_ln813_721' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%sext_ln813_355 = sext i14 %add_ln813_721"   --->   Operation 430 'sext' 'sext_ln813_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.76ns)   --->   "%add_ln813_722 = add i15 %sext_ln813_355, i15 %sext_ln23_35"   --->   Operation 431 'add' 'add_ln813_722' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.75ns)   --->   "%add_ln813_723 = add i14 %sext_ln23_40, i14 %sext_ln23_45"   --->   Operation 432 'add' 'add_ln813_723' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.77ns)   --->   "%add_ln813_727 = add i16 %sext_ln818_116, i16 %sext_ln818"   --->   Operation 433 'add' 'add_ln813_727' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.75ns)   --->   "%add_ln813_729 = add i14 %sext_ln23_3, i14 %sext_ln23_47"   --->   Operation 434 'add' 'add_ln813_729' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln813_360 = sext i14 %add_ln813_729"   --->   Operation 435 'sext' 'sext_ln813_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.74ns)   --->   "%add_ln813_730 = add i13 %sext_ln23_52, i13 8064"   --->   Operation 436 'add' 'add_ln813_730' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln813_361 = sext i13 %add_ln813_730"   --->   Operation 437 'sext' 'sext_ln813_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.76ns)   --->   "%add_ln813_731 = add i15 %sext_ln813_361, i15 %sext_ln813_360"   --->   Operation 438 'add' 'add_ln813_731' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.74ns)   --->   "%add_ln813_733 = add i13 %sext_ln23, i13 64"   --->   Operation 439 'add' 'add_ln813_733' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%sext_ln813_363 = sext i13 %add_ln813_733"   --->   Operation 440 'sext' 'sext_ln813_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.75ns)   --->   "%add_ln813_734 = add i14 %sext_ln813_363, i14 %sext_ln23_4"   --->   Operation 441 'add' 'add_ln813_734' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.77ns)   --->   "%add_ln813_740 = add i16 %sext_ln818_117, i16 %sext_ln818_122"   --->   Operation 442 'add' 'add_ln813_740' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.75ns)   --->   "%add_ln813_742 = add i14 %sext_ln23_54, i14 128"   --->   Operation 443 'add' 'add_ln813_742' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln813_369 = sext i14 %add_ln813_742"   --->   Operation 444 'sext' 'sext_ln813_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.76ns)   --->   "%add_ln813_743 = add i15 %sext_ln813_369, i15 %sext_ln23_37"   --->   Operation 445 'add' 'add_ln813_743' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.78ns)   --->   "%add_ln813_745 = add i16 %mult_V_88, i16 %sext_ln818_118"   --->   Operation 446 'add' 'add_ln813_745' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.76ns)   --->   "%add_ln813_751 = add i15 %sext_ln23_32, i15 %sext_ln23_38"   --->   Operation 447 'add' 'add_ln813_751' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.77ns)   --->   "%add_ln813_755 = add i16 %sext_ln818_127, i16 %sext_ln818_109"   --->   Operation 448 'add' 'add_ln813_755' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.75ns)   --->   "%add_ln813_756 = add i14 %sext_ln23_7, i14 %sext_ln23_11"   --->   Operation 449 'add' 'add_ln813_756' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.75ns)   --->   "%add_ln813_758 = add i14 %sext_ln23_13, i14 %sext_ln23_44"   --->   Operation 450 'add' 'add_ln813_758' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.74ns)   --->   "%add_ln813_759 = add i13 %sext_ln23_25, i13 8176"   --->   Operation 451 'add' 'add_ln813_759' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln813_379 = sext i13 %add_ln813_759"   --->   Operation 452 'sext' 'sext_ln813_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.75ns)   --->   "%add_ln813_760 = add i14 %sext_ln813_379, i14 %sext_ln23_56"   --->   Operation 453 'add' 'add_ln813_760' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 454 [1/1] (0.76ns)   --->   "%add_ln813_763 = add i15 %sext_ln23_39, i15 %sext_ln23_42"   --->   Operation 454 'add' 'add_ln813_763' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.77ns)   --->   "%add_ln813_767 = add i16 %sext_ln818_113, i16 %sext_ln818_128"   --->   Operation 455 'add' 'add_ln813_767' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.74ns)   --->   "%add_ln813_773 = add i13 %sext_ln23_52, i13 16"   --->   Operation 456 'add' 'add_ln813_773' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%sext_ln813_387 = sext i13 %add_ln813_773"   --->   Operation 457 'sext' 'sext_ln813_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.75ns)   --->   "%add_ln813_774 = add i14 %sext_ln813_387, i14 %sext_ln23_50"   --->   Operation 458 'add' 'add_ln813_774' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%sext_ln1273_151 = sext i9 %data_buf_V_522"   --->   Operation 459 'sext' 'sext_ln1273_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%shl_ln1273_210 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_522, i5 0"   --->   Operation 460 'bitconcatenate' 'shl_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln1273_152 = sext i14 %shl_ln1273_210"   --->   Operation 461 'sext' 'sext_ln1273_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.76ns)   --->   "%r_V_397 = sub i15 %sext_ln1273_152, i15 %sext_ln1273_151"   --->   Operation 462 'sub' 'r_V_397' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_397, i32 2, i32 14"   --->   Operation 463 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln818_130 = sext i13 %trunc_ln"   --->   Operation 464 'sext' 'sext_ln818_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_522, i3 0"   --->   Operation 465 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%sext_ln1273_153 = sext i12 %shl_ln4"   --->   Operation 466 'sext' 'sext_ln1273_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_206 = sub i15 0, i15 %sext_ln1273_152"   --->   Operation 467 'sub' 'sub_ln1273_206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 468 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_398 = sub i15 %sub_ln1273_206, i15 %sext_ln1273_151"   --->   Operation 468 'sub' 'r_V_398' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_398, i32 2, i32 14"   --->   Operation 469 'partselect' 'trunc_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%sext_ln818_131 = sext i13 %trunc_ln818_s"   --->   Operation 470 'sext' 'sext_ln818_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.76ns)   --->   "%r_V_399 = sub i15 %sext_ln1273_151, i15 %sext_ln1273_152"   --->   Operation 471 'sub' 'r_V_399' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%trunc_ln818_359 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_399, i32 2, i32 14"   --->   Operation 472 'partselect' 'trunc_ln818_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%sext_ln1273_154 = sext i13 %trunc_ln818_359"   --->   Operation 473 'sext' 'sext_ln1273_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1273_155 = sext i12 %shl_ln4"   --->   Operation 474 'sext' 'sext_ln1273_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.76ns)   --->   "%r_V_400 = sub i15 %sext_ln1273_152, i15 %sext_ln1273_155"   --->   Operation 475 'sub' 'r_V_400' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%trunc_ln818_360 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_400, i32 2, i32 14"   --->   Operation 476 'partselect' 'trunc_ln818_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1273_156 = sext i9 %data_buf_V_523"   --->   Operation 477 'sext' 'sext_ln1273_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%shl_ln1273_211 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_523, i5 0"   --->   Operation 478 'bitconcatenate' 'shl_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1273_157 = sext i14 %shl_ln1273_211"   --->   Operation 479 'sext' 'sext_ln1273_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln1273_212 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_523, i3 0"   --->   Operation 480 'bitconcatenate' 'shl_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1273_158 = sext i12 %shl_ln1273_212"   --->   Operation 481 'sext' 'sext_ln1273_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.76ns)   --->   "%r_V_401 = sub i15 %sext_ln1273_158, i15 %sext_ln1273_157"   --->   Operation 482 'sub' 'r_V_401' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln818_361 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_401, i32 2, i32 14"   --->   Operation 483 'partselect' 'trunc_ln818_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1273_159 = sext i13 %trunc_ln818_361"   --->   Operation 484 'sext' 'sext_ln1273_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (1.46ns)   --->   "%r_V_402 = mul i15 %sext_ln1273_156, i15 32742"   --->   Operation 485 'mul' 'r_V_402' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln818_362 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_402, i32 2, i32 14"   --->   Operation 486 'partselect' 'trunc_ln818_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln70_117 = sext i13 %trunc_ln818_362" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 487 'sext' 'sext_ln70_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln70_118 = sext i13 %trunc_ln818_362" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 488 'sext' 'sext_ln70_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1273_160 = sext i9 %data_buf_V_524"   --->   Operation 489 'sext' 'sext_ln1273_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1273_161 = sext i9 %data_buf_V_524"   --->   Operation 490 'sext' 'sext_ln1273_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1273_162 = sext i9 %data_buf_V_524"   --->   Operation 491 'sext' 'sext_ln1273_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (1.46ns)   --->   "%r_V_403 = mul i15 %sext_ln1273_162, i15 32746"   --->   Operation 492 'mul' 'r_V_403' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%trunc_ln818_363 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_403, i32 2, i32 14"   --->   Operation 493 'partselect' 'trunc_ln818_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1273_163 = sext i13 %trunc_ln818_363"   --->   Operation 494 'sext' 'sext_ln1273_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (1.46ns)   --->   "%r_V_408 = mul i15 %sext_ln1273_162, i15 19"   --->   Operation 495 'mul' 'r_V_408' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%trunc_ln818_367 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_408, i32 2, i32 14"   --->   Operation 496 'partselect' 'trunc_ln818_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1273_164 = sext i13 %trunc_ln818_367"   --->   Operation 497 'sext' 'sext_ln1273_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (1.46ns)   --->   "%r_V_409 = mul i15 %sext_ln1273_162, i15 32741"   --->   Operation 498 'mul' 'r_V_409' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln818_368 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_409, i32 2, i32 14"   --->   Operation 499 'partselect' 'trunc_ln818_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (1.46ns)   --->   "%r_V_410 = mul i16 %sext_ln1273_160, i16 65501"   --->   Operation 500 'mul' 'r_V_410' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%trunc_ln818_369 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_410, i32 2, i32 15"   --->   Operation 501 'partselect' 'trunc_ln818_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1273_166 = sext i14 %trunc_ln818_369"   --->   Operation 502 'sext' 'sext_ln1273_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (1.46ns)   --->   "%r_V_411 = mul i17 %sext_ln1273_161, i17 85"   --->   Operation 503 'mul' 'r_V_411' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln818_370 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_411, i32 2, i32 16"   --->   Operation 504 'partselect' 'trunc_ln818_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln818_135 = sext i15 %trunc_ln818_370"   --->   Operation 505 'sext' 'sext_ln818_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1273_168 = sext i9 %data_buf_V_525"   --->   Operation 506 'sext' 'sext_ln1273_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1273_169 = sext i9 %data_buf_V_525"   --->   Operation 507 'sext' 'sext_ln1273_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1273_170 = sext i9 %data_buf_V_525"   --->   Operation 508 'sext' 'sext_ln1273_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (1.46ns)   --->   "%r_V_413 = mul i17 %sext_ln1273_170, i17 102"   --->   Operation 509 'mul' 'r_V_413' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln818_372 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_413, i32 2, i32 16"   --->   Operation 510 'partselect' 'trunc_ln818_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (1.46ns)   --->   "%r_V_414 = mul i17 %sext_ln1273_170, i17 73"   --->   Operation 511 'mul' 'r_V_414' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%trunc_ln818_373 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_414, i32 2, i32 16"   --->   Operation 512 'partselect' 'trunc_ln818_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln818_138 = sext i15 %trunc_ln818_373"   --->   Operation 513 'sext' 'sext_ln818_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (1.46ns)   --->   "%r_V_415 = mul i15 %sext_ln1273_169, i15 32742"   --->   Operation 514 'mul' 'r_V_415' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%trunc_ln818_374 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_415, i32 2, i32 14"   --->   Operation 515 'partselect' 'trunc_ln818_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (1.46ns)   --->   "%r_V_416 = mul i17 %sext_ln1273_170, i17 130988"   --->   Operation 516 'mul' 'r_V_416' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%trunc_ln818_375 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_416, i32 2, i32 16"   --->   Operation 517 'partselect' 'trunc_ln818_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln818_139 = sext i15 %trunc_ln818_375"   --->   Operation 518 'sext' 'sext_ln818_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (1.46ns)   --->   "%r_V_417 = mul i15 %sext_ln1273_169, i15 32743"   --->   Operation 519 'mul' 'r_V_417' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln818_376 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_417, i32 2, i32 14"   --->   Operation 520 'partselect' 'trunc_ln818_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1273_181 = sext i13 %trunc_ln818_376"   --->   Operation 521 'sext' 'sext_ln1273_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (1.46ns)   --->   "%r_V_418 = mul i16 %sext_ln1273_168, i16 55"   --->   Operation 522 'mul' 'r_V_418' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%trunc_ln818_377 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_418, i32 2, i32 15"   --->   Operation 523 'partselect' 'trunc_ln818_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln70_119 = sext i14 %trunc_ln818_377" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 524 'sext' 'sext_ln70_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln1273_172 = sext i9 %data_buf_V_526"   --->   Operation 525 'sext' 'sext_ln1273_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (1.46ns)   --->   "%r_V_419 = mul i15 %sext_ln1273_172, i15 29"   --->   Operation 526 'mul' 'r_V_419' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln818_378 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_419, i32 2, i32 14"   --->   Operation 527 'partselect' 'trunc_ln818_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln818_140 = sext i13 %trunc_ln818_378"   --->   Operation 528 'sext' 'sext_ln818_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (1.46ns)   --->   "%r_V_420 = mul i15 %sext_ln1273_172, i15 32746"   --->   Operation 529 'mul' 'r_V_420' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln818_379 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_420, i32 2, i32 14"   --->   Operation 530 'partselect' 'trunc_ln818_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1273_189 = sext i13 %trunc_ln818_379"   --->   Operation 531 'sext' 'sext_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (1.46ns)   --->   "%r_V_422 = mul i15 %sext_ln1273_172, i15 21"   --->   Operation 532 'mul' 'r_V_422' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln818_381 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_422, i32 2, i32 14"   --->   Operation 533 'partselect' 'trunc_ln818_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1273_175 = sext i9 %data_buf_V_527"   --->   Operation 534 'sext' 'sext_ln1273_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1273_176 = sext i9 %data_buf_V_527"   --->   Operation 535 'sext' 'sext_ln1273_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%shl_ln1273_216 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_527, i5 0"   --->   Operation 536 'bitconcatenate' 'shl_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln1273_178 = sext i14 %shl_ln1273_216"   --->   Operation 537 'sext' 'sext_ln1273_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%shl_ln1273_217 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_527, i2 0"   --->   Operation 538 'bitconcatenate' 'shl_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln1273_179 = sext i11 %shl_ln1273_217"   --->   Operation 539 'sext' 'sext_ln1273_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.76ns)   --->   "%r_V_423 = sub i15 %sext_ln1273_179, i15 %sext_ln1273_178"   --->   Operation 540 'sub' 'r_V_423' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln818_382 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_423, i32 2, i32 14"   --->   Operation 541 'partselect' 'trunc_ln818_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%sext_ln1273_199 = sext i13 %trunc_ln818_382"   --->   Operation 542 'sext' 'sext_ln1273_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (1.46ns)   --->   "%r_V_424 = mul i15 %sext_ln1273_176, i15 32741"   --->   Operation 543 'mul' 'r_V_424' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%trunc_ln818_383 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_424, i32 2, i32 14"   --->   Operation 544 'partselect' 'trunc_ln818_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1273_217 = sext i13 %trunc_ln818_383"   --->   Operation 545 'sext' 'sext_ln1273_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.46ns)   --->   "%r_V_425 = mul i15 %sext_ln1273_176, i15 32747"   --->   Operation 546 'mul' 'r_V_425' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln818_384 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_425, i32 2, i32 14"   --->   Operation 547 'partselect' 'trunc_ln818_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.76ns)   --->   "%r_V_426 = sub i15 %sext_ln1273_178, i15 %sext_ln1273_179"   --->   Operation 548 'sub' 'r_V_426' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln818_385 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_426, i32 2, i32 14"   --->   Operation 549 'partselect' 'trunc_ln818_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (1.46ns)   --->   "%r_V_427 = mul i15 %sext_ln1273_176, i15 23"   --->   Operation 550 'mul' 'r_V_427' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln818_386 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_427, i32 2, i32 14"   --->   Operation 551 'partselect' 'trunc_ln818_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (1.46ns)   --->   "%r_V_428 = mul i16 %sext_ln1273_175, i16 65499"   --->   Operation 552 'mul' 'r_V_428' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%trunc_ln818_387 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_428, i32 2, i32 15"   --->   Operation 553 'partselect' 'trunc_ln818_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln1273_256 = sext i14 %trunc_ln818_387"   --->   Operation 554 'sext' 'sext_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%sext_ln1273_182 = sext i9 %data_buf_V_528"   --->   Operation 555 'sext' 'sext_ln1273_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (1.46ns)   --->   "%r_V_430 = mul i15 %sext_ln1273_182, i15 32747"   --->   Operation 556 'mul' 'r_V_430' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln818_390 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_430, i32 2, i32 14"   --->   Operation 557 'partselect' 'trunc_ln818_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%sext_ln1273_257 = sext i13 %trunc_ln818_390"   --->   Operation 558 'sext' 'sext_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (1.46ns)   --->   "%r_V_431 = mul i15 %sext_ln1273_182, i15 32739"   --->   Operation 559 'mul' 'r_V_431' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%trunc_ln818_391 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_431, i32 2, i32 14"   --->   Operation 560 'partselect' 'trunc_ln818_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (1.46ns)   --->   "%r_V_432 = mul i15 %sext_ln1273_182, i15 32746"   --->   Operation 561 'mul' 'r_V_432' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%trunc_ln818_392 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_432, i32 2, i32 14"   --->   Operation 562 'partselect' 'trunc_ln818_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%shl_ln1273_219 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_528, i4 0"   --->   Operation 563 'bitconcatenate' 'shl_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%sext_ln1273_183 = sext i13 %shl_ln1273_219"   --->   Operation 564 'sext' 'sext_ln1273_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%shl_ln1273_220 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_528, i2 0"   --->   Operation 565 'bitconcatenate' 'shl_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln1273_184 = sext i11 %shl_ln1273_220"   --->   Operation 566 'sext' 'sext_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.75ns)   --->   "%r_V_433 = add i14 %sext_ln1273_183, i14 %sext_ln1273_184"   --->   Operation 567 'add' 'r_V_433' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln818_393 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_433, i32 2, i32 13"   --->   Operation 568 'partselect' 'trunc_ln818_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln70_120 = sext i12 %trunc_ln818_393" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 569 'sext' 'sext_ln70_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln1273_185 = sext i9 %data_buf_V_529"   --->   Operation 570 'sext' 'sext_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (1.46ns)   --->   "%r_V_434 = mul i15 %sext_ln1273_185, i15 25"   --->   Operation 571 'mul' 'r_V_434' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln818_394 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_434, i32 2, i32 14"   --->   Operation 572 'partselect' 'trunc_ln818_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%sext_ln1273_188 = sext i9 %data_buf_V_530"   --->   Operation 573 'sext' 'sext_ln1273_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (1.46ns)   --->   "%r_V_436 = mul i16 %sext_ln1273_188, i16 59"   --->   Operation 574 'mul' 'r_V_436' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln818_396 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_436, i32 2, i32 15"   --->   Operation 575 'partselect' 'trunc_ln818_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln818_143 = sext i14 %trunc_ln818_396"   --->   Operation 576 'sext' 'sext_ln818_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (1.46ns)   --->   "%r_V_437 = mul i16 %sext_ln1273_188, i16 65491"   --->   Operation 577 'mul' 'r_V_437' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln818_397 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_437, i32 2, i32 15"   --->   Operation 578 'partselect' 'trunc_ln818_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (1.46ns)   --->   "%r_V_438 = mul i16 %sext_ln1273_188, i16 42"   --->   Operation 579 'mul' 'r_V_438' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%trunc_ln818_398 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_438, i32 2, i32 15"   --->   Operation 580 'partselect' 'trunc_ln818_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln70_121 = sext i14 %trunc_ln818_398" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 581 'sext' 'sext_ln70_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i9 %data_buf_V_531"   --->   Operation 582 'sext' 'sext_ln1273_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%sext_ln1273_191 = sext i9 %data_buf_V_531"   --->   Operation 583 'sext' 'sext_ln1273_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1273_192 = sext i9 %data_buf_V_531"   --->   Operation 584 'sext' 'sext_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1273_193 = sext i9 %data_buf_V_531"   --->   Operation 585 'sext' 'sext_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%shl_ln1273_223 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_531, i5 0"   --->   Operation 586 'bitconcatenate' 'shl_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln1273_195 = sext i14 %shl_ln1273_223"   --->   Operation 587 'sext' 'sext_ln1273_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln1273_224 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_531, i1 0"   --->   Operation 588 'bitconcatenate' 'shl_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1273_196 = sext i10 %shl_ln1273_224"   --->   Operation 589 'sext' 'sext_ln1273_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%sext_ln1273_197 = sext i10 %shl_ln1273_224"   --->   Operation 590 'sext' 'sext_ln1273_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.76ns)   --->   "%r_V_439 = sub i15 %sext_ln1273_197, i15 %sext_ln1273_195"   --->   Operation 591 'sub' 'r_V_439' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln818_399 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_439, i32 2, i32 14"   --->   Operation 592 'partselect' 'trunc_ln818_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%sext_ln1273_292 = sext i13 %trunc_ln818_399"   --->   Operation 593 'sext' 'sext_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (1.46ns)   --->   "%r_V_440 = mul i16 %sext_ln1273_193, i16 65498"   --->   Operation 594 'mul' 'r_V_440' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln818_400 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_440, i32 2, i32 15"   --->   Operation 595 'partselect' 'trunc_ln818_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln1273_315 = sext i14 %trunc_ln818_400"   --->   Operation 596 'sext' 'sext_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln1273_225 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_531, i6 0"   --->   Operation 597 'bitconcatenate' 'shl_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%sext_ln1273_198 = sext i15 %shl_ln1273_225"   --->   Operation 598 'sext' 'sext_ln1273_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_219 = sub i16 0, i16 %sext_ln1273_198"   --->   Operation 599 'sub' 'sub_ln1273_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 600 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_441 = sub i16 %sub_ln1273_219, i16 %sext_ln1273_196"   --->   Operation 600 'sub' 'r_V_441' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln818_401 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_441, i32 2, i32 15"   --->   Operation 601 'partselect' 'trunc_ln818_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln1273_323 = sext i14 %trunc_ln818_401"   --->   Operation 602 'sext' 'sext_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (1.46ns)   --->   "%r_V_442 = mul i17 %sext_ln1273_191, i17 100"   --->   Operation 603 'mul' 'r_V_442' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln818_402 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_442, i32 2, i32 16"   --->   Operation 604 'partselect' 'trunc_ln818_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%sext_ln818_144 = sext i15 %trunc_ln818_402"   --->   Operation 605 'sext' 'sext_ln818_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (1.46ns)   --->   "%r_V_443 = mul i18 %sext_ln1273_24, i18 183"   --->   Operation 606 'mul' 'r_V_443' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%trunc_ln818_240 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_443, i32 2, i32 17"   --->   Operation 607 'partselect' 'trunc_ln818_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (1.46ns)   --->   "%r_V_444 = mul i16 %sext_ln1273_193, i16 35"   --->   Operation 608 'mul' 'r_V_444' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%trunc_ln818_403 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_444, i32 2, i32 15"   --->   Operation 609 'partselect' 'trunc_ln818_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1273_324 = sext i14 %trunc_ln818_403"   --->   Operation 610 'sext' 'sext_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (1.46ns)   --->   "%r_V_447 = mul i15 %sext_ln1273_192, i15 29"   --->   Operation 611 'mul' 'r_V_447' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln818_406 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_447, i32 2, i32 14"   --->   Operation 612 'partselect' 'trunc_ln818_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (1.46ns)   --->   "%r_V_448 = mul i17 %sext_ln1273_191, i17 130980"   --->   Operation 613 'mul' 'r_V_448' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln818_407 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_448, i32 2, i32 16"   --->   Operation 614 'partselect' 'trunc_ln818_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%sext_ln818_147 = sext i15 %trunc_ln818_407"   --->   Operation 615 'sext' 'sext_ln818_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (1.46ns)   --->   "%r_V_452 = mul i16 %sext_ln1273_193, i16 58"   --->   Operation 616 'mul' 'r_V_452' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%trunc_ln818_409 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_452, i32 2, i32 15"   --->   Operation 617 'partselect' 'trunc_ln818_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%sext_ln1273_200 = sext i9 %data_buf_V_532"   --->   Operation 618 'sext' 'sext_ln1273_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (1.46ns)   --->   "%r_V_453 = mul i16 %sext_ln1273_200, i16 54"   --->   Operation 619 'mul' 'r_V_453' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln818_410 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_453, i32 2, i32 15"   --->   Operation 620 'partselect' 'trunc_ln818_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1273_333 = sext i14 %trunc_ln818_410"   --->   Operation 621 'sext' 'sext_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (1.46ns)   --->   "%r_V_454 = mul i16 %sext_ln1273_200, i16 65478"   --->   Operation 622 'mul' 'r_V_454' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln818_411 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_454, i32 2, i32 15"   --->   Operation 623 'partselect' 'trunc_ln818_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%shl_ln1273_226 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_532, i6 0"   --->   Operation 624 'bitconcatenate' 'shl_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%sext_ln1273_201 = sext i15 %shl_ln1273_226"   --->   Operation 625 'sext' 'sext_ln1273_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%shl_ln1273_227 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_532, i1 0"   --->   Operation 626 'bitconcatenate' 'shl_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln1273_202 = sext i10 %shl_ln1273_227"   --->   Operation 627 'sext' 'sext_ln1273_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.77ns)   --->   "%r_V_455 = sub i16 %sext_ln1273_202, i16 %sext_ln1273_201"   --->   Operation 628 'sub' 'r_V_455' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%trunc_ln818_412 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_455, i32 2, i32 15"   --->   Operation 629 'partselect' 'trunc_ln818_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%sext_ln1273_357 = sext i14 %trunc_ln818_412"   --->   Operation 630 'sext' 'sext_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (1.46ns)   --->   "%r_V_456 = mul i16 %sext_ln1273_200, i16 46"   --->   Operation 631 'mul' 'r_V_456' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%trunc_ln818_413 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_456, i32 2, i32 15"   --->   Operation 632 'partselect' 'trunc_ln818_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%sext_ln1273_359 = sext i14 %trunc_ln818_413"   --->   Operation 633 'sext' 'sext_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (1.46ns)   --->   "%r_V_457 = mul i16 %sext_ln1273_200, i16 52"   --->   Operation 634 'mul' 'r_V_457' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln818_414 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_457, i32 2, i32 15"   --->   Operation 635 'partselect' 'trunc_ln818_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln70_123 = sext i14 %trunc_ln818_414" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 636 'sext' 'sext_ln70_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1273_203 = sext i9 %data_buf_V_533"   --->   Operation 637 'sext' 'sext_ln1273_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln1273_204 = sext i9 %data_buf_V_533"   --->   Operation 638 'sext' 'sext_ln1273_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%shl_ln1273_228 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_533, i5 0"   --->   Operation 639 'bitconcatenate' 'shl_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%sext_ln1273_205 = sext i14 %shl_ln1273_228"   --->   Operation 640 'sext' 'sext_ln1273_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln1273_229 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_533, i3 0"   --->   Operation 641 'bitconcatenate' 'shl_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%sext_ln1273_206 = sext i12 %shl_ln1273_229"   --->   Operation 642 'sext' 'sext_ln1273_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.76ns)   --->   "%r_V_458 = sub i15 %sext_ln1273_205, i15 %sext_ln1273_206"   --->   Operation 643 'sub' 'r_V_458' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%trunc_ln818_415 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_458, i32 2, i32 14"   --->   Operation 644 'partselect' 'trunc_ln818_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln1273_382 = sext i13 %trunc_ln818_415"   --->   Operation 645 'sext' 'sext_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (1.46ns)   --->   "%r_V_460 = mul i17 %sext_ln1273_204, i17 130972"   --->   Operation 646 'mul' 'r_V_460' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln818_416 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_460, i32 2, i32 16"   --->   Operation 647 'partselect' 'trunc_ln818_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln818_149 = sext i15 %trunc_ln818_416"   --->   Operation 648 'sext' 'sext_ln818_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (1.46ns)   --->   "%r_V_461 = mul i16 %sext_ln1273_203, i16 65490"   --->   Operation 649 'mul' 'r_V_461' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln818_417 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_461, i32 2, i32 15"   --->   Operation 650 'partselect' 'trunc_ln818_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln1273_390 = sext i14 %trunc_ln818_417"   --->   Operation 651 'sext' 'sext_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (1.46ns)   --->   "%r_V_462 = mul i16 %sext_ln1273_203, i16 53"   --->   Operation 652 'mul' 'r_V_462' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%trunc_ln818_418 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_462, i32 2, i32 15"   --->   Operation 653 'partselect' 'trunc_ln818_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1273_391 = sext i14 %trunc_ln818_418"   --->   Operation 654 'sext' 'sext_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%shl_ln1273_230 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_533, i6 0"   --->   Operation 655 'bitconcatenate' 'shl_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%sext_ln1273_207 = sext i15 %shl_ln1273_230"   --->   Operation 656 'sext' 'sext_ln1273_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_223 = sub i16 0, i16 %sext_ln1273_207"   --->   Operation 657 'sub' 'sub_ln1273_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 658 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_463 = sub i16 %sub_ln1273_223, i16 %sext_ln1273_203"   --->   Operation 658 'sub' 'r_V_463' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%trunc_ln818_419 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_463, i32 2, i32 15"   --->   Operation 659 'partselect' 'trunc_ln818_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln818_150 = sext i14 %trunc_ln818_419"   --->   Operation 660 'sext' 'sext_ln818_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%shl_ln1273_231 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_533, i4 0"   --->   Operation 661 'bitconcatenate' 'shl_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln1273_208 = sext i13 %shl_ln1273_231"   --->   Operation 662 'sext' 'sext_ln1273_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.77ns)   --->   "%r_V_464 = sub i16 %sext_ln1273_208, i16 %sext_ln1273_207"   --->   Operation 663 'sub' 'r_V_464' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%trunc_ln818_420 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_464, i32 2, i32 15"   --->   Operation 664 'partselect' 'trunc_ln818_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%sext_ln1273_209 = sext i9 %data_buf_V_534"   --->   Operation 665 'sext' 'sext_ln1273_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln1273_210 = sext i9 %data_buf_V_534"   --->   Operation 666 'sext' 'sext_ln1273_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (1.46ns)   --->   "%r_V_466 = mul i15 %sext_ln1273_210, i15 32741"   --->   Operation 667 'mul' 'r_V_466' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln818_421 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_466, i32 2, i32 14"   --->   Operation 668 'partselect' 'trunc_ln818_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln1273_400 = sext i13 %trunc_ln818_421"   --->   Operation 669 'sext' 'sext_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (1.46ns)   --->   "%r_V_467 = mul i17 %sext_ln1273_209, i17 130967"   --->   Operation 670 'mul' 'r_V_467' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%trunc_ln818_422 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_467, i32 2, i32 16"   --->   Operation 671 'partselect' 'trunc_ln818_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%sext_ln818_151 = sext i15 %trunc_ln818_422"   --->   Operation 672 'sext' 'sext_ln818_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%sext_ln1273_211 = sext i9 %data_buf_V_535"   --->   Operation 673 'sext' 'sext_ln1273_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%sext_ln1273_212 = sext i9 %data_buf_V_535"   --->   Operation 674 'sext' 'sext_ln1273_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (1.46ns)   --->   "%r_V_468 = mul i15 %sext_ln1273_212, i15 32743"   --->   Operation 675 'mul' 'r_V_468' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln818_423 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_468, i32 2, i32 14"   --->   Operation 676 'partselect' 'trunc_ln818_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln1273_418 = sext i13 %trunc_ln818_423"   --->   Operation 677 'sext' 'sext_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%shl_ln1273_232 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_535, i5 0"   --->   Operation 678 'bitconcatenate' 'shl_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%sext_ln1273_213 = sext i14 %shl_ln1273_232"   --->   Operation 679 'sext' 'sext_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%shl_ln1273_233 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_535, i3 0"   --->   Operation 680 'bitconcatenate' 'shl_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (0.00ns)   --->   "%sext_ln1273_214 = sext i12 %shl_ln1273_233"   --->   Operation 681 'sext' 'sext_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 682 [1/1] (0.76ns)   --->   "%r_V_469 = sub i15 %sext_ln1273_213, i15 %sext_ln1273_214"   --->   Operation 682 'sub' 'r_V_469' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln818_424 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_469, i32 2, i32 14"   --->   Operation 683 'partselect' 'trunc_ln818_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln1273_426 = sext i13 %trunc_ln818_424"   --->   Operation 684 'sext' 'sext_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%shl_ln1273_234 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_535, i4 0"   --->   Operation 685 'bitconcatenate' 'shl_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln1273_215 = sext i13 %shl_ln1273_234"   --->   Operation 686 'sext' 'sext_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 687 [1/1] (0.75ns)   --->   "%sub_ln1273_227 = sub i14 0, i14 %sext_ln1273_215"   --->   Operation 687 'sub' 'sub_ln1273_227' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%shl_ln1273_235 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_535, i1 0"   --->   Operation 688 'bitconcatenate' 'shl_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln1273_216 = sext i10 %shl_ln1273_235"   --->   Operation 689 'sext' 'sext_ln1273_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.76ns)   --->   "%r_V_470 = sub i14 %sub_ln1273_227, i14 %sext_ln1273_216"   --->   Operation 690 'sub' 'r_V_470' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%trunc_ln818_425 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_470, i32 2, i32 13"   --->   Operation 691 'partselect' 'trunc_ln818_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (1.46ns)   --->   "%r_V_471 = mul i15 %sext_ln1273_212, i15 21"   --->   Operation 692 'mul' 'r_V_471' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 693 [1/1] (0.00ns)   --->   "%trunc_ln818_426 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_471, i32 2, i32 14"   --->   Operation 693 'partselect' 'trunc_ln818_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 694 [1/1] (0.76ns)   --->   "%r_V_472 = sub i14 %sub_ln1273_227, i14 %sext_ln1273_211"   --->   Operation 694 'sub' 'r_V_472' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%trunc_ln818_427 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_472, i32 2, i32 13"   --->   Operation 695 'partselect' 'trunc_ln818_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln1273_458 = sext i12 %trunc_ln818_427"   --->   Operation 696 'sext' 'sext_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (0.00ns)   --->   "%sext_ln1273_218 = sext i9 %data_buf_V_536"   --->   Operation 697 'sext' 'sext_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 698 [1/1] (1.46ns)   --->   "%r_V_473 = mul i15 %sext_ln1273_218, i15 27"   --->   Operation 698 'mul' 'r_V_473' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns)   --->   "%trunc_ln818_429 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_473, i32 2, i32 14"   --->   Operation 699 'partselect' 'trunc_ln818_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%shl_ln1273_236 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_536, i4 0"   --->   Operation 700 'bitconcatenate' 'shl_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln1273_219 = sext i13 %shl_ln1273_236"   --->   Operation 701 'sext' 'sext_ln1273_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_230 = sub i14 0, i14 %sext_ln1273_219"   --->   Operation 702 'sub' 'sub_ln1273_230' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%shl_ln1273_237 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_536, i2 0"   --->   Operation 703 'bitconcatenate' 'shl_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln1273_220 = sext i11 %shl_ln1273_237"   --->   Operation 704 'sext' 'sext_ln1273_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1273_221 = sext i11 %shl_ln1273_237"   --->   Operation 705 'sext' 'sext_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_474 = sub i14 %sub_ln1273_230, i14 %sext_ln1273_221"   --->   Operation 706 'sub' 'r_V_474' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln818_430 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_474, i32 2, i32 13"   --->   Operation 707 'partselect' 'trunc_ln818_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln1273_467 = sext i12 %trunc_ln818_430"   --->   Operation 708 'sext' 'sext_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 709 [1/1] (1.46ns)   --->   "%r_V_475 = mul i15 %sext_ln1273_218, i15 32749"   --->   Operation 709 'mul' 'r_V_475' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns)   --->   "%trunc_ln818_431 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_475, i32 2, i32 14"   --->   Operation 710 'partselect' 'trunc_ln818_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%shl_ln1273_238 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_536, i5 0"   --->   Operation 711 'bitconcatenate' 'shl_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (0.00ns)   --->   "%sext_ln1273_222 = sext i14 %shl_ln1273_238"   --->   Operation 712 'sext' 'sext_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 713 [1/1] (0.76ns)   --->   "%r_V_476 = sub i15 %sext_ln1273_220, i15 %sext_ln1273_222"   --->   Operation 713 'sub' 'r_V_476' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln818_432 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_476, i32 2, i32 14"   --->   Operation 714 'partselect' 'trunc_ln818_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1273_491 = sext i13 %trunc_ln818_432"   --->   Operation 715 'sext' 'sext_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (1.46ns)   --->   "%r_V_477 = mul i15 %sext_ln1273_218, i15 22"   --->   Operation 716 'mul' 'r_V_477' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%trunc_ln818_433 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_477, i32 2, i32 14"   --->   Operation 717 'partselect' 'trunc_ln818_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (1.46ns)   --->   "%r_V_478 = mul i15 %sext_ln1273_218, i15 32742"   --->   Operation 718 'mul' 'r_V_478' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (0.00ns)   --->   "%trunc_ln818_434 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_478, i32 2, i32 14"   --->   Operation 719 'partselect' 'trunc_ln818_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%sext_ln1273_516 = sext i13 %trunc_ln818_434"   --->   Operation 720 'sext' 'sext_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (1.46ns)   --->   "%r_V_479 = mul i15 %sext_ln1273_218, i15 32739"   --->   Operation 721 'mul' 'r_V_479' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%trunc_ln818_436 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_479, i32 2, i32 14"   --->   Operation 722 'partselect' 'trunc_ln818_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (0.76ns)   --->   "%add_ln813_776 = add i15 %sext_ln1273_315, i15 %sext_ln1273_163"   --->   Operation 723 'add' 'add_ln813_776' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 724 [1/1] (0.75ns)   --->   "%add_ln813_778 = add i14 %sext_ln1273_217, i14 %sext_ln1273_257"   --->   Operation 724 'add' 'add_ln813_778' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 725 [1/1] (0.76ns)   --->   "%add_ln813_784 = add i15 %sext_ln70_119, i15 %sext_ln70_121"   --->   Operation 725 'add' 'add_ln813_784' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.76ns)   --->   "%add_ln813_789 = add i15 %sext_ln1273_323, i15 96"   --->   Operation 726 'add' 'add_ln813_789' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%sext_ln813_397 = sext i15 %add_ln813_789"   --->   Operation 727 'sext' 'sext_ln813_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.77ns)   --->   "%add_ln813_790 = add i16 %sext_ln813_397, i16 %sext_ln818_143"   --->   Operation 728 'add' 'add_ln813_790' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 729 [1/1] (0.76ns)   --->   "%add_ln813_792 = add i15 %sext_ln1273_390, i15 %sext_ln70_118"   --->   Operation 729 'add' 'add_ln813_792' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 730 [1/1] (0.77ns)   --->   "%add_ln813_801 = add i16 %sext_ln818_147, i16 %sext_ln818_151"   --->   Operation 730 'add' 'add_ln813_801' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 731 [1/1] (0.76ns)   --->   "%add_ln813_802 = add i15 %sext_ln1273_166, i15 %sext_ln1273_256"   --->   Operation 731 'add' 'add_ln813_802' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 732 [1/1] (0.75ns)   --->   "%add_ln813_804 = add i14 %sext_ln1273_154, i14 %sext_ln1273_181"   --->   Operation 732 'add' 'add_ln813_804' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 733 [1/1] (0.75ns)   --->   "%add_ln813_812 = add i14 %sext_ln1273_199, i14 %sext_ln1273_292"   --->   Operation 733 'add' 'add_ln813_812' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln813_409 = sext i14 %add_ln813_812"   --->   Operation 734 'sext' 'sext_ln813_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.76ns)   --->   "%add_ln813_813 = add i15 %sext_ln813_409, i15 %sext_ln1273_333"   --->   Operation 735 'add' 'add_ln813_813' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 736 [1/1] (0.75ns)   --->   "%add_ln813_814 = add i14 %sext_ln1273_382, i14 %sext_ln1273_418"   --->   Operation 736 'add' 'add_ln813_814' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 737 [1/1] (0.77ns)   --->   "%add_ln813_818 = add i16 %sext_ln818_138, i16 %sext_ln818_130"   --->   Operation 737 'add' 'add_ln813_818' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 738 [1/1] (0.75ns)   --->   "%add_ln813_820 = add i14 %sext_ln1273_159, i14 %sext_ln1273_426"   --->   Operation 738 'add' 'add_ln813_820' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln813_414 = sext i14 %add_ln813_820"   --->   Operation 739 'sext' 'sext_ln813_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (0.74ns)   --->   "%add_ln813_821 = add i13 %sext_ln1273_467, i13 8064"   --->   Operation 740 'add' 'add_ln813_821' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln813_415 = sext i13 %add_ln813_821"   --->   Operation 741 'sext' 'sext_ln813_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.76ns)   --->   "%add_ln813_822 = add i15 %sext_ln813_415, i15 %sext_ln813_414"   --->   Operation 742 'add' 'add_ln813_822' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.74ns)   --->   "%add_ln813_824 = add i13 %sext_ln1273_153, i13 64"   --->   Operation 743 'add' 'add_ln813_824' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln813_417 = sext i13 %add_ln813_824"   --->   Operation 744 'sext' 'sext_ln813_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.75ns)   --->   "%add_ln813_825 = add i14 %sext_ln813_417, i14 %sext_ln70_117"   --->   Operation 745 'add' 'add_ln813_825' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.77ns)   --->   "%add_ln813_831 = add i16 %sext_ln818_139, i16 %sext_ln818_144"   --->   Operation 746 'add' 'add_ln813_831' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 747 [1/1] (0.75ns)   --->   "%add_ln813_833 = add i14 %sext_ln1273_491, i14 128"   --->   Operation 747 'add' 'add_ln813_833' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%sext_ln813_423 = sext i14 %add_ln813_833"   --->   Operation 748 'sext' 'sext_ln813_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.76ns)   --->   "%add_ln813_834 = add i15 %sext_ln813_423, i15 %sext_ln1273_357"   --->   Operation 749 'add' 'add_ln813_834' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 750 [1/1] (0.78ns)   --->   "%add_ln813_836 = add i16 %trunc_ln818_240, i16 %sext_ln818_140"   --->   Operation 750 'add' 'add_ln813_836' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (0.76ns)   --->   "%add_ln813_842 = add i15 %sext_ln1273_324, i15 %sext_ln1273_359"   --->   Operation 751 'add' 'add_ln813_842' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.77ns)   --->   "%add_ln813_846 = add i16 %sext_ln818_149, i16 %sext_ln818_131"   --->   Operation 752 'add' 'add_ln813_846' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 753 [1/1] (0.75ns)   --->   "%add_ln813_847 = add i14 %sext_ln1273_164, i14 %sext_ln1273_181"   --->   Operation 753 'add' 'add_ln813_847' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.75ns)   --->   "%add_ln813_849 = add i14 %sext_ln1273_189, i14 %sext_ln1273_400"   --->   Operation 754 'add' 'add_ln813_849' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 755 [1/1] (0.74ns)   --->   "%add_ln813_850 = add i13 %sext_ln70_120, i13 8176"   --->   Operation 755 'add' 'add_ln813_850' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln813_433 = sext i13 %add_ln813_850"   --->   Operation 756 'sext' 'sext_ln813_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (0.75ns)   --->   "%add_ln813_851 = add i14 %sext_ln813_433, i14 %sext_ln1273_516"   --->   Operation 757 'add' 'add_ln813_851' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.76ns)   --->   "%add_ln813_854 = add i15 %sext_ln70_123, i15 %sext_ln1273_391"   --->   Operation 758 'add' 'add_ln813_854' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 759 [1/1] (0.77ns)   --->   "%add_ln813_858 = add i16 %sext_ln818_135, i16 %sext_ln818_150"   --->   Operation 759 'add' 'add_ln813_858' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (0.74ns)   --->   "%add_ln813_864 = add i13 %sext_ln1273_467, i13 16"   --->   Operation 760 'add' 'add_ln813_864' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%sext_ln813_441 = sext i13 %add_ln813_864"   --->   Operation 761 'sext' 'sext_ln813_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.75ns)   --->   "%add_ln813_865 = add i14 %sext_ln813_441, i14 %sext_ln1273_458"   --->   Operation 762 'add' 'add_ln813_865' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%sext_ln1273_224 = sext i9 %data_buf_V_537"   --->   Operation 763 'sext' 'sext_ln1273_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%shl_ln1273_239 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_537, i5 0"   --->   Operation 764 'bitconcatenate' 'shl_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1273_226 = sext i14 %shl_ln1273_239"   --->   Operation 765 'sext' 'sext_ln1273_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.76ns)   --->   "%r_V_480 = sub i15 %sext_ln1273_226, i15 %sext_ln1273_224"   --->   Operation 766 'sub' 'r_V_480' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%trunc_ln818_438 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_480, i32 2, i32 14"   --->   Operation 767 'partselect' 'trunc_ln818_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln818_152 = sext i13 %trunc_ln818_438"   --->   Operation 768 'sext' 'sext_ln818_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%shl_ln818_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_537, i3 0"   --->   Operation 769 'bitconcatenate' 'shl_ln818_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%sext_ln1273_227 = sext i12 %shl_ln818_s"   --->   Operation 770 'sext' 'sext_ln1273_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_234 = sub i15 0, i15 %sext_ln1273_226"   --->   Operation 771 'sub' 'sub_ln1273_234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 772 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_481 = sub i15 %sub_ln1273_234, i15 %sext_ln1273_224"   --->   Operation 772 'sub' 'r_V_481' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 773 [1/1] (0.00ns)   --->   "%trunc_ln818_439 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_481, i32 2, i32 14"   --->   Operation 773 'partselect' 'trunc_ln818_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln818_153 = sext i13 %trunc_ln818_439"   --->   Operation 774 'sext' 'sext_ln818_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (0.76ns)   --->   "%r_V_482 = sub i15 %sext_ln1273_224, i15 %sext_ln1273_226"   --->   Operation 775 'sub' 'r_V_482' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln818_440 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_482, i32 2, i32 14"   --->   Operation 776 'partselect' 'trunc_ln818_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%sext_ln1273_525 = sext i13 %trunc_ln818_440"   --->   Operation 777 'sext' 'sext_ln1273_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln1273_228 = sext i12 %shl_ln818_s"   --->   Operation 778 'sext' 'sext_ln1273_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.76ns)   --->   "%r_V_483 = sub i15 %sext_ln1273_226, i15 %sext_ln1273_228"   --->   Operation 779 'sub' 'r_V_483' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%trunc_ln818_441 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_483, i32 2, i32 14"   --->   Operation 780 'partselect' 'trunc_ln818_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln1273_229 = sext i9 %data_buf_V_538"   --->   Operation 781 'sext' 'sext_ln1273_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%shl_ln1273_240 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_538, i5 0"   --->   Operation 782 'bitconcatenate' 'shl_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%sext_ln1273_230 = sext i14 %shl_ln1273_240"   --->   Operation 783 'sext' 'sext_ln1273_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%shl_ln1273_241 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_538, i3 0"   --->   Operation 784 'bitconcatenate' 'shl_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln1273_231 = sext i12 %shl_ln1273_241"   --->   Operation 785 'sext' 'sext_ln1273_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 786 [1/1] (0.76ns)   --->   "%r_V_484 = sub i15 %sext_ln1273_231, i15 %sext_ln1273_230"   --->   Operation 786 'sub' 'r_V_484' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 787 [1/1] (0.00ns)   --->   "%trunc_ln818_442 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_484, i32 2, i32 14"   --->   Operation 787 'partselect' 'trunc_ln818_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln1273_529 = sext i13 %trunc_ln818_442"   --->   Operation 788 'sext' 'sext_ln1273_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (1.46ns)   --->   "%r_V_485 = mul i15 %sext_ln1273_229, i15 32742"   --->   Operation 789 'mul' 'r_V_485' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%trunc_ln818_443 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_485, i32 2, i32 14"   --->   Operation 790 'partselect' 'trunc_ln818_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns)   --->   "%sext_ln70_125 = sext i13 %trunc_ln818_443" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 791 'sext' 'sext_ln70_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 792 [1/1] (0.00ns)   --->   "%sext_ln70_126 = sext i13 %trunc_ln818_443" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 792 'sext' 'sext_ln70_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln1273_232 = sext i9 %data_buf_V_539"   --->   Operation 793 'sext' 'sext_ln1273_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln1273_233 = sext i9 %data_buf_V_539"   --->   Operation 794 'sext' 'sext_ln1273_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln1273_234 = sext i9 %data_buf_V_539"   --->   Operation 795 'sext' 'sext_ln1273_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (1.46ns)   --->   "%r_V_486 = mul i15 %sext_ln1273_234, i15 32746"   --->   Operation 796 'mul' 'r_V_486' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln818_444 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_486, i32 2, i32 14"   --->   Operation 797 'partselect' 'trunc_ln818_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%sext_ln1273_534 = sext i13 %trunc_ln818_444"   --->   Operation 798 'sext' 'sext_ln1273_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (1.46ns)   --->   "%r_V_491 = mul i15 %sext_ln1273_234, i15 19"   --->   Operation 799 'mul' 'r_V_491' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 800 [1/1] (0.00ns)   --->   "%trunc_ln818_449 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_491, i32 2, i32 14"   --->   Operation 800 'partselect' 'trunc_ln818_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%sext_ln1273_552 = sext i13 %trunc_ln818_449"   --->   Operation 801 'sext' 'sext_ln1273_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (1.46ns)   --->   "%r_V_492 = mul i15 %sext_ln1273_234, i15 32741"   --->   Operation 802 'mul' 'r_V_492' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%trunc_ln818_450 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_492, i32 2, i32 14"   --->   Operation 803 'partselect' 'trunc_ln818_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (1.46ns)   --->   "%r_V_493 = mul i16 %sext_ln1273_232, i16 65501"   --->   Operation 804 'mul' 'r_V_493' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%trunc_ln818_451 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_493, i32 2, i32 15"   --->   Operation 805 'partselect' 'trunc_ln818_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1273_560 = sext i14 %trunc_ln818_451"   --->   Operation 806 'sext' 'sext_ln1273_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (1.46ns)   --->   "%r_V_494 = mul i17 %sext_ln1273_233, i17 85"   --->   Operation 807 'mul' 'r_V_494' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln818_453 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_494, i32 2, i32 16"   --->   Operation 808 'partselect' 'trunc_ln818_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (0.00ns)   --->   "%sext_ln818_157 = sext i15 %trunc_ln818_453"   --->   Operation 809 'sext' 'sext_ln818_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%sext_ln1273_236 = sext i9 %data_buf_V_540"   --->   Operation 810 'sext' 'sext_ln1273_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln1273_237 = sext i9 %data_buf_V_540"   --->   Operation 811 'sext' 'sext_ln1273_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln1273_238 = sext i9 %data_buf_V_540"   --->   Operation 812 'sext' 'sext_ln1273_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (1.46ns)   --->   "%r_V_496 = mul i17 %sext_ln1273_238, i17 102"   --->   Operation 813 'mul' 'r_V_496' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln818_455 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_496, i32 2, i32 16"   --->   Operation 814 'partselect' 'trunc_ln818_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (1.46ns)   --->   "%r_V_497 = mul i17 %sext_ln1273_238, i17 73"   --->   Operation 815 'mul' 'r_V_497' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln818_456 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_497, i32 2, i32 16"   --->   Operation 816 'partselect' 'trunc_ln818_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%sext_ln818_160 = sext i15 %trunc_ln818_456"   --->   Operation 817 'sext' 'sext_ln818_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (1.46ns)   --->   "%r_V_498 = mul i15 %sext_ln1273_237, i15 32742"   --->   Operation 818 'mul' 'r_V_498' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln818_457 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_498, i32 2, i32 14"   --->   Operation 819 'partselect' 'trunc_ln818_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (1.46ns)   --->   "%r_V_499 = mul i17 %sext_ln1273_238, i17 130988"   --->   Operation 820 'mul' 'r_V_499' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%trunc_ln818_458 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_499, i32 2, i32 16"   --->   Operation 821 'partselect' 'trunc_ln818_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln818_161 = sext i15 %trunc_ln818_458"   --->   Operation 822 'sext' 'sext_ln818_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (1.46ns)   --->   "%r_V_500 = mul i15 %sext_ln1273_237, i15 32743"   --->   Operation 823 'mul' 'r_V_500' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 824 [1/1] (0.00ns)   --->   "%trunc_ln818_459 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_500, i32 2, i32 14"   --->   Operation 824 'partselect' 'trunc_ln818_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1273_591 = sext i13 %trunc_ln818_459"   --->   Operation 825 'sext' 'sext_ln1273_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (1.46ns)   --->   "%r_V_501 = mul i16 %sext_ln1273_236, i16 55"   --->   Operation 826 'mul' 'r_V_501' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln818_460 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_501, i32 2, i32 15"   --->   Operation 827 'partselect' 'trunc_ln818_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln70_127 = sext i14 %trunc_ln818_460" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 828 'sext' 'sext_ln70_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1273_239 = sext i9 %data_buf_V_541"   --->   Operation 829 'sext' 'sext_ln1273_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (1.46ns)   --->   "%r_V_502 = mul i15 %sext_ln1273_239, i15 29"   --->   Operation 830 'mul' 'r_V_502' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln818_461 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_502, i32 2, i32 14"   --->   Operation 831 'partselect' 'trunc_ln818_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%sext_ln818_162 = sext i13 %trunc_ln818_461"   --->   Operation 832 'sext' 'sext_ln818_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (1.46ns)   --->   "%r_V_503 = mul i15 %sext_ln1273_239, i15 32746"   --->   Operation 833 'mul' 'r_V_503' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 834 [1/1] (0.00ns)   --->   "%trunc_ln818_462 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_503, i32 2, i32 14"   --->   Operation 834 'partselect' 'trunc_ln818_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln1273_592 = sext i13 %trunc_ln818_462"   --->   Operation 835 'sext' 'sext_ln1273_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (1.46ns)   --->   "%r_V_505 = mul i15 %sext_ln1273_239, i15 21"   --->   Operation 836 'mul' 'r_V_505' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%trunc_ln818_464 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_505, i32 2, i32 14"   --->   Operation 837 'partselect' 'trunc_ln818_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (0.00ns)   --->   "%sext_ln1273_242 = sext i9 %data_buf_V_542"   --->   Operation 838 'sext' 'sext_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%sext_ln1273_243 = sext i9 %data_buf_V_542"   --->   Operation 839 'sext' 'sext_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%shl_ln1273_245 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_542, i5 0"   --->   Operation 840 'bitconcatenate' 'shl_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln1273_245 = sext i14 %shl_ln1273_245"   --->   Operation 841 'sext' 'sext_ln1273_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%shl_ln1273_246 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_542, i2 0"   --->   Operation 842 'bitconcatenate' 'shl_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%sext_ln1273_246 = sext i11 %shl_ln1273_246"   --->   Operation 843 'sext' 'sext_ln1273_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.76ns)   --->   "%r_V_506 = sub i15 %sext_ln1273_246, i15 %sext_ln1273_245"   --->   Operation 844 'sub' 'r_V_506' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%trunc_ln818_465 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_506, i32 2, i32 14"   --->   Operation 845 'partselect' 'trunc_ln818_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln1273_619 = sext i13 %trunc_ln818_465"   --->   Operation 846 'sext' 'sext_ln1273_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (1.46ns)   --->   "%r_V_507 = mul i15 %sext_ln1273_243, i15 32741"   --->   Operation 847 'mul' 'r_V_507' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 848 [1/1] (0.00ns)   --->   "%trunc_ln818_466 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_507, i32 2, i32 14"   --->   Operation 848 'partselect' 'trunc_ln818_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1273_625 = sext i13 %trunc_ln818_466"   --->   Operation 849 'sext' 'sext_ln1273_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (1.46ns)   --->   "%r_V_508 = mul i15 %sext_ln1273_243, i15 32747"   --->   Operation 850 'mul' 'r_V_508' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%trunc_ln818_467 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_508, i32 2, i32 14"   --->   Operation 851 'partselect' 'trunc_ln818_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (0.76ns)   --->   "%r_V_509 = sub i15 %sext_ln1273_245, i15 %sext_ln1273_246"   --->   Operation 852 'sub' 'r_V_509' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln818_468 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_509, i32 2, i32 14"   --->   Operation 853 'partselect' 'trunc_ln818_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (1.46ns)   --->   "%r_V_510 = mul i15 %sext_ln1273_243, i15 23"   --->   Operation 854 'mul' 'r_V_510' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 855 [1/1] (0.00ns)   --->   "%trunc_ln818_469 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_510, i32 2, i32 14"   --->   Operation 855 'partselect' 'trunc_ln818_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 856 [1/1] (1.46ns)   --->   "%r_V_511 = mul i16 %sext_ln1273_242, i16 65499"   --->   Operation 856 'mul' 'r_V_511' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln818_470 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_511, i32 2, i32 15"   --->   Operation 857 'partselect' 'trunc_ln818_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1273_659 = sext i14 %trunc_ln818_470"   --->   Operation 858 'sext' 'sext_ln1273_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns)   --->   "%sext_ln1273_249 = sext i9 %data_buf_V_543"   --->   Operation 859 'sext' 'sext_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 860 [1/1] (1.46ns)   --->   "%r_V_513 = mul i15 %sext_ln1273_249, i15 32747"   --->   Operation 860 'mul' 'r_V_513' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%trunc_ln818_472 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_513, i32 2, i32 14"   --->   Operation 861 'partselect' 'trunc_ln818_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (0.00ns)   --->   "%sext_ln1273_663 = sext i13 %trunc_ln818_472"   --->   Operation 862 'sext' 'sext_ln1273_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 863 [1/1] (1.46ns)   --->   "%r_V_514 = mul i15 %sext_ln1273_249, i15 32739"   --->   Operation 863 'mul' 'r_V_514' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%trunc_ln818_473 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_514, i32 2, i32 14"   --->   Operation 864 'partselect' 'trunc_ln818_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (1.46ns)   --->   "%r_V_515 = mul i15 %sext_ln1273_249, i15 32746"   --->   Operation 865 'mul' 'r_V_515' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln818_474 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_515, i32 2, i32 14"   --->   Operation 866 'partselect' 'trunc_ln818_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%shl_ln1273_248 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_543, i4 0"   --->   Operation 867 'bitconcatenate' 'shl_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1273_250 = sext i13 %shl_ln1273_248"   --->   Operation 868 'sext' 'sext_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%shl_ln1273_249 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_543, i2 0"   --->   Operation 869 'bitconcatenate' 'shl_ln1273_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1273_251 = sext i11 %shl_ln1273_249"   --->   Operation 870 'sext' 'sext_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.75ns)   --->   "%r_V_516 = add i14 %sext_ln1273_250, i14 %sext_ln1273_251"   --->   Operation 871 'add' 'r_V_516' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%trunc_ln818_475 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_516, i32 2, i32 13"   --->   Operation 872 'partselect' 'trunc_ln818_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns)   --->   "%sext_ln70_128 = sext i12 %trunc_ln818_475" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 873 'sext' 'sext_ln70_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%sext_ln1273_252 = sext i9 %data_buf_V_544"   --->   Operation 874 'sext' 'sext_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (1.46ns)   --->   "%r_V_517 = mul i15 %sext_ln1273_252, i15 25"   --->   Operation 875 'mul' 'r_V_517' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln818_476 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_517, i32 2, i32 14"   --->   Operation 876 'partselect' 'trunc_ln818_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%sext_ln1273_255 = sext i9 %data_buf_V_545"   --->   Operation 877 'sext' 'sext_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (1.46ns)   --->   "%r_V_519 = mul i16 %sext_ln1273_255, i16 59"   --->   Operation 878 'mul' 'r_V_519' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 879 [1/1] (0.00ns)   --->   "%trunc_ln818_478 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_519, i32 2, i32 15"   --->   Operation 879 'partselect' 'trunc_ln818_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%sext_ln818_165 = sext i14 %trunc_ln818_478"   --->   Operation 880 'sext' 'sext_ln818_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (1.46ns)   --->   "%r_V_520 = mul i16 %sext_ln1273_255, i16 65491"   --->   Operation 881 'mul' 'r_V_520' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%trunc_ln818_479 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_520, i32 2, i32 15"   --->   Operation 882 'partselect' 'trunc_ln818_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (1.46ns)   --->   "%r_V_521 = mul i16 %sext_ln1273_255, i16 42"   --->   Operation 883 'mul' 'r_V_521' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%trunc_ln818_480 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_521, i32 2, i32 15"   --->   Operation 884 'partselect' 'trunc_ln818_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln70_129 = sext i14 %trunc_ln818_480" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 885 'sext' 'sext_ln70_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns)   --->   "%sext_ln1273_39 = sext i9 %data_buf_V_546"   --->   Operation 886 'sext' 'sext_ln1273_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 887 [1/1] (0.00ns)   --->   "%sext_ln1273_258 = sext i9 %data_buf_V_546"   --->   Operation 887 'sext' 'sext_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%sext_ln1273_259 = sext i9 %data_buf_V_546"   --->   Operation 888 'sext' 'sext_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1273_260 = sext i9 %data_buf_V_546"   --->   Operation 889 'sext' 'sext_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln1273_252 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_546, i5 0"   --->   Operation 890 'bitconcatenate' 'shl_ln1273_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%sext_ln1273_262 = sext i14 %shl_ln1273_252"   --->   Operation 891 'sext' 'sext_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln1273_253 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_546, i1 0"   --->   Operation 892 'bitconcatenate' 'shl_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln1273_263 = sext i10 %shl_ln1273_253"   --->   Operation 893 'sext' 'sext_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1273_264 = sext i10 %shl_ln1273_253"   --->   Operation 894 'sext' 'sext_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.76ns)   --->   "%r_V_522 = sub i15 %sext_ln1273_264, i15 %sext_ln1273_262"   --->   Operation 895 'sub' 'r_V_522' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 896 [1/1] (0.00ns)   --->   "%trunc_ln818_481 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_522, i32 2, i32 14"   --->   Operation 896 'partselect' 'trunc_ln818_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%sext_ln1273_717 = sext i13 %trunc_ln818_481"   --->   Operation 897 'sext' 'sext_ln1273_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (1.46ns)   --->   "%r_V_523 = mul i16 %sext_ln1273_260, i16 65498"   --->   Operation 898 'mul' 'r_V_523' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%trunc_ln818_483 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_523, i32 2, i32 15"   --->   Operation 899 'partselect' 'trunc_ln818_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln1273_725 = sext i14 %trunc_ln818_483"   --->   Operation 900 'sext' 'sext_ln1273_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln1273_254 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_546, i6 0"   --->   Operation 901 'bitconcatenate' 'shl_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln1273_265 = sext i15 %shl_ln1273_254"   --->   Operation 902 'sext' 'sext_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_247 = sub i16 0, i16 %sext_ln1273_265"   --->   Operation 903 'sub' 'sub_ln1273_247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 904 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_524 = sub i16 %sub_ln1273_247, i16 %sext_ln1273_263"   --->   Operation 904 'sub' 'r_V_524' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%trunc_ln818_484 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_524, i32 2, i32 15"   --->   Operation 905 'partselect' 'trunc_ln818_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln1273_726 = sext i14 %trunc_ln818_484"   --->   Operation 906 'sext' 'sext_ln1273_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (1.46ns)   --->   "%r_V_525 = mul i17 %sext_ln1273_258, i17 100"   --->   Operation 907 'mul' 'r_V_525' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 908 [1/1] (0.00ns)   --->   "%trunc_ln818_485 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_525, i32 2, i32 16"   --->   Operation 908 'partselect' 'trunc_ln818_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln818_166 = sext i15 %trunc_ln818_485"   --->   Operation 909 'sext' 'sext_ln818_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (1.46ns)   --->   "%r_V_526 = mul i18 %sext_ln1273_39, i18 183"   --->   Operation 910 'mul' 'r_V_526' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln818_334 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_526, i32 2, i32 17"   --->   Operation 911 'partselect' 'trunc_ln818_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (1.46ns)   --->   "%r_V_527 = mul i16 %sext_ln1273_260, i16 35"   --->   Operation 912 'mul' 'r_V_527' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%trunc_ln818_486 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_527, i32 2, i32 15"   --->   Operation 913 'partselect' 'trunc_ln818_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (0.00ns)   --->   "%sext_ln1273_730 = sext i14 %trunc_ln818_486"   --->   Operation 914 'sext' 'sext_ln1273_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 915 [1/1] (1.46ns)   --->   "%r_V_530 = mul i15 %sext_ln1273_259, i15 29"   --->   Operation 915 'mul' 'r_V_530' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 916 [1/1] (0.00ns)   --->   "%trunc_ln818_489 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_530, i32 2, i32 14"   --->   Operation 916 'partselect' 'trunc_ln818_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 917 [1/1] (1.46ns)   --->   "%r_V_531 = mul i17 %sext_ln1273_258, i17 130980"   --->   Operation 917 'mul' 'r_V_531' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln818_490 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_531, i32 2, i32 16"   --->   Operation 918 'partselect' 'trunc_ln818_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%sext_ln818_169 = sext i15 %trunc_ln818_490"   --->   Operation 919 'sext' 'sext_ln818_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (1.46ns)   --->   "%r_V_535 = mul i16 %sext_ln1273_260, i16 58"   --->   Operation 920 'mul' 'r_V_535' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln818_492 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_535, i32 2, i32 15"   --->   Operation 921 'partselect' 'trunc_ln818_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1273_267 = sext i9 %data_buf_V_547"   --->   Operation 922 'sext' 'sext_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (1.46ns)   --->   "%r_V_536 = mul i16 %sext_ln1273_267, i16 54"   --->   Operation 923 'mul' 'r_V_536' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln818_493 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_536, i32 2, i32 15"   --->   Operation 924 'partselect' 'trunc_ln818_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln1273_753 = sext i14 %trunc_ln818_493"   --->   Operation 925 'sext' 'sext_ln1273_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (1.46ns)   --->   "%r_V_537 = mul i16 %sext_ln1273_267, i16 65478"   --->   Operation 926 'mul' 'r_V_537' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln818_494 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_537, i32 2, i32 15"   --->   Operation 927 'partselect' 'trunc_ln818_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%shl_ln1273_255 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_547, i6 0"   --->   Operation 928 'bitconcatenate' 'shl_ln1273_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1273_268 = sext i15 %shl_ln1273_255"   --->   Operation 929 'sext' 'sext_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%shl_ln1273_256 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_547, i1 0"   --->   Operation 930 'bitconcatenate' 'shl_ln1273_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%sext_ln1273_269 = sext i10 %shl_ln1273_256"   --->   Operation 931 'sext' 'sext_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.77ns)   --->   "%r_V_538 = sub i16 %sext_ln1273_269, i16 %sext_ln1273_268"   --->   Operation 932 'sub' 'r_V_538' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 933 [1/1] (0.00ns)   --->   "%trunc_ln818_495 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_538, i32 2, i32 15"   --->   Operation 933 'partselect' 'trunc_ln818_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%sext_ln1273_760 = sext i14 %trunc_ln818_495"   --->   Operation 934 'sext' 'sext_ln1273_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (1.46ns)   --->   "%r_V_539 = mul i16 %sext_ln1273_267, i16 46"   --->   Operation 935 'mul' 'r_V_539' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%trunc_ln818_496 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_539, i32 2, i32 15"   --->   Operation 936 'partselect' 'trunc_ln818_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln1273_761 = sext i14 %trunc_ln818_496"   --->   Operation 937 'sext' 'sext_ln1273_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (1.46ns)   --->   "%r_V_540 = mul i16 %sext_ln1273_267, i16 52"   --->   Operation 938 'mul' 'r_V_540' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln818_497 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_540, i32 2, i32 15"   --->   Operation 939 'partselect' 'trunc_ln818_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln70_131 = sext i14 %trunc_ln818_497" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 940 'sext' 'sext_ln70_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (0.00ns)   --->   "%sext_ln1273_270 = sext i9 %data_buf_V_548"   --->   Operation 941 'sext' 'sext_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1273_271 = sext i9 %data_buf_V_548"   --->   Operation 942 'sext' 'sext_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (0.00ns)   --->   "%shl_ln1273_257 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_548, i5 0"   --->   Operation 943 'bitconcatenate' 'shl_ln1273_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%sext_ln1273_272 = sext i14 %shl_ln1273_257"   --->   Operation 944 'sext' 'sext_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%shl_ln1273_258 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_548, i3 0"   --->   Operation 945 'bitconcatenate' 'shl_ln1273_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1273_273 = sext i12 %shl_ln1273_258"   --->   Operation 946 'sext' 'sext_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.76ns)   --->   "%r_V_541 = sub i15 %sext_ln1273_272, i15 %sext_ln1273_273"   --->   Operation 947 'sub' 'r_V_541' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%trunc_ln818_498 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_541, i32 2, i32 14"   --->   Operation 948 'partselect' 'trunc_ln818_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1273_762 = sext i13 %trunc_ln818_498"   --->   Operation 949 'sext' 'sext_ln1273_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (1.46ns)   --->   "%r_V_543 = mul i17 %sext_ln1273_271, i17 130972"   --->   Operation 950 'mul' 'r_V_543' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln818_499 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_543, i32 2, i32 16"   --->   Operation 951 'partselect' 'trunc_ln818_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%sext_ln818_171 = sext i15 %trunc_ln818_499"   --->   Operation 952 'sext' 'sext_ln818_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (1.46ns)   --->   "%r_V_544 = mul i16 %sext_ln1273_270, i16 65490"   --->   Operation 953 'mul' 'r_V_544' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 954 [1/1] (0.00ns)   --->   "%trunc_ln818_500 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_544, i32 2, i32 15"   --->   Operation 954 'partselect' 'trunc_ln818_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%sext_ln1273_763 = sext i14 %trunc_ln818_500"   --->   Operation 955 'sext' 'sext_ln1273_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (1.46ns)   --->   "%r_V_545 = mul i16 %sext_ln1273_270, i16 53"   --->   Operation 956 'mul' 'r_V_545' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln818_501 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_545, i32 2, i32 15"   --->   Operation 957 'partselect' 'trunc_ln818_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln1273_764 = sext i14 %trunc_ln818_501"   --->   Operation 958 'sext' 'sext_ln1273_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%shl_ln1273_259 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_548, i6 0"   --->   Operation 959 'bitconcatenate' 'shl_ln1273_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%sext_ln1273_274 = sext i15 %shl_ln1273_259"   --->   Operation 960 'sext' 'sext_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_251 = sub i16 0, i16 %sext_ln1273_274"   --->   Operation 961 'sub' 'sub_ln1273_251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 962 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_546 = sub i16 %sub_ln1273_251, i16 %sext_ln1273_270"   --->   Operation 962 'sub' 'r_V_546' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln818_502 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_546, i32 2, i32 15"   --->   Operation 963 'partselect' 'trunc_ln818_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%sext_ln818_172 = sext i14 %trunc_ln818_502"   --->   Operation 964 'sext' 'sext_ln818_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%shl_ln1273_260 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_548, i4 0"   --->   Operation 965 'bitconcatenate' 'shl_ln1273_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (0.00ns)   --->   "%sext_ln1273_275 = sext i13 %shl_ln1273_260"   --->   Operation 966 'sext' 'sext_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 967 [1/1] (0.77ns)   --->   "%r_V_547 = sub i16 %sext_ln1273_275, i16 %sext_ln1273_274"   --->   Operation 967 'sub' 'r_V_547' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%trunc_ln818_503 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_547, i32 2, i32 15"   --->   Operation 968 'partselect' 'trunc_ln818_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%sext_ln1273_276 = sext i9 %data_buf_V_549"   --->   Operation 969 'sext' 'sext_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln1273_277 = sext i9 %data_buf_V_549"   --->   Operation 970 'sext' 'sext_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (1.46ns)   --->   "%r_V_549 = mul i15 %sext_ln1273_277, i15 32741"   --->   Operation 971 'mul' 'r_V_549' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln818_504 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_549, i32 2, i32 14"   --->   Operation 972 'partselect' 'trunc_ln818_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (0.00ns)   --->   "%sext_ln1273_766 = sext i13 %trunc_ln818_504"   --->   Operation 973 'sext' 'sext_ln1273_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 974 [1/1] (1.46ns)   --->   "%r_V_550 = mul i17 %sext_ln1273_276, i17 130967"   --->   Operation 974 'mul' 'r_V_550' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%trunc_ln818_505 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_550, i32 2, i32 16"   --->   Operation 975 'partselect' 'trunc_ln818_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln818_173 = sext i15 %trunc_ln818_505"   --->   Operation 976 'sext' 'sext_ln818_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1273_278 = sext i9 %data_buf_V_550"   --->   Operation 977 'sext' 'sext_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1273_279 = sext i9 %data_buf_V_550"   --->   Operation 978 'sext' 'sext_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (1.46ns)   --->   "%r_V_551 = mul i15 %sext_ln1273_279, i15 32743"   --->   Operation 979 'mul' 'r_V_551' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%trunc_ln818_506 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_551, i32 2, i32 14"   --->   Operation 980 'partselect' 'trunc_ln818_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%sext_ln1273_767 = sext i13 %trunc_ln818_506"   --->   Operation 981 'sext' 'sext_ln1273_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%shl_ln1273_261 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_550, i5 0"   --->   Operation 982 'bitconcatenate' 'shl_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln1273_280 = sext i14 %shl_ln1273_261"   --->   Operation 983 'sext' 'sext_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (0.00ns)   --->   "%shl_ln1273_262 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_550, i3 0"   --->   Operation 984 'bitconcatenate' 'shl_ln1273_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%sext_ln1273_281 = sext i12 %shl_ln1273_262"   --->   Operation 985 'sext' 'sext_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (0.76ns)   --->   "%r_V_552 = sub i15 %sext_ln1273_280, i15 %sext_ln1273_281"   --->   Operation 986 'sub' 'r_V_552' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln818_507 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_552, i32 2, i32 14"   --->   Operation 987 'partselect' 'trunc_ln818_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1273_769 = sext i13 %trunc_ln818_507"   --->   Operation 988 'sext' 'sext_ln1273_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln1273_263 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_550, i4 0"   --->   Operation 989 'bitconcatenate' 'shl_ln1273_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%sext_ln1273_282 = sext i13 %shl_ln1273_263"   --->   Operation 990 'sext' 'sext_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.75ns)   --->   "%sub_ln1273_255 = sub i14 0, i14 %sext_ln1273_282"   --->   Operation 991 'sub' 'sub_ln1273_255' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%shl_ln1273_264 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_550, i1 0"   --->   Operation 992 'bitconcatenate' 'shl_ln1273_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1273_283 = sext i10 %shl_ln1273_264"   --->   Operation 993 'sext' 'sext_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (0.76ns)   --->   "%r_V_553 = sub i14 %sub_ln1273_255, i14 %sext_ln1273_283"   --->   Operation 994 'sub' 'r_V_553' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln818_508 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_553, i32 2, i32 13"   --->   Operation 995 'partselect' 'trunc_ln818_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (1.46ns)   --->   "%r_V_554 = mul i15 %sext_ln1273_279, i15 21"   --->   Operation 996 'mul' 'r_V_554' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln818_509 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_554, i32 2, i32 14"   --->   Operation 997 'partselect' 'trunc_ln818_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.76ns)   --->   "%r_V_555 = sub i14 %sub_ln1273_255, i14 %sext_ln1273_278"   --->   Operation 998 'sub' 'r_V_555' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln818_510 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_555, i32 2, i32 13"   --->   Operation 999 'partselect' 'trunc_ln818_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln1273_772 = sext i12 %trunc_ln818_510"   --->   Operation 1000 'sext' 'sext_ln1273_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln1273_285 = sext i9 %data_buf_V_551"   --->   Operation 1001 'sext' 'sext_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (1.46ns)   --->   "%r_V_556 = mul i15 %sext_ln1273_285, i15 27"   --->   Operation 1002 'mul' 'r_V_556' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln818_511 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_556, i32 2, i32 14"   --->   Operation 1003 'partselect' 'trunc_ln818_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%shl_ln1273_265 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_551, i4 0"   --->   Operation 1004 'bitconcatenate' 'shl_ln1273_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1273_286 = sext i13 %shl_ln1273_265"   --->   Operation 1005 'sext' 'sext_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_258 = sub i14 0, i14 %sext_ln1273_286"   --->   Operation 1006 'sub' 'sub_ln1273_258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln1273_266 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_551, i2 0"   --->   Operation 1007 'bitconcatenate' 'shl_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln1273_287 = sext i11 %shl_ln1273_266"   --->   Operation 1008 'sext' 'sext_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%sext_ln1273_288 = sext i11 %shl_ln1273_266"   --->   Operation 1009 'sext' 'sext_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_557 = sub i14 %sub_ln1273_258, i14 %sext_ln1273_288"   --->   Operation 1010 'sub' 'r_V_557' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln818_512 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_557, i32 2, i32 13"   --->   Operation 1011 'partselect' 'trunc_ln818_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (0.00ns)   --->   "%sext_ln1273_774 = sext i12 %trunc_ln818_512"   --->   Operation 1012 'sext' 'sext_ln1273_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1013 [1/1] (1.46ns)   --->   "%r_V_558 = mul i15 %sext_ln1273_285, i15 32749"   --->   Operation 1013 'mul' 'r_V_558' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%trunc_ln818_513 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_558, i32 2, i32 14"   --->   Operation 1014 'partselect' 'trunc_ln818_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%shl_ln1273_267 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_551, i5 0"   --->   Operation 1015 'bitconcatenate' 'shl_ln1273_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln1273_289 = sext i14 %shl_ln1273_267"   --->   Operation 1016 'sext' 'sext_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.76ns)   --->   "%r_V_559 = sub i15 %sext_ln1273_287, i15 %sext_ln1273_289"   --->   Operation 1017 'sub' 'r_V_559' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1018 [1/1] (0.00ns)   --->   "%trunc_ln818_514 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_559, i32 2, i32 14"   --->   Operation 1018 'partselect' 'trunc_ln818_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%sext_ln1273_776 = sext i13 %trunc_ln818_514"   --->   Operation 1019 'sext' 'sext_ln1273_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (1.46ns)   --->   "%r_V_560 = mul i15 %sext_ln1273_285, i15 22"   --->   Operation 1020 'mul' 'r_V_560' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln818_515 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_560, i32 2, i32 14"   --->   Operation 1021 'partselect' 'trunc_ln818_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (1.46ns)   --->   "%r_V_561 = mul i15 %sext_ln1273_285, i15 32742"   --->   Operation 1022 'mul' 'r_V_561' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln818_516 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_561, i32 2, i32 14"   --->   Operation 1023 'partselect' 'trunc_ln818_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1273_778 = sext i13 %trunc_ln818_516"   --->   Operation 1024 'sext' 'sext_ln1273_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1025 [1/1] (1.46ns)   --->   "%r_V_562 = mul i15 %sext_ln1273_285, i15 32739"   --->   Operation 1025 'mul' 'r_V_562' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln818_517 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_562, i32 2, i32 14"   --->   Operation 1026 'partselect' 'trunc_ln818_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.76ns)   --->   "%add_ln813_867 = add i15 %sext_ln1273_725, i15 %sext_ln1273_534"   --->   Operation 1027 'add' 'add_ln813_867' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1028 [1/1] (0.75ns)   --->   "%add_ln813_869 = add i14 %sext_ln1273_625, i14 %sext_ln1273_663"   --->   Operation 1028 'add' 'add_ln813_869' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1029 [1/1] (0.76ns)   --->   "%add_ln813_875 = add i15 %sext_ln70_127, i15 %sext_ln70_129"   --->   Operation 1029 'add' 'add_ln813_875' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1030 [1/1] (0.76ns)   --->   "%add_ln813_880 = add i15 %sext_ln1273_726, i15 96"   --->   Operation 1030 'add' 'add_ln813_880' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln813_451 = sext i15 %add_ln813_880"   --->   Operation 1031 'sext' 'sext_ln813_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (0.77ns)   --->   "%add_ln813_881 = add i16 %sext_ln813_451, i16 %sext_ln818_165"   --->   Operation 1032 'add' 'add_ln813_881' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.76ns)   --->   "%add_ln813_883 = add i15 %sext_ln1273_763, i15 %sext_ln70_126"   --->   Operation 1033 'add' 'add_ln813_883' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1034 [1/1] (0.77ns)   --->   "%add_ln813_892 = add i16 %sext_ln818_169, i16 %sext_ln818_173"   --->   Operation 1034 'add' 'add_ln813_892' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1035 [1/1] (0.76ns)   --->   "%add_ln813_893 = add i15 %sext_ln1273_560, i15 %sext_ln1273_659"   --->   Operation 1035 'add' 'add_ln813_893' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1036 [1/1] (0.75ns)   --->   "%add_ln813_895 = add i14 %sext_ln1273_525, i14 %sext_ln1273_591"   --->   Operation 1036 'add' 'add_ln813_895' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1037 [1/1] (0.75ns)   --->   "%add_ln813_903 = add i14 %sext_ln1273_619, i14 %sext_ln1273_717"   --->   Operation 1037 'add' 'add_ln813_903' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln813_463 = sext i14 %add_ln813_903"   --->   Operation 1038 'sext' 'sext_ln813_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.76ns)   --->   "%add_ln813_904 = add i15 %sext_ln813_463, i15 %sext_ln1273_753"   --->   Operation 1039 'add' 'add_ln813_904' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1040 [1/1] (0.75ns)   --->   "%add_ln813_905 = add i14 %sext_ln1273_762, i14 %sext_ln1273_767"   --->   Operation 1040 'add' 'add_ln813_905' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1041 [1/1] (0.77ns)   --->   "%add_ln813_909 = add i16 %sext_ln818_160, i16 %sext_ln818_152"   --->   Operation 1041 'add' 'add_ln813_909' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1042 [1/1] (0.75ns)   --->   "%add_ln813_911 = add i14 %sext_ln1273_529, i14 %sext_ln1273_769"   --->   Operation 1042 'add' 'add_ln813_911' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln813_468 = sext i14 %add_ln813_911"   --->   Operation 1043 'sext' 'sext_ln813_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (0.74ns)   --->   "%add_ln813_912 = add i13 %sext_ln1273_774, i13 8064"   --->   Operation 1044 'add' 'add_ln813_912' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln813_469 = sext i13 %add_ln813_912"   --->   Operation 1045 'sext' 'sext_ln813_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.76ns)   --->   "%add_ln813_913 = add i15 %sext_ln813_469, i15 %sext_ln813_468"   --->   Operation 1046 'add' 'add_ln813_913' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1047 [1/1] (0.74ns)   --->   "%add_ln813_915 = add i13 %sext_ln1273_227, i13 64"   --->   Operation 1047 'add' 'add_ln813_915' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1048 [1/1] (0.00ns)   --->   "%sext_ln813_471 = sext i13 %add_ln813_915"   --->   Operation 1048 'sext' 'sext_ln813_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1049 [1/1] (0.75ns)   --->   "%add_ln813_916 = add i14 %sext_ln813_471, i14 %sext_ln70_125"   --->   Operation 1049 'add' 'add_ln813_916' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1050 [1/1] (0.77ns)   --->   "%add_ln813_922 = add i16 %sext_ln818_161, i16 %sext_ln818_166"   --->   Operation 1050 'add' 'add_ln813_922' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.75ns)   --->   "%add_ln813_924 = add i14 %sext_ln1273_776, i14 128"   --->   Operation 1051 'add' 'add_ln813_924' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1052 [1/1] (0.00ns)   --->   "%sext_ln813_477 = sext i14 %add_ln813_924"   --->   Operation 1052 'sext' 'sext_ln813_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1053 [1/1] (0.76ns)   --->   "%add_ln813_925 = add i15 %sext_ln813_477, i15 %sext_ln1273_760"   --->   Operation 1053 'add' 'add_ln813_925' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1054 [1/1] (0.78ns)   --->   "%add_ln813_927 = add i16 %trunc_ln818_334, i16 %sext_ln818_162"   --->   Operation 1054 'add' 'add_ln813_927' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1055 [1/1] (0.76ns)   --->   "%add_ln813_933 = add i15 %sext_ln1273_730, i15 %sext_ln1273_761"   --->   Operation 1055 'add' 'add_ln813_933' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1056 [1/1] (0.77ns)   --->   "%add_ln813_937 = add i16 %sext_ln818_171, i16 %sext_ln818_153"   --->   Operation 1056 'add' 'add_ln813_937' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1057 [1/1] (0.75ns)   --->   "%add_ln813_938 = add i14 %sext_ln1273_552, i14 %sext_ln1273_591"   --->   Operation 1057 'add' 'add_ln813_938' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1058 [1/1] (0.75ns)   --->   "%add_ln813_940 = add i14 %sext_ln1273_592, i14 %sext_ln1273_766"   --->   Operation 1058 'add' 'add_ln813_940' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (0.74ns)   --->   "%add_ln813_941 = add i13 %sext_ln70_128, i13 8176"   --->   Operation 1059 'add' 'add_ln813_941' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln813_487 = sext i13 %add_ln813_941"   --->   Operation 1060 'sext' 'sext_ln813_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.75ns)   --->   "%add_ln813_942 = add i14 %sext_ln813_487, i14 %sext_ln1273_778"   --->   Operation 1061 'add' 'add_ln813_942' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1062 [1/1] (0.76ns)   --->   "%add_ln813_945 = add i15 %sext_ln70_131, i15 %sext_ln1273_764"   --->   Operation 1062 'add' 'add_ln813_945' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1063 [1/1] (0.77ns)   --->   "%add_ln813_949 = add i16 %sext_ln818_157, i16 %sext_ln818_172"   --->   Operation 1063 'add' 'add_ln813_949' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1064 [1/1] (0.74ns)   --->   "%add_ln813_955 = add i13 %sext_ln1273_774, i13 16"   --->   Operation 1064 'add' 'add_ln813_955' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1065 [1/1] (0.00ns)   --->   "%sext_ln813_495 = sext i13 %add_ln813_955"   --->   Operation 1065 'sext' 'sext_ln813_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1066 [1/1] (0.75ns)   --->   "%add_ln813_956 = add i14 %sext_ln813_495, i14 %sext_ln1273_772"   --->   Operation 1066 'add' 'add_ln813_956' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%sext_ln1273_291 = sext i9 %data_buf_V_552"   --->   Operation 1067 'sext' 'sext_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%shl_ln1273_268 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_552, i5 0"   --->   Operation 1068 'bitconcatenate' 'shl_ln1273_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (0.00ns)   --->   "%sext_ln1273_293 = sext i14 %shl_ln1273_268"   --->   Operation 1069 'sext' 'sext_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1070 [1/1] (0.76ns)   --->   "%r_V_563 = sub i15 %sext_ln1273_293, i15 %sext_ln1273_291"   --->   Operation 1070 'sub' 'r_V_563' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1071 [1/1] (0.00ns)   --->   "%trunc_ln818_518 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_563, i32 2, i32 14"   --->   Operation 1071 'partselect' 'trunc_ln818_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%sext_ln818_174 = sext i13 %trunc_ln818_518"   --->   Operation 1072 'sext' 'sext_ln818_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%shl_ln818_210 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_552, i3 0"   --->   Operation 1073 'bitconcatenate' 'shl_ln818_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln1273_294 = sext i12 %shl_ln818_210"   --->   Operation 1074 'sext' 'sext_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_262 = sub i15 0, i15 %sext_ln1273_293"   --->   Operation 1075 'sub' 'sub_ln1273_262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1076 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_564 = sub i15 %sub_ln1273_262, i15 %sext_ln1273_291"   --->   Operation 1076 'sub' 'r_V_564' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%trunc_ln818_519 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_564, i32 2, i32 14"   --->   Operation 1077 'partselect' 'trunc_ln818_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln818_175 = sext i13 %trunc_ln818_519"   --->   Operation 1078 'sext' 'sext_ln818_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (0.76ns)   --->   "%r_V_565 = sub i15 %sext_ln1273_291, i15 %sext_ln1273_293"   --->   Operation 1079 'sub' 'r_V_565' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln818_520 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_565, i32 2, i32 14"   --->   Operation 1080 'partselect' 'trunc_ln818_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%sext_ln1273_780 = sext i13 %trunc_ln818_520"   --->   Operation 1081 'sext' 'sext_ln1273_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln1273_295 = sext i12 %shl_ln818_210"   --->   Operation 1082 'sext' 'sext_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (0.76ns)   --->   "%r_V_566 = sub i15 %sext_ln1273_293, i15 %sext_ln1273_295"   --->   Operation 1083 'sub' 'r_V_566' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln818_521 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_566, i32 2, i32 14"   --->   Operation 1084 'partselect' 'trunc_ln818_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln1273_296 = sext i9 %data_buf_V_553"   --->   Operation 1085 'sext' 'sext_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%shl_ln1273_269 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_553, i5 0"   --->   Operation 1086 'bitconcatenate' 'shl_ln1273_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln1273_297 = sext i14 %shl_ln1273_269"   --->   Operation 1087 'sext' 'sext_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%shl_ln1273_270 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_553, i3 0"   --->   Operation 1088 'bitconcatenate' 'shl_ln1273_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (0.00ns)   --->   "%sext_ln1273_298 = sext i12 %shl_ln1273_270"   --->   Operation 1089 'sext' 'sext_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1090 [1/1] (0.76ns)   --->   "%r_V_567 = sub i15 %sext_ln1273_298, i15 %sext_ln1273_297"   --->   Operation 1090 'sub' 'r_V_567' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%trunc_ln818_523 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_567, i32 2, i32 14"   --->   Operation 1091 'partselect' 'trunc_ln818_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln1273_781 = sext i13 %trunc_ln818_523"   --->   Operation 1092 'sext' 'sext_ln1273_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (1.46ns)   --->   "%r_V_568 = mul i15 %sext_ln1273_296, i15 32742"   --->   Operation 1093 'mul' 'r_V_568' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1094 [1/1] (0.00ns)   --->   "%trunc_ln818_524 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_568, i32 2, i32 14"   --->   Operation 1094 'partselect' 'trunc_ln818_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln70_133 = sext i13 %trunc_ln818_524" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1095 'sext' 'sext_ln70_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln70_134 = sext i13 %trunc_ln818_524" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1096 'sext' 'sext_ln70_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%sext_ln1273_299 = sext i9 %data_buf_V_554"   --->   Operation 1097 'sext' 'sext_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln1273_300 = sext i9 %data_buf_V_554"   --->   Operation 1098 'sext' 'sext_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%sext_ln1273_301 = sext i9 %data_buf_V_554"   --->   Operation 1099 'sext' 'sext_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (1.46ns)   --->   "%r_V_569 = mul i15 %sext_ln1273_301, i15 32746"   --->   Operation 1100 'mul' 'r_V_569' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1101 [1/1] (0.00ns)   --->   "%trunc_ln818_525 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_569, i32 2, i32 14"   --->   Operation 1101 'partselect' 'trunc_ln818_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%sext_ln1273_782 = sext i13 %trunc_ln818_525"   --->   Operation 1102 'sext' 'sext_ln1273_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (1.46ns)   --->   "%r_V_574 = mul i15 %sext_ln1273_301, i15 19"   --->   Operation 1103 'mul' 'r_V_574' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln818_530 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_574, i32 2, i32 14"   --->   Operation 1104 'partselect' 'trunc_ln818_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%sext_ln1273_783 = sext i13 %trunc_ln818_530"   --->   Operation 1105 'sext' 'sext_ln1273_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (1.46ns)   --->   "%r_V_575 = mul i15 %sext_ln1273_301, i15 32741"   --->   Operation 1106 'mul' 'r_V_575' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%trunc_ln818_532 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_575, i32 2, i32 14"   --->   Operation 1107 'partselect' 'trunc_ln818_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (1.46ns)   --->   "%r_V_576 = mul i16 %sext_ln1273_299, i16 65501"   --->   Operation 1108 'mul' 'r_V_576' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%trunc_ln818_533 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_576, i32 2, i32 15"   --->   Operation 1109 'partselect' 'trunc_ln818_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln1273_785 = sext i14 %trunc_ln818_533"   --->   Operation 1110 'sext' 'sext_ln1273_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (1.46ns)   --->   "%r_V_577 = mul i17 %sext_ln1273_300, i17 85"   --->   Operation 1111 'mul' 'r_V_577' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln818_534 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_577, i32 2, i32 16"   --->   Operation 1112 'partselect' 'trunc_ln818_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln818_179 = sext i15 %trunc_ln818_534"   --->   Operation 1113 'sext' 'sext_ln818_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%sext_ln1273_303 = sext i9 %data_buf_V_555"   --->   Operation 1114 'sext' 'sext_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%sext_ln1273_304 = sext i9 %data_buf_V_555"   --->   Operation 1115 'sext' 'sext_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln1273_305 = sext i9 %data_buf_V_555"   --->   Operation 1116 'sext' 'sext_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (1.46ns)   --->   "%r_V_579 = mul i17 %sext_ln1273_305, i17 102"   --->   Operation 1117 'mul' 'r_V_579' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln818_536 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_579, i32 2, i32 16"   --->   Operation 1118 'partselect' 'trunc_ln818_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (1.46ns)   --->   "%r_V_580 = mul i17 %sext_ln1273_305, i17 73"   --->   Operation 1119 'mul' 'r_V_580' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1120 [1/1] (0.00ns)   --->   "%trunc_ln818_537 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_580, i32 2, i32 16"   --->   Operation 1120 'partselect' 'trunc_ln818_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%sext_ln818_182 = sext i15 %trunc_ln818_537"   --->   Operation 1121 'sext' 'sext_ln818_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (1.46ns)   --->   "%r_V_581 = mul i15 %sext_ln1273_304, i15 32742"   --->   Operation 1122 'mul' 'r_V_581' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%trunc_ln818_538 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_581, i32 2, i32 14"   --->   Operation 1123 'partselect' 'trunc_ln818_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (1.46ns)   --->   "%r_V_582 = mul i17 %sext_ln1273_305, i17 130988"   --->   Operation 1124 'mul' 'r_V_582' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln818_539 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_582, i32 2, i32 16"   --->   Operation 1125 'partselect' 'trunc_ln818_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%sext_ln818_183 = sext i15 %trunc_ln818_539"   --->   Operation 1126 'sext' 'sext_ln818_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (1.46ns)   --->   "%r_V_583 = mul i15 %sext_ln1273_304, i15 32743"   --->   Operation 1127 'mul' 'r_V_583' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln818_541 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_583, i32 2, i32 14"   --->   Operation 1128 'partselect' 'trunc_ln818_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (0.00ns)   --->   "%sext_ln1273_787 = sext i13 %trunc_ln818_541"   --->   Operation 1129 'sext' 'sext_ln1273_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1130 [1/1] (1.46ns)   --->   "%r_V_584 = mul i16 %sext_ln1273_303, i16 55"   --->   Operation 1130 'mul' 'r_V_584' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1131 [1/1] (0.00ns)   --->   "%trunc_ln818_542 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_584, i32 2, i32 15"   --->   Operation 1131 'partselect' 'trunc_ln818_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%sext_ln70_135 = sext i14 %trunc_ln818_542" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1132 'sext' 'sext_ln70_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%sext_ln1273_306 = sext i9 %data_buf_V_556"   --->   Operation 1133 'sext' 'sext_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (1.46ns)   --->   "%r_V_585 = mul i15 %sext_ln1273_306, i15 29"   --->   Operation 1134 'mul' 'r_V_585' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%trunc_ln818_543 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_585, i32 2, i32 14"   --->   Operation 1135 'partselect' 'trunc_ln818_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln818_184 = sext i13 %trunc_ln818_543"   --->   Operation 1136 'sext' 'sext_ln818_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (1.46ns)   --->   "%r_V_586 = mul i15 %sext_ln1273_306, i15 32746"   --->   Operation 1137 'mul' 'r_V_586' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln818_544 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_586, i32 2, i32 14"   --->   Operation 1138 'partselect' 'trunc_ln818_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%sext_ln1273_788 = sext i13 %trunc_ln818_544"   --->   Operation 1139 'sext' 'sext_ln1273_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (1.46ns)   --->   "%r_V_588 = mul i15 %sext_ln1273_306, i15 21"   --->   Operation 1140 'mul' 'r_V_588' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln818_547 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_588, i32 2, i32 14"   --->   Operation 1141 'partselect' 'trunc_ln818_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%sext_ln1273_309 = sext i9 %data_buf_V_557"   --->   Operation 1142 'sext' 'sext_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln1273_310 = sext i9 %data_buf_V_557"   --->   Operation 1143 'sext' 'sext_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%shl_ln1273_274 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_557, i5 0"   --->   Operation 1144 'bitconcatenate' 'shl_ln1273_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln1273_312 = sext i14 %shl_ln1273_274"   --->   Operation 1145 'sext' 'sext_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (0.00ns)   --->   "%shl_ln1273_275 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_557, i2 0"   --->   Operation 1146 'bitconcatenate' 'shl_ln1273_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%sext_ln1273_313 = sext i11 %shl_ln1273_275"   --->   Operation 1147 'sext' 'sext_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (0.76ns)   --->   "%r_V_589 = sub i15 %sext_ln1273_313, i15 %sext_ln1273_312"   --->   Operation 1148 'sub' 'r_V_589' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln818_548 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_589, i32 2, i32 14"   --->   Operation 1149 'partselect' 'trunc_ln818_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln1273_791 = sext i13 %trunc_ln818_548"   --->   Operation 1150 'sext' 'sext_ln1273_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (1.46ns)   --->   "%r_V_590 = mul i15 %sext_ln1273_310, i15 32741"   --->   Operation 1151 'mul' 'r_V_590' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%trunc_ln818_549 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_590, i32 2, i32 14"   --->   Operation 1152 'partselect' 'trunc_ln818_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1273_792 = sext i13 %trunc_ln818_549"   --->   Operation 1153 'sext' 'sext_ln1273_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (1.46ns)   --->   "%r_V_591 = mul i15 %sext_ln1273_310, i15 32747"   --->   Operation 1154 'mul' 'r_V_591' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln818_550 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_591, i32 2, i32 14"   --->   Operation 1155 'partselect' 'trunc_ln818_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.76ns)   --->   "%r_V_592 = sub i15 %sext_ln1273_312, i15 %sext_ln1273_313"   --->   Operation 1156 'sub' 'r_V_592' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1157 [1/1] (0.00ns)   --->   "%trunc_ln818_551 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_592, i32 2, i32 14"   --->   Operation 1157 'partselect' 'trunc_ln818_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1158 [1/1] (1.46ns)   --->   "%r_V_593 = mul i15 %sext_ln1273_310, i15 23"   --->   Operation 1158 'mul' 'r_V_593' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln818_552 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_593, i32 2, i32 14"   --->   Operation 1159 'partselect' 'trunc_ln818_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (1.46ns)   --->   "%r_V_594 = mul i16 %sext_ln1273_309, i16 65499"   --->   Operation 1160 'mul' 'r_V_594' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln818_553 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_594, i32 2, i32 15"   --->   Operation 1161 'partselect' 'trunc_ln818_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%sext_ln1273_796 = sext i14 %trunc_ln818_553"   --->   Operation 1162 'sext' 'sext_ln1273_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln1273_316 = sext i9 %data_buf_V_558"   --->   Operation 1163 'sext' 'sext_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (1.46ns)   --->   "%r_V_596 = mul i15 %sext_ln1273_316, i15 32747"   --->   Operation 1164 'mul' 'r_V_596' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln818_555 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_596, i32 2, i32 14"   --->   Operation 1165 'partselect' 'trunc_ln818_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%sext_ln1273_797 = sext i13 %trunc_ln818_555"   --->   Operation 1166 'sext' 'sext_ln1273_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (1.46ns)   --->   "%r_V_597 = mul i15 %sext_ln1273_316, i15 32739"   --->   Operation 1167 'mul' 'r_V_597' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%trunc_ln818_556 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_597, i32 2, i32 14"   --->   Operation 1168 'partselect' 'trunc_ln818_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (1.46ns)   --->   "%r_V_598 = mul i15 %sext_ln1273_316, i15 32746"   --->   Operation 1169 'mul' 'r_V_598' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1170 [1/1] (0.00ns)   --->   "%trunc_ln818_557 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_598, i32 2, i32 14"   --->   Operation 1170 'partselect' 'trunc_ln818_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%shl_ln1273_277 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_558, i4 0"   --->   Operation 1171 'bitconcatenate' 'shl_ln1273_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (0.00ns)   --->   "%sext_ln1273_317 = sext i13 %shl_ln1273_277"   --->   Operation 1172 'sext' 'sext_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%shl_ln1273_278 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_558, i2 0"   --->   Operation 1173 'bitconcatenate' 'shl_ln1273_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%sext_ln1273_318 = sext i11 %shl_ln1273_278"   --->   Operation 1174 'sext' 'sext_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.75ns)   --->   "%r_V_599 = add i14 %sext_ln1273_317, i14 %sext_ln1273_318"   --->   Operation 1175 'add' 'r_V_599' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1176 [1/1] (0.00ns)   --->   "%trunc_ln818_558 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_599, i32 2, i32 13"   --->   Operation 1176 'partselect' 'trunc_ln818_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%sext_ln70_136 = sext i12 %trunc_ln818_558" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1177 'sext' 'sext_ln70_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%sext_ln1273_319 = sext i9 %data_buf_V_559"   --->   Operation 1178 'sext' 'sext_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (1.46ns)   --->   "%r_V_600 = mul i15 %sext_ln1273_319, i15 25"   --->   Operation 1179 'mul' 'r_V_600' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%trunc_ln818_559 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_600, i32 2, i32 14"   --->   Operation 1180 'partselect' 'trunc_ln818_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%sext_ln1273_322 = sext i9 %data_buf_V_560"   --->   Operation 1181 'sext' 'sext_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (1.46ns)   --->   "%r_V_602 = mul i16 %sext_ln1273_322, i16 59"   --->   Operation 1182 'mul' 'r_V_602' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1183 [1/1] (0.00ns)   --->   "%trunc_ln818_561 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_602, i32 2, i32 15"   --->   Operation 1183 'partselect' 'trunc_ln818_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln818_187 = sext i14 %trunc_ln818_561"   --->   Operation 1184 'sext' 'sext_ln818_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1185 [1/1] (1.46ns)   --->   "%r_V_603 = mul i16 %sext_ln1273_322, i16 65491"   --->   Operation 1185 'mul' 'r_V_603' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln818_562 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_603, i32 2, i32 15"   --->   Operation 1186 'partselect' 'trunc_ln818_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1187 [1/1] (1.46ns)   --->   "%r_V_604 = mul i16 %sext_ln1273_322, i16 42"   --->   Operation 1187 'mul' 'r_V_604' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln818_563 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_604, i32 2, i32 15"   --->   Operation 1188 'partselect' 'trunc_ln818_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln70_137 = sext i14 %trunc_ln818_563" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1189 'sext' 'sext_ln70_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln1273_54 = sext i9 %data_buf_V_561"   --->   Operation 1190 'sext' 'sext_ln1273_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln1273_325 = sext i9 %data_buf_V_561"   --->   Operation 1191 'sext' 'sext_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1273_326 = sext i9 %data_buf_V_561"   --->   Operation 1192 'sext' 'sext_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1273_327 = sext i9 %data_buf_V_561"   --->   Operation 1193 'sext' 'sext_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%shl_ln1273_281 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_561, i5 0"   --->   Operation 1194 'bitconcatenate' 'shl_ln1273_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln1273_329 = sext i14 %shl_ln1273_281"   --->   Operation 1195 'sext' 'sext_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln1273_282 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_561, i1 0"   --->   Operation 1196 'bitconcatenate' 'shl_ln1273_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln1273_330 = sext i10 %shl_ln1273_282"   --->   Operation 1197 'sext' 'sext_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (0.00ns)   --->   "%sext_ln1273_331 = sext i10 %shl_ln1273_282"   --->   Operation 1198 'sext' 'sext_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1199 [1/1] (0.76ns)   --->   "%r_V_605 = sub i15 %sext_ln1273_331, i15 %sext_ln1273_329"   --->   Operation 1199 'sub' 'r_V_605' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln818_564 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_605, i32 2, i32 14"   --->   Operation 1200 'partselect' 'trunc_ln818_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1273_802 = sext i13 %trunc_ln818_564"   --->   Operation 1201 'sext' 'sext_ln1273_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (1.46ns)   --->   "%r_V_606 = mul i16 %sext_ln1273_327, i16 65498"   --->   Operation 1202 'mul' 'r_V_606' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%trunc_ln818_565 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_606, i32 2, i32 15"   --->   Operation 1203 'partselect' 'trunc_ln818_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln1273_803 = sext i14 %trunc_ln818_565"   --->   Operation 1204 'sext' 'sext_ln1273_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%shl_ln1273_283 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_561, i6 0"   --->   Operation 1205 'bitconcatenate' 'shl_ln1273_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1273_332 = sext i15 %shl_ln1273_283"   --->   Operation 1206 'sext' 'sext_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_275 = sub i16 0, i16 %sext_ln1273_332"   --->   Operation 1207 'sub' 'sub_ln1273_275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1208 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_607 = sub i16 %sub_ln1273_275, i16 %sext_ln1273_330"   --->   Operation 1208 'sub' 'r_V_607' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%trunc_ln818_566 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_607, i32 2, i32 15"   --->   Operation 1209 'partselect' 'trunc_ln818_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln1273_804 = sext i14 %trunc_ln818_566"   --->   Operation 1210 'sext' 'sext_ln1273_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (1.46ns)   --->   "%r_V_608 = mul i17 %sext_ln1273_325, i17 100"   --->   Operation 1211 'mul' 'r_V_608' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln818_567 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_608, i32 2, i32 16"   --->   Operation 1212 'partselect' 'trunc_ln818_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%sext_ln818_188 = sext i15 %trunc_ln818_567"   --->   Operation 1213 'sext' 'sext_ln818_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (1.46ns)   --->   "%r_V_609 = mul i18 %sext_ln1273_54, i18 183"   --->   Operation 1214 'mul' 'r_V_609' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%trunc_ln818_428 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_609, i32 2, i32 17"   --->   Operation 1215 'partselect' 'trunc_ln818_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (1.46ns)   --->   "%r_V_610 = mul i16 %sext_ln1273_327, i16 35"   --->   Operation 1216 'mul' 'r_V_610' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln818_568 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_610, i32 2, i32 15"   --->   Operation 1217 'partselect' 'trunc_ln818_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%sext_ln1273_805 = sext i14 %trunc_ln818_568"   --->   Operation 1218 'sext' 'sext_ln1273_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (1.46ns)   --->   "%r_V_613 = mul i15 %sext_ln1273_326, i15 29"   --->   Operation 1219 'mul' 'r_V_613' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln818_571 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_613, i32 2, i32 14"   --->   Operation 1220 'partselect' 'trunc_ln818_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (1.46ns)   --->   "%r_V_614 = mul i17 %sext_ln1273_325, i17 130980"   --->   Operation 1221 'mul' 'r_V_614' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln818_572 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_614, i32 2, i32 16"   --->   Operation 1222 'partselect' 'trunc_ln818_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (0.00ns)   --->   "%sext_ln818_191 = sext i15 %trunc_ln818_572"   --->   Operation 1223 'sext' 'sext_ln818_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1224 [1/1] (1.46ns)   --->   "%r_V_618 = mul i16 %sext_ln1273_327, i16 58"   --->   Operation 1224 'mul' 'r_V_618' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%trunc_ln818_574 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_618, i32 2, i32 15"   --->   Operation 1225 'partselect' 'trunc_ln818_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1273_334 = sext i9 %data_buf_V_562"   --->   Operation 1226 'sext' 'sext_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (1.46ns)   --->   "%r_V_619 = mul i16 %sext_ln1273_334, i16 54"   --->   Operation 1227 'mul' 'r_V_619' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln818_575 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_619, i32 2, i32 15"   --->   Operation 1228 'partselect' 'trunc_ln818_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln1273_807 = sext i14 %trunc_ln818_575"   --->   Operation 1229 'sext' 'sext_ln1273_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (1.46ns)   --->   "%r_V_620 = mul i16 %sext_ln1273_334, i16 65478"   --->   Operation 1230 'mul' 'r_V_620' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln818_577 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_620, i32 2, i32 15"   --->   Operation 1231 'partselect' 'trunc_ln818_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%shl_ln1273_284 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_562, i6 0"   --->   Operation 1232 'bitconcatenate' 'shl_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln1273_335 = sext i15 %shl_ln1273_284"   --->   Operation 1233 'sext' 'sext_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%shl_ln1273_285 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_562, i1 0"   --->   Operation 1234 'bitconcatenate' 'shl_ln1273_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln1273_336 = sext i10 %shl_ln1273_285"   --->   Operation 1235 'sext' 'sext_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.77ns)   --->   "%r_V_621 = sub i16 %sext_ln1273_336, i16 %sext_ln1273_335"   --->   Operation 1236 'sub' 'r_V_621' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln818_578 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_621, i32 2, i32 15"   --->   Operation 1237 'partselect' 'trunc_ln818_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%sext_ln1273_809 = sext i14 %trunc_ln818_578"   --->   Operation 1238 'sext' 'sext_ln1273_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (1.46ns)   --->   "%r_V_622 = mul i16 %sext_ln1273_334, i16 46"   --->   Operation 1239 'mul' 'r_V_622' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%trunc_ln818_579 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_622, i32 2, i32 15"   --->   Operation 1240 'partselect' 'trunc_ln818_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%sext_ln1273_810 = sext i14 %trunc_ln818_579"   --->   Operation 1241 'sext' 'sext_ln1273_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (1.46ns)   --->   "%r_V_623 = mul i16 %sext_ln1273_334, i16 52"   --->   Operation 1242 'mul' 'r_V_623' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln818_580 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_623, i32 2, i32 15"   --->   Operation 1243 'partselect' 'trunc_ln818_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%sext_ln70_139 = sext i14 %trunc_ln818_580" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1244 'sext' 'sext_ln70_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln1273_337 = sext i9 %data_buf_V_563"   --->   Operation 1245 'sext' 'sext_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%sext_ln1273_338 = sext i9 %data_buf_V_563"   --->   Operation 1246 'sext' 'sext_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%shl_ln1273_286 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_563, i5 0"   --->   Operation 1247 'bitconcatenate' 'shl_ln1273_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%sext_ln1273_339 = sext i14 %shl_ln1273_286"   --->   Operation 1248 'sext' 'sext_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%shl_ln1273_287 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_563, i3 0"   --->   Operation 1249 'bitconcatenate' 'shl_ln1273_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (0.00ns)   --->   "%sext_ln1273_340 = sext i12 %shl_ln1273_287"   --->   Operation 1250 'sext' 'sext_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1251 [1/1] (0.76ns)   --->   "%r_V_624 = sub i15 %sext_ln1273_339, i15 %sext_ln1273_340"   --->   Operation 1251 'sub' 'r_V_624' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln818_581 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_624, i32 2, i32 14"   --->   Operation 1252 'partselect' 'trunc_ln818_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%sext_ln1273_811 = sext i13 %trunc_ln818_581"   --->   Operation 1253 'sext' 'sext_ln1273_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (1.46ns)   --->   "%r_V_626 = mul i17 %sext_ln1273_338, i17 130972"   --->   Operation 1254 'mul' 'r_V_626' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%trunc_ln818_582 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_626, i32 2, i32 16"   --->   Operation 1255 'partselect' 'trunc_ln818_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln818_193 = sext i15 %trunc_ln818_582"   --->   Operation 1256 'sext' 'sext_ln818_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (1.46ns)   --->   "%r_V_627 = mul i16 %sext_ln1273_337, i16 65490"   --->   Operation 1257 'mul' 'r_V_627' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln818_583 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_627, i32 2, i32 15"   --->   Operation 1258 'partselect' 'trunc_ln818_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%sext_ln1273_812 = sext i14 %trunc_ln818_583"   --->   Operation 1259 'sext' 'sext_ln1273_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (1.46ns)   --->   "%r_V_628 = mul i16 %sext_ln1273_337, i16 53"   --->   Operation 1260 'mul' 'r_V_628' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln818_584 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_628, i32 2, i32 15"   --->   Operation 1261 'partselect' 'trunc_ln818_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (0.00ns)   --->   "%sext_ln1273_813 = sext i14 %trunc_ln818_584"   --->   Operation 1262 'sext' 'sext_ln1273_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%shl_ln1273_288 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_563, i6 0"   --->   Operation 1263 'bitconcatenate' 'shl_ln1273_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln1273_341 = sext i15 %shl_ln1273_288"   --->   Operation 1264 'sext' 'sext_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_279 = sub i16 0, i16 %sext_ln1273_341"   --->   Operation 1265 'sub' 'sub_ln1273_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1266 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_629 = sub i16 %sub_ln1273_279, i16 %sext_ln1273_337"   --->   Operation 1266 'sub' 'r_V_629' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln818_585 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_629, i32 2, i32 15"   --->   Operation 1267 'partselect' 'trunc_ln818_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (0.00ns)   --->   "%sext_ln818_194 = sext i14 %trunc_ln818_585"   --->   Operation 1268 'sext' 'sext_ln818_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%shl_ln1273_289 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_563, i4 0"   --->   Operation 1269 'bitconcatenate' 'shl_ln1273_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%sext_ln1273_342 = sext i13 %shl_ln1273_289"   --->   Operation 1270 'sext' 'sext_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (0.77ns)   --->   "%r_V_630 = sub i16 %sext_ln1273_342, i16 %sext_ln1273_341"   --->   Operation 1271 'sub' 'r_V_630' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%trunc_ln818_586 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_630, i32 2, i32 15"   --->   Operation 1272 'partselect' 'trunc_ln818_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (0.00ns)   --->   "%sext_ln1273_343 = sext i9 %data_buf_V_564"   --->   Operation 1273 'sext' 'sext_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%sext_ln1273_344 = sext i9 %data_buf_V_564"   --->   Operation 1274 'sext' 'sext_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (1.46ns)   --->   "%r_V_632 = mul i15 %sext_ln1273_344, i15 32741"   --->   Operation 1275 'mul' 'r_V_632' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%trunc_ln818_587 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_632, i32 2, i32 14"   --->   Operation 1276 'partselect' 'trunc_ln818_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (0.00ns)   --->   "%sext_ln1273_815 = sext i13 %trunc_ln818_587"   --->   Operation 1277 'sext' 'sext_ln1273_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1278 [1/1] (1.46ns)   --->   "%r_V_633 = mul i17 %sext_ln1273_343, i17 130967"   --->   Operation 1278 'mul' 'r_V_633' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln818_588 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_633, i32 2, i32 16"   --->   Operation 1279 'partselect' 'trunc_ln818_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%sext_ln818_195 = sext i15 %trunc_ln818_588"   --->   Operation 1280 'sext' 'sext_ln818_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1273_345 = sext i9 %data_buf_V_565"   --->   Operation 1281 'sext' 'sext_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%sext_ln1273_346 = sext i9 %data_buf_V_565"   --->   Operation 1282 'sext' 'sext_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (1.46ns)   --->   "%r_V_634 = mul i15 %sext_ln1273_346, i15 32743"   --->   Operation 1283 'mul' 'r_V_634' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1284 [1/1] (0.00ns)   --->   "%trunc_ln818_589 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_634, i32 2, i32 14"   --->   Operation 1284 'partselect' 'trunc_ln818_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%sext_ln1273_816 = sext i13 %trunc_ln818_589"   --->   Operation 1285 'sext' 'sext_ln1273_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (0.00ns)   --->   "%shl_ln1273_290 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_565, i5 0"   --->   Operation 1286 'bitconcatenate' 'shl_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%sext_ln1273_347 = sext i14 %shl_ln1273_290"   --->   Operation 1287 'sext' 'sext_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%shl_ln1273_291 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_565, i3 0"   --->   Operation 1288 'bitconcatenate' 'shl_ln1273_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%sext_ln1273_348 = sext i12 %shl_ln1273_291"   --->   Operation 1289 'sext' 'sext_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.76ns)   --->   "%r_V_635 = sub i15 %sext_ln1273_347, i15 %sext_ln1273_348"   --->   Operation 1290 'sub' 'r_V_635' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%trunc_ln818_590 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_635, i32 2, i32 14"   --->   Operation 1291 'partselect' 'trunc_ln818_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln1273_818 = sext i13 %trunc_ln818_590"   --->   Operation 1292 'sext' 'sext_ln1273_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%shl_ln1273_292 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_565, i4 0"   --->   Operation 1293 'bitconcatenate' 'shl_ln1273_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln1273_349 = sext i13 %shl_ln1273_292"   --->   Operation 1294 'sext' 'sext_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.75ns)   --->   "%sub_ln1273_283 = sub i14 0, i14 %sext_ln1273_349"   --->   Operation 1295 'sub' 'sub_ln1273_283' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1296 [1/1] (0.00ns)   --->   "%shl_ln1273_293 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_565, i1 0"   --->   Operation 1296 'bitconcatenate' 'shl_ln1273_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%sext_ln1273_350 = sext i10 %shl_ln1273_293"   --->   Operation 1297 'sext' 'sext_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.76ns)   --->   "%r_V_636 = sub i14 %sub_ln1273_283, i14 %sext_ln1273_350"   --->   Operation 1298 'sub' 'r_V_636' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%trunc_ln818_591 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_636, i32 2, i32 13"   --->   Operation 1299 'partselect' 'trunc_ln818_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (1.46ns)   --->   "%r_V_637 = mul i15 %sext_ln1273_346, i15 21"   --->   Operation 1300 'mul' 'r_V_637' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%trunc_ln818_592 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_637, i32 2, i32 14"   --->   Operation 1301 'partselect' 'trunc_ln818_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (0.76ns)   --->   "%r_V_638 = sub i14 %sub_ln1273_283, i14 %sext_ln1273_345"   --->   Operation 1302 'sub' 'r_V_638' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln818_593 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_638, i32 2, i32 13"   --->   Operation 1303 'partselect' 'trunc_ln818_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns)   --->   "%sext_ln1273_821 = sext i12 %trunc_ln818_593"   --->   Operation 1304 'sext' 'sext_ln1273_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1305 [1/1] (0.00ns)   --->   "%sext_ln1273_352 = sext i9 %data_buf_V_566"   --->   Operation 1305 'sext' 'sext_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1306 [1/1] (1.46ns)   --->   "%r_V_639 = mul i15 %sext_ln1273_352, i15 27"   --->   Operation 1306 'mul' 'r_V_639' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln818_594 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_639, i32 2, i32 14"   --->   Operation 1307 'partselect' 'trunc_ln818_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%shl_ln1273_294 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_566, i4 0"   --->   Operation 1308 'bitconcatenate' 'shl_ln1273_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln1273_353 = sext i13 %shl_ln1273_294"   --->   Operation 1309 'sext' 'sext_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_286 = sub i14 0, i14 %sext_ln1273_353"   --->   Operation 1310 'sub' 'sub_ln1273_286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%shl_ln1273_295 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_566, i2 0"   --->   Operation 1311 'bitconcatenate' 'shl_ln1273_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%sext_ln1273_354 = sext i11 %shl_ln1273_295"   --->   Operation 1312 'sext' 'sext_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln1273_355 = sext i11 %shl_ln1273_295"   --->   Operation 1313 'sext' 'sext_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_640 = sub i14 %sub_ln1273_286, i14 %sext_ln1273_355"   --->   Operation 1314 'sub' 'r_V_640' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln818_595 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_640, i32 2, i32 13"   --->   Operation 1315 'partselect' 'trunc_ln818_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln1273_823 = sext i12 %trunc_ln818_595"   --->   Operation 1316 'sext' 'sext_ln1273_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (1.46ns)   --->   "%r_V_641 = mul i15 %sext_ln1273_352, i15 32749"   --->   Operation 1317 'mul' 'r_V_641' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%trunc_ln818_596 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_641, i32 2, i32 14"   --->   Operation 1318 'partselect' 'trunc_ln818_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%shl_ln1273_296 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_566, i5 0"   --->   Operation 1319 'bitconcatenate' 'shl_ln1273_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (0.00ns)   --->   "%sext_ln1273_356 = sext i14 %shl_ln1273_296"   --->   Operation 1320 'sext' 'sext_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1321 [1/1] (0.76ns)   --->   "%r_V_642 = sub i15 %sext_ln1273_354, i15 %sext_ln1273_356"   --->   Operation 1321 'sub' 'r_V_642' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%trunc_ln818_597 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_642, i32 2, i32 14"   --->   Operation 1322 'partselect' 'trunc_ln818_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln1273_825 = sext i13 %trunc_ln818_597"   --->   Operation 1323 'sext' 'sext_ln1273_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (1.46ns)   --->   "%r_V_643 = mul i15 %sext_ln1273_352, i15 22"   --->   Operation 1324 'mul' 'r_V_643' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln818_598 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_643, i32 2, i32 14"   --->   Operation 1325 'partselect' 'trunc_ln818_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (1.46ns)   --->   "%r_V_644 = mul i15 %sext_ln1273_352, i15 32742"   --->   Operation 1326 'mul' 'r_V_644' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln818_599 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_644, i32 2, i32 14"   --->   Operation 1327 'partselect' 'trunc_ln818_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%sext_ln1273_827 = sext i13 %trunc_ln818_599"   --->   Operation 1328 'sext' 'sext_ln1273_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (1.46ns)   --->   "%r_V_645 = mul i15 %sext_ln1273_352, i15 32739"   --->   Operation 1329 'mul' 'r_V_645' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln818_600 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_645, i32 2, i32 14"   --->   Operation 1330 'partselect' 'trunc_ln818_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.76ns)   --->   "%add_ln813_958 = add i15 %sext_ln1273_803, i15 %sext_ln1273_782"   --->   Operation 1331 'add' 'add_ln813_958' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1332 [1/1] (0.75ns)   --->   "%add_ln813_960 = add i14 %sext_ln1273_792, i14 %sext_ln1273_797"   --->   Operation 1332 'add' 'add_ln813_960' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1333 [1/1] (0.76ns)   --->   "%add_ln813_966 = add i15 %sext_ln70_135, i15 %sext_ln70_137"   --->   Operation 1333 'add' 'add_ln813_966' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1334 [1/1] (0.76ns)   --->   "%add_ln813_971 = add i15 %sext_ln1273_804, i15 96"   --->   Operation 1334 'add' 'add_ln813_971' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%sext_ln813_505 = sext i15 %add_ln813_971"   --->   Operation 1335 'sext' 'sext_ln813_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.77ns)   --->   "%add_ln813_972 = add i16 %sext_ln813_505, i16 %sext_ln818_187"   --->   Operation 1336 'add' 'add_ln813_972' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1337 [1/1] (0.76ns)   --->   "%add_ln813_974 = add i15 %sext_ln1273_812, i15 %sext_ln70_134"   --->   Operation 1337 'add' 'add_ln813_974' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1338 [1/1] (0.77ns)   --->   "%add_ln813_983 = add i16 %sext_ln818_191, i16 %sext_ln818_195"   --->   Operation 1338 'add' 'add_ln813_983' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1339 [1/1] (0.76ns)   --->   "%add_ln813_984 = add i15 %sext_ln1273_785, i15 %sext_ln1273_796"   --->   Operation 1339 'add' 'add_ln813_984' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1340 [1/1] (0.75ns)   --->   "%add_ln813_986 = add i14 %sext_ln1273_780, i14 %sext_ln1273_787"   --->   Operation 1340 'add' 'add_ln813_986' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1341 [1/1] (0.75ns)   --->   "%add_ln813_994 = add i14 %sext_ln1273_791, i14 %sext_ln1273_802"   --->   Operation 1341 'add' 'add_ln813_994' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1342 [1/1] (0.00ns)   --->   "%sext_ln813_517 = sext i14 %add_ln813_994"   --->   Operation 1342 'sext' 'sext_ln813_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1343 [1/1] (0.76ns)   --->   "%add_ln813_995 = add i15 %sext_ln813_517, i15 %sext_ln1273_807"   --->   Operation 1343 'add' 'add_ln813_995' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1344 [1/1] (0.75ns)   --->   "%add_ln813_996 = add i14 %sext_ln1273_811, i14 %sext_ln1273_816"   --->   Operation 1344 'add' 'add_ln813_996' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1345 [1/1] (0.77ns)   --->   "%add_ln813_1000 = add i16 %sext_ln818_182, i16 %sext_ln818_174"   --->   Operation 1345 'add' 'add_ln813_1000' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1346 [1/1] (0.75ns)   --->   "%add_ln813_1002 = add i14 %sext_ln1273_781, i14 %sext_ln1273_818"   --->   Operation 1346 'add' 'add_ln813_1002' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%sext_ln813_522 = sext i14 %add_ln813_1002"   --->   Operation 1347 'sext' 'sext_ln813_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (0.74ns)   --->   "%add_ln813_1003 = add i13 %sext_ln1273_823, i13 8064"   --->   Operation 1348 'add' 'add_ln813_1003' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln813_523 = sext i13 %add_ln813_1003"   --->   Operation 1349 'sext' 'sext_ln813_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (0.76ns)   --->   "%add_ln813_1004 = add i15 %sext_ln813_523, i15 %sext_ln813_522"   --->   Operation 1350 'add' 'add_ln813_1004' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1351 [1/1] (0.74ns)   --->   "%add_ln813_1006 = add i13 %sext_ln1273_294, i13 64"   --->   Operation 1351 'add' 'add_ln813_1006' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%sext_ln813_525 = sext i13 %add_ln813_1006"   --->   Operation 1352 'sext' 'sext_ln813_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.75ns)   --->   "%add_ln813_1007 = add i14 %sext_ln813_525, i14 %sext_ln70_133"   --->   Operation 1353 'add' 'add_ln813_1007' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1354 [1/1] (0.77ns)   --->   "%add_ln813_1013 = add i16 %sext_ln818_183, i16 %sext_ln818_188"   --->   Operation 1354 'add' 'add_ln813_1013' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1355 [1/1] (0.75ns)   --->   "%add_ln813_1015 = add i14 %sext_ln1273_825, i14 128"   --->   Operation 1355 'add' 'add_ln813_1015' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%sext_ln813_531 = sext i14 %add_ln813_1015"   --->   Operation 1356 'sext' 'sext_ln813_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (0.76ns)   --->   "%add_ln813_1016 = add i15 %sext_ln813_531, i15 %sext_ln1273_809"   --->   Operation 1357 'add' 'add_ln813_1016' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1358 [1/1] (0.78ns)   --->   "%add_ln813_1018 = add i16 %trunc_ln818_428, i16 %sext_ln818_184"   --->   Operation 1358 'add' 'add_ln813_1018' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1359 [1/1] (0.76ns)   --->   "%add_ln813_1024 = add i15 %sext_ln1273_805, i15 %sext_ln1273_810"   --->   Operation 1359 'add' 'add_ln813_1024' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1360 [1/1] (0.77ns)   --->   "%add_ln813_1028 = add i16 %sext_ln818_193, i16 %sext_ln818_175"   --->   Operation 1360 'add' 'add_ln813_1028' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1361 [1/1] (0.75ns)   --->   "%add_ln813_1029 = add i14 %sext_ln1273_783, i14 %sext_ln1273_787"   --->   Operation 1361 'add' 'add_ln813_1029' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1362 [1/1] (0.75ns)   --->   "%add_ln813_1031 = add i14 %sext_ln1273_788, i14 %sext_ln1273_815"   --->   Operation 1362 'add' 'add_ln813_1031' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1363 [1/1] (0.74ns)   --->   "%add_ln813_1032 = add i13 %sext_ln70_136, i13 8176"   --->   Operation 1363 'add' 'add_ln813_1032' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%sext_ln813_541 = sext i13 %add_ln813_1032"   --->   Operation 1364 'sext' 'sext_ln813_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.75ns)   --->   "%add_ln813_1033 = add i14 %sext_ln813_541, i14 %sext_ln1273_827"   --->   Operation 1365 'add' 'add_ln813_1033' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1366 [1/1] (0.76ns)   --->   "%add_ln813_1036 = add i15 %sext_ln70_139, i15 %sext_ln1273_813"   --->   Operation 1366 'add' 'add_ln813_1036' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1367 [1/1] (0.77ns)   --->   "%add_ln813_1040 = add i16 %sext_ln818_179, i16 %sext_ln818_194"   --->   Operation 1367 'add' 'add_ln813_1040' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1368 [1/1] (0.74ns)   --->   "%add_ln813_1046 = add i13 %sext_ln1273_823, i13 16"   --->   Operation 1368 'add' 'add_ln813_1046' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%sext_ln813_549 = sext i13 %add_ln813_1046"   --->   Operation 1369 'sext' 'sext_ln813_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.75ns)   --->   "%add_ln813_1047 = add i14 %sext_ln813_549, i14 %sext_ln1273_821"   --->   Operation 1370 'add' 'add_ln813_1047' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1273_358 = sext i9 %data_buf_V_567"   --->   Operation 1371 'sext' 'sext_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (0.00ns)   --->   "%shl_ln1273_297 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_567, i5 0"   --->   Operation 1372 'bitconcatenate' 'shl_ln1273_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%sext_ln1273_360 = sext i14 %shl_ln1273_297"   --->   Operation 1373 'sext' 'sext_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.76ns)   --->   "%r_V_646 = sub i15 %sext_ln1273_360, i15 %sext_ln1273_358"   --->   Operation 1374 'sub' 'r_V_646' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln818_601 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_646, i32 2, i32 14"   --->   Operation 1375 'partselect' 'trunc_ln818_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%sext_ln818_196 = sext i13 %trunc_ln818_601"   --->   Operation 1376 'sext' 'sext_ln818_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%shl_ln818_211 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_567, i3 0"   --->   Operation 1377 'bitconcatenate' 'shl_ln818_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln1273_361 = sext i12 %shl_ln818_211"   --->   Operation 1378 'sext' 'sext_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_290 = sub i15 0, i15 %sext_ln1273_360"   --->   Operation 1379 'sub' 'sub_ln1273_290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1380 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_647 = sub i15 %sub_ln1273_290, i15 %sext_ln1273_358"   --->   Operation 1380 'sub' 'r_V_647' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%trunc_ln818_602 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_647, i32 2, i32 14"   --->   Operation 1381 'partselect' 'trunc_ln818_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%sext_ln818_197 = sext i13 %trunc_ln818_602"   --->   Operation 1382 'sext' 'sext_ln818_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.76ns)   --->   "%r_V_648 = sub i15 %sext_ln1273_358, i15 %sext_ln1273_360"   --->   Operation 1383 'sub' 'r_V_648' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1384 [1/1] (0.00ns)   --->   "%trunc_ln818_603 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_648, i32 2, i32 14"   --->   Operation 1384 'partselect' 'trunc_ln818_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%sext_ln1273_829 = sext i13 %trunc_ln818_603"   --->   Operation 1385 'sext' 'sext_ln1273_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%sext_ln1273_362 = sext i12 %shl_ln818_211"   --->   Operation 1386 'sext' 'sext_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.76ns)   --->   "%r_V_649 = sub i15 %sext_ln1273_360, i15 %sext_ln1273_362"   --->   Operation 1387 'sub' 'r_V_649' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%trunc_ln818_604 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_649, i32 2, i32 14"   --->   Operation 1388 'partselect' 'trunc_ln818_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln1273_363 = sext i9 %data_buf_V_568"   --->   Operation 1389 'sext' 'sext_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (0.00ns)   --->   "%shl_ln1273_298 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_568, i5 0"   --->   Operation 1390 'bitconcatenate' 'shl_ln1273_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%sext_ln1273_364 = sext i14 %shl_ln1273_298"   --->   Operation 1391 'sext' 'sext_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%shl_ln1273_299 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_568, i3 0"   --->   Operation 1392 'bitconcatenate' 'shl_ln1273_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%sext_ln1273_365 = sext i12 %shl_ln1273_299"   --->   Operation 1393 'sext' 'sext_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.76ns)   --->   "%r_V_650 = sub i15 %sext_ln1273_365, i15 %sext_ln1273_364"   --->   Operation 1394 'sub' 'r_V_650' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1395 [1/1] (0.00ns)   --->   "%trunc_ln818_605 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_650, i32 2, i32 14"   --->   Operation 1395 'partselect' 'trunc_ln818_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%sext_ln1273_830 = sext i13 %trunc_ln818_605"   --->   Operation 1396 'sext' 'sext_ln1273_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (1.46ns)   --->   "%r_V_651 = mul i15 %sext_ln1273_363, i15 32742"   --->   Operation 1397 'mul' 'r_V_651' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%trunc_ln818_606 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_651, i32 2, i32 14"   --->   Operation 1398 'partselect' 'trunc_ln818_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln70_141 = sext i13 %trunc_ln818_606" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1399 'sext' 'sext_ln70_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (0.00ns)   --->   "%sext_ln70_142 = sext i13 %trunc_ln818_606" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1400 'sext' 'sext_ln70_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%sext_ln1273_366 = sext i9 %data_buf_V_569"   --->   Operation 1401 'sext' 'sext_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln1273_367 = sext i9 %data_buf_V_569"   --->   Operation 1402 'sext' 'sext_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%sext_ln1273_368 = sext i9 %data_buf_V_569"   --->   Operation 1403 'sext' 'sext_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (1.46ns)   --->   "%r_V_652 = mul i15 %sext_ln1273_368, i15 32746"   --->   Operation 1404 'mul' 'r_V_652' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%trunc_ln818_607 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_652, i32 2, i32 14"   --->   Operation 1405 'partselect' 'trunc_ln818_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln1273_831 = sext i13 %trunc_ln818_607"   --->   Operation 1406 'sext' 'sext_ln1273_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (1.46ns)   --->   "%r_V_657 = mul i15 %sext_ln1273_368, i15 19"   --->   Operation 1407 'mul' 'r_V_657' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln818_611 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_657, i32 2, i32 14"   --->   Operation 1408 'partselect' 'trunc_ln818_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%sext_ln1273_832 = sext i13 %trunc_ln818_611"   --->   Operation 1409 'sext' 'sext_ln1273_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (1.46ns)   --->   "%r_V_658 = mul i15 %sext_ln1273_368, i15 32741"   --->   Operation 1410 'mul' 'r_V_658' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1411 [1/1] (0.00ns)   --->   "%trunc_ln818_612 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_658, i32 2, i32 14"   --->   Operation 1411 'partselect' 'trunc_ln818_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1412 [1/1] (1.46ns)   --->   "%r_V_659 = mul i16 %sext_ln1273_366, i16 65501"   --->   Operation 1412 'mul' 'r_V_659' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%trunc_ln818_613 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_659, i32 2, i32 15"   --->   Operation 1413 'partselect' 'trunc_ln818_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (0.00ns)   --->   "%sext_ln1273_834 = sext i14 %trunc_ln818_613"   --->   Operation 1414 'sext' 'sext_ln1273_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1415 [1/1] (1.46ns)   --->   "%r_V_660 = mul i17 %sext_ln1273_367, i17 85"   --->   Operation 1415 'mul' 'r_V_660' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1416 [1/1] (0.00ns)   --->   "%trunc_ln818_614 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_660, i32 2, i32 16"   --->   Operation 1416 'partselect' 'trunc_ln818_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%sext_ln818_201 = sext i15 %trunc_ln818_614"   --->   Operation 1417 'sext' 'sext_ln818_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (0.00ns)   --->   "%sext_ln1273_370 = sext i9 %data_buf_V_570"   --->   Operation 1418 'sext' 'sext_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%sext_ln1273_371 = sext i9 %data_buf_V_570"   --->   Operation 1419 'sext' 'sext_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%sext_ln1273_372 = sext i9 %data_buf_V_570"   --->   Operation 1420 'sext' 'sext_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (1.46ns)   --->   "%r_V_662 = mul i17 %sext_ln1273_372, i17 102"   --->   Operation 1421 'mul' 'r_V_662' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%trunc_ln818_617 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_662, i32 2, i32 16"   --->   Operation 1422 'partselect' 'trunc_ln818_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (1.46ns)   --->   "%r_V_663 = mul i17 %sext_ln1273_372, i17 73"   --->   Operation 1423 'mul' 'r_V_663' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%trunc_ln818_618 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_663, i32 2, i32 16"   --->   Operation 1424 'partselect' 'trunc_ln818_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln818_204 = sext i15 %trunc_ln818_618"   --->   Operation 1425 'sext' 'sext_ln818_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (1.46ns)   --->   "%r_V_664 = mul i15 %sext_ln1273_371, i15 32742"   --->   Operation 1426 'mul' 'r_V_664' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln818_619 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_664, i32 2, i32 14"   --->   Operation 1427 'partselect' 'trunc_ln818_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (1.46ns)   --->   "%r_V_665 = mul i17 %sext_ln1273_372, i17 130988"   --->   Operation 1428 'mul' 'r_V_665' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%trunc_ln818_620 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_665, i32 2, i32 16"   --->   Operation 1429 'partselect' 'trunc_ln818_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (0.00ns)   --->   "%sext_ln818_205 = sext i15 %trunc_ln818_620"   --->   Operation 1430 'sext' 'sext_ln818_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1431 [1/1] (1.46ns)   --->   "%r_V_666 = mul i15 %sext_ln1273_371, i15 32743"   --->   Operation 1431 'mul' 'r_V_666' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%trunc_ln818_621 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_666, i32 2, i32 14"   --->   Operation 1432 'partselect' 'trunc_ln818_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln1273_836 = sext i13 %trunc_ln818_621"   --->   Operation 1433 'sext' 'sext_ln1273_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (1.46ns)   --->   "%r_V_667 = mul i16 %sext_ln1273_370, i16 55"   --->   Operation 1434 'mul' 'r_V_667' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln818_622 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_667, i32 2, i32 15"   --->   Operation 1435 'partselect' 'trunc_ln818_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%sext_ln70_143 = sext i14 %trunc_ln818_622" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1436 'sext' 'sext_ln70_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (0.00ns)   --->   "%sext_ln1273_373 = sext i9 %data_buf_V_571"   --->   Operation 1437 'sext' 'sext_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1438 [1/1] (1.46ns)   --->   "%r_V_668 = mul i15 %sext_ln1273_373, i15 29"   --->   Operation 1438 'mul' 'r_V_668' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%trunc_ln818_624 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_668, i32 2, i32 14"   --->   Operation 1439 'partselect' 'trunc_ln818_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln818_206 = sext i13 %trunc_ln818_624"   --->   Operation 1440 'sext' 'sext_ln818_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (1.46ns)   --->   "%r_V_669 = mul i15 %sext_ln1273_373, i15 32746"   --->   Operation 1441 'mul' 'r_V_669' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln818_626 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_669, i32 2, i32 14"   --->   Operation 1442 'partselect' 'trunc_ln818_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (0.00ns)   --->   "%sext_ln1273_837 = sext i13 %trunc_ln818_626"   --->   Operation 1443 'sext' 'sext_ln1273_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1444 [1/1] (1.46ns)   --->   "%r_V_671 = mul i15 %sext_ln1273_373, i15 21"   --->   Operation 1444 'mul' 'r_V_671' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%trunc_ln818_628 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_671, i32 2, i32 14"   --->   Operation 1445 'partselect' 'trunc_ln818_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln1273_376 = sext i9 %data_buf_V_572"   --->   Operation 1446 'sext' 'sext_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns)   --->   "%sext_ln1273_377 = sext i9 %data_buf_V_572"   --->   Operation 1447 'sext' 'sext_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%shl_ln1273_303 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_572, i5 0"   --->   Operation 1448 'bitconcatenate' 'shl_ln1273_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln1273_379 = sext i14 %shl_ln1273_303"   --->   Operation 1449 'sext' 'sext_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%shl_ln1273_304 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_572, i2 0"   --->   Operation 1450 'bitconcatenate' 'shl_ln1273_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (0.00ns)   --->   "%sext_ln1273_380 = sext i11 %shl_ln1273_304"   --->   Operation 1451 'sext' 'sext_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1452 [1/1] (0.76ns)   --->   "%r_V_672 = sub i15 %sext_ln1273_380, i15 %sext_ln1273_379"   --->   Operation 1452 'sub' 'r_V_672' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1453 [1/1] (0.00ns)   --->   "%trunc_ln818_629 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_672, i32 2, i32 14"   --->   Operation 1453 'partselect' 'trunc_ln818_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%sext_ln1273_840 = sext i13 %trunc_ln818_629"   --->   Operation 1454 'sext' 'sext_ln1273_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (1.46ns)   --->   "%r_V_673 = mul i15 %sext_ln1273_377, i15 32741"   --->   Operation 1455 'mul' 'r_V_673' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln818_630 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_673, i32 2, i32 14"   --->   Operation 1456 'partselect' 'trunc_ln818_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%sext_ln1273_841 = sext i13 %trunc_ln818_630"   --->   Operation 1457 'sext' 'sext_ln1273_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (1.46ns)   --->   "%r_V_674 = mul i15 %sext_ln1273_377, i15 32747"   --->   Operation 1458 'mul' 'r_V_674' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%trunc_ln818_631 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_674, i32 2, i32 14"   --->   Operation 1459 'partselect' 'trunc_ln818_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.76ns)   --->   "%r_V_675 = sub i15 %sext_ln1273_379, i15 %sext_ln1273_380"   --->   Operation 1460 'sub' 'r_V_675' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%trunc_ln818_632 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_675, i32 2, i32 14"   --->   Operation 1461 'partselect' 'trunc_ln818_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (1.46ns)   --->   "%r_V_676 = mul i15 %sext_ln1273_377, i15 23"   --->   Operation 1462 'mul' 'r_V_676' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%trunc_ln818_633 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_676, i32 2, i32 14"   --->   Operation 1463 'partselect' 'trunc_ln818_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (1.46ns)   --->   "%r_V_677 = mul i16 %sext_ln1273_376, i16 65499"   --->   Operation 1464 'mul' 'r_V_677' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln818_635 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_677, i32 2, i32 15"   --->   Operation 1465 'partselect' 'trunc_ln818_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%sext_ln1273_845 = sext i14 %trunc_ln818_635"   --->   Operation 1466 'sext' 'sext_ln1273_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln1273_383 = sext i9 %data_buf_V_573"   --->   Operation 1467 'sext' 'sext_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (1.46ns)   --->   "%r_V_679 = mul i15 %sext_ln1273_383, i15 32747"   --->   Operation 1468 'mul' 'r_V_679' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%trunc_ln818_637 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_679, i32 2, i32 14"   --->   Operation 1469 'partselect' 'trunc_ln818_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%sext_ln1273_846 = sext i13 %trunc_ln818_637"   --->   Operation 1470 'sext' 'sext_ln1273_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (1.46ns)   --->   "%r_V_680 = mul i15 %sext_ln1273_383, i15 32739"   --->   Operation 1471 'mul' 'r_V_680' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%trunc_ln818_638 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_680, i32 2, i32 14"   --->   Operation 1472 'partselect' 'trunc_ln818_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (1.46ns)   --->   "%r_V_681 = mul i15 %sext_ln1273_383, i15 32746"   --->   Operation 1473 'mul' 'r_V_681' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%trunc_ln818_639 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_681, i32 2, i32 14"   --->   Operation 1474 'partselect' 'trunc_ln818_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns)   --->   "%shl_ln1273_306 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_573, i4 0"   --->   Operation 1475 'bitconcatenate' 'shl_ln1273_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1476 [1/1] (0.00ns)   --->   "%sext_ln1273_384 = sext i13 %shl_ln1273_306"   --->   Operation 1476 'sext' 'sext_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%shl_ln1273_307 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_573, i2 0"   --->   Operation 1477 'bitconcatenate' 'shl_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%sext_ln1273_385 = sext i11 %shl_ln1273_307"   --->   Operation 1478 'sext' 'sext_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.75ns)   --->   "%r_V_682 = add i14 %sext_ln1273_384, i14 %sext_ln1273_385"   --->   Operation 1479 'add' 'r_V_682' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%trunc_ln818_641 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_682, i32 2, i32 13"   --->   Operation 1480 'partselect' 'trunc_ln818_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%sext_ln70_144 = sext i12 %trunc_ln818_641" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1481 'sext' 'sext_ln70_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln1273_386 = sext i9 %data_buf_V_574"   --->   Operation 1482 'sext' 'sext_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (1.46ns)   --->   "%r_V_683 = mul i15 %sext_ln1273_386, i15 25"   --->   Operation 1483 'mul' 'r_V_683' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln818_642 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_683, i32 2, i32 14"   --->   Operation 1484 'partselect' 'trunc_ln818_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%sext_ln1273_389 = sext i9 %data_buf_V_575"   --->   Operation 1485 'sext' 'sext_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (1.46ns)   --->   "%r_V_685 = mul i16 %sext_ln1273_389, i16 59"   --->   Operation 1486 'mul' 'r_V_685' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln818_644 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_685, i32 2, i32 15"   --->   Operation 1487 'partselect' 'trunc_ln818_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%sext_ln818_209 = sext i14 %trunc_ln818_644"   --->   Operation 1488 'sext' 'sext_ln818_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (1.46ns)   --->   "%r_V_686 = mul i16 %sext_ln1273_389, i16 65491"   --->   Operation 1489 'mul' 'r_V_686' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln818_645 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_686, i32 2, i32 15"   --->   Operation 1490 'partselect' 'trunc_ln818_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (1.46ns)   --->   "%r_V_687 = mul i16 %sext_ln1273_389, i16 42"   --->   Operation 1491 'mul' 'r_V_687' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%trunc_ln818_646 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_687, i32 2, i32 15"   --->   Operation 1492 'partselect' 'trunc_ln818_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (0.00ns)   --->   "%sext_ln70_145 = sext i14 %trunc_ln818_646" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1493 'sext' 'sext_ln70_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%sext_ln1273_69 = sext i9 %data_buf_V_576"   --->   Operation 1494 'sext' 'sext_ln1273_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%sext_ln1273_392 = sext i9 %data_buf_V_576"   --->   Operation 1495 'sext' 'sext_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%sext_ln1273_393 = sext i9 %data_buf_V_576"   --->   Operation 1496 'sext' 'sext_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%sext_ln1273_394 = sext i9 %data_buf_V_576"   --->   Operation 1497 'sext' 'sext_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%shl_ln1273_310 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_576, i5 0"   --->   Operation 1498 'bitconcatenate' 'shl_ln1273_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (0.00ns)   --->   "%sext_ln1273_396 = sext i14 %shl_ln1273_310"   --->   Operation 1499 'sext' 'sext_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%shl_ln1273_311 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_576, i1 0"   --->   Operation 1500 'bitconcatenate' 'shl_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%sext_ln1273_397 = sext i10 %shl_ln1273_311"   --->   Operation 1501 'sext' 'sext_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%sext_ln1273_398 = sext i10 %shl_ln1273_311"   --->   Operation 1502 'sext' 'sext_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.76ns)   --->   "%r_V_688 = sub i15 %sext_ln1273_398, i15 %sext_ln1273_396"   --->   Operation 1503 'sub' 'r_V_688' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%trunc_ln818_647 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_688, i32 2, i32 14"   --->   Operation 1504 'partselect' 'trunc_ln818_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (0.00ns)   --->   "%sext_ln1273_851 = sext i13 %trunc_ln818_647"   --->   Operation 1505 'sext' 'sext_ln1273_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1506 [1/1] (1.46ns)   --->   "%r_V_689 = mul i16 %sext_ln1273_394, i16 65498"   --->   Operation 1506 'mul' 'r_V_689' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln818_648 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_689, i32 2, i32 15"   --->   Operation 1507 'partselect' 'trunc_ln818_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%sext_ln1273_852 = sext i14 %trunc_ln818_648"   --->   Operation 1508 'sext' 'sext_ln1273_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%shl_ln1273_312 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_576, i6 0"   --->   Operation 1509 'bitconcatenate' 'shl_ln1273_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (0.00ns)   --->   "%sext_ln1273_399 = sext i15 %shl_ln1273_312"   --->   Operation 1510 'sext' 'sext_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_303 = sub i16 0, i16 %sext_ln1273_399"   --->   Operation 1511 'sub' 'sub_ln1273_303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1512 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_690 = sub i16 %sub_ln1273_303, i16 %sext_ln1273_397"   --->   Operation 1512 'sub' 'r_V_690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%trunc_ln818_649 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_690, i32 2, i32 15"   --->   Operation 1513 'partselect' 'trunc_ln818_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%sext_ln1273_853 = sext i14 %trunc_ln818_649"   --->   Operation 1514 'sext' 'sext_ln1273_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (1.46ns)   --->   "%r_V_691 = mul i17 %sext_ln1273_392, i17 100"   --->   Operation 1515 'mul' 'r_V_691' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%trunc_ln818_650 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_691, i32 2, i32 16"   --->   Operation 1516 'partselect' 'trunc_ln818_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.00ns)   --->   "%sext_ln818_210 = sext i15 %trunc_ln818_650"   --->   Operation 1517 'sext' 'sext_ln818_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1518 [1/1] (1.46ns)   --->   "%r_V_692 = mul i18 %sext_ln1273_69, i18 183"   --->   Operation 1518 'mul' 'r_V_692' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%trunc_ln818_522 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_692, i32 2, i32 17"   --->   Operation 1519 'partselect' 'trunc_ln818_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (1.46ns)   --->   "%r_V_693 = mul i16 %sext_ln1273_394, i16 35"   --->   Operation 1520 'mul' 'r_V_693' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%trunc_ln818_651 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_693, i32 2, i32 15"   --->   Operation 1521 'partselect' 'trunc_ln818_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (0.00ns)   --->   "%sext_ln1273_854 = sext i14 %trunc_ln818_651"   --->   Operation 1522 'sext' 'sext_ln1273_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1523 [1/1] (1.46ns)   --->   "%r_V_696 = mul i15 %sext_ln1273_393, i15 29"   --->   Operation 1523 'mul' 'r_V_696' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%trunc_ln818_654 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_696, i32 2, i32 14"   --->   Operation 1524 'partselect' 'trunc_ln818_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (1.46ns)   --->   "%r_V_697 = mul i17 %sext_ln1273_392, i17 130980"   --->   Operation 1525 'mul' 'r_V_697' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1526 [1/1] (0.00ns)   --->   "%trunc_ln818_655 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_697, i32 2, i32 16"   --->   Operation 1526 'partselect' 'trunc_ln818_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1527 [1/1] (0.00ns)   --->   "%sext_ln818_213 = sext i15 %trunc_ln818_655"   --->   Operation 1527 'sext' 'sext_ln818_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1528 [1/1] (1.46ns)   --->   "%r_V_701 = mul i16 %sext_ln1273_394, i16 58"   --->   Operation 1528 'mul' 'r_V_701' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln818_657 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_701, i32 2, i32 15"   --->   Operation 1529 'partselect' 'trunc_ln818_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%sext_ln1273_401 = sext i9 %data_buf_V_577"   --->   Operation 1530 'sext' 'sext_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (1.46ns)   --->   "%r_V_702 = mul i16 %sext_ln1273_401, i16 54"   --->   Operation 1531 'mul' 'r_V_702' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%trunc_ln818_658 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_702, i32 2, i32 15"   --->   Operation 1532 'partselect' 'trunc_ln818_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%sext_ln1273_856 = sext i14 %trunc_ln818_658"   --->   Operation 1533 'sext' 'sext_ln1273_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (1.46ns)   --->   "%r_V_703 = mul i16 %sext_ln1273_401, i16 65478"   --->   Operation 1534 'mul' 'r_V_703' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%trunc_ln818_659 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_703, i32 2, i32 15"   --->   Operation 1535 'partselect' 'trunc_ln818_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (0.00ns)   --->   "%shl_ln1273_313 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_577, i6 0"   --->   Operation 1536 'bitconcatenate' 'shl_ln1273_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%sext_ln1273_402 = sext i15 %shl_ln1273_313"   --->   Operation 1537 'sext' 'sext_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (0.00ns)   --->   "%shl_ln1273_314 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_577, i1 0"   --->   Operation 1538 'bitconcatenate' 'shl_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%sext_ln1273_403 = sext i10 %shl_ln1273_314"   --->   Operation 1539 'sext' 'sext_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.77ns)   --->   "%r_V_704 = sub i16 %sext_ln1273_403, i16 %sext_ln1273_402"   --->   Operation 1540 'sub' 'r_V_704' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln818_660 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_704, i32 2, i32 15"   --->   Operation 1541 'partselect' 'trunc_ln818_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln1273_858 = sext i14 %trunc_ln818_660"   --->   Operation 1542 'sext' 'sext_ln1273_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (1.46ns)   --->   "%r_V_705 = mul i16 %sext_ln1273_401, i16 46"   --->   Operation 1543 'mul' 'r_V_705' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%trunc_ln818_661 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_705, i32 2, i32 15"   --->   Operation 1544 'partselect' 'trunc_ln818_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%sext_ln1273_859 = sext i14 %trunc_ln818_661"   --->   Operation 1545 'sext' 'sext_ln1273_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (1.46ns)   --->   "%r_V_706 = mul i16 %sext_ln1273_401, i16 52"   --->   Operation 1546 'mul' 'r_V_706' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln818_662 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_706, i32 2, i32 15"   --->   Operation 1547 'partselect' 'trunc_ln818_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (0.00ns)   --->   "%sext_ln70_147 = sext i14 %trunc_ln818_662" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1548 'sext' 'sext_ln70_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%sext_ln1273_404 = sext i9 %data_buf_V_578"   --->   Operation 1549 'sext' 'sext_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%sext_ln1273_405 = sext i9 %data_buf_V_578"   --->   Operation 1550 'sext' 'sext_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%shl_ln1273_315 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_578, i5 0"   --->   Operation 1551 'bitconcatenate' 'shl_ln1273_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (0.00ns)   --->   "%sext_ln1273_406 = sext i14 %shl_ln1273_315"   --->   Operation 1552 'sext' 'sext_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%shl_ln1273_316 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_578, i3 0"   --->   Operation 1553 'bitconcatenate' 'shl_ln1273_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%sext_ln1273_407 = sext i12 %shl_ln1273_316"   --->   Operation 1554 'sext' 'sext_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (0.76ns)   --->   "%r_V_707 = sub i15 %sext_ln1273_406, i15 %sext_ln1273_407"   --->   Operation 1555 'sub' 'r_V_707' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1556 [1/1] (0.00ns)   --->   "%trunc_ln818_663 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_707, i32 2, i32 14"   --->   Operation 1556 'partselect' 'trunc_ln818_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%sext_ln1273_860 = sext i13 %trunc_ln818_663"   --->   Operation 1557 'sext' 'sext_ln1273_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (1.46ns)   --->   "%r_V_709 = mul i17 %sext_ln1273_405, i17 130972"   --->   Operation 1558 'mul' 'r_V_709' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1559 [1/1] (0.00ns)   --->   "%trunc_ln818_664 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_709, i32 2, i32 16"   --->   Operation 1559 'partselect' 'trunc_ln818_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%sext_ln818_215 = sext i15 %trunc_ln818_664"   --->   Operation 1560 'sext' 'sext_ln818_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (1.46ns)   --->   "%r_V_710 = mul i16 %sext_ln1273_404, i16 65490"   --->   Operation 1561 'mul' 'r_V_710' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln818_665 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_710, i32 2, i32 15"   --->   Operation 1562 'partselect' 'trunc_ln818_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%sext_ln1273_861 = sext i14 %trunc_ln818_665"   --->   Operation 1563 'sext' 'sext_ln1273_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (1.46ns)   --->   "%r_V_711 = mul i16 %sext_ln1273_404, i16 53"   --->   Operation 1564 'mul' 'r_V_711' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln818_666 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_711, i32 2, i32 15"   --->   Operation 1565 'partselect' 'trunc_ln818_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%sext_ln1273_862 = sext i14 %trunc_ln818_666"   --->   Operation 1566 'sext' 'sext_ln1273_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%shl_ln1273_317 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_578, i6 0"   --->   Operation 1567 'bitconcatenate' 'shl_ln1273_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (0.00ns)   --->   "%sext_ln1273_408 = sext i15 %shl_ln1273_317"   --->   Operation 1568 'sext' 'sext_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1569 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_307 = sub i16 0, i16 %sext_ln1273_408"   --->   Operation 1569 'sub' 'sub_ln1273_307' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1570 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_712 = sub i16 %sub_ln1273_307, i16 %sext_ln1273_404"   --->   Operation 1570 'sub' 'r_V_712' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln818_667 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_712, i32 2, i32 15"   --->   Operation 1571 'partselect' 'trunc_ln818_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%sext_ln818_216 = sext i14 %trunc_ln818_667"   --->   Operation 1572 'sext' 'sext_ln818_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%shl_ln1273_318 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_578, i4 0"   --->   Operation 1573 'bitconcatenate' 'shl_ln1273_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1273_409 = sext i13 %shl_ln1273_318"   --->   Operation 1574 'sext' 'sext_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.77ns)   --->   "%r_V_713 = sub i16 %sext_ln1273_409, i16 %sext_ln1273_408"   --->   Operation 1575 'sub' 'r_V_713' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%trunc_ln818_668 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_713, i32 2, i32 15"   --->   Operation 1576 'partselect' 'trunc_ln818_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns)   --->   "%sext_ln1273_410 = sext i9 %data_buf_V_579"   --->   Operation 1577 'sext' 'sext_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1578 [1/1] (0.00ns)   --->   "%sext_ln1273_411 = sext i9 %data_buf_V_579"   --->   Operation 1578 'sext' 'sext_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1579 [1/1] (1.46ns)   --->   "%r_V_715 = mul i15 %sext_ln1273_411, i15 32741"   --->   Operation 1579 'mul' 'r_V_715' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%trunc_ln818_669 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_715, i32 2, i32 14"   --->   Operation 1580 'partselect' 'trunc_ln818_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln1273_864 = sext i13 %trunc_ln818_669"   --->   Operation 1581 'sext' 'sext_ln1273_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (1.46ns)   --->   "%r_V_716 = mul i17 %sext_ln1273_410, i17 130967"   --->   Operation 1582 'mul' 'r_V_716' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln818_671 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_716, i32 2, i32 16"   --->   Operation 1583 'partselect' 'trunc_ln818_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%sext_ln818_217 = sext i15 %trunc_ln818_671"   --->   Operation 1584 'sext' 'sext_ln818_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%sext_ln1273_412 = sext i9 %data_buf_V_580"   --->   Operation 1585 'sext' 'sext_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (0.00ns)   --->   "%sext_ln1273_413 = sext i9 %data_buf_V_580"   --->   Operation 1586 'sext' 'sext_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1587 [1/1] (1.46ns)   --->   "%r_V_717 = mul i15 %sext_ln1273_413, i15 32743"   --->   Operation 1587 'mul' 'r_V_717' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1588 [1/1] (0.00ns)   --->   "%trunc_ln818_672 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_717, i32 2, i32 14"   --->   Operation 1588 'partselect' 'trunc_ln818_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%sext_ln1273_865 = sext i13 %trunc_ln818_672"   --->   Operation 1589 'sext' 'sext_ln1273_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%shl_ln1273_319 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_580, i5 0"   --->   Operation 1590 'bitconcatenate' 'shl_ln1273_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%sext_ln1273_414 = sext i14 %shl_ln1273_319"   --->   Operation 1591 'sext' 'sext_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%shl_ln1273_320 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_580, i3 0"   --->   Operation 1592 'bitconcatenate' 'shl_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (0.00ns)   --->   "%sext_ln1273_415 = sext i12 %shl_ln1273_320"   --->   Operation 1593 'sext' 'sext_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1594 [1/1] (0.76ns)   --->   "%r_V_718 = sub i15 %sext_ln1273_414, i15 %sext_ln1273_415"   --->   Operation 1594 'sub' 'r_V_718' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln818_673 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_718, i32 2, i32 14"   --->   Operation 1595 'partselect' 'trunc_ln818_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln1273_867 = sext i13 %trunc_ln818_673"   --->   Operation 1596 'sext' 'sext_ln1273_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%shl_ln1273_321 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_580, i4 0"   --->   Operation 1597 'bitconcatenate' 'shl_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (0.00ns)   --->   "%sext_ln1273_416 = sext i13 %shl_ln1273_321"   --->   Operation 1598 'sext' 'sext_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1599 [1/1] (0.75ns)   --->   "%sub_ln1273_311 = sub i14 0, i14 %sext_ln1273_416"   --->   Operation 1599 'sub' 'sub_ln1273_311' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%shl_ln1273_322 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_580, i1 0"   --->   Operation 1600 'bitconcatenate' 'shl_ln1273_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%sext_ln1273_417 = sext i10 %shl_ln1273_322"   --->   Operation 1601 'sext' 'sext_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.76ns)   --->   "%r_V_719 = sub i14 %sub_ln1273_311, i14 %sext_ln1273_417"   --->   Operation 1602 'sub' 'r_V_719' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln818_674 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_719, i32 2, i32 13"   --->   Operation 1603 'partselect' 'trunc_ln818_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (1.46ns)   --->   "%r_V_720 = mul i15 %sext_ln1273_413, i15 21"   --->   Operation 1604 'mul' 'r_V_720' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1605 [1/1] (0.00ns)   --->   "%trunc_ln818_675 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_720, i32 2, i32 14"   --->   Operation 1605 'partselect' 'trunc_ln818_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1606 [1/1] (0.76ns)   --->   "%r_V_721 = sub i14 %sub_ln1273_311, i14 %sext_ln1273_412"   --->   Operation 1606 'sub' 'r_V_721' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln818_676 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_721, i32 2, i32 13"   --->   Operation 1607 'partselect' 'trunc_ln818_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln1273_870 = sext i12 %trunc_ln818_676"   --->   Operation 1608 'sext' 'sext_ln1273_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln1273_419 = sext i9 %data_buf_V_581"   --->   Operation 1609 'sext' 'sext_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (1.46ns)   --->   "%r_V_722 = mul i15 %sext_ln1273_419, i15 27"   --->   Operation 1610 'mul' 'r_V_722' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%trunc_ln818_677 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_722, i32 2, i32 14"   --->   Operation 1611 'partselect' 'trunc_ln818_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (0.00ns)   --->   "%shl_ln1273_323 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_581, i4 0"   --->   Operation 1612 'bitconcatenate' 'shl_ln1273_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%sext_ln1273_420 = sext i13 %shl_ln1273_323"   --->   Operation 1613 'sext' 'sext_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_314 = sub i14 0, i14 %sext_ln1273_420"   --->   Operation 1614 'sub' 'sub_ln1273_314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%shl_ln1273_324 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_581, i2 0"   --->   Operation 1615 'bitconcatenate' 'shl_ln1273_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%sext_ln1273_421 = sext i11 %shl_ln1273_324"   --->   Operation 1616 'sext' 'sext_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1273_422 = sext i11 %shl_ln1273_324"   --->   Operation 1617 'sext' 'sext_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_723 = sub i14 %sub_ln1273_314, i14 %sext_ln1273_422"   --->   Operation 1618 'sub' 'r_V_723' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1619 [1/1] (0.00ns)   --->   "%trunc_ln818_678 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_723, i32 2, i32 13"   --->   Operation 1619 'partselect' 'trunc_ln818_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%sext_ln1273_872 = sext i12 %trunc_ln818_678"   --->   Operation 1620 'sext' 'sext_ln1273_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (1.46ns)   --->   "%r_V_724 = mul i15 %sext_ln1273_419, i15 32749"   --->   Operation 1621 'mul' 'r_V_724' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln818_679 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_724, i32 2, i32 14"   --->   Operation 1622 'partselect' 'trunc_ln818_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (0.00ns)   --->   "%shl_ln1273_325 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_581, i5 0"   --->   Operation 1623 'bitconcatenate' 'shl_ln1273_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%sext_ln1273_423 = sext i14 %shl_ln1273_325"   --->   Operation 1624 'sext' 'sext_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.76ns)   --->   "%r_V_725 = sub i15 %sext_ln1273_421, i15 %sext_ln1273_423"   --->   Operation 1625 'sub' 'r_V_725' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln818_680 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_725, i32 2, i32 14"   --->   Operation 1626 'partselect' 'trunc_ln818_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln1273_874 = sext i13 %trunc_ln818_680"   --->   Operation 1627 'sext' 'sext_ln1273_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (1.46ns)   --->   "%r_V_726 = mul i15 %sext_ln1273_419, i15 22"   --->   Operation 1628 'mul' 'r_V_726' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%trunc_ln818_681 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_726, i32 2, i32 14"   --->   Operation 1629 'partselect' 'trunc_ln818_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (1.46ns)   --->   "%r_V_727 = mul i15 %sext_ln1273_419, i15 32742"   --->   Operation 1630 'mul' 'r_V_727' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%trunc_ln818_682 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_727, i32 2, i32 14"   --->   Operation 1631 'partselect' 'trunc_ln818_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%sext_ln1273_876 = sext i13 %trunc_ln818_682"   --->   Operation 1632 'sext' 'sext_ln1273_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (1.46ns)   --->   "%r_V_728 = mul i15 %sext_ln1273_419, i15 32739"   --->   Operation 1633 'mul' 'r_V_728' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1634 [1/1] (0.00ns)   --->   "%trunc_ln818_683 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_728, i32 2, i32 14"   --->   Operation 1634 'partselect' 'trunc_ln818_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1635 [1/1] (0.76ns)   --->   "%add_ln813_1049 = add i15 %sext_ln1273_852, i15 %sext_ln1273_831"   --->   Operation 1635 'add' 'add_ln813_1049' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1636 [1/1] (0.75ns)   --->   "%add_ln813_1051 = add i14 %sext_ln1273_841, i14 %sext_ln1273_846"   --->   Operation 1636 'add' 'add_ln813_1051' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1637 [1/1] (0.76ns)   --->   "%add_ln813_1057 = add i15 %sext_ln70_143, i15 %sext_ln70_145"   --->   Operation 1637 'add' 'add_ln813_1057' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1638 [1/1] (0.76ns)   --->   "%add_ln813_1062 = add i15 %sext_ln1273_853, i15 96"   --->   Operation 1638 'add' 'add_ln813_1062' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1639 [1/1] (0.00ns)   --->   "%sext_ln813_559 = sext i15 %add_ln813_1062"   --->   Operation 1639 'sext' 'sext_ln813_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1640 [1/1] (0.77ns)   --->   "%add_ln813_1063 = add i16 %sext_ln813_559, i16 %sext_ln818_209"   --->   Operation 1640 'add' 'add_ln813_1063' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1641 [1/1] (0.76ns)   --->   "%add_ln813_1065 = add i15 %sext_ln1273_861, i15 %sext_ln70_142"   --->   Operation 1641 'add' 'add_ln813_1065' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1642 [1/1] (0.77ns)   --->   "%add_ln813_1074 = add i16 %sext_ln818_213, i16 %sext_ln818_217"   --->   Operation 1642 'add' 'add_ln813_1074' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1643 [1/1] (0.76ns)   --->   "%add_ln813_1075 = add i15 %sext_ln1273_834, i15 %sext_ln1273_845"   --->   Operation 1643 'add' 'add_ln813_1075' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1644 [1/1] (0.75ns)   --->   "%add_ln813_1077 = add i14 %sext_ln1273_829, i14 %sext_ln1273_836"   --->   Operation 1644 'add' 'add_ln813_1077' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1645 [1/1] (0.75ns)   --->   "%add_ln813_1085 = add i14 %sext_ln1273_840, i14 %sext_ln1273_851"   --->   Operation 1645 'add' 'add_ln813_1085' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln813_571 = sext i14 %add_ln813_1085"   --->   Operation 1646 'sext' 'sext_ln813_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.76ns)   --->   "%add_ln813_1086 = add i15 %sext_ln813_571, i15 %sext_ln1273_856"   --->   Operation 1647 'add' 'add_ln813_1086' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1648 [1/1] (0.75ns)   --->   "%add_ln813_1087 = add i14 %sext_ln1273_860, i14 %sext_ln1273_865"   --->   Operation 1648 'add' 'add_ln813_1087' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1649 [1/1] (0.77ns)   --->   "%add_ln813_1091 = add i16 %sext_ln818_204, i16 %sext_ln818_196"   --->   Operation 1649 'add' 'add_ln813_1091' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1650 [1/1] (0.75ns)   --->   "%add_ln813_1093 = add i14 %sext_ln1273_830, i14 %sext_ln1273_867"   --->   Operation 1650 'add' 'add_ln813_1093' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%sext_ln813_576 = sext i14 %add_ln813_1093"   --->   Operation 1651 'sext' 'sext_ln813_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.74ns)   --->   "%add_ln813_1094 = add i13 %sext_ln1273_872, i13 8064"   --->   Operation 1652 'add' 'add_ln813_1094' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln813_577 = sext i13 %add_ln813_1094"   --->   Operation 1653 'sext' 'sext_ln813_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.76ns)   --->   "%add_ln813_1095 = add i15 %sext_ln813_577, i15 %sext_ln813_576"   --->   Operation 1654 'add' 'add_ln813_1095' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1655 [1/1] (0.74ns)   --->   "%add_ln813_1097 = add i13 %sext_ln1273_361, i13 64"   --->   Operation 1655 'add' 'add_ln813_1097' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%sext_ln813_579 = sext i13 %add_ln813_1097"   --->   Operation 1656 'sext' 'sext_ln813_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.75ns)   --->   "%add_ln813_1098 = add i14 %sext_ln813_579, i14 %sext_ln70_141"   --->   Operation 1657 'add' 'add_ln813_1098' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1658 [1/1] (0.77ns)   --->   "%add_ln813_1104 = add i16 %sext_ln818_205, i16 %sext_ln818_210"   --->   Operation 1658 'add' 'add_ln813_1104' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1659 [1/1] (0.75ns)   --->   "%add_ln813_1106 = add i14 %sext_ln1273_874, i14 128"   --->   Operation 1659 'add' 'add_ln813_1106' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%sext_ln813_585 = sext i14 %add_ln813_1106"   --->   Operation 1660 'sext' 'sext_ln813_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.76ns)   --->   "%add_ln813_1107 = add i15 %sext_ln813_585, i15 %sext_ln1273_858"   --->   Operation 1661 'add' 'add_ln813_1107' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1662 [1/1] (0.78ns)   --->   "%add_ln813_1109 = add i16 %trunc_ln818_522, i16 %sext_ln818_206"   --->   Operation 1662 'add' 'add_ln813_1109' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1663 [1/1] (0.76ns)   --->   "%add_ln813_1115 = add i15 %sext_ln1273_854, i15 %sext_ln1273_859"   --->   Operation 1663 'add' 'add_ln813_1115' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1664 [1/1] (0.77ns)   --->   "%add_ln813_1119 = add i16 %sext_ln818_215, i16 %sext_ln818_197"   --->   Operation 1664 'add' 'add_ln813_1119' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1665 [1/1] (0.75ns)   --->   "%add_ln813_1120 = add i14 %sext_ln1273_832, i14 %sext_ln1273_836"   --->   Operation 1665 'add' 'add_ln813_1120' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1666 [1/1] (0.75ns)   --->   "%add_ln813_1122 = add i14 %sext_ln1273_837, i14 %sext_ln1273_864"   --->   Operation 1666 'add' 'add_ln813_1122' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1667 [1/1] (0.74ns)   --->   "%add_ln813_1123 = add i13 %sext_ln70_144, i13 8176"   --->   Operation 1667 'add' 'add_ln813_1123' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln813_595 = sext i13 %add_ln813_1123"   --->   Operation 1668 'sext' 'sext_ln813_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.75ns)   --->   "%add_ln813_1124 = add i14 %sext_ln813_595, i14 %sext_ln1273_876"   --->   Operation 1669 'add' 'add_ln813_1124' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1670 [1/1] (0.76ns)   --->   "%add_ln813_1127 = add i15 %sext_ln70_147, i15 %sext_ln1273_862"   --->   Operation 1670 'add' 'add_ln813_1127' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1671 [1/1] (0.77ns)   --->   "%add_ln813_1131 = add i16 %sext_ln818_201, i16 %sext_ln818_216"   --->   Operation 1671 'add' 'add_ln813_1131' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1672 [1/1] (0.74ns)   --->   "%add_ln813_1137 = add i13 %sext_ln1273_872, i13 16"   --->   Operation 1672 'add' 'add_ln813_1137' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1673 [1/1] (0.00ns)   --->   "%sext_ln813_603 = sext i13 %add_ln813_1137"   --->   Operation 1673 'sext' 'sext_ln813_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1674 [1/1] (0.75ns)   --->   "%add_ln813_1138 = add i14 %sext_ln813_603, i14 %sext_ln1273_870"   --->   Operation 1674 'add' 'add_ln813_1138' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%sext_ln1273_425 = sext i9 %data_buf_V_582"   --->   Operation 1675 'sext' 'sext_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%shl_ln1273_326 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_582, i5 0"   --->   Operation 1676 'bitconcatenate' 'shl_ln1273_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%sext_ln1273_427 = sext i14 %shl_ln1273_326"   --->   Operation 1677 'sext' 'sext_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.76ns)   --->   "%r_V_729 = sub i15 %sext_ln1273_427, i15 %sext_ln1273_425"   --->   Operation 1678 'sub' 'r_V_729' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1679 [1/1] (0.00ns)   --->   "%trunc_ln818_684 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_729, i32 2, i32 14"   --->   Operation 1679 'partselect' 'trunc_ln818_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%sext_ln818_218 = sext i13 %trunc_ln818_684"   --->   Operation 1680 'sext' 'sext_ln818_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns)   --->   "%shl_ln818_212 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_582, i3 0"   --->   Operation 1681 'bitconcatenate' 'shl_ln818_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1682 [1/1] (0.00ns)   --->   "%sext_ln1273_428 = sext i12 %shl_ln818_212"   --->   Operation 1682 'sext' 'sext_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_318 = sub i15 0, i15 %sext_ln1273_427"   --->   Operation 1683 'sub' 'sub_ln1273_318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1684 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_730 = sub i15 %sub_ln1273_318, i15 %sext_ln1273_425"   --->   Operation 1684 'sub' 'r_V_730' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%trunc_ln818_685 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_730, i32 2, i32 14"   --->   Operation 1685 'partselect' 'trunc_ln818_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%sext_ln818_219 = sext i13 %trunc_ln818_685"   --->   Operation 1686 'sext' 'sext_ln818_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.76ns)   --->   "%r_V_731 = sub i15 %sext_ln1273_425, i15 %sext_ln1273_427"   --->   Operation 1687 'sub' 'r_V_731' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1688 [1/1] (0.00ns)   --->   "%trunc_ln818_686 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_731, i32 2, i32 14"   --->   Operation 1688 'partselect' 'trunc_ln818_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%sext_ln1273_878 = sext i13 %trunc_ln818_686"   --->   Operation 1689 'sext' 'sext_ln1273_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%sext_ln1273_429 = sext i12 %shl_ln818_212"   --->   Operation 1690 'sext' 'sext_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.76ns)   --->   "%r_V_732 = sub i15 %sext_ln1273_427, i15 %sext_ln1273_429"   --->   Operation 1691 'sub' 'r_V_732' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%trunc_ln818_687 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_732, i32 2, i32 14"   --->   Operation 1692 'partselect' 'trunc_ln818_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%sext_ln1273_430 = sext i9 %data_buf_V_583"   --->   Operation 1693 'sext' 'sext_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (0.00ns)   --->   "%shl_ln1273_327 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_583, i5 0"   --->   Operation 1694 'bitconcatenate' 'shl_ln1273_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%sext_ln1273_431 = sext i14 %shl_ln1273_327"   --->   Operation 1695 'sext' 'sext_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%shl_ln1273_328 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_583, i3 0"   --->   Operation 1696 'bitconcatenate' 'shl_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1273_432 = sext i12 %shl_ln1273_328"   --->   Operation 1697 'sext' 'sext_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.76ns)   --->   "%r_V_733 = sub i15 %sext_ln1273_432, i15 %sext_ln1273_431"   --->   Operation 1698 'sub' 'r_V_733' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%trunc_ln818_688 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_733, i32 2, i32 14"   --->   Operation 1699 'partselect' 'trunc_ln818_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln1273_879 = sext i13 %trunc_ln818_688"   --->   Operation 1700 'sext' 'sext_ln1273_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (1.46ns)   --->   "%r_V_734 = mul i15 %sext_ln1273_430, i15 32742"   --->   Operation 1701 'mul' 'r_V_734' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%trunc_ln818_689 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_734, i32 2, i32 14"   --->   Operation 1702 'partselect' 'trunc_ln818_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%sext_ln70_149 = sext i13 %trunc_ln818_689" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1703 'sext' 'sext_ln70_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (0.00ns)   --->   "%sext_ln70_150 = sext i13 %trunc_ln818_689" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1704 'sext' 'sext_ln70_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%sext_ln1273_433 = sext i9 %data_buf_V_584"   --->   Operation 1705 'sext' 'sext_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln1273_434 = sext i9 %data_buf_V_584"   --->   Operation 1706 'sext' 'sext_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%sext_ln1273_435 = sext i9 %data_buf_V_584"   --->   Operation 1707 'sext' 'sext_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (1.46ns)   --->   "%r_V_735 = mul i15 %sext_ln1273_435, i15 32746"   --->   Operation 1708 'mul' 'r_V_735' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%trunc_ln818_690 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_735, i32 2, i32 14"   --->   Operation 1709 'partselect' 'trunc_ln818_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%sext_ln1273_880 = sext i13 %trunc_ln818_690"   --->   Operation 1710 'sext' 'sext_ln1273_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (1.46ns)   --->   "%r_V_740 = mul i15 %sext_ln1273_435, i15 19"   --->   Operation 1711 'mul' 'r_V_740' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1712 [1/1] (0.00ns)   --->   "%trunc_ln818_694 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_740, i32 2, i32 14"   --->   Operation 1712 'partselect' 'trunc_ln818_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%sext_ln1273_881 = sext i13 %trunc_ln818_694"   --->   Operation 1713 'sext' 'sext_ln1273_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (1.46ns)   --->   "%r_V_741 = mul i15 %sext_ln1273_435, i15 32741"   --->   Operation 1714 'mul' 'r_V_741' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln818_695 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_741, i32 2, i32 14"   --->   Operation 1715 'partselect' 'trunc_ln818_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (1.46ns)   --->   "%r_V_742 = mul i16 %sext_ln1273_433, i16 65501"   --->   Operation 1716 'mul' 'r_V_742' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1717 [1/1] (0.00ns)   --->   "%trunc_ln818_696 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_742, i32 2, i32 15"   --->   Operation 1717 'partselect' 'trunc_ln818_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%sext_ln1273_883 = sext i14 %trunc_ln818_696"   --->   Operation 1718 'sext' 'sext_ln1273_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (1.46ns)   --->   "%r_V_743 = mul i17 %sext_ln1273_434, i17 85"   --->   Operation 1719 'mul' 'r_V_743' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%trunc_ln818_697 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_743, i32 2, i32 16"   --->   Operation 1720 'partselect' 'trunc_ln818_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln818_223 = sext i15 %trunc_ln818_697"   --->   Operation 1721 'sext' 'sext_ln818_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%sext_ln1273_437 = sext i9 %data_buf_V_585"   --->   Operation 1722 'sext' 'sext_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln1273_438 = sext i9 %data_buf_V_585"   --->   Operation 1723 'sext' 'sext_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (0.00ns)   --->   "%sext_ln1273_439 = sext i9 %data_buf_V_585"   --->   Operation 1724 'sext' 'sext_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1725 [1/1] (1.46ns)   --->   "%r_V_745 = mul i17 %sext_ln1273_439, i17 102"   --->   Operation 1725 'mul' 'r_V_745' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln818_699 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_745, i32 2, i32 16"   --->   Operation 1726 'partselect' 'trunc_ln818_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (1.46ns)   --->   "%r_V_746 = mul i17 %sext_ln1273_439, i17 73"   --->   Operation 1727 'mul' 'r_V_746' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%trunc_ln818_700 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_746, i32 2, i32 16"   --->   Operation 1728 'partselect' 'trunc_ln818_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (0.00ns)   --->   "%sext_ln818_226 = sext i15 %trunc_ln818_700"   --->   Operation 1729 'sext' 'sext_ln818_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1730 [1/1] (1.46ns)   --->   "%r_V_747 = mul i15 %sext_ln1273_438, i15 32742"   --->   Operation 1730 'mul' 'r_V_747' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln818_701 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_747, i32 2, i32 14"   --->   Operation 1731 'partselect' 'trunc_ln818_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (1.46ns)   --->   "%r_V_748 = mul i17 %sext_ln1273_439, i17 130988"   --->   Operation 1732 'mul' 'r_V_748' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%trunc_ln818_702 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_748, i32 2, i32 16"   --->   Operation 1733 'partselect' 'trunc_ln818_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln818_227 = sext i15 %trunc_ln818_702"   --->   Operation 1734 'sext' 'sext_ln818_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (1.46ns)   --->   "%r_V_749 = mul i15 %sext_ln1273_438, i15 32743"   --->   Operation 1735 'mul' 'r_V_749' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%trunc_ln818_703 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_749, i32 2, i32 14"   --->   Operation 1736 'partselect' 'trunc_ln818_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln1273_885 = sext i13 %trunc_ln818_703"   --->   Operation 1737 'sext' 'sext_ln1273_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (1.46ns)   --->   "%r_V_750 = mul i16 %sext_ln1273_437, i16 55"   --->   Operation 1738 'mul' 'r_V_750' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%trunc_ln818_704 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_750, i32 2, i32 15"   --->   Operation 1739 'partselect' 'trunc_ln818_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%sext_ln70_151 = sext i14 %trunc_ln818_704" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1740 'sext' 'sext_ln70_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln1273_440 = sext i9 %data_buf_V_586"   --->   Operation 1741 'sext' 'sext_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (1.46ns)   --->   "%r_V_751 = mul i15 %sext_ln1273_440, i15 29"   --->   Operation 1742 'mul' 'r_V_751' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln818_705 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_751, i32 2, i32 14"   --->   Operation 1743 'partselect' 'trunc_ln818_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln818_228 = sext i13 %trunc_ln818_705"   --->   Operation 1744 'sext' 'sext_ln818_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (1.46ns)   --->   "%r_V_752 = mul i15 %sext_ln1273_440, i15 32746"   --->   Operation 1745 'mul' 'r_V_752' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1746 [1/1] (0.00ns)   --->   "%trunc_ln818_706 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_752, i32 2, i32 14"   --->   Operation 1746 'partselect' 'trunc_ln818_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%sext_ln1273_886 = sext i13 %trunc_ln818_706"   --->   Operation 1747 'sext' 'sext_ln1273_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (1.46ns)   --->   "%r_V_754 = mul i15 %sext_ln1273_440, i15 21"   --->   Operation 1748 'mul' 'r_V_754' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln818_708 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_754, i32 2, i32 14"   --->   Operation 1749 'partselect' 'trunc_ln818_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%sext_ln1273_443 = sext i9 %data_buf_V_587"   --->   Operation 1750 'sext' 'sext_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln1273_444 = sext i9 %data_buf_V_587"   --->   Operation 1751 'sext' 'sext_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%shl_ln1273_332 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_587, i5 0"   --->   Operation 1752 'bitconcatenate' 'shl_ln1273_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%sext_ln1273_446 = sext i14 %shl_ln1273_332"   --->   Operation 1753 'sext' 'sext_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%shl_ln1273_333 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_587, i2 0"   --->   Operation 1754 'bitconcatenate' 'shl_ln1273_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (0.00ns)   --->   "%sext_ln1273_447 = sext i11 %shl_ln1273_333"   --->   Operation 1755 'sext' 'sext_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1756 [1/1] (0.76ns)   --->   "%r_V_755 = sub i15 %sext_ln1273_447, i15 %sext_ln1273_446"   --->   Operation 1756 'sub' 'r_V_755' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%trunc_ln818_709 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_755, i32 2, i32 14"   --->   Operation 1757 'partselect' 'trunc_ln818_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%sext_ln1273_889 = sext i13 %trunc_ln818_709"   --->   Operation 1758 'sext' 'sext_ln1273_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (1.46ns)   --->   "%r_V_756 = mul i15 %sext_ln1273_444, i15 32741"   --->   Operation 1759 'mul' 'r_V_756' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%trunc_ln818_711 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_756, i32 2, i32 14"   --->   Operation 1760 'partselect' 'trunc_ln818_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln1273_890 = sext i13 %trunc_ln818_711"   --->   Operation 1761 'sext' 'sext_ln1273_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (1.46ns)   --->   "%r_V_757 = mul i15 %sext_ln1273_444, i15 32747"   --->   Operation 1762 'mul' 'r_V_757' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%trunc_ln818_712 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_757, i32 2, i32 14"   --->   Operation 1763 'partselect' 'trunc_ln818_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.76ns)   --->   "%r_V_758 = sub i15 %sext_ln1273_446, i15 %sext_ln1273_447"   --->   Operation 1764 'sub' 'r_V_758' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1765 [1/1] (0.00ns)   --->   "%trunc_ln818_713 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_758, i32 2, i32 14"   --->   Operation 1765 'partselect' 'trunc_ln818_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1766 [1/1] (1.46ns)   --->   "%r_V_759 = mul i15 %sext_ln1273_444, i15 23"   --->   Operation 1766 'mul' 'r_V_759' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1767 [1/1] (0.00ns)   --->   "%trunc_ln818_714 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_759, i32 2, i32 14"   --->   Operation 1767 'partselect' 'trunc_ln818_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1768 [1/1] (1.46ns)   --->   "%r_V_760 = mul i16 %sext_ln1273_443, i16 65499"   --->   Operation 1768 'mul' 'r_V_760' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%trunc_ln818_715 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_760, i32 2, i32 15"   --->   Operation 1769 'partselect' 'trunc_ln818_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%sext_ln1273_894 = sext i14 %trunc_ln818_715"   --->   Operation 1770 'sext' 'sext_ln1273_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln1273_450 = sext i9 %data_buf_V_588"   --->   Operation 1771 'sext' 'sext_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (1.46ns)   --->   "%r_V_762 = mul i15 %sext_ln1273_450, i15 32747"   --->   Operation 1772 'mul' 'r_V_762' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%trunc_ln818_718 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_762, i32 2, i32 14"   --->   Operation 1773 'partselect' 'trunc_ln818_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (0.00ns)   --->   "%sext_ln1273_895 = sext i13 %trunc_ln818_718"   --->   Operation 1774 'sext' 'sext_ln1273_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1775 [1/1] (1.46ns)   --->   "%r_V_763 = mul i15 %sext_ln1273_450, i15 32739"   --->   Operation 1775 'mul' 'r_V_763' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%trunc_ln818_720 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_763, i32 2, i32 14"   --->   Operation 1776 'partselect' 'trunc_ln818_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (1.46ns)   --->   "%r_V_764 = mul i15 %sext_ln1273_450, i15 32746"   --->   Operation 1777 'mul' 'r_V_764' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%trunc_ln818_721 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_764, i32 2, i32 14"   --->   Operation 1778 'partselect' 'trunc_ln818_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%shl_ln1273_335 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_588, i4 0"   --->   Operation 1779 'bitconcatenate' 'shl_ln1273_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln1273_451 = sext i13 %shl_ln1273_335"   --->   Operation 1780 'sext' 'sext_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (0.00ns)   --->   "%shl_ln1273_336 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_588, i2 0"   --->   Operation 1781 'bitconcatenate' 'shl_ln1273_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%sext_ln1273_452 = sext i11 %shl_ln1273_336"   --->   Operation 1782 'sext' 'sext_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (0.75ns)   --->   "%r_V_765 = add i14 %sext_ln1273_451, i14 %sext_ln1273_452"   --->   Operation 1783 'add' 'r_V_765' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln818_722 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_765, i32 2, i32 13"   --->   Operation 1784 'partselect' 'trunc_ln818_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln70_152 = sext i12 %trunc_ln818_722" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1785 'sext' 'sext_ln70_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (0.00ns)   --->   "%sext_ln1273_453 = sext i9 %data_buf_V_589"   --->   Operation 1786 'sext' 'sext_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1787 [1/1] (1.46ns)   --->   "%r_V_766 = mul i15 %sext_ln1273_453, i15 25"   --->   Operation 1787 'mul' 'r_V_766' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%trunc_ln818_723 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_766, i32 2, i32 14"   --->   Operation 1788 'partselect' 'trunc_ln818_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%sext_ln1273_456 = sext i9 %data_buf_V_590"   --->   Operation 1789 'sext' 'sext_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (1.46ns)   --->   "%r_V_768 = mul i16 %sext_ln1273_456, i16 59"   --->   Operation 1790 'mul' 'r_V_768' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%trunc_ln818_725 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_768, i32 2, i32 15"   --->   Operation 1791 'partselect' 'trunc_ln818_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln818_231 = sext i14 %trunc_ln818_725"   --->   Operation 1792 'sext' 'sext_ln818_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (1.46ns)   --->   "%r_V_769 = mul i16 %sext_ln1273_456, i16 65491"   --->   Operation 1793 'mul' 'r_V_769' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln818_726 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_769, i32 2, i32 15"   --->   Operation 1794 'partselect' 'trunc_ln818_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (1.46ns)   --->   "%r_V_770 = mul i16 %sext_ln1273_456, i16 42"   --->   Operation 1795 'mul' 'r_V_770' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1796 [1/1] (0.00ns)   --->   "%trunc_ln818_727 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_770, i32 2, i32 15"   --->   Operation 1796 'partselect' 'trunc_ln818_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%sext_ln70_153 = sext i14 %trunc_ln818_727" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1797 'sext' 'sext_ln70_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln1273_84 = sext i9 %data_buf_V_591"   --->   Operation 1798 'sext' 'sext_ln1273_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%sext_ln1273_459 = sext i9 %data_buf_V_591"   --->   Operation 1799 'sext' 'sext_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln1273_460 = sext i9 %data_buf_V_591"   --->   Operation 1800 'sext' 'sext_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (0.00ns)   --->   "%sext_ln1273_461 = sext i9 %data_buf_V_591"   --->   Operation 1801 'sext' 'sext_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%shl_ln1273_339 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_591, i5 0"   --->   Operation 1802 'bitconcatenate' 'shl_ln1273_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%sext_ln1273_463 = sext i14 %shl_ln1273_339"   --->   Operation 1803 'sext' 'sext_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%shl_ln1273_340 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_591, i1 0"   --->   Operation 1804 'bitconcatenate' 'shl_ln1273_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%sext_ln1273_464 = sext i10 %shl_ln1273_340"   --->   Operation 1805 'sext' 'sext_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln1273_465 = sext i10 %shl_ln1273_340"   --->   Operation 1806 'sext' 'sext_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (0.76ns)   --->   "%r_V_771 = sub i15 %sext_ln1273_465, i15 %sext_ln1273_463"   --->   Operation 1807 'sub' 'r_V_771' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln818_729 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_771, i32 2, i32 14"   --->   Operation 1808 'partselect' 'trunc_ln818_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln1273_900 = sext i13 %trunc_ln818_729"   --->   Operation 1809 'sext' 'sext_ln1273_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (1.46ns)   --->   "%r_V_772 = mul i16 %sext_ln1273_461, i16 65498"   --->   Operation 1810 'mul' 'r_V_772' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln818_730 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_772, i32 2, i32 15"   --->   Operation 1811 'partselect' 'trunc_ln818_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln1273_901 = sext i14 %trunc_ln818_730"   --->   Operation 1812 'sext' 'sext_ln1273_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%shl_ln1273_341 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_591, i6 0"   --->   Operation 1813 'bitconcatenate' 'shl_ln1273_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln1273_466 = sext i15 %shl_ln1273_341"   --->   Operation 1814 'sext' 'sext_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_331 = sub i16 0, i16 %sext_ln1273_466"   --->   Operation 1815 'sub' 'sub_ln1273_331' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1816 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_773 = sub i16 %sub_ln1273_331, i16 %sext_ln1273_464"   --->   Operation 1816 'sub' 'r_V_773' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%trunc_ln818_731 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_773, i32 2, i32 15"   --->   Operation 1817 'partselect' 'trunc_ln818_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (0.00ns)   --->   "%sext_ln1273_902 = sext i14 %trunc_ln818_731"   --->   Operation 1818 'sext' 'sext_ln1273_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1819 [1/1] (1.46ns)   --->   "%r_V_774 = mul i17 %sext_ln1273_459, i17 100"   --->   Operation 1819 'mul' 'r_V_774' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%trunc_ln818_732 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_774, i32 2, i32 16"   --->   Operation 1820 'partselect' 'trunc_ln818_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%sext_ln818_232 = sext i15 %trunc_ln818_732"   --->   Operation 1821 'sext' 'sext_ln818_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (1.46ns)   --->   "%r_V_775 = mul i18 %sext_ln1273_84, i18 183"   --->   Operation 1822 'mul' 'r_V_775' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1823 [1/1] (0.00ns)   --->   "%trunc_ln818_616 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_775, i32 2, i32 17"   --->   Operation 1823 'partselect' 'trunc_ln818_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1824 [1/1] (1.46ns)   --->   "%r_V_776 = mul i16 %sext_ln1273_461, i16 35"   --->   Operation 1824 'mul' 'r_V_776' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%trunc_ln818_733 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_776, i32 2, i32 15"   --->   Operation 1825 'partselect' 'trunc_ln818_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%sext_ln1273_903 = sext i14 %trunc_ln818_733"   --->   Operation 1826 'sext' 'sext_ln1273_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (1.46ns)   --->   "%r_V_779 = mul i15 %sext_ln1273_460, i15 29"   --->   Operation 1827 'mul' 'r_V_779' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1828 [1/1] (0.00ns)   --->   "%trunc_ln818_737 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_779, i32 2, i32 14"   --->   Operation 1828 'partselect' 'trunc_ln818_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1829 [1/1] (1.46ns)   --->   "%r_V_780 = mul i17 %sext_ln1273_459, i17 130980"   --->   Operation 1829 'mul' 'r_V_780' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%trunc_ln818_738 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_780, i32 2, i32 16"   --->   Operation 1830 'partselect' 'trunc_ln818_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln818_235 = sext i15 %trunc_ln818_738"   --->   Operation 1831 'sext' 'sext_ln818_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (1.46ns)   --->   "%r_V_784 = mul i16 %sext_ln1273_461, i16 58"   --->   Operation 1832 'mul' 'r_V_784' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1833 [1/1] (0.00ns)   --->   "%trunc_ln818_740 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_784, i32 2, i32 15"   --->   Operation 1833 'partselect' 'trunc_ln818_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%sext_ln1273_468 = sext i9 %data_buf_V_592"   --->   Operation 1834 'sext' 'sext_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (1.46ns)   --->   "%r_V_785 = mul i16 %sext_ln1273_468, i16 54"   --->   Operation 1835 'mul' 'r_V_785' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%trunc_ln818_741 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_785, i32 2, i32 15"   --->   Operation 1836 'partselect' 'trunc_ln818_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln1273_905 = sext i14 %trunc_ln818_741"   --->   Operation 1837 'sext' 'sext_ln1273_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (1.46ns)   --->   "%r_V_786 = mul i16 %sext_ln1273_468, i16 65478"   --->   Operation 1838 'mul' 'r_V_786' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%trunc_ln818_742 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_786, i32 2, i32 15"   --->   Operation 1839 'partselect' 'trunc_ln818_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%shl_ln1273_342 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_592, i6 0"   --->   Operation 1840 'bitconcatenate' 'shl_ln1273_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln1273_469 = sext i15 %shl_ln1273_342"   --->   Operation 1841 'sext' 'sext_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%shl_ln1273_343 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_592, i1 0"   --->   Operation 1842 'bitconcatenate' 'shl_ln1273_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%sext_ln1273_470 = sext i10 %shl_ln1273_343"   --->   Operation 1843 'sext' 'sext_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.77ns)   --->   "%r_V_787 = sub i16 %sext_ln1273_470, i16 %sext_ln1273_469"   --->   Operation 1844 'sub' 'r_V_787' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1845 [1/1] (0.00ns)   --->   "%trunc_ln818_743 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_787, i32 2, i32 15"   --->   Operation 1845 'partselect' 'trunc_ln818_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%sext_ln1273_907 = sext i14 %trunc_ln818_743"   --->   Operation 1846 'sext' 'sext_ln1273_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (1.46ns)   --->   "%r_V_788 = mul i16 %sext_ln1273_468, i16 46"   --->   Operation 1847 'mul' 'r_V_788' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln818_744 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_788, i32 2, i32 15"   --->   Operation 1848 'partselect' 'trunc_ln818_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%sext_ln1273_908 = sext i14 %trunc_ln818_744"   --->   Operation 1849 'sext' 'sext_ln1273_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (1.46ns)   --->   "%r_V_789 = mul i16 %sext_ln1273_468, i16 52"   --->   Operation 1850 'mul' 'r_V_789' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1851 [1/1] (0.00ns)   --->   "%trunc_ln818_745 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_789, i32 2, i32 15"   --->   Operation 1851 'partselect' 'trunc_ln818_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%sext_ln70_155 = sext i14 %trunc_ln818_745" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 1852 'sext' 'sext_ln70_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (0.00ns)   --->   "%sext_ln1273_471 = sext i9 %data_buf_V_593"   --->   Operation 1853 'sext' 'sext_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%sext_ln1273_472 = sext i9 %data_buf_V_593"   --->   Operation 1854 'sext' 'sext_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%shl_ln1273_344 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_593, i5 0"   --->   Operation 1855 'bitconcatenate' 'shl_ln1273_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%sext_ln1273_473 = sext i14 %shl_ln1273_344"   --->   Operation 1856 'sext' 'sext_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%shl_ln1273_345 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_593, i3 0"   --->   Operation 1857 'bitconcatenate' 'shl_ln1273_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%sext_ln1273_474 = sext i12 %shl_ln1273_345"   --->   Operation 1858 'sext' 'sext_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.76ns)   --->   "%r_V_790 = sub i15 %sext_ln1273_473, i15 %sext_ln1273_474"   --->   Operation 1859 'sub' 'r_V_790' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%trunc_ln818_746 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_790, i32 2, i32 14"   --->   Operation 1860 'partselect' 'trunc_ln818_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (0.00ns)   --->   "%sext_ln1273_909 = sext i13 %trunc_ln818_746"   --->   Operation 1861 'sext' 'sext_ln1273_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1862 [1/1] (1.46ns)   --->   "%r_V_792 = mul i17 %sext_ln1273_472, i17 130972"   --->   Operation 1862 'mul' 'r_V_792' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%trunc_ln818_747 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_792, i32 2, i32 16"   --->   Operation 1863 'partselect' 'trunc_ln818_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln818_237 = sext i15 %trunc_ln818_747"   --->   Operation 1864 'sext' 'sext_ln818_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (1.46ns)   --->   "%r_V_793 = mul i16 %sext_ln1273_471, i16 65490"   --->   Operation 1865 'mul' 'r_V_793' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%trunc_ln818_748 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_793, i32 2, i32 15"   --->   Operation 1866 'partselect' 'trunc_ln818_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln1273_910 = sext i14 %trunc_ln818_748"   --->   Operation 1867 'sext' 'sext_ln1273_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (1.46ns)   --->   "%r_V_794 = mul i16 %sext_ln1273_471, i16 53"   --->   Operation 1868 'mul' 'r_V_794' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%trunc_ln818_749 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_794, i32 2, i32 15"   --->   Operation 1869 'partselect' 'trunc_ln818_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%sext_ln1273_911 = sext i14 %trunc_ln818_749"   --->   Operation 1870 'sext' 'sext_ln1273_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%shl_ln1273_346 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_593, i6 0"   --->   Operation 1871 'bitconcatenate' 'shl_ln1273_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (0.00ns)   --->   "%sext_ln1273_475 = sext i15 %shl_ln1273_346"   --->   Operation 1872 'sext' 'sext_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_335 = sub i16 0, i16 %sext_ln1273_475"   --->   Operation 1873 'sub' 'sub_ln1273_335' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1874 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_795 = sub i16 %sub_ln1273_335, i16 %sext_ln1273_471"   --->   Operation 1874 'sub' 'r_V_795' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1875 [1/1] (0.00ns)   --->   "%trunc_ln818_750 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_795, i32 2, i32 15"   --->   Operation 1875 'partselect' 'trunc_ln818_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%sext_ln818_238 = sext i14 %trunc_ln818_750"   --->   Operation 1876 'sext' 'sext_ln818_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%shl_ln1273_347 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_593, i4 0"   --->   Operation 1877 'bitconcatenate' 'shl_ln1273_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%sext_ln1273_476 = sext i13 %shl_ln1273_347"   --->   Operation 1878 'sext' 'sext_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.77ns)   --->   "%r_V_796 = sub i16 %sext_ln1273_476, i16 %sext_ln1273_475"   --->   Operation 1879 'sub' 'r_V_796' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1880 [1/1] (0.00ns)   --->   "%trunc_ln818_751 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_796, i32 2, i32 15"   --->   Operation 1880 'partselect' 'trunc_ln818_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%sext_ln1273_477 = sext i9 %data_buf_V_594"   --->   Operation 1881 'sext' 'sext_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln1273_478 = sext i9 %data_buf_V_594"   --->   Operation 1882 'sext' 'sext_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (1.46ns)   --->   "%r_V_798 = mul i15 %sext_ln1273_478, i15 32741"   --->   Operation 1883 'mul' 'r_V_798' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln818_752 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_798, i32 2, i32 14"   --->   Operation 1884 'partselect' 'trunc_ln818_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%sext_ln1273_913 = sext i13 %trunc_ln818_752"   --->   Operation 1885 'sext' 'sext_ln1273_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (1.46ns)   --->   "%r_V_799 = mul i17 %sext_ln1273_477, i17 130967"   --->   Operation 1886 'mul' 'r_V_799' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%trunc_ln818_753 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_799, i32 2, i32 16"   --->   Operation 1887 'partselect' 'trunc_ln818_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln818_239 = sext i15 %trunc_ln818_753"   --->   Operation 1888 'sext' 'sext_ln818_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%sext_ln1273_479 = sext i9 %data_buf_V_595"   --->   Operation 1889 'sext' 'sext_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln1273_480 = sext i9 %data_buf_V_595"   --->   Operation 1890 'sext' 'sext_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (1.46ns)   --->   "%r_V_800 = mul i15 %sext_ln1273_480, i15 32743"   --->   Operation 1891 'mul' 'r_V_800' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%trunc_ln818_754 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_800, i32 2, i32 14"   --->   Operation 1892 'partselect' 'trunc_ln818_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%sext_ln1273_914 = sext i13 %trunc_ln818_754"   --->   Operation 1893 'sext' 'sext_ln1273_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%shl_ln1273_348 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_595, i5 0"   --->   Operation 1894 'bitconcatenate' 'shl_ln1273_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (0.00ns)   --->   "%sext_ln1273_481 = sext i14 %shl_ln1273_348"   --->   Operation 1895 'sext' 'sext_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%shl_ln1273_349 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_595, i3 0"   --->   Operation 1896 'bitconcatenate' 'shl_ln1273_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln1273_482 = sext i12 %shl_ln1273_349"   --->   Operation 1897 'sext' 'sext_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.76ns)   --->   "%r_V_801 = sub i15 %sext_ln1273_481, i15 %sext_ln1273_482"   --->   Operation 1898 'sub' 'r_V_801' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%trunc_ln818_755 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_801, i32 2, i32 14"   --->   Operation 1899 'partselect' 'trunc_ln818_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln1273_916 = sext i13 %trunc_ln818_755"   --->   Operation 1900 'sext' 'sext_ln1273_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (0.00ns)   --->   "%shl_ln1273_350 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_595, i4 0"   --->   Operation 1901 'bitconcatenate' 'shl_ln1273_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%sext_ln1273_483 = sext i13 %shl_ln1273_350"   --->   Operation 1902 'sext' 'sext_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (0.75ns)   --->   "%sub_ln1273_339 = sub i14 0, i14 %sext_ln1273_483"   --->   Operation 1903 'sub' 'sub_ln1273_339' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%shl_ln1273_351 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_595, i1 0"   --->   Operation 1904 'bitconcatenate' 'shl_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%sext_ln1273_484 = sext i10 %shl_ln1273_351"   --->   Operation 1905 'sext' 'sext_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.76ns)   --->   "%r_V_802 = sub i14 %sub_ln1273_339, i14 %sext_ln1273_484"   --->   Operation 1906 'sub' 'r_V_802' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%trunc_ln818_756 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_802, i32 2, i32 13"   --->   Operation 1907 'partselect' 'trunc_ln818_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (1.46ns)   --->   "%r_V_803 = mul i15 %sext_ln1273_480, i15 21"   --->   Operation 1908 'mul' 'r_V_803' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%trunc_ln818_757 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_803, i32 2, i32 14"   --->   Operation 1909 'partselect' 'trunc_ln818_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.76ns)   --->   "%r_V_804 = sub i14 %sub_ln1273_339, i14 %sext_ln1273_479"   --->   Operation 1910 'sub' 'r_V_804' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1911 [1/1] (0.00ns)   --->   "%trunc_ln818_758 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_804, i32 2, i32 13"   --->   Operation 1911 'partselect' 'trunc_ln818_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%sext_ln1273_919 = sext i12 %trunc_ln818_758"   --->   Operation 1912 'sext' 'sext_ln1273_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln1273_486 = sext i9 %data_buf_V_596"   --->   Operation 1913 'sext' 'sext_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (1.46ns)   --->   "%r_V_805 = mul i15 %sext_ln1273_486, i15 27"   --->   Operation 1914 'mul' 'r_V_805' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%trunc_ln818_759 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_805, i32 2, i32 14"   --->   Operation 1915 'partselect' 'trunc_ln818_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%shl_ln1273_352 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_596, i4 0"   --->   Operation 1916 'bitconcatenate' 'shl_ln1273_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln1273_487 = sext i13 %shl_ln1273_352"   --->   Operation 1917 'sext' 'sext_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_342 = sub i14 0, i14 %sext_ln1273_487"   --->   Operation 1918 'sub' 'sub_ln1273_342' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%shl_ln1273_353 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_596, i2 0"   --->   Operation 1919 'bitconcatenate' 'shl_ln1273_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%sext_ln1273_488 = sext i11 %shl_ln1273_353"   --->   Operation 1920 'sext' 'sext_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln1273_489 = sext i11 %shl_ln1273_353"   --->   Operation 1921 'sext' 'sext_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_806 = sub i14 %sub_ln1273_342, i14 %sext_ln1273_489"   --->   Operation 1922 'sub' 'r_V_806' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%trunc_ln818_760 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_806, i32 2, i32 13"   --->   Operation 1923 'partselect' 'trunc_ln818_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln1273_921 = sext i12 %trunc_ln818_760"   --->   Operation 1924 'sext' 'sext_ln1273_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (1.46ns)   --->   "%r_V_807 = mul i15 %sext_ln1273_486, i15 32749"   --->   Operation 1925 'mul' 'r_V_807' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln818_761 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_807, i32 2, i32 14"   --->   Operation 1926 'partselect' 'trunc_ln818_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%shl_ln1273_354 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_596, i5 0"   --->   Operation 1927 'bitconcatenate' 'shl_ln1273_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%sext_ln1273_490 = sext i14 %shl_ln1273_354"   --->   Operation 1928 'sext' 'sext_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (0.76ns)   --->   "%r_V_808 = sub i15 %sext_ln1273_488, i15 %sext_ln1273_490"   --->   Operation 1929 'sub' 'r_V_808' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1930 [1/1] (0.00ns)   --->   "%trunc_ln818_762 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_808, i32 2, i32 14"   --->   Operation 1930 'partselect' 'trunc_ln818_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%sext_ln1273_923 = sext i13 %trunc_ln818_762"   --->   Operation 1931 'sext' 'sext_ln1273_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (1.46ns)   --->   "%r_V_809 = mul i15 %sext_ln1273_486, i15 22"   --->   Operation 1932 'mul' 'r_V_809' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%trunc_ln818_763 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_809, i32 2, i32 14"   --->   Operation 1933 'partselect' 'trunc_ln818_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (1.46ns)   --->   "%r_V_810 = mul i15 %sext_ln1273_486, i15 32742"   --->   Operation 1934 'mul' 'r_V_810' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln818_765 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_810, i32 2, i32 14"   --->   Operation 1935 'partselect' 'trunc_ln818_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln1273_925 = sext i13 %trunc_ln818_765"   --->   Operation 1936 'sext' 'sext_ln1273_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (1.46ns)   --->   "%r_V_811 = mul i15 %sext_ln1273_486, i15 32739"   --->   Operation 1937 'mul' 'r_V_811' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln818_766 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_811, i32 2, i32 14"   --->   Operation 1938 'partselect' 'trunc_ln818_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.76ns)   --->   "%add_ln813_1140 = add i15 %sext_ln1273_901, i15 %sext_ln1273_880"   --->   Operation 1939 'add' 'add_ln813_1140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1940 [1/1] (0.75ns)   --->   "%add_ln813_1142 = add i14 %sext_ln1273_890, i14 %sext_ln1273_895"   --->   Operation 1940 'add' 'add_ln813_1142' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1941 [1/1] (0.76ns)   --->   "%add_ln813_1148 = add i15 %sext_ln70_151, i15 %sext_ln70_153"   --->   Operation 1941 'add' 'add_ln813_1148' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1942 [1/1] (0.76ns)   --->   "%add_ln813_1153 = add i15 %sext_ln1273_902, i15 96"   --->   Operation 1942 'add' 'add_ln813_1153' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln813_613 = sext i15 %add_ln813_1153"   --->   Operation 1943 'sext' 'sext_ln813_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (0.77ns)   --->   "%add_ln813_1154 = add i16 %sext_ln813_613, i16 %sext_ln818_231"   --->   Operation 1944 'add' 'add_ln813_1154' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1945 [1/1] (0.76ns)   --->   "%add_ln813_1156 = add i15 %sext_ln1273_910, i15 %sext_ln70_150"   --->   Operation 1945 'add' 'add_ln813_1156' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1946 [1/1] (0.77ns)   --->   "%add_ln813_1165 = add i16 %sext_ln818_235, i16 %sext_ln818_239"   --->   Operation 1946 'add' 'add_ln813_1165' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1947 [1/1] (0.76ns)   --->   "%add_ln813_1166 = add i15 %sext_ln1273_883, i15 %sext_ln1273_894"   --->   Operation 1947 'add' 'add_ln813_1166' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1948 [1/1] (0.75ns)   --->   "%add_ln813_1168 = add i14 %sext_ln1273_878, i14 %sext_ln1273_885"   --->   Operation 1948 'add' 'add_ln813_1168' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1949 [1/1] (0.75ns)   --->   "%add_ln813_1176 = add i14 %sext_ln1273_889, i14 %sext_ln1273_900"   --->   Operation 1949 'add' 'add_ln813_1176' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%sext_ln813_625 = sext i14 %add_ln813_1176"   --->   Operation 1950 'sext' 'sext_ln813_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.76ns)   --->   "%add_ln813_1177 = add i15 %sext_ln813_625, i15 %sext_ln1273_905"   --->   Operation 1951 'add' 'add_ln813_1177' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1952 [1/1] (0.75ns)   --->   "%add_ln813_1178 = add i14 %sext_ln1273_909, i14 %sext_ln1273_914"   --->   Operation 1952 'add' 'add_ln813_1178' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1953 [1/1] (0.77ns)   --->   "%add_ln813_1182 = add i16 %sext_ln818_226, i16 %sext_ln818_218"   --->   Operation 1953 'add' 'add_ln813_1182' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1954 [1/1] (0.75ns)   --->   "%add_ln813_1184 = add i14 %sext_ln1273_879, i14 %sext_ln1273_916"   --->   Operation 1954 'add' 'add_ln813_1184' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%sext_ln813_630 = sext i14 %add_ln813_1184"   --->   Operation 1955 'sext' 'sext_ln813_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.74ns)   --->   "%add_ln813_1185 = add i13 %sext_ln1273_921, i13 8064"   --->   Operation 1956 'add' 'add_ln813_1185' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%sext_ln813_631 = sext i13 %add_ln813_1185"   --->   Operation 1957 'sext' 'sext_ln813_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.76ns)   --->   "%add_ln813_1186 = add i15 %sext_ln813_631, i15 %sext_ln813_630"   --->   Operation 1958 'add' 'add_ln813_1186' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1959 [1/1] (0.74ns)   --->   "%add_ln813_1188 = add i13 %sext_ln1273_428, i13 64"   --->   Operation 1959 'add' 'add_ln813_1188' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%sext_ln813_633 = sext i13 %add_ln813_1188"   --->   Operation 1960 'sext' 'sext_ln813_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.75ns)   --->   "%add_ln813_1189 = add i14 %sext_ln813_633, i14 %sext_ln70_149"   --->   Operation 1961 'add' 'add_ln813_1189' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1962 [1/1] (0.77ns)   --->   "%add_ln813_1195 = add i16 %sext_ln818_227, i16 %sext_ln818_232"   --->   Operation 1962 'add' 'add_ln813_1195' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1963 [1/1] (0.75ns)   --->   "%add_ln813_1197 = add i14 %sext_ln1273_923, i14 128"   --->   Operation 1963 'add' 'add_ln813_1197' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln813_639 = sext i14 %add_ln813_1197"   --->   Operation 1964 'sext' 'sext_ln813_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.76ns)   --->   "%add_ln813_1198 = add i15 %sext_ln813_639, i15 %sext_ln1273_907"   --->   Operation 1965 'add' 'add_ln813_1198' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1966 [1/1] (0.78ns)   --->   "%add_ln813_1200 = add i16 %trunc_ln818_616, i16 %sext_ln818_228"   --->   Operation 1966 'add' 'add_ln813_1200' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1967 [1/1] (0.76ns)   --->   "%add_ln813_1206 = add i15 %sext_ln1273_903, i15 %sext_ln1273_908"   --->   Operation 1967 'add' 'add_ln813_1206' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1968 [1/1] (0.77ns)   --->   "%add_ln813_1210 = add i16 %sext_ln818_237, i16 %sext_ln818_219"   --->   Operation 1968 'add' 'add_ln813_1210' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1969 [1/1] (0.75ns)   --->   "%add_ln813_1211 = add i14 %sext_ln1273_881, i14 %sext_ln1273_885"   --->   Operation 1969 'add' 'add_ln813_1211' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1970 [1/1] (0.75ns)   --->   "%add_ln813_1213 = add i14 %sext_ln1273_886, i14 %sext_ln1273_913"   --->   Operation 1970 'add' 'add_ln813_1213' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1971 [1/1] (0.74ns)   --->   "%add_ln813_1214 = add i13 %sext_ln70_152, i13 8176"   --->   Operation 1971 'add' 'add_ln813_1214' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%sext_ln813_649 = sext i13 %add_ln813_1214"   --->   Operation 1972 'sext' 'sext_ln813_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.75ns)   --->   "%add_ln813_1215 = add i14 %sext_ln813_649, i14 %sext_ln1273_925"   --->   Operation 1973 'add' 'add_ln813_1215' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1974 [1/1] (0.76ns)   --->   "%add_ln813_1218 = add i15 %sext_ln70_155, i15 %sext_ln1273_911"   --->   Operation 1974 'add' 'add_ln813_1218' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1975 [1/1] (0.77ns)   --->   "%add_ln813_1222 = add i16 %sext_ln818_223, i16 %sext_ln818_238"   --->   Operation 1975 'add' 'add_ln813_1222' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1976 [1/1] (0.74ns)   --->   "%add_ln813_1228 = add i13 %sext_ln1273_921, i13 16"   --->   Operation 1976 'add' 'add_ln813_1228' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%sext_ln813_657 = sext i13 %add_ln813_1228"   --->   Operation 1977 'sext' 'sext_ln813_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.75ns)   --->   "%add_ln813_1229 = add i14 %sext_ln813_657, i14 %sext_ln1273_919"   --->   Operation 1978 'add' 'add_ln813_1229' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1979 [1/1] (0.00ns)   --->   "%sext_ln1273_492 = sext i9 %data_buf_V_597"   --->   Operation 1979 'sext' 'sext_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%shl_ln1273_355 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_597, i5 0"   --->   Operation 1980 'bitconcatenate' 'shl_ln1273_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (0.00ns)   --->   "%sext_ln1273_494 = sext i14 %shl_ln1273_355"   --->   Operation 1981 'sext' 'sext_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1982 [1/1] (0.76ns)   --->   "%r_V_812 = sub i15 %sext_ln1273_494, i15 %sext_ln1273_492"   --->   Operation 1982 'sub' 'r_V_812' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1983 [1/1] (0.00ns)   --->   "%trunc_ln818_767 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_812, i32 2, i32 14"   --->   Operation 1983 'partselect' 'trunc_ln818_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%sext_ln818_240 = sext i13 %trunc_ln818_767"   --->   Operation 1984 'sext' 'sext_ln818_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%shl_ln818_213 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_597, i3 0"   --->   Operation 1985 'bitconcatenate' 'shl_ln818_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%sext_ln1273_495 = sext i12 %shl_ln818_213"   --->   Operation 1986 'sext' 'sext_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_346 = sub i15 0, i15 %sext_ln1273_494"   --->   Operation 1987 'sub' 'sub_ln1273_346' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1988 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_813 = sub i15 %sub_ln1273_346, i15 %sext_ln1273_492"   --->   Operation 1988 'sub' 'r_V_813' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%trunc_ln818_768 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_813, i32 2, i32 14"   --->   Operation 1989 'partselect' 'trunc_ln818_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%sext_ln818_241 = sext i13 %trunc_ln818_768"   --->   Operation 1990 'sext' 'sext_ln818_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.76ns)   --->   "%r_V_814 = sub i15 %sext_ln1273_492, i15 %sext_ln1273_494"   --->   Operation 1991 'sub' 'r_V_814' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%trunc_ln818_769 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_814, i32 2, i32 14"   --->   Operation 1992 'partselect' 'trunc_ln818_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (0.00ns)   --->   "%sext_ln1273_927 = sext i13 %trunc_ln818_769"   --->   Operation 1993 'sext' 'sext_ln1273_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%sext_ln1273_496 = sext i12 %shl_ln818_213"   --->   Operation 1994 'sext' 'sext_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (0.76ns)   --->   "%r_V_815 = sub i15 %sext_ln1273_494, i15 %sext_ln1273_496"   --->   Operation 1995 'sub' 'r_V_815' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln818_770 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_815, i32 2, i32 14"   --->   Operation 1996 'partselect' 'trunc_ln818_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%sext_ln1273_497 = sext i9 %data_buf_V_598"   --->   Operation 1997 'sext' 'sext_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%shl_ln1273_356 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_598, i5 0"   --->   Operation 1998 'bitconcatenate' 'shl_ln1273_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%sext_ln1273_498 = sext i14 %shl_ln1273_356"   --->   Operation 1999 'sext' 'sext_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%shl_ln1273_357 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_598, i3 0"   --->   Operation 2000 'bitconcatenate' 'shl_ln1273_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (0.00ns)   --->   "%sext_ln1273_499 = sext i12 %shl_ln1273_357"   --->   Operation 2001 'sext' 'sext_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2002 [1/1] (0.76ns)   --->   "%r_V_816 = sub i15 %sext_ln1273_499, i15 %sext_ln1273_498"   --->   Operation 2002 'sub' 'r_V_816' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%trunc_ln818_771 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_816, i32 2, i32 14"   --->   Operation 2003 'partselect' 'trunc_ln818_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (0.00ns)   --->   "%sext_ln1273_928 = sext i13 %trunc_ln818_771"   --->   Operation 2004 'sext' 'sext_ln1273_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2005 [1/1] (1.46ns)   --->   "%r_V_817 = mul i15 %sext_ln1273_497, i15 32742"   --->   Operation 2005 'mul' 'r_V_817' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%trunc_ln818_772 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_817, i32 2, i32 14"   --->   Operation 2006 'partselect' 'trunc_ln818_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln70_157 = sext i13 %trunc_ln818_772" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2007 'sext' 'sext_ln70_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%sext_ln70_158 = sext i13 %trunc_ln818_772" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2008 'sext' 'sext_ln70_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln1273_500 = sext i9 %data_buf_V_599"   --->   Operation 2009 'sext' 'sext_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (0.00ns)   --->   "%sext_ln1273_501 = sext i9 %data_buf_V_599"   --->   Operation 2010 'sext' 'sext_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%sext_ln1273_502 = sext i9 %data_buf_V_599"   --->   Operation 2011 'sext' 'sext_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (1.46ns)   --->   "%r_V_818 = mul i15 %sext_ln1273_502, i15 32746"   --->   Operation 2012 'mul' 'r_V_818' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln818_773 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_818, i32 2, i32 14"   --->   Operation 2013 'partselect' 'trunc_ln818_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln1273_929 = sext i13 %trunc_ln818_773"   --->   Operation 2014 'sext' 'sext_ln1273_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (1.46ns)   --->   "%r_V_823 = mul i15 %sext_ln1273_502, i15 19"   --->   Operation 2015 'mul' 'r_V_823' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%trunc_ln818_777 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_823, i32 2, i32 14"   --->   Operation 2016 'partselect' 'trunc_ln818_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (0.00ns)   --->   "%sext_ln1273_930 = sext i13 %trunc_ln818_777"   --->   Operation 2017 'sext' 'sext_ln1273_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2018 [1/1] (1.46ns)   --->   "%r_V_824 = mul i15 %sext_ln1273_502, i15 32741"   --->   Operation 2018 'mul' 'r_V_824' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%trunc_ln818_778 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_824, i32 2, i32 14"   --->   Operation 2019 'partselect' 'trunc_ln818_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (1.46ns)   --->   "%r_V_825 = mul i16 %sext_ln1273_500, i16 65501"   --->   Operation 2020 'mul' 'r_V_825' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2021 [1/1] (0.00ns)   --->   "%trunc_ln818_779 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_825, i32 2, i32 15"   --->   Operation 2021 'partselect' 'trunc_ln818_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%sext_ln1273_932 = sext i14 %trunc_ln818_779"   --->   Operation 2022 'sext' 'sext_ln1273_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (1.46ns)   --->   "%r_V_826 = mul i17 %sext_ln1273_501, i17 85"   --->   Operation 2023 'mul' 'r_V_826' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2024 [1/1] (0.00ns)   --->   "%trunc_ln818_780 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_826, i32 2, i32 16"   --->   Operation 2024 'partselect' 'trunc_ln818_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%sext_ln818_245 = sext i15 %trunc_ln818_780"   --->   Operation 2025 'sext' 'sext_ln818_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%sext_ln1273_504 = sext i9 %data_buf_V_600"   --->   Operation 2026 'sext' 'sext_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln1273_505 = sext i9 %data_buf_V_600"   --->   Operation 2027 'sext' 'sext_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (0.00ns)   --->   "%sext_ln1273_506 = sext i9 %data_buf_V_600"   --->   Operation 2028 'sext' 'sext_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2029 [1/1] (1.46ns)   --->   "%r_V_828 = mul i17 %sext_ln1273_506, i17 102"   --->   Operation 2029 'mul' 'r_V_828' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%trunc_ln818_782 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_828, i32 2, i32 16"   --->   Operation 2030 'partselect' 'trunc_ln818_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (1.46ns)   --->   "%r_V_829 = mul i17 %sext_ln1273_506, i17 73"   --->   Operation 2031 'mul' 'r_V_829' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%trunc_ln818_783 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_829, i32 2, i32 16"   --->   Operation 2032 'partselect' 'trunc_ln818_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln818_248 = sext i15 %trunc_ln818_783"   --->   Operation 2033 'sext' 'sext_ln818_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (1.46ns)   --->   "%r_V_830 = mul i15 %sext_ln1273_505, i15 32742"   --->   Operation 2034 'mul' 'r_V_830' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln818_784 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_830, i32 2, i32 14"   --->   Operation 2035 'partselect' 'trunc_ln818_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (1.46ns)   --->   "%r_V_831 = mul i17 %sext_ln1273_506, i17 130988"   --->   Operation 2036 'mul' 'r_V_831' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%trunc_ln818_785 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_831, i32 2, i32 16"   --->   Operation 2037 'partselect' 'trunc_ln818_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln818_249 = sext i15 %trunc_ln818_785"   --->   Operation 2038 'sext' 'sext_ln818_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (1.46ns)   --->   "%r_V_832 = mul i15 %sext_ln1273_505, i15 32743"   --->   Operation 2039 'mul' 'r_V_832' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%trunc_ln818_786 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_832, i32 2, i32 14"   --->   Operation 2040 'partselect' 'trunc_ln818_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%sext_ln1273_934 = sext i13 %trunc_ln818_786"   --->   Operation 2041 'sext' 'sext_ln1273_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (1.46ns)   --->   "%r_V_833 = mul i16 %sext_ln1273_504, i16 55"   --->   Operation 2042 'mul' 'r_V_833' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%trunc_ln818_787 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_833, i32 2, i32 15"   --->   Operation 2043 'partselect' 'trunc_ln818_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln70_159 = sext i14 %trunc_ln818_787" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2044 'sext' 'sext_ln70_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (0.00ns)   --->   "%sext_ln1273_507 = sext i9 %data_buf_V_601"   --->   Operation 2045 'sext' 'sext_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2046 [1/1] (1.46ns)   --->   "%r_V_834 = mul i15 %sext_ln1273_507, i15 29"   --->   Operation 2046 'mul' 'r_V_834' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%trunc_ln818_788 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_834, i32 2, i32 14"   --->   Operation 2047 'partselect' 'trunc_ln818_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%sext_ln818_250 = sext i13 %trunc_ln818_788"   --->   Operation 2048 'sext' 'sext_ln818_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (1.46ns)   --->   "%r_V_835 = mul i15 %sext_ln1273_507, i15 32746"   --->   Operation 2049 'mul' 'r_V_835' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%trunc_ln818_789 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_835, i32 2, i32 14"   --->   Operation 2050 'partselect' 'trunc_ln818_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%sext_ln1273_935 = sext i13 %trunc_ln818_789"   --->   Operation 2051 'sext' 'sext_ln1273_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (1.46ns)   --->   "%r_V_837 = mul i15 %sext_ln1273_507, i15 21"   --->   Operation 2052 'mul' 'r_V_837' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%trunc_ln818_791 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_837, i32 2, i32 14"   --->   Operation 2053 'partselect' 'trunc_ln818_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln1273_510 = sext i9 %data_buf_V_602"   --->   Operation 2054 'sext' 'sext_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (0.00ns)   --->   "%sext_ln1273_511 = sext i9 %data_buf_V_602"   --->   Operation 2055 'sext' 'sext_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%shl_ln1273_361 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_602, i5 0"   --->   Operation 2056 'bitconcatenate' 'shl_ln1273_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%sext_ln1273_513 = sext i14 %shl_ln1273_361"   --->   Operation 2057 'sext' 'sext_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%shl_ln1273_362 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_602, i2 0"   --->   Operation 2058 'bitconcatenate' 'shl_ln1273_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (0.00ns)   --->   "%sext_ln1273_514 = sext i11 %shl_ln1273_362"   --->   Operation 2059 'sext' 'sext_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2060 [1/1] (0.76ns)   --->   "%r_V_838 = sub i15 %sext_ln1273_514, i15 %sext_ln1273_513"   --->   Operation 2060 'sub' 'r_V_838' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%trunc_ln818_792 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_838, i32 2, i32 14"   --->   Operation 2061 'partselect' 'trunc_ln818_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (0.00ns)   --->   "%sext_ln1273_938 = sext i13 %trunc_ln818_792"   --->   Operation 2062 'sext' 'sext_ln1273_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2063 [1/1] (1.46ns)   --->   "%r_V_839 = mul i15 %sext_ln1273_511, i15 32741"   --->   Operation 2063 'mul' 'r_V_839' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%trunc_ln818_793 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_839, i32 2, i32 14"   --->   Operation 2064 'partselect' 'trunc_ln818_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1273_939 = sext i13 %trunc_ln818_793"   --->   Operation 2065 'sext' 'sext_ln1273_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (1.46ns)   --->   "%r_V_840 = mul i15 %sext_ln1273_511, i15 32747"   --->   Operation 2066 'mul' 'r_V_840' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%trunc_ln818_794 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_840, i32 2, i32 14"   --->   Operation 2067 'partselect' 'trunc_ln818_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (0.76ns)   --->   "%r_V_841 = sub i15 %sext_ln1273_513, i15 %sext_ln1273_514"   --->   Operation 2068 'sub' 'r_V_841' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%trunc_ln818_795 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_841, i32 2, i32 14"   --->   Operation 2069 'partselect' 'trunc_ln818_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (1.46ns)   --->   "%r_V_842 = mul i15 %sext_ln1273_511, i15 23"   --->   Operation 2070 'mul' 'r_V_842' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%trunc_ln818_796 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_842, i32 2, i32 14"   --->   Operation 2071 'partselect' 'trunc_ln818_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (1.46ns)   --->   "%r_V_843 = mul i16 %sext_ln1273_510, i16 65499"   --->   Operation 2072 'mul' 'r_V_843' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%trunc_ln818_797 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_843, i32 2, i32 15"   --->   Operation 2073 'partselect' 'trunc_ln818_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (0.00ns)   --->   "%sext_ln1273_943 = sext i14 %trunc_ln818_797"   --->   Operation 2074 'sext' 'sext_ln1273_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%sext_ln1273_517 = sext i9 %data_buf_V_603"   --->   Operation 2075 'sext' 'sext_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (1.46ns)   --->   "%r_V_845 = mul i15 %sext_ln1273_517, i15 32747"   --->   Operation 2076 'mul' 'r_V_845' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%trunc_ln818_799 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_845, i32 2, i32 14"   --->   Operation 2077 'partselect' 'trunc_ln818_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln1273_944 = sext i13 %trunc_ln818_799"   --->   Operation 2078 'sext' 'sext_ln1273_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (1.46ns)   --->   "%r_V_846 = mul i15 %sext_ln1273_517, i15 32739"   --->   Operation 2079 'mul' 'r_V_846' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%trunc_ln818_800 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_846, i32 2, i32 14"   --->   Operation 2080 'partselect' 'trunc_ln818_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (1.46ns)   --->   "%r_V_847 = mul i15 %sext_ln1273_517, i15 32746"   --->   Operation 2081 'mul' 'r_V_847' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2082 [1/1] (0.00ns)   --->   "%trunc_ln818_801 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_847, i32 2, i32 14"   --->   Operation 2082 'partselect' 'trunc_ln818_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%shl_ln1273_364 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_603, i4 0"   --->   Operation 2083 'bitconcatenate' 'shl_ln1273_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln1273_518 = sext i13 %shl_ln1273_364"   --->   Operation 2084 'sext' 'sext_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (0.00ns)   --->   "%shl_ln1273_365 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_603, i2 0"   --->   Operation 2085 'bitconcatenate' 'shl_ln1273_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%sext_ln1273_519 = sext i11 %shl_ln1273_365"   --->   Operation 2086 'sext' 'sext_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (0.75ns)   --->   "%r_V_848 = add i14 %sext_ln1273_518, i14 %sext_ln1273_519"   --->   Operation 2087 'add' 'r_V_848' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%trunc_ln818_802 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_848, i32 2, i32 13"   --->   Operation 2088 'partselect' 'trunc_ln818_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%sext_ln70_160 = sext i12 %trunc_ln818_802" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2089 'sext' 'sext_ln70_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln1273_520 = sext i9 %data_buf_V_604"   --->   Operation 2090 'sext' 'sext_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (1.46ns)   --->   "%r_V_849 = mul i15 %sext_ln1273_520, i15 25"   --->   Operation 2091 'mul' 'r_V_849' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%trunc_ln818_803 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_849, i32 2, i32 14"   --->   Operation 2092 'partselect' 'trunc_ln818_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (0.00ns)   --->   "%sext_ln1273_523 = sext i9 %data_buf_V_605"   --->   Operation 2093 'sext' 'sext_ln1273_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2094 [1/1] (1.46ns)   --->   "%r_V_851 = mul i16 %sext_ln1273_523, i16 59"   --->   Operation 2094 'mul' 'r_V_851' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%trunc_ln818_806 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_851, i32 2, i32 15"   --->   Operation 2095 'partselect' 'trunc_ln818_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (0.00ns)   --->   "%sext_ln818_253 = sext i14 %trunc_ln818_806"   --->   Operation 2096 'sext' 'sext_ln818_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2097 [1/1] (1.46ns)   --->   "%r_V_852 = mul i16 %sext_ln1273_523, i16 65491"   --->   Operation 2097 'mul' 'r_V_852' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2098 [1/1] (0.00ns)   --->   "%trunc_ln818_807 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_852, i32 2, i32 15"   --->   Operation 2098 'partselect' 'trunc_ln818_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2099 [1/1] (1.46ns)   --->   "%r_V_853 = mul i16 %sext_ln1273_523, i16 42"   --->   Operation 2099 'mul' 'r_V_853' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%trunc_ln818_808 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_853, i32 2, i32 15"   --->   Operation 2100 'partselect' 'trunc_ln818_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%sext_ln70_161 = sext i14 %trunc_ln818_808" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2101 'sext' 'sext_ln70_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln1273_99 = sext i9 %data_buf_V_606"   --->   Operation 2102 'sext' 'sext_ln1273_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln1273_526 = sext i9 %data_buf_V_606"   --->   Operation 2103 'sext' 'sext_ln1273_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1273_527 = sext i9 %data_buf_V_606"   --->   Operation 2104 'sext' 'sext_ln1273_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (0.00ns)   --->   "%sext_ln1273_528 = sext i9 %data_buf_V_606"   --->   Operation 2105 'sext' 'sext_ln1273_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%shl_ln1273_368 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_606, i5 0"   --->   Operation 2106 'bitconcatenate' 'shl_ln1273_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln1273_530 = sext i14 %shl_ln1273_368"   --->   Operation 2107 'sext' 'sext_ln1273_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%shl_ln1273_369 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_606, i1 0"   --->   Operation 2108 'bitconcatenate' 'shl_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln1273_531 = sext i10 %shl_ln1273_369"   --->   Operation 2109 'sext' 'sext_ln1273_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln1273_532 = sext i10 %shl_ln1273_369"   --->   Operation 2110 'sext' 'sext_ln1273_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (0.76ns)   --->   "%r_V_854 = sub i15 %sext_ln1273_532, i15 %sext_ln1273_530"   --->   Operation 2111 'sub' 'r_V_854' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln818_809 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_854, i32 2, i32 14"   --->   Operation 2112 'partselect' 'trunc_ln818_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%sext_ln1273_949 = sext i13 %trunc_ln818_809"   --->   Operation 2113 'sext' 'sext_ln1273_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (1.46ns)   --->   "%r_V_855 = mul i16 %sext_ln1273_528, i16 65498"   --->   Operation 2114 'mul' 'r_V_855' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2115 [1/1] (0.00ns)   --->   "%trunc_ln818_810 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_855, i32 2, i32 15"   --->   Operation 2115 'partselect' 'trunc_ln818_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%sext_ln1273_950 = sext i14 %trunc_ln818_810"   --->   Operation 2116 'sext' 'sext_ln1273_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%shl_ln1273_370 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_606, i6 0"   --->   Operation 2117 'bitconcatenate' 'shl_ln1273_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%sext_ln1273_533 = sext i15 %shl_ln1273_370"   --->   Operation 2118 'sext' 'sext_ln1273_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_359 = sub i16 0, i16 %sext_ln1273_533"   --->   Operation 2119 'sub' 'sub_ln1273_359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2120 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_856 = sub i16 %sub_ln1273_359, i16 %sext_ln1273_531"   --->   Operation 2120 'sub' 'r_V_856' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%trunc_ln818_812 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_856, i32 2, i32 15"   --->   Operation 2121 'partselect' 'trunc_ln818_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1273_951 = sext i14 %trunc_ln818_812"   --->   Operation 2122 'sext' 'sext_ln1273_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (1.46ns)   --->   "%r_V_857 = mul i17 %sext_ln1273_526, i17 100"   --->   Operation 2123 'mul' 'r_V_857' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2124 [1/1] (0.00ns)   --->   "%trunc_ln818_814 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_857, i32 2, i32 16"   --->   Operation 2124 'partselect' 'trunc_ln818_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%sext_ln818_254 = sext i15 %trunc_ln818_814"   --->   Operation 2125 'sext' 'sext_ln818_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (1.46ns)   --->   "%r_V_858 = mul i18 %sext_ln1273_99, i18 183"   --->   Operation 2126 'mul' 'r_V_858' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%trunc_ln818_710 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_858, i32 2, i32 17"   --->   Operation 2127 'partselect' 'trunc_ln818_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (1.46ns)   --->   "%r_V_859 = mul i16 %sext_ln1273_528, i16 35"   --->   Operation 2128 'mul' 'r_V_859' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2129 [1/1] (0.00ns)   --->   "%trunc_ln818_815 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_859, i32 2, i32 15"   --->   Operation 2129 'partselect' 'trunc_ln818_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%sext_ln1273_952 = sext i14 %trunc_ln818_815"   --->   Operation 2130 'sext' 'sext_ln1273_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (1.46ns)   --->   "%r_V_862 = mul i15 %sext_ln1273_527, i15 29"   --->   Operation 2131 'mul' 'r_V_862' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2132 [1/1] (0.00ns)   --->   "%trunc_ln818_818 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_862, i32 2, i32 14"   --->   Operation 2132 'partselect' 'trunc_ln818_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2133 [1/1] (1.46ns)   --->   "%r_V_863 = mul i17 %sext_ln1273_526, i17 130980"   --->   Operation 2133 'mul' 'r_V_863' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%trunc_ln818_819 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_863, i32 2, i32 16"   --->   Operation 2134 'partselect' 'trunc_ln818_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln818_257 = sext i15 %trunc_ln818_819"   --->   Operation 2135 'sext' 'sext_ln818_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (1.46ns)   --->   "%r_V_867 = mul i16 %sext_ln1273_528, i16 58"   --->   Operation 2136 'mul' 'r_V_867' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2137 [1/1] (0.00ns)   --->   "%trunc_ln818_821 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_867, i32 2, i32 15"   --->   Operation 2137 'partselect' 'trunc_ln818_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%sext_ln1273_535 = sext i9 %data_buf_V_607"   --->   Operation 2138 'sext' 'sext_ln1273_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (1.46ns)   --->   "%r_V_868 = mul i16 %sext_ln1273_535, i16 54"   --->   Operation 2139 'mul' 'r_V_868' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2140 [1/1] (0.00ns)   --->   "%trunc_ln818_823 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_868, i32 2, i32 15"   --->   Operation 2140 'partselect' 'trunc_ln818_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%sext_ln1273_954 = sext i14 %trunc_ln818_823"   --->   Operation 2141 'sext' 'sext_ln1273_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (1.46ns)   --->   "%r_V_869 = mul i16 %sext_ln1273_535, i16 65478"   --->   Operation 2142 'mul' 'r_V_869' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2143 [1/1] (0.00ns)   --->   "%trunc_ln818_824 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_869, i32 2, i32 15"   --->   Operation 2143 'partselect' 'trunc_ln818_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%shl_ln1273_371 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_607, i6 0"   --->   Operation 2144 'bitconcatenate' 'shl_ln1273_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (0.00ns)   --->   "%sext_ln1273_536 = sext i15 %shl_ln1273_371"   --->   Operation 2145 'sext' 'sext_ln1273_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%shl_ln1273_372 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_607, i1 0"   --->   Operation 2146 'bitconcatenate' 'shl_ln1273_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln1273_537 = sext i10 %shl_ln1273_372"   --->   Operation 2147 'sext' 'sext_ln1273_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (0.77ns)   --->   "%r_V_870 = sub i16 %sext_ln1273_537, i16 %sext_ln1273_536"   --->   Operation 2148 'sub' 'r_V_870' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%trunc_ln818_825 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_870, i32 2, i32 15"   --->   Operation 2149 'partselect' 'trunc_ln818_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (0.00ns)   --->   "%sext_ln1273_956 = sext i14 %trunc_ln818_825"   --->   Operation 2150 'sext' 'sext_ln1273_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2151 [1/1] (1.46ns)   --->   "%r_V_871 = mul i16 %sext_ln1273_535, i16 46"   --->   Operation 2151 'mul' 'r_V_871' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%trunc_ln818_826 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_871, i32 2, i32 15"   --->   Operation 2152 'partselect' 'trunc_ln818_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%sext_ln1273_957 = sext i14 %trunc_ln818_826"   --->   Operation 2153 'sext' 'sext_ln1273_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (1.46ns)   --->   "%r_V_872 = mul i16 %sext_ln1273_535, i16 52"   --->   Operation 2154 'mul' 'r_V_872' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%trunc_ln818_827 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_872, i32 2, i32 15"   --->   Operation 2155 'partselect' 'trunc_ln818_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%sext_ln70_163 = sext i14 %trunc_ln818_827" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2156 'sext' 'sext_ln70_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln1273_538 = sext i9 %data_buf_V_608"   --->   Operation 2157 'sext' 'sext_ln1273_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%sext_ln1273_539 = sext i9 %data_buf_V_608"   --->   Operation 2158 'sext' 'sext_ln1273_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%shl_ln1273_373 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_608, i5 0"   --->   Operation 2159 'bitconcatenate' 'shl_ln1273_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (0.00ns)   --->   "%sext_ln1273_540 = sext i14 %shl_ln1273_373"   --->   Operation 2160 'sext' 'sext_ln1273_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%shl_ln1273_374 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_608, i3 0"   --->   Operation 2161 'bitconcatenate' 'shl_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%sext_ln1273_541 = sext i12 %shl_ln1273_374"   --->   Operation 2162 'sext' 'sext_ln1273_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.76ns)   --->   "%r_V_873 = sub i15 %sext_ln1273_540, i15 %sext_ln1273_541"   --->   Operation 2163 'sub' 'r_V_873' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2164 [1/1] (0.00ns)   --->   "%trunc_ln818_829 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_873, i32 2, i32 14"   --->   Operation 2164 'partselect' 'trunc_ln818_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%sext_ln1273_958 = sext i13 %trunc_ln818_829"   --->   Operation 2165 'sext' 'sext_ln1273_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (1.46ns)   --->   "%r_V_875 = mul i17 %sext_ln1273_539, i17 130972"   --->   Operation 2166 'mul' 'r_V_875' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2167 [1/1] (0.00ns)   --->   "%trunc_ln818_830 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_875, i32 2, i32 16"   --->   Operation 2167 'partselect' 'trunc_ln818_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%sext_ln818_259 = sext i15 %trunc_ln818_830"   --->   Operation 2168 'sext' 'sext_ln818_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (1.46ns)   --->   "%r_V_876 = mul i16 %sext_ln1273_538, i16 65490"   --->   Operation 2169 'mul' 'r_V_876' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%trunc_ln818_831 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_876, i32 2, i32 15"   --->   Operation 2170 'partselect' 'trunc_ln818_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln1273_959 = sext i14 %trunc_ln818_831"   --->   Operation 2171 'sext' 'sext_ln1273_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (1.46ns)   --->   "%r_V_877 = mul i16 %sext_ln1273_538, i16 53"   --->   Operation 2172 'mul' 'r_V_877' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%trunc_ln818_832 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_877, i32 2, i32 15"   --->   Operation 2173 'partselect' 'trunc_ln818_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (0.00ns)   --->   "%sext_ln1273_960 = sext i14 %trunc_ln818_832"   --->   Operation 2174 'sext' 'sext_ln1273_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%shl_ln1273_375 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_608, i6 0"   --->   Operation 2175 'bitconcatenate' 'shl_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%sext_ln1273_542 = sext i15 %shl_ln1273_375"   --->   Operation 2176 'sext' 'sext_ln1273_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_363 = sub i16 0, i16 %sext_ln1273_542"   --->   Operation 2177 'sub' 'sub_ln1273_363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2178 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_878 = sub i16 %sub_ln1273_363, i16 %sext_ln1273_538"   --->   Operation 2178 'sub' 'r_V_878' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2179 [1/1] (0.00ns)   --->   "%trunc_ln818_833 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_878, i32 2, i32 15"   --->   Operation 2179 'partselect' 'trunc_ln818_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%sext_ln818_260 = sext i14 %trunc_ln818_833"   --->   Operation 2180 'sext' 'sext_ln818_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (0.00ns)   --->   "%shl_ln1273_376 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_608, i4 0"   --->   Operation 2181 'bitconcatenate' 'shl_ln1273_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%sext_ln1273_543 = sext i13 %shl_ln1273_376"   --->   Operation 2182 'sext' 'sext_ln1273_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.77ns)   --->   "%r_V_879 = sub i16 %sext_ln1273_543, i16 %sext_ln1273_542"   --->   Operation 2183 'sub' 'r_V_879' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%trunc_ln818_834 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_879, i32 2, i32 15"   --->   Operation 2184 'partselect' 'trunc_ln818_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln1273_544 = sext i9 %data_buf_V_609"   --->   Operation 2185 'sext' 'sext_ln1273_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%sext_ln1273_545 = sext i9 %data_buf_V_609"   --->   Operation 2186 'sext' 'sext_ln1273_545' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (1.46ns)   --->   "%r_V_881 = mul i15 %sext_ln1273_545, i15 32741"   --->   Operation 2187 'mul' 'r_V_881' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2188 [1/1] (0.00ns)   --->   "%trunc_ln818_835 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_881, i32 2, i32 14"   --->   Operation 2188 'partselect' 'trunc_ln818_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%sext_ln1273_962 = sext i13 %trunc_ln818_835"   --->   Operation 2189 'sext' 'sext_ln1273_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (1.46ns)   --->   "%r_V_882 = mul i17 %sext_ln1273_544, i17 130967"   --->   Operation 2190 'mul' 'r_V_882' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%trunc_ln818_836 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_882, i32 2, i32 16"   --->   Operation 2191 'partselect' 'trunc_ln818_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln818_261 = sext i15 %trunc_ln818_836"   --->   Operation 2192 'sext' 'sext_ln818_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln1273_546 = sext i9 %data_buf_V_610"   --->   Operation 2193 'sext' 'sext_ln1273_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%sext_ln1273_547 = sext i9 %data_buf_V_610"   --->   Operation 2194 'sext' 'sext_ln1273_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (1.46ns)   --->   "%r_V_883 = mul i15 %sext_ln1273_547, i15 32743"   --->   Operation 2195 'mul' 'r_V_883' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2196 [1/1] (0.00ns)   --->   "%trunc_ln818_837 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_883, i32 2, i32 14"   --->   Operation 2196 'partselect' 'trunc_ln818_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%sext_ln1273_963 = sext i13 %trunc_ln818_837"   --->   Operation 2197 'sext' 'sext_ln1273_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%shl_ln1273_377 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_610, i5 0"   --->   Operation 2198 'bitconcatenate' 'shl_ln1273_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln1273_548 = sext i14 %shl_ln1273_377"   --->   Operation 2199 'sext' 'sext_ln1273_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (0.00ns)   --->   "%shl_ln1273_378 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_610, i3 0"   --->   Operation 2200 'bitconcatenate' 'shl_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%sext_ln1273_549 = sext i12 %shl_ln1273_378"   --->   Operation 2201 'sext' 'sext_ln1273_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.76ns)   --->   "%r_V_884 = sub i15 %sext_ln1273_548, i15 %sext_ln1273_549"   --->   Operation 2202 'sub' 'r_V_884' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2203 [1/1] (0.00ns)   --->   "%trunc_ln818_838 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_884, i32 2, i32 14"   --->   Operation 2203 'partselect' 'trunc_ln818_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%sext_ln1273_965 = sext i13 %trunc_ln818_838"   --->   Operation 2204 'sext' 'sext_ln1273_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%shl_ln1273_379 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_610, i4 0"   --->   Operation 2205 'bitconcatenate' 'shl_ln1273_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1273_550 = sext i13 %shl_ln1273_379"   --->   Operation 2206 'sext' 'sext_ln1273_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (0.75ns)   --->   "%sub_ln1273_367 = sub i14 0, i14 %sext_ln1273_550"   --->   Operation 2207 'sub' 'sub_ln1273_367' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%shl_ln1273_380 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_610, i1 0"   --->   Operation 2208 'bitconcatenate' 'shl_ln1273_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (0.00ns)   --->   "%sext_ln1273_551 = sext i10 %shl_ln1273_380"   --->   Operation 2209 'sext' 'sext_ln1273_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2210 [1/1] (0.76ns)   --->   "%r_V_885 = sub i14 %sub_ln1273_367, i14 %sext_ln1273_551"   --->   Operation 2210 'sub' 'r_V_885' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2211 [1/1] (0.00ns)   --->   "%trunc_ln818_839 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_885, i32 2, i32 13"   --->   Operation 2211 'partselect' 'trunc_ln818_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2212 [1/1] (1.46ns)   --->   "%r_V_886 = mul i15 %sext_ln1273_547, i15 21"   --->   Operation 2212 'mul' 'r_V_886' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2213 [1/1] (0.00ns)   --->   "%trunc_ln818_840 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_886, i32 2, i32 14"   --->   Operation 2213 'partselect' 'trunc_ln818_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2214 [1/1] (0.76ns)   --->   "%r_V_887 = sub i14 %sub_ln1273_367, i14 %sext_ln1273_546"   --->   Operation 2214 'sub' 'r_V_887' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%trunc_ln818_841 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_887, i32 2, i32 13"   --->   Operation 2215 'partselect' 'trunc_ln818_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%sext_ln1273_968 = sext i12 %trunc_ln818_841"   --->   Operation 2216 'sext' 'sext_ln1273_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln1273_553 = sext i9 %data_buf_V_611"   --->   Operation 2217 'sext' 'sext_ln1273_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (1.46ns)   --->   "%r_V_888 = mul i15 %sext_ln1273_553, i15 27"   --->   Operation 2218 'mul' 'r_V_888' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%trunc_ln818_842 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_888, i32 2, i32 14"   --->   Operation 2219 'partselect' 'trunc_ln818_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%shl_ln1273_381 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_611, i4 0"   --->   Operation 2220 'bitconcatenate' 'shl_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (0.00ns)   --->   "%sext_ln1273_554 = sext i13 %shl_ln1273_381"   --->   Operation 2221 'sext' 'sext_ln1273_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_370 = sub i14 0, i14 %sext_ln1273_554"   --->   Operation 2222 'sub' 'sub_ln1273_370' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2223 [1/1] (0.00ns)   --->   "%shl_ln1273_382 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_611, i2 0"   --->   Operation 2223 'bitconcatenate' 'shl_ln1273_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%sext_ln1273_555 = sext i11 %shl_ln1273_382"   --->   Operation 2224 'sext' 'sext_ln1273_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln1273_556 = sext i11 %shl_ln1273_382"   --->   Operation 2225 'sext' 'sext_ln1273_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2226 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_889 = sub i14 %sub_ln1273_370, i14 %sext_ln1273_556"   --->   Operation 2226 'sub' 'r_V_889' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln818_843 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_889, i32 2, i32 13"   --->   Operation 2227 'partselect' 'trunc_ln818_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln1273_970 = sext i12 %trunc_ln818_843"   --->   Operation 2228 'sext' 'sext_ln1273_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (1.46ns)   --->   "%r_V_890 = mul i15 %sext_ln1273_553, i15 32749"   --->   Operation 2229 'mul' 'r_V_890' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%trunc_ln818_844 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_890, i32 2, i32 14"   --->   Operation 2230 'partselect' 'trunc_ln818_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%shl_ln1273_383 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_611, i5 0"   --->   Operation 2231 'bitconcatenate' 'shl_ln1273_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns)   --->   "%sext_ln1273_557 = sext i14 %shl_ln1273_383"   --->   Operation 2232 'sext' 'sext_ln1273_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2233 [1/1] (0.76ns)   --->   "%r_V_891 = sub i15 %sext_ln1273_555, i15 %sext_ln1273_557"   --->   Operation 2233 'sub' 'r_V_891' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%trunc_ln818_845 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_891, i32 2, i32 14"   --->   Operation 2234 'partselect' 'trunc_ln818_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln1273_972 = sext i13 %trunc_ln818_845"   --->   Operation 2235 'sext' 'sext_ln1273_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (1.46ns)   --->   "%r_V_892 = mul i15 %sext_ln1273_553, i15 22"   --->   Operation 2236 'mul' 'r_V_892' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2237 [1/1] (0.00ns)   --->   "%trunc_ln818_846 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_892, i32 2, i32 14"   --->   Operation 2237 'partselect' 'trunc_ln818_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2238 [1/1] (1.46ns)   --->   "%r_V_893 = mul i15 %sext_ln1273_553, i15 32742"   --->   Operation 2238 'mul' 'r_V_893' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%trunc_ln818_847 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_893, i32 2, i32 14"   --->   Operation 2239 'partselect' 'trunc_ln818_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln1273_974 = sext i13 %trunc_ln818_847"   --->   Operation 2240 'sext' 'sext_ln1273_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (1.46ns)   --->   "%r_V_894 = mul i15 %sext_ln1273_553, i15 32739"   --->   Operation 2241 'mul' 'r_V_894' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2242 [1/1] (0.00ns)   --->   "%trunc_ln818_848 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_894, i32 2, i32 14"   --->   Operation 2242 'partselect' 'trunc_ln818_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2243 [1/1] (0.76ns)   --->   "%add_ln813_1231 = add i15 %sext_ln1273_950, i15 %sext_ln1273_929"   --->   Operation 2243 'add' 'add_ln813_1231' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2244 [1/1] (0.75ns)   --->   "%add_ln813_1233 = add i14 %sext_ln1273_939, i14 %sext_ln1273_944"   --->   Operation 2244 'add' 'add_ln813_1233' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2245 [1/1] (0.76ns)   --->   "%add_ln813_1239 = add i15 %sext_ln70_159, i15 %sext_ln70_161"   --->   Operation 2245 'add' 'add_ln813_1239' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2246 [1/1] (0.76ns)   --->   "%add_ln813_1244 = add i15 %sext_ln1273_951, i15 96"   --->   Operation 2246 'add' 'add_ln813_1244' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln813_667 = sext i15 %add_ln813_1244"   --->   Operation 2247 'sext' 'sext_ln813_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (0.77ns)   --->   "%add_ln813_1245 = add i16 %sext_ln813_667, i16 %sext_ln818_253"   --->   Operation 2248 'add' 'add_ln813_1245' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2249 [1/1] (0.76ns)   --->   "%add_ln813_1247 = add i15 %sext_ln1273_959, i15 %sext_ln70_158"   --->   Operation 2249 'add' 'add_ln813_1247' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2250 [1/1] (0.77ns)   --->   "%add_ln813_1256 = add i16 %sext_ln818_257, i16 %sext_ln818_261"   --->   Operation 2250 'add' 'add_ln813_1256' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2251 [1/1] (0.76ns)   --->   "%add_ln813_1257 = add i15 %sext_ln1273_932, i15 %sext_ln1273_943"   --->   Operation 2251 'add' 'add_ln813_1257' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2252 [1/1] (0.75ns)   --->   "%add_ln813_1259 = add i14 %sext_ln1273_927, i14 %sext_ln1273_934"   --->   Operation 2252 'add' 'add_ln813_1259' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2253 [1/1] (0.75ns)   --->   "%add_ln813_1267 = add i14 %sext_ln1273_938, i14 %sext_ln1273_949"   --->   Operation 2253 'add' 'add_ln813_1267' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln813_679 = sext i14 %add_ln813_1267"   --->   Operation 2254 'sext' 'sext_ln813_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.76ns)   --->   "%add_ln813_1268 = add i15 %sext_ln813_679, i15 %sext_ln1273_954"   --->   Operation 2255 'add' 'add_ln813_1268' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2256 [1/1] (0.75ns)   --->   "%add_ln813_1269 = add i14 %sext_ln1273_958, i14 %sext_ln1273_963"   --->   Operation 2256 'add' 'add_ln813_1269' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2257 [1/1] (0.77ns)   --->   "%add_ln813_1273 = add i16 %sext_ln818_248, i16 %sext_ln818_240"   --->   Operation 2257 'add' 'add_ln813_1273' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2258 [1/1] (0.75ns)   --->   "%add_ln813_1275 = add i14 %sext_ln1273_928, i14 %sext_ln1273_965"   --->   Operation 2258 'add' 'add_ln813_1275' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%sext_ln813_684 = sext i14 %add_ln813_1275"   --->   Operation 2259 'sext' 'sext_ln813_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.74ns)   --->   "%add_ln813_1276 = add i13 %sext_ln1273_970, i13 8064"   --->   Operation 2260 'add' 'add_ln813_1276' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln813_685 = sext i13 %add_ln813_1276"   --->   Operation 2261 'sext' 'sext_ln813_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (0.76ns)   --->   "%add_ln813_1277 = add i15 %sext_ln813_685, i15 %sext_ln813_684"   --->   Operation 2262 'add' 'add_ln813_1277' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2263 [1/1] (0.74ns)   --->   "%add_ln813_1279 = add i13 %sext_ln1273_495, i13 64"   --->   Operation 2263 'add' 'add_ln813_1279' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%sext_ln813_687 = sext i13 %add_ln813_1279"   --->   Operation 2264 'sext' 'sext_ln813_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.75ns)   --->   "%add_ln813_1280 = add i14 %sext_ln813_687, i14 %sext_ln70_157"   --->   Operation 2265 'add' 'add_ln813_1280' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2266 [1/1] (0.77ns)   --->   "%add_ln813_1286 = add i16 %sext_ln818_249, i16 %sext_ln818_254"   --->   Operation 2266 'add' 'add_ln813_1286' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2267 [1/1] (0.75ns)   --->   "%add_ln813_1288 = add i14 %sext_ln1273_972, i14 128"   --->   Operation 2267 'add' 'add_ln813_1288' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%sext_ln813_693 = sext i14 %add_ln813_1288"   --->   Operation 2268 'sext' 'sext_ln813_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.76ns)   --->   "%add_ln813_1289 = add i15 %sext_ln813_693, i15 %sext_ln1273_956"   --->   Operation 2269 'add' 'add_ln813_1289' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2270 [1/1] (0.78ns)   --->   "%add_ln813_1291 = add i16 %trunc_ln818_710, i16 %sext_ln818_250"   --->   Operation 2270 'add' 'add_ln813_1291' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2271 [1/1] (0.76ns)   --->   "%add_ln813_1297 = add i15 %sext_ln1273_952, i15 %sext_ln1273_957"   --->   Operation 2271 'add' 'add_ln813_1297' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2272 [1/1] (0.77ns)   --->   "%add_ln813_1301 = add i16 %sext_ln818_259, i16 %sext_ln818_241"   --->   Operation 2272 'add' 'add_ln813_1301' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2273 [1/1] (0.75ns)   --->   "%add_ln813_1302 = add i14 %sext_ln1273_930, i14 %sext_ln1273_934"   --->   Operation 2273 'add' 'add_ln813_1302' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2274 [1/1] (0.75ns)   --->   "%add_ln813_1304 = add i14 %sext_ln1273_935, i14 %sext_ln1273_962"   --->   Operation 2274 'add' 'add_ln813_1304' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2275 [1/1] (0.74ns)   --->   "%add_ln813_1305 = add i13 %sext_ln70_160, i13 8176"   --->   Operation 2275 'add' 'add_ln813_1305' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%sext_ln813_703 = sext i13 %add_ln813_1305"   --->   Operation 2276 'sext' 'sext_ln813_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.75ns)   --->   "%add_ln813_1306 = add i14 %sext_ln813_703, i14 %sext_ln1273_974"   --->   Operation 2277 'add' 'add_ln813_1306' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2278 [1/1] (0.76ns)   --->   "%add_ln813_1309 = add i15 %sext_ln70_163, i15 %sext_ln1273_960"   --->   Operation 2278 'add' 'add_ln813_1309' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2279 [1/1] (0.77ns)   --->   "%add_ln813_1313 = add i16 %sext_ln818_245, i16 %sext_ln818_260"   --->   Operation 2279 'add' 'add_ln813_1313' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2280 [1/1] (0.74ns)   --->   "%add_ln813_1319 = add i13 %sext_ln1273_970, i13 16"   --->   Operation 2280 'add' 'add_ln813_1319' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%sext_ln813_711 = sext i13 %add_ln813_1319"   --->   Operation 2281 'sext' 'sext_ln813_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (0.75ns)   --->   "%add_ln813_1320 = add i14 %sext_ln813_711, i14 %sext_ln1273_968"   --->   Operation 2282 'add' 'add_ln813_1320' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln1273_559 = sext i9 %data_buf_V_612"   --->   Operation 2283 'sext' 'sext_ln1273_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%shl_ln1273_384 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_612, i5 0"   --->   Operation 2284 'bitconcatenate' 'shl_ln1273_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln1273_561 = sext i14 %shl_ln1273_384"   --->   Operation 2285 'sext' 'sext_ln1273_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.76ns)   --->   "%r_V_895 = sub i15 %sext_ln1273_561, i15 %sext_ln1273_559"   --->   Operation 2286 'sub' 'r_V_895' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%trunc_ln818_849 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_895, i32 2, i32 14"   --->   Operation 2287 'partselect' 'trunc_ln818_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%sext_ln818_262 = sext i13 %trunc_ln818_849"   --->   Operation 2288 'sext' 'sext_ln818_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%shl_ln818_214 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_612, i3 0"   --->   Operation 2289 'bitconcatenate' 'shl_ln818_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (0.00ns)   --->   "%sext_ln1273_562 = sext i12 %shl_ln818_214"   --->   Operation 2290 'sext' 'sext_ln1273_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_374 = sub i15 0, i15 %sext_ln1273_561"   --->   Operation 2291 'sub' 'sub_ln1273_374' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2292 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_896 = sub i15 %sub_ln1273_374, i15 %sext_ln1273_559"   --->   Operation 2292 'sub' 'r_V_896' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln818_850 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_896, i32 2, i32 14"   --->   Operation 2293 'partselect' 'trunc_ln818_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%sext_ln818_263 = sext i13 %trunc_ln818_850"   --->   Operation 2294 'sext' 'sext_ln818_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.76ns)   --->   "%r_V_897 = sub i15 %sext_ln1273_559, i15 %sext_ln1273_561"   --->   Operation 2295 'sub' 'r_V_897' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%trunc_ln818_851 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_897, i32 2, i32 14"   --->   Operation 2296 'partselect' 'trunc_ln818_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%sext_ln1273_976 = sext i13 %trunc_ln818_851"   --->   Operation 2297 'sext' 'sext_ln1273_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%sext_ln1273_563 = sext i12 %shl_ln818_214"   --->   Operation 2298 'sext' 'sext_ln1273_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (0.76ns)   --->   "%r_V_898 = sub i15 %sext_ln1273_561, i15 %sext_ln1273_563"   --->   Operation 2299 'sub' 'r_V_898' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%trunc_ln818_852 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_898, i32 2, i32 14"   --->   Operation 2300 'partselect' 'trunc_ln818_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (0.00ns)   --->   "%sext_ln1273_564 = sext i9 %data_buf_V_613"   --->   Operation 2301 'sext' 'sext_ln1273_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%shl_ln1273_385 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_613, i5 0"   --->   Operation 2302 'bitconcatenate' 'shl_ln1273_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%sext_ln1273_565 = sext i14 %shl_ln1273_385"   --->   Operation 2303 'sext' 'sext_ln1273_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%shl_ln1273_386 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_613, i3 0"   --->   Operation 2304 'bitconcatenate' 'shl_ln1273_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (0.00ns)   --->   "%sext_ln1273_566 = sext i12 %shl_ln1273_386"   --->   Operation 2305 'sext' 'sext_ln1273_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2306 [1/1] (0.76ns)   --->   "%r_V_899 = sub i15 %sext_ln1273_566, i15 %sext_ln1273_565"   --->   Operation 2306 'sub' 'r_V_899' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%trunc_ln818_853 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_899, i32 2, i32 14"   --->   Operation 2307 'partselect' 'trunc_ln818_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (0.00ns)   --->   "%sext_ln1273_977 = sext i13 %trunc_ln818_853"   --->   Operation 2308 'sext' 'sext_ln1273_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2309 [1/1] (1.46ns)   --->   "%r_V_900 = mul i15 %sext_ln1273_564, i15 32742"   --->   Operation 2309 'mul' 'r_V_900' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2310 [1/1] (0.00ns)   --->   "%trunc_ln818_854 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_900, i32 2, i32 14"   --->   Operation 2310 'partselect' 'trunc_ln818_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%sext_ln70_165 = sext i13 %trunc_ln818_854" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2311 'sext' 'sext_ln70_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (0.00ns)   --->   "%sext_ln70_166 = sext i13 %trunc_ln818_854" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2312 'sext' 'sext_ln70_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%sext_ln1273_567 = sext i9 %data_buf_V_614"   --->   Operation 2313 'sext' 'sext_ln1273_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (0.00ns)   --->   "%sext_ln1273_568 = sext i9 %data_buf_V_614"   --->   Operation 2314 'sext' 'sext_ln1273_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%sext_ln1273_569 = sext i9 %data_buf_V_614"   --->   Operation 2315 'sext' 'sext_ln1273_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (1.46ns)   --->   "%r_V_901 = mul i15 %sext_ln1273_569, i15 32746"   --->   Operation 2316 'mul' 'r_V_901' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%trunc_ln818_855 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_901, i32 2, i32 14"   --->   Operation 2317 'partselect' 'trunc_ln818_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln1273_978 = sext i13 %trunc_ln818_855"   --->   Operation 2318 'sext' 'sext_ln1273_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (1.46ns)   --->   "%r_V_906 = mul i15 %sext_ln1273_569, i15 19"   --->   Operation 2319 'mul' 'r_V_906' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%trunc_ln818_860 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_906, i32 2, i32 14"   --->   Operation 2320 'partselect' 'trunc_ln818_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%sext_ln1273_979 = sext i13 %trunc_ln818_860"   --->   Operation 2321 'sext' 'sext_ln1273_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (1.46ns)   --->   "%r_V_907 = mul i15 %sext_ln1273_569, i15 32741"   --->   Operation 2322 'mul' 'r_V_907' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2323 [1/1] (0.00ns)   --->   "%trunc_ln818_861 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_907, i32 2, i32 14"   --->   Operation 2323 'partselect' 'trunc_ln818_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2324 [1/1] (1.46ns)   --->   "%r_V_908 = mul i16 %sext_ln1273_567, i16 65501"   --->   Operation 2324 'mul' 'r_V_908' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%trunc_ln818_862 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_908, i32 2, i32 15"   --->   Operation 2325 'partselect' 'trunc_ln818_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln1273_981 = sext i14 %trunc_ln818_862"   --->   Operation 2326 'sext' 'sext_ln1273_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (1.46ns)   --->   "%r_V_909 = mul i17 %sext_ln1273_568, i17 85"   --->   Operation 2327 'mul' 'r_V_909' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%trunc_ln818_863 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_909, i32 2, i32 16"   --->   Operation 2328 'partselect' 'trunc_ln818_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln818_267 = sext i15 %trunc_ln818_863"   --->   Operation 2329 'sext' 'sext_ln818_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (0.00ns)   --->   "%sext_ln1273_571 = sext i9 %data_buf_V_615"   --->   Operation 2330 'sext' 'sext_ln1273_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%sext_ln1273_572 = sext i9 %data_buf_V_615"   --->   Operation 2331 'sext' 'sext_ln1273_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (0.00ns)   --->   "%sext_ln1273_573 = sext i9 %data_buf_V_615"   --->   Operation 2332 'sext' 'sext_ln1273_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2333 [1/1] (1.46ns)   --->   "%r_V_911 = mul i17 %sext_ln1273_573, i17 102"   --->   Operation 2333 'mul' 'r_V_911' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%trunc_ln818_865 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_911, i32 2, i32 16"   --->   Operation 2334 'partselect' 'trunc_ln818_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (1.46ns)   --->   "%r_V_912 = mul i17 %sext_ln1273_573, i17 73"   --->   Operation 2335 'mul' 'r_V_912' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2336 [1/1] (0.00ns)   --->   "%trunc_ln818_866 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_912, i32 2, i32 16"   --->   Operation 2336 'partselect' 'trunc_ln818_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%sext_ln818_270 = sext i15 %trunc_ln818_866"   --->   Operation 2337 'sext' 'sext_ln818_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (1.46ns)   --->   "%r_V_913 = mul i15 %sext_ln1273_572, i15 32742"   --->   Operation 2338 'mul' 'r_V_913' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%trunc_ln818_867 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_913, i32 2, i32 14"   --->   Operation 2339 'partselect' 'trunc_ln818_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (1.46ns)   --->   "%r_V_914 = mul i17 %sext_ln1273_573, i17 130988"   --->   Operation 2340 'mul' 'r_V_914' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2341 [1/1] (0.00ns)   --->   "%trunc_ln818_868 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_914, i32 2, i32 16"   --->   Operation 2341 'partselect' 'trunc_ln818_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%sext_ln818_271 = sext i15 %trunc_ln818_868"   --->   Operation 2342 'sext' 'sext_ln818_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (1.46ns)   --->   "%r_V_915 = mul i15 %sext_ln1273_572, i15 32743"   --->   Operation 2343 'mul' 'r_V_915' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2344 [1/1] (0.00ns)   --->   "%trunc_ln818_869 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_915, i32 2, i32 14"   --->   Operation 2344 'partselect' 'trunc_ln818_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%sext_ln1273_983 = sext i13 %trunc_ln818_869"   --->   Operation 2345 'sext' 'sext_ln1273_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (1.46ns)   --->   "%r_V_916 = mul i16 %sext_ln1273_571, i16 55"   --->   Operation 2346 'mul' 'r_V_916' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%trunc_ln818_870 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_916, i32 2, i32 15"   --->   Operation 2347 'partselect' 'trunc_ln818_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln70_167 = sext i14 %trunc_ln818_870" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2348 'sext' 'sext_ln70_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (0.00ns)   --->   "%sext_ln1273_574 = sext i9 %data_buf_V_616"   --->   Operation 2349 'sext' 'sext_ln1273_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2350 [1/1] (1.46ns)   --->   "%r_V_917 = mul i15 %sext_ln1273_574, i15 29"   --->   Operation 2350 'mul' 'r_V_917' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%trunc_ln818_871 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_917, i32 2, i32 14"   --->   Operation 2351 'partselect' 'trunc_ln818_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (0.00ns)   --->   "%sext_ln818_272 = sext i13 %trunc_ln818_871"   --->   Operation 2352 'sext' 'sext_ln818_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2353 [1/1] (1.46ns)   --->   "%r_V_918 = mul i15 %sext_ln1273_574, i15 32746"   --->   Operation 2353 'mul' 'r_V_918' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%trunc_ln818_872 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_918, i32 2, i32 14"   --->   Operation 2354 'partselect' 'trunc_ln818_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%sext_ln1273_984 = sext i13 %trunc_ln818_872"   --->   Operation 2355 'sext' 'sext_ln1273_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (1.46ns)   --->   "%r_V_920 = mul i15 %sext_ln1273_574, i15 21"   --->   Operation 2356 'mul' 'r_V_920' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%trunc_ln818_874 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_920, i32 2, i32 14"   --->   Operation 2357 'partselect' 'trunc_ln818_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%sext_ln1273_577 = sext i9 %data_buf_V_617"   --->   Operation 2358 'sext' 'sext_ln1273_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln1273_578 = sext i9 %data_buf_V_617"   --->   Operation 2359 'sext' 'sext_ln1273_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%shl_ln1273_390 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_617, i5 0"   --->   Operation 2360 'bitconcatenate' 'shl_ln1273_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln1273_580 = sext i14 %shl_ln1273_390"   --->   Operation 2361 'sext' 'sext_ln1273_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%shl_ln1273_391 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_617, i2 0"   --->   Operation 2362 'bitconcatenate' 'shl_ln1273_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (0.00ns)   --->   "%sext_ln1273_581 = sext i11 %shl_ln1273_391"   --->   Operation 2363 'sext' 'sext_ln1273_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2364 [1/1] (0.76ns)   --->   "%r_V_921 = sub i15 %sext_ln1273_581, i15 %sext_ln1273_580"   --->   Operation 2364 'sub' 'r_V_921' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%trunc_ln818_875 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_921, i32 2, i32 14"   --->   Operation 2365 'partselect' 'trunc_ln818_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (0.00ns)   --->   "%sext_ln1273_987 = sext i13 %trunc_ln818_875"   --->   Operation 2366 'sext' 'sext_ln1273_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2367 [1/1] (1.46ns)   --->   "%r_V_922 = mul i15 %sext_ln1273_578, i15 32741"   --->   Operation 2367 'mul' 'r_V_922' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%trunc_ln818_876 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_922, i32 2, i32 14"   --->   Operation 2368 'partselect' 'trunc_ln818_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%sext_ln1273_988 = sext i13 %trunc_ln818_876"   --->   Operation 2369 'sext' 'sext_ln1273_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (1.46ns)   --->   "%r_V_923 = mul i15 %sext_ln1273_578, i15 32747"   --->   Operation 2370 'mul' 'r_V_923' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%trunc_ln818_877 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_923, i32 2, i32 14"   --->   Operation 2371 'partselect' 'trunc_ln818_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.76ns)   --->   "%r_V_924 = sub i15 %sext_ln1273_580, i15 %sext_ln1273_581"   --->   Operation 2372 'sub' 'r_V_924' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2373 [1/1] (0.00ns)   --->   "%trunc_ln818_878 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_924, i32 2, i32 14"   --->   Operation 2373 'partselect' 'trunc_ln818_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2374 [1/1] (1.46ns)   --->   "%r_V_925 = mul i15 %sext_ln1273_578, i15 23"   --->   Operation 2374 'mul' 'r_V_925' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2375 [1/1] (0.00ns)   --->   "%trunc_ln818_879 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_925, i32 2, i32 14"   --->   Operation 2375 'partselect' 'trunc_ln818_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2376 [1/1] (1.46ns)   --->   "%r_V_926 = mul i16 %sext_ln1273_577, i16 65499"   --->   Operation 2376 'mul' 'r_V_926' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%trunc_ln818_880 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_926, i32 2, i32 15"   --->   Operation 2377 'partselect' 'trunc_ln818_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (0.00ns)   --->   "%sext_ln1273_992 = sext i14 %trunc_ln818_880"   --->   Operation 2378 'sext' 'sext_ln1273_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%sext_ln1273_584 = sext i9 %data_buf_V_618"   --->   Operation 2379 'sext' 'sext_ln1273_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (1.46ns)   --->   "%r_V_928 = mul i15 %sext_ln1273_584, i15 32747"   --->   Operation 2380 'mul' 'r_V_928' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%trunc_ln818_882 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_928, i32 2, i32 14"   --->   Operation 2381 'partselect' 'trunc_ln818_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln1273_993 = sext i13 %trunc_ln818_882"   --->   Operation 2382 'sext' 'sext_ln1273_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (1.46ns)   --->   "%r_V_929 = mul i15 %sext_ln1273_584, i15 32739"   --->   Operation 2383 'mul' 'r_V_929' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%trunc_ln818_883 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_929, i32 2, i32 14"   --->   Operation 2384 'partselect' 'trunc_ln818_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (1.46ns)   --->   "%r_V_930 = mul i15 %sext_ln1273_584, i15 32746"   --->   Operation 2385 'mul' 'r_V_930' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%trunc_ln818_884 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_930, i32 2, i32 14"   --->   Operation 2386 'partselect' 'trunc_ln818_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%shl_ln1273_393 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_618, i4 0"   --->   Operation 2387 'bitconcatenate' 'shl_ln1273_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (0.00ns)   --->   "%sext_ln1273_585 = sext i13 %shl_ln1273_393"   --->   Operation 2388 'sext' 'sext_ln1273_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%shl_ln1273_394 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_618, i2 0"   --->   Operation 2389 'bitconcatenate' 'shl_ln1273_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln1273_586 = sext i11 %shl_ln1273_394"   --->   Operation 2390 'sext' 'sext_ln1273_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (0.75ns)   --->   "%r_V_931 = add i14 %sext_ln1273_585, i14 %sext_ln1273_586"   --->   Operation 2391 'add' 'r_V_931' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2392 [1/1] (0.00ns)   --->   "%trunc_ln818_885 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_931, i32 2, i32 13"   --->   Operation 2392 'partselect' 'trunc_ln818_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%sext_ln70_168 = sext i12 %trunc_ln818_885" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2393 'sext' 'sext_ln70_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (0.00ns)   --->   "%sext_ln1273_587 = sext i9 %data_buf_V_619"   --->   Operation 2394 'sext' 'sext_ln1273_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2395 [1/1] (1.46ns)   --->   "%r_V_932 = mul i15 %sext_ln1273_587, i15 25"   --->   Operation 2395 'mul' 'r_V_932' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%trunc_ln818_886 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_932, i32 2, i32 14"   --->   Operation 2396 'partselect' 'trunc_ln818_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%sext_ln1273_590 = sext i9 %data_buf_V_620"   --->   Operation 2397 'sext' 'sext_ln1273_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (1.46ns)   --->   "%r_V_934 = mul i16 %sext_ln1273_590, i16 59"   --->   Operation 2398 'mul' 'r_V_934' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%trunc_ln818_888 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_934, i32 2, i32 15"   --->   Operation 2399 'partselect' 'trunc_ln818_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln818_275 = sext i14 %trunc_ln818_888"   --->   Operation 2400 'sext' 'sext_ln818_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2401 [1/1] (1.46ns)   --->   "%r_V_935 = mul i16 %sext_ln1273_590, i16 65491"   --->   Operation 2401 'mul' 'r_V_935' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln818_889 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_935, i32 2, i32 15"   --->   Operation 2402 'partselect' 'trunc_ln818_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (1.46ns)   --->   "%r_V_936 = mul i16 %sext_ln1273_590, i16 42"   --->   Operation 2403 'mul' 'r_V_936' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%trunc_ln818_890 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_936, i32 2, i32 15"   --->   Operation 2404 'partselect' 'trunc_ln818_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln70_169 = sext i14 %trunc_ln818_890" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2405 'sext' 'sext_ln70_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%sext_ln1273_114 = sext i9 %data_buf_V_621"   --->   Operation 2406 'sext' 'sext_ln1273_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln1273_593 = sext i9 %data_buf_V_621"   --->   Operation 2407 'sext' 'sext_ln1273_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (0.00ns)   --->   "%sext_ln1273_594 = sext i9 %data_buf_V_621"   --->   Operation 2408 'sext' 'sext_ln1273_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%sext_ln1273_595 = sext i9 %data_buf_V_621"   --->   Operation 2409 'sext' 'sext_ln1273_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%shl_ln1273_397 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_621, i5 0"   --->   Operation 2410 'bitconcatenate' 'shl_ln1273_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%sext_ln1273_597 = sext i14 %shl_ln1273_397"   --->   Operation 2411 'sext' 'sext_ln1273_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%shl_ln1273_398 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_621, i1 0"   --->   Operation 2412 'bitconcatenate' 'shl_ln1273_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln1273_598 = sext i10 %shl_ln1273_398"   --->   Operation 2413 'sext' 'sext_ln1273_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln1273_599 = sext i10 %shl_ln1273_398"   --->   Operation 2414 'sext' 'sext_ln1273_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.76ns)   --->   "%r_V_937 = sub i15 %sext_ln1273_599, i15 %sext_ln1273_597"   --->   Operation 2415 'sub' 'r_V_937' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%trunc_ln818_891 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_937, i32 2, i32 14"   --->   Operation 2416 'partselect' 'trunc_ln818_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (0.00ns)   --->   "%sext_ln1273_998 = sext i13 %trunc_ln818_891"   --->   Operation 2417 'sext' 'sext_ln1273_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2418 [1/1] (1.46ns)   --->   "%r_V_938 = mul i16 %sext_ln1273_595, i16 65498"   --->   Operation 2418 'mul' 'r_V_938' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%trunc_ln818_892 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_938, i32 2, i32 15"   --->   Operation 2419 'partselect' 'trunc_ln818_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (0.00ns)   --->   "%sext_ln1273_999 = sext i14 %trunc_ln818_892"   --->   Operation 2420 'sext' 'sext_ln1273_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%shl_ln1273_399 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_621, i6 0"   --->   Operation 2421 'bitconcatenate' 'shl_ln1273_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%sext_ln1273_600 = sext i15 %shl_ln1273_399"   --->   Operation 2422 'sext' 'sext_ln1273_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_387 = sub i16 0, i16 %sext_ln1273_600"   --->   Operation 2423 'sub' 'sub_ln1273_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2424 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_939 = sub i16 %sub_ln1273_387, i16 %sext_ln1273_598"   --->   Operation 2424 'sub' 'r_V_939' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%trunc_ln818_893 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_939, i32 2, i32 15"   --->   Operation 2425 'partselect' 'trunc_ln818_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (0.00ns)   --->   "%sext_ln1273_1000 = sext i14 %trunc_ln818_893"   --->   Operation 2426 'sext' 'sext_ln1273_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2427 [1/1] (1.46ns)   --->   "%r_V_940 = mul i17 %sext_ln1273_593, i17 100"   --->   Operation 2427 'mul' 'r_V_940' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%trunc_ln818_894 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_940, i32 2, i32 16"   --->   Operation 2428 'partselect' 'trunc_ln818_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln818_276 = sext i15 %trunc_ln818_894"   --->   Operation 2429 'sext' 'sext_ln818_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (1.46ns)   --->   "%r_V_941 = mul i18 %sext_ln1273_114, i18 183"   --->   Operation 2430 'mul' 'r_V_941' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%trunc_ln818_804 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_941, i32 2, i32 17"   --->   Operation 2431 'partselect' 'trunc_ln818_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (1.46ns)   --->   "%r_V_942 = mul i16 %sext_ln1273_595, i16 35"   --->   Operation 2432 'mul' 'r_V_942' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2433 [1/1] (0.00ns)   --->   "%trunc_ln818_895 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_942, i32 2, i32 15"   --->   Operation 2433 'partselect' 'trunc_ln818_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%sext_ln1273_1001 = sext i14 %trunc_ln818_895"   --->   Operation 2434 'sext' 'sext_ln1273_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (1.46ns)   --->   "%r_V_945 = mul i15 %sext_ln1273_594, i15 29"   --->   Operation 2435 'mul' 'r_V_945' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2436 [1/1] (0.00ns)   --->   "%trunc_ln818_899 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_945, i32 2, i32 14"   --->   Operation 2436 'partselect' 'trunc_ln818_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2437 [1/1] (1.46ns)   --->   "%r_V_946 = mul i17 %sext_ln1273_593, i17 130980"   --->   Operation 2437 'mul' 'r_V_946' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%trunc_ln818_900 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_946, i32 2, i32 16"   --->   Operation 2438 'partselect' 'trunc_ln818_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln818_279 = sext i15 %trunc_ln818_900"   --->   Operation 2439 'sext' 'sext_ln818_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2440 [1/1] (1.46ns)   --->   "%r_V_950 = mul i16 %sext_ln1273_595, i16 58"   --->   Operation 2440 'mul' 'r_V_950' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%trunc_ln818_902 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_950, i32 2, i32 15"   --->   Operation 2441 'partselect' 'trunc_ln818_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (0.00ns)   --->   "%sext_ln1273_602 = sext i9 %data_buf_V_622"   --->   Operation 2442 'sext' 'sext_ln1273_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2443 [1/1] (1.46ns)   --->   "%r_V_951 = mul i16 %sext_ln1273_602, i16 54"   --->   Operation 2443 'mul' 'r_V_951' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%trunc_ln818_903 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_951, i32 2, i32 15"   --->   Operation 2444 'partselect' 'trunc_ln818_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (0.00ns)   --->   "%sext_ln1273_1003 = sext i14 %trunc_ln818_903"   --->   Operation 2445 'sext' 'sext_ln1273_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2446 [1/1] (1.46ns)   --->   "%r_V_952 = mul i16 %sext_ln1273_602, i16 65478"   --->   Operation 2446 'mul' 'r_V_952' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%trunc_ln818_904 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_952, i32 2, i32 15"   --->   Operation 2447 'partselect' 'trunc_ln818_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%shl_ln1273_400 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_622, i6 0"   --->   Operation 2448 'bitconcatenate' 'shl_ln1273_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln1273_603 = sext i15 %shl_ln1273_400"   --->   Operation 2449 'sext' 'sext_ln1273_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%shl_ln1273_401 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_622, i1 0"   --->   Operation 2450 'bitconcatenate' 'shl_ln1273_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%sext_ln1273_604 = sext i10 %shl_ln1273_401"   --->   Operation 2451 'sext' 'sext_ln1273_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.77ns)   --->   "%r_V_953 = sub i16 %sext_ln1273_604, i16 %sext_ln1273_603"   --->   Operation 2452 'sub' 'r_V_953' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2453 [1/1] (0.00ns)   --->   "%trunc_ln818_906 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_953, i32 2, i32 15"   --->   Operation 2453 'partselect' 'trunc_ln818_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%sext_ln1273_1005 = sext i14 %trunc_ln818_906"   --->   Operation 2454 'sext' 'sext_ln1273_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (1.46ns)   --->   "%r_V_954 = mul i16 %sext_ln1273_602, i16 46"   --->   Operation 2455 'mul' 'r_V_954' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln818_908 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_954, i32 2, i32 15"   --->   Operation 2456 'partselect' 'trunc_ln818_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.00ns)   --->   "%sext_ln1273_1006 = sext i14 %trunc_ln818_908"   --->   Operation 2457 'sext' 'sext_ln1273_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2458 [1/1] (1.46ns)   --->   "%r_V_955 = mul i16 %sext_ln1273_602, i16 52"   --->   Operation 2458 'mul' 'r_V_955' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2459 [1/1] (0.00ns)   --->   "%trunc_ln818_909 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_955, i32 2, i32 15"   --->   Operation 2459 'partselect' 'trunc_ln818_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%sext_ln70_171 = sext i14 %trunc_ln818_909" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2460 'sext' 'sext_ln70_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%sext_ln1273_605 = sext i9 %data_buf_V_623"   --->   Operation 2461 'sext' 'sext_ln1273_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln1273_606 = sext i9 %data_buf_V_623"   --->   Operation 2462 'sext' 'sext_ln1273_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%shl_ln1273_402 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_623, i5 0"   --->   Operation 2463 'bitconcatenate' 'shl_ln1273_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln1273_607 = sext i14 %shl_ln1273_402"   --->   Operation 2464 'sext' 'sext_ln1273_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%shl_ln1273_403 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_623, i3 0"   --->   Operation 2465 'bitconcatenate' 'shl_ln1273_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%sext_ln1273_608 = sext i12 %shl_ln1273_403"   --->   Operation 2466 'sext' 'sext_ln1273_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.76ns)   --->   "%r_V_956 = sub i15 %sext_ln1273_607, i15 %sext_ln1273_608"   --->   Operation 2467 'sub' 'r_V_956' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%trunc_ln818_910 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_956, i32 2, i32 14"   --->   Operation 2468 'partselect' 'trunc_ln818_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (0.00ns)   --->   "%sext_ln1273_1007 = sext i13 %trunc_ln818_910"   --->   Operation 2469 'sext' 'sext_ln1273_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2470 [1/1] (1.46ns)   --->   "%r_V_958 = mul i17 %sext_ln1273_606, i17 130972"   --->   Operation 2470 'mul' 'r_V_958' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2471 [1/1] (0.00ns)   --->   "%trunc_ln818_911 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_958, i32 2, i32 16"   --->   Operation 2471 'partselect' 'trunc_ln818_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%sext_ln818_281 = sext i15 %trunc_ln818_911"   --->   Operation 2472 'sext' 'sext_ln818_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (1.46ns)   --->   "%r_V_959 = mul i16 %sext_ln1273_605, i16 65490"   --->   Operation 2473 'mul' 'r_V_959' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%trunc_ln818_912 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_959, i32 2, i32 15"   --->   Operation 2474 'partselect' 'trunc_ln818_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%sext_ln1273_1008 = sext i14 %trunc_ln818_912"   --->   Operation 2475 'sext' 'sext_ln1273_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (1.46ns)   --->   "%r_V_960 = mul i16 %sext_ln1273_605, i16 53"   --->   Operation 2476 'mul' 'r_V_960' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%trunc_ln818_913 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_960, i32 2, i32 15"   --->   Operation 2477 'partselect' 'trunc_ln818_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln1273_1009 = sext i14 %trunc_ln818_913"   --->   Operation 2478 'sext' 'sext_ln1273_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (0.00ns)   --->   "%shl_ln1273_404 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_623, i6 0"   --->   Operation 2479 'bitconcatenate' 'shl_ln1273_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%sext_ln1273_609 = sext i15 %shl_ln1273_404"   --->   Operation 2480 'sext' 'sext_ln1273_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_391 = sub i16 0, i16 %sext_ln1273_609"   --->   Operation 2481 'sub' 'sub_ln1273_391' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2482 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_961 = sub i16 %sub_ln1273_391, i16 %sext_ln1273_605"   --->   Operation 2482 'sub' 'r_V_961' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%trunc_ln818_914 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_961, i32 2, i32 15"   --->   Operation 2483 'partselect' 'trunc_ln818_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (0.00ns)   --->   "%sext_ln818_282 = sext i14 %trunc_ln818_914"   --->   Operation 2484 'sext' 'sext_ln818_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%shl_ln1273_405 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_623, i4 0"   --->   Operation 2485 'bitconcatenate' 'shl_ln1273_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%sext_ln1273_610 = sext i13 %shl_ln1273_405"   --->   Operation 2486 'sext' 'sext_ln1273_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (0.77ns)   --->   "%r_V_962 = sub i16 %sext_ln1273_610, i16 %sext_ln1273_609"   --->   Operation 2487 'sub' 'r_V_962' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%trunc_ln818_915 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_962, i32 2, i32 15"   --->   Operation 2488 'partselect' 'trunc_ln818_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (0.00ns)   --->   "%sext_ln1273_611 = sext i9 %data_buf_V_624"   --->   Operation 2489 'sext' 'sext_ln1273_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%sext_ln1273_612 = sext i9 %data_buf_V_624"   --->   Operation 2490 'sext' 'sext_ln1273_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (1.46ns)   --->   "%r_V_964 = mul i15 %sext_ln1273_612, i15 32741"   --->   Operation 2491 'mul' 'r_V_964' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%trunc_ln818_917 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_964, i32 2, i32 14"   --->   Operation 2492 'partselect' 'trunc_ln818_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (0.00ns)   --->   "%sext_ln1273_1011 = sext i13 %trunc_ln818_917"   --->   Operation 2493 'sext' 'sext_ln1273_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2494 [1/1] (1.46ns)   --->   "%r_V_965 = mul i17 %sext_ln1273_611, i17 130967"   --->   Operation 2494 'mul' 'r_V_965' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%trunc_ln818_918 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_965, i32 2, i32 16"   --->   Operation 2495 'partselect' 'trunc_ln818_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns)   --->   "%sext_ln818_283 = sext i15 %trunc_ln818_918"   --->   Operation 2496 'sext' 'sext_ln818_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2497 [1/1] (0.00ns)   --->   "%sext_ln1273_613 = sext i9 %data_buf_V_625"   --->   Operation 2497 'sext' 'sext_ln1273_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%sext_ln1273_614 = sext i9 %data_buf_V_625"   --->   Operation 2498 'sext' 'sext_ln1273_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (1.46ns)   --->   "%r_V_966 = mul i15 %sext_ln1273_614, i15 32743"   --->   Operation 2499 'mul' 'r_V_966' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%trunc_ln818_919 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_966, i32 2, i32 14"   --->   Operation 2500 'partselect' 'trunc_ln818_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (0.00ns)   --->   "%sext_ln1273_1012 = sext i13 %trunc_ln818_919"   --->   Operation 2501 'sext' 'sext_ln1273_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%shl_ln1273_406 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_625, i5 0"   --->   Operation 2502 'bitconcatenate' 'shl_ln1273_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln1273_615 = sext i14 %shl_ln1273_406"   --->   Operation 2503 'sext' 'sext_ln1273_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%shl_ln1273_407 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_625, i3 0"   --->   Operation 2504 'bitconcatenate' 'shl_ln1273_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln1273_616 = sext i12 %shl_ln1273_407"   --->   Operation 2505 'sext' 'sext_ln1273_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.76ns)   --->   "%r_V_967 = sub i15 %sext_ln1273_615, i15 %sext_ln1273_616"   --->   Operation 2506 'sub' 'r_V_967' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%trunc_ln818_920 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_967, i32 2, i32 14"   --->   Operation 2507 'partselect' 'trunc_ln818_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln1273_1014 = sext i13 %trunc_ln818_920"   --->   Operation 2508 'sext' 'sext_ln1273_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%shl_ln1273_408 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_625, i4 0"   --->   Operation 2509 'bitconcatenate' 'shl_ln1273_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln1273_617 = sext i13 %shl_ln1273_408"   --->   Operation 2510 'sext' 'sext_ln1273_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (0.75ns)   --->   "%sub_ln1273_395 = sub i14 0, i14 %sext_ln1273_617"   --->   Operation 2511 'sub' 'sub_ln1273_395' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%shl_ln1273_409 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_625, i1 0"   --->   Operation 2512 'bitconcatenate' 'shl_ln1273_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln1273_618 = sext i10 %shl_ln1273_409"   --->   Operation 2513 'sext' 'sext_ln1273_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (0.76ns)   --->   "%r_V_968 = sub i14 %sub_ln1273_395, i14 %sext_ln1273_618"   --->   Operation 2514 'sub' 'r_V_968' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%trunc_ln818_921 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_968, i32 2, i32 13"   --->   Operation 2515 'partselect' 'trunc_ln818_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (1.46ns)   --->   "%r_V_969 = mul i15 %sext_ln1273_614, i15 21"   --->   Operation 2516 'mul' 'r_V_969' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%trunc_ln818_923 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_969, i32 2, i32 14"   --->   Operation 2517 'partselect' 'trunc_ln818_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (0.76ns)   --->   "%r_V_970 = sub i14 %sub_ln1273_395, i14 %sext_ln1273_613"   --->   Operation 2518 'sub' 'r_V_970' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2519 [1/1] (0.00ns)   --->   "%trunc_ln818_924 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_970, i32 2, i32 13"   --->   Operation 2519 'partselect' 'trunc_ln818_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%sext_ln1273_1017 = sext i12 %trunc_ln818_924"   --->   Operation 2520 'sext' 'sext_ln1273_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (0.00ns)   --->   "%sext_ln1273_620 = sext i9 %data_buf_V_626"   --->   Operation 2521 'sext' 'sext_ln1273_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2522 [1/1] (1.46ns)   --->   "%r_V_971 = mul i15 %sext_ln1273_620, i15 27"   --->   Operation 2522 'mul' 'r_V_971' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%trunc_ln818_925 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_971, i32 2, i32 14"   --->   Operation 2523 'partselect' 'trunc_ln818_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%shl_ln1273_410 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_626, i4 0"   --->   Operation 2524 'bitconcatenate' 'shl_ln1273_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln1273_621 = sext i13 %shl_ln1273_410"   --->   Operation 2525 'sext' 'sext_ln1273_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_398 = sub i14 0, i14 %sext_ln1273_621"   --->   Operation 2526 'sub' 'sub_ln1273_398' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%shl_ln1273_411 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_626, i2 0"   --->   Operation 2527 'bitconcatenate' 'shl_ln1273_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (0.00ns)   --->   "%sext_ln1273_622 = sext i11 %shl_ln1273_411"   --->   Operation 2528 'sext' 'sext_ln1273_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%sext_ln1273_623 = sext i11 %shl_ln1273_411"   --->   Operation 2529 'sext' 'sext_ln1273_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_972 = sub i14 %sub_ln1273_398, i14 %sext_ln1273_623"   --->   Operation 2530 'sub' 'r_V_972' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%trunc_ln818_926 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_972, i32 2, i32 13"   --->   Operation 2531 'partselect' 'trunc_ln818_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%sext_ln1273_1019 = sext i12 %trunc_ln818_926"   --->   Operation 2532 'sext' 'sext_ln1273_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (1.46ns)   --->   "%r_V_973 = mul i15 %sext_ln1273_620, i15 32749"   --->   Operation 2533 'mul' 'r_V_973' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%trunc_ln818_927 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_973, i32 2, i32 14"   --->   Operation 2534 'partselect' 'trunc_ln818_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (0.00ns)   --->   "%shl_ln1273_412 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_626, i5 0"   --->   Operation 2535 'bitconcatenate' 'shl_ln1273_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%sext_ln1273_624 = sext i14 %shl_ln1273_412"   --->   Operation 2536 'sext' 'sext_ln1273_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (0.76ns)   --->   "%r_V_974 = sub i15 %sext_ln1273_622, i15 %sext_ln1273_624"   --->   Operation 2537 'sub' 'r_V_974' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%trunc_ln818_928 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_974, i32 2, i32 14"   --->   Operation 2538 'partselect' 'trunc_ln818_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln1273_1021 = sext i13 %trunc_ln818_928"   --->   Operation 2539 'sext' 'sext_ln1273_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (1.46ns)   --->   "%r_V_975 = mul i15 %sext_ln1273_620, i15 22"   --->   Operation 2540 'mul' 'r_V_975' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%trunc_ln818_929 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_975, i32 2, i32 14"   --->   Operation 2541 'partselect' 'trunc_ln818_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (1.46ns)   --->   "%r_V_976 = mul i15 %sext_ln1273_620, i15 32742"   --->   Operation 2542 'mul' 'r_V_976' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%trunc_ln818_930 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_976, i32 2, i32 14"   --->   Operation 2543 'partselect' 'trunc_ln818_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%sext_ln1273_1023 = sext i13 %trunc_ln818_930"   --->   Operation 2544 'sext' 'sext_ln1273_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (1.46ns)   --->   "%r_V_977 = mul i15 %sext_ln1273_620, i15 32739"   --->   Operation 2545 'mul' 'r_V_977' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%trunc_ln818_931 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_977, i32 2, i32 14"   --->   Operation 2546 'partselect' 'trunc_ln818_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.76ns)   --->   "%add_ln813_1322 = add i15 %sext_ln1273_999, i15 %sext_ln1273_978"   --->   Operation 2547 'add' 'add_ln813_1322' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2548 [1/1] (0.75ns)   --->   "%add_ln813_1324 = add i14 %sext_ln1273_988, i14 %sext_ln1273_993"   --->   Operation 2548 'add' 'add_ln813_1324' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2549 [1/1] (0.76ns)   --->   "%add_ln813_1330 = add i15 %sext_ln70_167, i15 %sext_ln70_169"   --->   Operation 2549 'add' 'add_ln813_1330' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2550 [1/1] (0.76ns)   --->   "%add_ln813_1335 = add i15 %sext_ln1273_1000, i15 96"   --->   Operation 2550 'add' 'add_ln813_1335' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2551 [1/1] (0.00ns)   --->   "%sext_ln813_721 = sext i15 %add_ln813_1335"   --->   Operation 2551 'sext' 'sext_ln813_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2552 [1/1] (0.77ns)   --->   "%add_ln813_1336 = add i16 %sext_ln813_721, i16 %sext_ln818_275"   --->   Operation 2552 'add' 'add_ln813_1336' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2553 [1/1] (0.76ns)   --->   "%add_ln813_1338 = add i15 %sext_ln1273_1008, i15 %sext_ln70_166"   --->   Operation 2553 'add' 'add_ln813_1338' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2554 [1/1] (0.77ns)   --->   "%add_ln813_1347 = add i16 %sext_ln818_279, i16 %sext_ln818_283"   --->   Operation 2554 'add' 'add_ln813_1347' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2555 [1/1] (0.76ns)   --->   "%add_ln813_1348 = add i15 %sext_ln1273_981, i15 %sext_ln1273_992"   --->   Operation 2555 'add' 'add_ln813_1348' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2556 [1/1] (0.75ns)   --->   "%add_ln813_1350 = add i14 %sext_ln1273_976, i14 %sext_ln1273_983"   --->   Operation 2556 'add' 'add_ln813_1350' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2557 [1/1] (0.75ns)   --->   "%add_ln813_1358 = add i14 %sext_ln1273_987, i14 %sext_ln1273_998"   --->   Operation 2557 'add' 'add_ln813_1358' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2558 [1/1] (0.00ns)   --->   "%sext_ln813_733 = sext i14 %add_ln813_1358"   --->   Operation 2558 'sext' 'sext_ln813_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2559 [1/1] (0.76ns)   --->   "%add_ln813_1359 = add i15 %sext_ln813_733, i15 %sext_ln1273_1003"   --->   Operation 2559 'add' 'add_ln813_1359' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2560 [1/1] (0.75ns)   --->   "%add_ln813_1360 = add i14 %sext_ln1273_1007, i14 %sext_ln1273_1012"   --->   Operation 2560 'add' 'add_ln813_1360' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2561 [1/1] (0.77ns)   --->   "%add_ln813_1364 = add i16 %sext_ln818_270, i16 %sext_ln818_262"   --->   Operation 2561 'add' 'add_ln813_1364' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2562 [1/1] (0.75ns)   --->   "%add_ln813_1366 = add i14 %sext_ln1273_977, i14 %sext_ln1273_1014"   --->   Operation 2562 'add' 'add_ln813_1366' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln813_738 = sext i14 %add_ln813_1366"   --->   Operation 2563 'sext' 'sext_ln813_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.74ns)   --->   "%add_ln813_1367 = add i13 %sext_ln1273_1019, i13 8064"   --->   Operation 2564 'add' 'add_ln813_1367' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2565 [1/1] (0.00ns)   --->   "%sext_ln813_739 = sext i13 %add_ln813_1367"   --->   Operation 2565 'sext' 'sext_ln813_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2566 [1/1] (0.76ns)   --->   "%add_ln813_1368 = add i15 %sext_ln813_739, i15 %sext_ln813_738"   --->   Operation 2566 'add' 'add_ln813_1368' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2567 [1/1] (0.74ns)   --->   "%add_ln813_1370 = add i13 %sext_ln1273_562, i13 64"   --->   Operation 2567 'add' 'add_ln813_1370' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln813_741 = sext i13 %add_ln813_1370"   --->   Operation 2568 'sext' 'sext_ln813_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (0.75ns)   --->   "%add_ln813_1371 = add i14 %sext_ln813_741, i14 %sext_ln70_165"   --->   Operation 2569 'add' 'add_ln813_1371' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2570 [1/1] (0.77ns)   --->   "%add_ln813_1377 = add i16 %sext_ln818_271, i16 %sext_ln818_276"   --->   Operation 2570 'add' 'add_ln813_1377' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2571 [1/1] (0.75ns)   --->   "%add_ln813_1379 = add i14 %sext_ln1273_1021, i14 128"   --->   Operation 2571 'add' 'add_ln813_1379' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2572 [1/1] (0.00ns)   --->   "%sext_ln813_747 = sext i14 %add_ln813_1379"   --->   Operation 2572 'sext' 'sext_ln813_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2573 [1/1] (0.76ns)   --->   "%add_ln813_1380 = add i15 %sext_ln813_747, i15 %sext_ln1273_1005"   --->   Operation 2573 'add' 'add_ln813_1380' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2574 [1/1] (0.78ns)   --->   "%add_ln813_1382 = add i16 %trunc_ln818_804, i16 %sext_ln818_272"   --->   Operation 2574 'add' 'add_ln813_1382' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2575 [1/1] (0.76ns)   --->   "%add_ln813_1388 = add i15 %sext_ln1273_1001, i15 %sext_ln1273_1006"   --->   Operation 2575 'add' 'add_ln813_1388' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2576 [1/1] (0.77ns)   --->   "%add_ln813_1392 = add i16 %sext_ln818_281, i16 %sext_ln818_263"   --->   Operation 2576 'add' 'add_ln813_1392' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2577 [1/1] (0.75ns)   --->   "%add_ln813_1393 = add i14 %sext_ln1273_979, i14 %sext_ln1273_983"   --->   Operation 2577 'add' 'add_ln813_1393' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2578 [1/1] (0.75ns)   --->   "%add_ln813_1395 = add i14 %sext_ln1273_984, i14 %sext_ln1273_1011"   --->   Operation 2578 'add' 'add_ln813_1395' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2579 [1/1] (0.74ns)   --->   "%add_ln813_1396 = add i13 %sext_ln70_168, i13 8176"   --->   Operation 2579 'add' 'add_ln813_1396' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2580 [1/1] (0.00ns)   --->   "%sext_ln813_757 = sext i13 %add_ln813_1396"   --->   Operation 2580 'sext' 'sext_ln813_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2581 [1/1] (0.75ns)   --->   "%add_ln813_1397 = add i14 %sext_ln813_757, i14 %sext_ln1273_1023"   --->   Operation 2581 'add' 'add_ln813_1397' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2582 [1/1] (0.76ns)   --->   "%add_ln813_1400 = add i15 %sext_ln70_171, i15 %sext_ln1273_1009"   --->   Operation 2582 'add' 'add_ln813_1400' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (0.77ns)   --->   "%add_ln813_1404 = add i16 %sext_ln818_267, i16 %sext_ln818_282"   --->   Operation 2583 'add' 'add_ln813_1404' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2584 [1/1] (0.74ns)   --->   "%add_ln813_1410 = add i13 %sext_ln1273_1019, i13 16"   --->   Operation 2584 'add' 'add_ln813_1410' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln813_765 = sext i13 %add_ln813_1410"   --->   Operation 2585 'sext' 'sext_ln813_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.75ns)   --->   "%add_ln813_1411 = add i14 %sext_ln813_765, i14 %sext_ln1273_1017"   --->   Operation 2586 'add' 'add_ln813_1411' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%sext_ln1273_626 = sext i9 %data_buf_V_627"   --->   Operation 2587 'sext' 'sext_ln1273_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.00ns)   --->   "%shl_ln1273_413 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_627, i5 0"   --->   Operation 2588 'bitconcatenate' 'shl_ln1273_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (0.00ns)   --->   "%sext_ln1273_628 = sext i14 %shl_ln1273_413"   --->   Operation 2589 'sext' 'sext_ln1273_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2590 [1/1] (0.76ns)   --->   "%r_V_978 = sub i15 %sext_ln1273_628, i15 %sext_ln1273_626"   --->   Operation 2590 'sub' 'r_V_978' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%trunc_ln818_932 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_978, i32 2, i32 14"   --->   Operation 2591 'partselect' 'trunc_ln818_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%sext_ln818_284 = sext i13 %trunc_ln818_932"   --->   Operation 2592 'sext' 'sext_ln818_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.00ns)   --->   "%shl_ln818_215 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_627, i3 0"   --->   Operation 2593 'bitconcatenate' 'shl_ln818_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln1273_629 = sext i12 %shl_ln818_215"   --->   Operation 2594 'sext' 'sext_ln1273_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_402 = sub i15 0, i15 %sext_ln1273_628"   --->   Operation 2595 'sub' 'sub_ln1273_402' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2596 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_979 = sub i15 %sub_ln1273_402, i15 %sext_ln1273_626"   --->   Operation 2596 'sub' 'r_V_979' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2597 [1/1] (0.00ns)   --->   "%trunc_ln818_933 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_979, i32 2, i32 14"   --->   Operation 2597 'partselect' 'trunc_ln818_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%sext_ln818_285 = sext i13 %trunc_ln818_933"   --->   Operation 2598 'sext' 'sext_ln818_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.76ns)   --->   "%r_V_980 = sub i15 %sext_ln1273_626, i15 %sext_ln1273_628"   --->   Operation 2599 'sub' 'r_V_980' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%trunc_ln818_934 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_980, i32 2, i32 14"   --->   Operation 2600 'partselect' 'trunc_ln818_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln1273_1025 = sext i13 %trunc_ln818_934"   --->   Operation 2601 'sext' 'sext_ln1273_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (0.00ns)   --->   "%sext_ln1273_630 = sext i12 %shl_ln818_215"   --->   Operation 2602 'sext' 'sext_ln1273_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2603 [1/1] (0.76ns)   --->   "%r_V_981 = sub i15 %sext_ln1273_628, i15 %sext_ln1273_630"   --->   Operation 2603 'sub' 'r_V_981' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%trunc_ln818_935 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_981, i32 2, i32 14"   --->   Operation 2604 'partselect' 'trunc_ln818_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%sext_ln1273_631 = sext i9 %data_buf_V_628"   --->   Operation 2605 'sext' 'sext_ln1273_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.00ns)   --->   "%shl_ln1273_414 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_628, i5 0"   --->   Operation 2606 'bitconcatenate' 'shl_ln1273_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln1273_632 = sext i14 %shl_ln1273_414"   --->   Operation 2607 'sext' 'sext_ln1273_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%shl_ln1273_415 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_628, i3 0"   --->   Operation 2608 'bitconcatenate' 'shl_ln1273_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (0.00ns)   --->   "%sext_ln1273_633 = sext i12 %shl_ln1273_415"   --->   Operation 2609 'sext' 'sext_ln1273_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2610 [1/1] (0.76ns)   --->   "%r_V_982 = sub i15 %sext_ln1273_633, i15 %sext_ln1273_632"   --->   Operation 2610 'sub' 'r_V_982' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%trunc_ln818_936 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_982, i32 2, i32 14"   --->   Operation 2611 'partselect' 'trunc_ln818_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%sext_ln1273_1026 = sext i13 %trunc_ln818_936"   --->   Operation 2612 'sext' 'sext_ln1273_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (1.46ns)   --->   "%r_V_983 = mul i15 %sext_ln1273_631, i15 32742"   --->   Operation 2613 'mul' 'r_V_983' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2614 [1/1] (0.00ns)   --->   "%trunc_ln818_937 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_983, i32 2, i32 14"   --->   Operation 2614 'partselect' 'trunc_ln818_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%sext_ln70_173 = sext i13 %trunc_ln818_937" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2615 'sext' 'sext_ln70_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln70_174 = sext i13 %trunc_ln818_937" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2616 'sext' 'sext_ln70_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%sext_ln1273_634 = sext i9 %data_buf_V_629"   --->   Operation 2617 'sext' 'sext_ln1273_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%sext_ln1273_635 = sext i9 %data_buf_V_629"   --->   Operation 2618 'sext' 'sext_ln1273_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln1273_636 = sext i9 %data_buf_V_629"   --->   Operation 2619 'sext' 'sext_ln1273_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2620 [1/1] (1.46ns)   --->   "%r_V_984 = mul i15 %sext_ln1273_636, i15 32746"   --->   Operation 2620 'mul' 'r_V_984' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%trunc_ln818_938 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_984, i32 2, i32 14"   --->   Operation 2621 'partselect' 'trunc_ln818_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%sext_ln1273_1027 = sext i13 %trunc_ln818_938"   --->   Operation 2622 'sext' 'sext_ln1273_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (1.46ns)   --->   "%r_V_989 = mul i15 %sext_ln1273_636, i15 19"   --->   Operation 2623 'mul' 'r_V_989' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2624 [1/1] (0.00ns)   --->   "%trunc_ln818_942 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_989, i32 2, i32 14"   --->   Operation 2624 'partselect' 'trunc_ln818_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%sext_ln1273_1028 = sext i13 %trunc_ln818_942"   --->   Operation 2625 'sext' 'sext_ln1273_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (1.46ns)   --->   "%r_V_990 = mul i15 %sext_ln1273_636, i15 32741"   --->   Operation 2626 'mul' 'r_V_990' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%trunc_ln818_943 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_990, i32 2, i32 14"   --->   Operation 2627 'partselect' 'trunc_ln818_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (1.46ns)   --->   "%r_V_991 = mul i16 %sext_ln1273_634, i16 65501"   --->   Operation 2628 'mul' 'r_V_991' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%trunc_ln818_944 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_991, i32 2, i32 15"   --->   Operation 2629 'partselect' 'trunc_ln818_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln1273_1030 = sext i14 %trunc_ln818_944"   --->   Operation 2630 'sext' 'sext_ln1273_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (1.46ns)   --->   "%r_V_992 = mul i17 %sext_ln1273_635, i17 85"   --->   Operation 2631 'mul' 'r_V_992' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%trunc_ln818_945 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_992, i32 2, i32 16"   --->   Operation 2632 'partselect' 'trunc_ln818_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (0.00ns)   --->   "%sext_ln818_289 = sext i15 %trunc_ln818_945"   --->   Operation 2633 'sext' 'sext_ln818_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%sext_ln1273_638 = sext i9 %data_buf_V_630"   --->   Operation 2634 'sext' 'sext_ln1273_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln1273_639 = sext i9 %data_buf_V_630"   --->   Operation 2635 'sext' 'sext_ln1273_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%sext_ln1273_640 = sext i9 %data_buf_V_630"   --->   Operation 2636 'sext' 'sext_ln1273_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (1.46ns)   --->   "%r_V_994 = mul i17 %sext_ln1273_640, i17 102"   --->   Operation 2637 'mul' 'r_V_994' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%trunc_ln818_947 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_994, i32 2, i32 16"   --->   Operation 2638 'partselect' 'trunc_ln818_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (1.46ns)   --->   "%r_V_995 = mul i17 %sext_ln1273_640, i17 73"   --->   Operation 2639 'mul' 'r_V_995' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%trunc_ln818_948 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_995, i32 2, i32 16"   --->   Operation 2640 'partselect' 'trunc_ln818_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln818_292 = sext i15 %trunc_ln818_948"   --->   Operation 2641 'sext' 'sext_ln818_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (1.46ns)   --->   "%r_V_996 = mul i15 %sext_ln1273_639, i15 32742"   --->   Operation 2642 'mul' 'r_V_996' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%trunc_ln818_949 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_996, i32 2, i32 14"   --->   Operation 2643 'partselect' 'trunc_ln818_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (1.46ns)   --->   "%r_V_997 = mul i17 %sext_ln1273_640, i17 130988"   --->   Operation 2644 'mul' 'r_V_997' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%trunc_ln818_950 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_997, i32 2, i32 16"   --->   Operation 2645 'partselect' 'trunc_ln818_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%sext_ln818_293 = sext i15 %trunc_ln818_950"   --->   Operation 2646 'sext' 'sext_ln818_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (1.46ns)   --->   "%r_V_998 = mul i15 %sext_ln1273_639, i15 32743"   --->   Operation 2647 'mul' 'r_V_998' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2648 [1/1] (0.00ns)   --->   "%trunc_ln818_951 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_998, i32 2, i32 14"   --->   Operation 2648 'partselect' 'trunc_ln818_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%sext_ln1273_1032 = sext i13 %trunc_ln818_951"   --->   Operation 2649 'sext' 'sext_ln1273_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (1.46ns)   --->   "%r_V_999 = mul i16 %sext_ln1273_638, i16 55"   --->   Operation 2650 'mul' 'r_V_999' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2651 [1/1] (0.00ns)   --->   "%trunc_ln818_953 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_999, i32 2, i32 15"   --->   Operation 2651 'partselect' 'trunc_ln818_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%sext_ln70_175 = sext i14 %trunc_ln818_953" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2652 'sext' 'sext_ln70_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln1273_641 = sext i9 %data_buf_V_631"   --->   Operation 2653 'sext' 'sext_ln1273_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (1.46ns)   --->   "%r_V_1000 = mul i15 %sext_ln1273_641, i15 29"   --->   Operation 2654 'mul' 'r_V_1000' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%trunc_ln818_954 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1000, i32 2, i32 14"   --->   Operation 2655 'partselect' 'trunc_ln818_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln818_294 = sext i13 %trunc_ln818_954"   --->   Operation 2656 'sext' 'sext_ln818_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (1.46ns)   --->   "%r_V_1001 = mul i15 %sext_ln1273_641, i15 32746"   --->   Operation 2657 'mul' 'r_V_1001' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%trunc_ln818_955 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1001, i32 2, i32 14"   --->   Operation 2658 'partselect' 'trunc_ln818_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%sext_ln1273_1033 = sext i13 %trunc_ln818_955"   --->   Operation 2659 'sext' 'sext_ln1273_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (1.46ns)   --->   "%r_V_1003 = mul i15 %sext_ln1273_641, i15 21"   --->   Operation 2660 'mul' 'r_V_1003' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%trunc_ln818_957 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1003, i32 2, i32 14"   --->   Operation 2661 'partselect' 'trunc_ln818_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln1273_644 = sext i9 %data_buf_V_632"   --->   Operation 2662 'sext' 'sext_ln1273_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln1273_645 = sext i9 %data_buf_V_632"   --->   Operation 2663 'sext' 'sext_ln1273_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (0.00ns)   --->   "%shl_ln1273_419 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_632, i5 0"   --->   Operation 2664 'bitconcatenate' 'shl_ln1273_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%sext_ln1273_647 = sext i14 %shl_ln1273_419"   --->   Operation 2665 'sext' 'sext_ln1273_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%shl_ln1273_420 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_632, i2 0"   --->   Operation 2666 'bitconcatenate' 'shl_ln1273_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln1273_648 = sext i11 %shl_ln1273_420"   --->   Operation 2667 'sext' 'sext_ln1273_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (0.76ns)   --->   "%r_V_1004 = sub i15 %sext_ln1273_648, i15 %sext_ln1273_647"   --->   Operation 2668 'sub' 'r_V_1004' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%trunc_ln818_958 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1004, i32 2, i32 14"   --->   Operation 2669 'partselect' 'trunc_ln818_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%sext_ln1273_1036 = sext i13 %trunc_ln818_958"   --->   Operation 2670 'sext' 'sext_ln1273_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (1.46ns)   --->   "%r_V_1005 = mul i15 %sext_ln1273_645, i15 32741"   --->   Operation 2671 'mul' 'r_V_1005' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2672 [1/1] (0.00ns)   --->   "%trunc_ln818_959 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1005, i32 2, i32 14"   --->   Operation 2672 'partselect' 'trunc_ln818_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2673 [1/1] (0.00ns)   --->   "%sext_ln1273_1037 = sext i13 %trunc_ln818_959"   --->   Operation 2673 'sext' 'sext_ln1273_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2674 [1/1] (1.46ns)   --->   "%r_V_1006 = mul i15 %sext_ln1273_645, i15 32747"   --->   Operation 2674 'mul' 'r_V_1006' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%trunc_ln818_960 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1006, i32 2, i32 14"   --->   Operation 2675 'partselect' 'trunc_ln818_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.76ns)   --->   "%r_V_1007 = sub i15 %sext_ln1273_647, i15 %sext_ln1273_648"   --->   Operation 2676 'sub' 'r_V_1007' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%trunc_ln818_961 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1007, i32 2, i32 14"   --->   Operation 2677 'partselect' 'trunc_ln818_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (1.46ns)   --->   "%r_V_1008 = mul i15 %sext_ln1273_645, i15 23"   --->   Operation 2678 'mul' 'r_V_1008' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2679 [1/1] (0.00ns)   --->   "%trunc_ln818_962 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1008, i32 2, i32 14"   --->   Operation 2679 'partselect' 'trunc_ln818_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2680 [1/1] (1.46ns)   --->   "%r_V_1009 = mul i16 %sext_ln1273_644, i16 65499"   --->   Operation 2680 'mul' 'r_V_1009' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%trunc_ln818_963 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1009, i32 2, i32 15"   --->   Operation 2681 'partselect' 'trunc_ln818_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%sext_ln1273_1041 = sext i14 %trunc_ln818_963"   --->   Operation 2682 'sext' 'sext_ln1273_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln1273_651 = sext i9 %data_buf_V_633"   --->   Operation 2683 'sext' 'sext_ln1273_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2684 [1/1] (1.46ns)   --->   "%r_V_1011 = mul i15 %sext_ln1273_651, i15 32747"   --->   Operation 2684 'mul' 'r_V_1011' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2685 [1/1] (0.00ns)   --->   "%trunc_ln818_965 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1011, i32 2, i32 14"   --->   Operation 2685 'partselect' 'trunc_ln818_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%sext_ln1273_1042 = sext i13 %trunc_ln818_965"   --->   Operation 2686 'sext' 'sext_ln1273_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (1.46ns)   --->   "%r_V_1012 = mul i15 %sext_ln1273_651, i15 32739"   --->   Operation 2687 'mul' 'r_V_1012' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2688 [1/1] (0.00ns)   --->   "%trunc_ln818_966 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1012, i32 2, i32 14"   --->   Operation 2688 'partselect' 'trunc_ln818_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2689 [1/1] (1.46ns)   --->   "%r_V_1013 = mul i15 %sext_ln1273_651, i15 32746"   --->   Operation 2689 'mul' 'r_V_1013' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%trunc_ln818_967 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1013, i32 2, i32 14"   --->   Operation 2690 'partselect' 'trunc_ln818_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.00ns)   --->   "%shl_ln1273_422 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_633, i4 0"   --->   Operation 2691 'bitconcatenate' 'shl_ln1273_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln1273_652 = sext i13 %shl_ln1273_422"   --->   Operation 2692 'sext' 'sext_ln1273_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (0.00ns)   --->   "%shl_ln1273_423 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_633, i2 0"   --->   Operation 2693 'bitconcatenate' 'shl_ln1273_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2694 [1/1] (0.00ns)   --->   "%sext_ln1273_653 = sext i11 %shl_ln1273_423"   --->   Operation 2694 'sext' 'sext_ln1273_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2695 [1/1] (0.75ns)   --->   "%r_V_1014 = add i14 %sext_ln1273_652, i14 %sext_ln1273_653"   --->   Operation 2695 'add' 'r_V_1014' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2696 [1/1] (0.00ns)   --->   "%trunc_ln818_968 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1014, i32 2, i32 13"   --->   Operation 2696 'partselect' 'trunc_ln818_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2697 [1/1] (0.00ns)   --->   "%sext_ln70_176 = sext i12 %trunc_ln818_968" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2697 'sext' 'sext_ln70_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (0.00ns)   --->   "%sext_ln1273_654 = sext i9 %data_buf_V_634"   --->   Operation 2698 'sext' 'sext_ln1273_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2699 [1/1] (1.46ns)   --->   "%r_V_1015 = mul i15 %sext_ln1273_654, i15 25"   --->   Operation 2699 'mul' 'r_V_1015' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%trunc_ln818_969 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1015, i32 2, i32 14"   --->   Operation 2700 'partselect' 'trunc_ln818_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%sext_ln1273_657 = sext i9 %data_buf_V_635"   --->   Operation 2701 'sext' 'sext_ln1273_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (1.46ns)   --->   "%r_V_1017 = mul i16 %sext_ln1273_657, i16 59"   --->   Operation 2702 'mul' 'r_V_1017' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%trunc_ln818_971 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1017, i32 2, i32 15"   --->   Operation 2703 'partselect' 'trunc_ln818_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%sext_ln818_297 = sext i14 %trunc_ln818_971"   --->   Operation 2704 'sext' 'sext_ln818_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (1.46ns)   --->   "%r_V_1018 = mul i16 %sext_ln1273_657, i16 65491"   --->   Operation 2705 'mul' 'r_V_1018' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2706 [1/1] (0.00ns)   --->   "%trunc_ln818_972 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1018, i32 2, i32 15"   --->   Operation 2706 'partselect' 'trunc_ln818_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2707 [1/1] (1.46ns)   --->   "%r_V_1019 = mul i16 %sext_ln1273_657, i16 42"   --->   Operation 2707 'mul' 'r_V_1019' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2708 [1/1] (0.00ns)   --->   "%trunc_ln818_973 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1019, i32 2, i32 15"   --->   Operation 2708 'partselect' 'trunc_ln818_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%sext_ln70_177 = sext i14 %trunc_ln818_973" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2709 'sext' 'sext_ln70_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (0.00ns)   --->   "%sext_ln1273_129 = sext i9 %data_buf_V_636"   --->   Operation 2710 'sext' 'sext_ln1273_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2711 [1/1] (0.00ns)   --->   "%sext_ln1273_660 = sext i9 %data_buf_V_636"   --->   Operation 2711 'sext' 'sext_ln1273_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln1273_661 = sext i9 %data_buf_V_636"   --->   Operation 2712 'sext' 'sext_ln1273_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%sext_ln1273_662 = sext i9 %data_buf_V_636"   --->   Operation 2713 'sext' 'sext_ln1273_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%shl_ln1273_426 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_636, i5 0"   --->   Operation 2714 'bitconcatenate' 'shl_ln1273_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%sext_ln1273_664 = sext i14 %shl_ln1273_426"   --->   Operation 2715 'sext' 'sext_ln1273_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%shl_ln1273_427 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_636, i1 0"   --->   Operation 2716 'bitconcatenate' 'shl_ln1273_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln1273_665 = sext i10 %shl_ln1273_427"   --->   Operation 2717 'sext' 'sext_ln1273_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln1273_666 = sext i10 %shl_ln1273_427"   --->   Operation 2718 'sext' 'sext_ln1273_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (0.76ns)   --->   "%r_V_1020 = sub i15 %sext_ln1273_666, i15 %sext_ln1273_664"   --->   Operation 2719 'sub' 'r_V_1020' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%trunc_ln818_974 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1020, i32 2, i32 14"   --->   Operation 2720 'partselect' 'trunc_ln818_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (0.00ns)   --->   "%sext_ln1273_1047 = sext i13 %trunc_ln818_974"   --->   Operation 2721 'sext' 'sext_ln1273_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2722 [1/1] (1.46ns)   --->   "%r_V_1021 = mul i16 %sext_ln1273_662, i16 65498"   --->   Operation 2722 'mul' 'r_V_1021' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%trunc_ln818_975 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1021, i32 2, i32 15"   --->   Operation 2723 'partselect' 'trunc_ln818_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln1273_1048 = sext i14 %trunc_ln818_975"   --->   Operation 2724 'sext' 'sext_ln1273_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (0.00ns)   --->   "%shl_ln1273_428 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_636, i6 0"   --->   Operation 2725 'bitconcatenate' 'shl_ln1273_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%sext_ln1273_667 = sext i15 %shl_ln1273_428"   --->   Operation 2726 'sext' 'sext_ln1273_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_415 = sub i16 0, i16 %sext_ln1273_667"   --->   Operation 2727 'sub' 'sub_ln1273_415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2728 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_1022 = sub i16 %sub_ln1273_415, i16 %sext_ln1273_665"   --->   Operation 2728 'sub' 'r_V_1022' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%trunc_ln818_976 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1022, i32 2, i32 15"   --->   Operation 2729 'partselect' 'trunc_ln818_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%sext_ln1273_1049 = sext i14 %trunc_ln818_976"   --->   Operation 2730 'sext' 'sext_ln1273_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (1.46ns)   --->   "%r_V_1023 = mul i17 %sext_ln1273_660, i17 100"   --->   Operation 2731 'mul' 'r_V_1023' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2732 [1/1] (0.00ns)   --->   "%trunc_ln818_977 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1023, i32 2, i32 16"   --->   Operation 2732 'partselect' 'trunc_ln818_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln818_298 = sext i15 %trunc_ln818_977"   --->   Operation 2733 'sext' 'sext_ln818_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (1.46ns)   --->   "%r_V_1024 = mul i18 %sext_ln1273_129, i18 183"   --->   Operation 2734 'mul' 'r_V_1024' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%trunc_ln818_898 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1024, i32 2, i32 17"   --->   Operation 2735 'partselect' 'trunc_ln818_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (1.46ns)   --->   "%r_V_1025 = mul i16 %sext_ln1273_662, i16 35"   --->   Operation 2736 'mul' 'r_V_1025' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%trunc_ln818_978 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1025, i32 2, i32 15"   --->   Operation 2737 'partselect' 'trunc_ln818_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln1273_1050 = sext i14 %trunc_ln818_978"   --->   Operation 2738 'sext' 'sext_ln1273_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (1.46ns)   --->   "%r_V_1028 = mul i15 %sext_ln1273_661, i15 29"   --->   Operation 2739 'mul' 'r_V_1028' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%trunc_ln818_981 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1028, i32 2, i32 14"   --->   Operation 2740 'partselect' 'trunc_ln818_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (1.46ns)   --->   "%r_V_1029 = mul i17 %sext_ln1273_660, i17 130980"   --->   Operation 2741 'mul' 'r_V_1029' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%trunc_ln818_982 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1029, i32 2, i32 16"   --->   Operation 2742 'partselect' 'trunc_ln818_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln818_301 = sext i15 %trunc_ln818_982"   --->   Operation 2743 'sext' 'sext_ln818_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (1.46ns)   --->   "%r_V_1033 = mul i16 %sext_ln1273_662, i16 58"   --->   Operation 2744 'mul' 'r_V_1033' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%trunc_ln818_984 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1033, i32 2, i32 15"   --->   Operation 2745 'partselect' 'trunc_ln818_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln1273_669 = sext i9 %data_buf_V_637"   --->   Operation 2746 'sext' 'sext_ln1273_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (1.46ns)   --->   "%r_V_1034 = mul i16 %sext_ln1273_669, i16 54"   --->   Operation 2747 'mul' 'r_V_1034' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln818_985 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1034, i32 2, i32 15"   --->   Operation 2748 'partselect' 'trunc_ln818_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (0.00ns)   --->   "%sext_ln1273_1052 = sext i14 %trunc_ln818_985"   --->   Operation 2749 'sext' 'sext_ln1273_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2750 [1/1] (1.46ns)   --->   "%r_V_1035 = mul i16 %sext_ln1273_669, i16 65478"   --->   Operation 2750 'mul' 'r_V_1035' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%trunc_ln818_986 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1035, i32 2, i32 15"   --->   Operation 2751 'partselect' 'trunc_ln818_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (0.00ns)   --->   "%shl_ln1273_429 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_637, i6 0"   --->   Operation 2752 'bitconcatenate' 'shl_ln1273_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%sext_ln1273_670 = sext i15 %shl_ln1273_429"   --->   Operation 2753 'sext' 'sext_ln1273_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (0.00ns)   --->   "%shl_ln1273_430 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_637, i1 0"   --->   Operation 2754 'bitconcatenate' 'shl_ln1273_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%sext_ln1273_671 = sext i10 %shl_ln1273_430"   --->   Operation 2755 'sext' 'sext_ln1273_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.77ns)   --->   "%r_V_1036 = sub i16 %sext_ln1273_671, i16 %sext_ln1273_670"   --->   Operation 2756 'sub' 'r_V_1036' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%trunc_ln818_987 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1036, i32 2, i32 15"   --->   Operation 2757 'partselect' 'trunc_ln818_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%sext_ln1273_1054 = sext i14 %trunc_ln818_987"   --->   Operation 2758 'sext' 'sext_ln1273_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (1.46ns)   --->   "%r_V_1037 = mul i16 %sext_ln1273_669, i16 46"   --->   Operation 2759 'mul' 'r_V_1037' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%trunc_ln818_988 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1037, i32 2, i32 15"   --->   Operation 2760 'partselect' 'trunc_ln818_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln1273_1055 = sext i14 %trunc_ln818_988"   --->   Operation 2761 'sext' 'sext_ln1273_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (1.46ns)   --->   "%r_V_1038 = mul i16 %sext_ln1273_669, i16 52"   --->   Operation 2762 'mul' 'r_V_1038' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2763 [1/1] (0.00ns)   --->   "%trunc_ln818_989 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1038, i32 2, i32 15"   --->   Operation 2763 'partselect' 'trunc_ln818_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%sext_ln70_179 = sext i14 %trunc_ln818_989" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2764 'sext' 'sext_ln70_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (0.00ns)   --->   "%sext_ln1273_672 = sext i9 %data_buf_V_638"   --->   Operation 2765 'sext' 'sext_ln1273_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2766 [1/1] (0.00ns)   --->   "%sext_ln1273_673 = sext i9 %data_buf_V_638"   --->   Operation 2766 'sext' 'sext_ln1273_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%shl_ln1273_431 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_638, i5 0"   --->   Operation 2767 'bitconcatenate' 'shl_ln1273_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (0.00ns)   --->   "%sext_ln1273_674 = sext i14 %shl_ln1273_431"   --->   Operation 2768 'sext' 'sext_ln1273_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%shl_ln1273_432 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_638, i3 0"   --->   Operation 2769 'bitconcatenate' 'shl_ln1273_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (0.00ns)   --->   "%sext_ln1273_675 = sext i12 %shl_ln1273_432"   --->   Operation 2770 'sext' 'sext_ln1273_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2771 [1/1] (0.76ns)   --->   "%r_V_1039 = sub i15 %sext_ln1273_674, i15 %sext_ln1273_675"   --->   Operation 2771 'sub' 'r_V_1039' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%trunc_ln818_990 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1039, i32 2, i32 14"   --->   Operation 2772 'partselect' 'trunc_ln818_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln1273_1056 = sext i13 %trunc_ln818_990"   --->   Operation 2773 'sext' 'sext_ln1273_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (1.46ns)   --->   "%r_V_1041 = mul i17 %sext_ln1273_673, i17 130972"   --->   Operation 2774 'mul' 'r_V_1041' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%trunc_ln818_991 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1041, i32 2, i32 16"   --->   Operation 2775 'partselect' 'trunc_ln818_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln818_303 = sext i15 %trunc_ln818_991"   --->   Operation 2776 'sext' 'sext_ln818_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (1.46ns)   --->   "%r_V_1042 = mul i16 %sext_ln1273_672, i16 65490"   --->   Operation 2777 'mul' 'r_V_1042' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%trunc_ln818_993 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1042, i32 2, i32 15"   --->   Operation 2778 'partselect' 'trunc_ln818_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (0.00ns)   --->   "%sext_ln1273_1057 = sext i14 %trunc_ln818_993"   --->   Operation 2779 'sext' 'sext_ln1273_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2780 [1/1] (1.46ns)   --->   "%r_V_1043 = mul i16 %sext_ln1273_672, i16 53"   --->   Operation 2780 'mul' 'r_V_1043' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2781 [1/1] (0.00ns)   --->   "%trunc_ln818_994 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1043, i32 2, i32 15"   --->   Operation 2781 'partselect' 'trunc_ln818_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%sext_ln1273_1058 = sext i14 %trunc_ln818_994"   --->   Operation 2782 'sext' 'sext_ln1273_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (0.00ns)   --->   "%shl_ln1273_433 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_638, i6 0"   --->   Operation 2783 'bitconcatenate' 'shl_ln1273_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%sext_ln1273_676 = sext i15 %shl_ln1273_433"   --->   Operation 2784 'sext' 'sext_ln1273_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_419 = sub i16 0, i16 %sext_ln1273_676"   --->   Operation 2785 'sub' 'sub_ln1273_419' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2786 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_1044 = sub i16 %sub_ln1273_419, i16 %sext_ln1273_672"   --->   Operation 2786 'sub' 'r_V_1044' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2787 [1/1] (0.00ns)   --->   "%trunc_ln818_995 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1044, i32 2, i32 15"   --->   Operation 2787 'partselect' 'trunc_ln818_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%sext_ln818_304 = sext i14 %trunc_ln818_995"   --->   Operation 2788 'sext' 'sext_ln818_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%shl_ln1273_434 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_638, i4 0"   --->   Operation 2789 'bitconcatenate' 'shl_ln1273_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%sext_ln1273_677 = sext i13 %shl_ln1273_434"   --->   Operation 2790 'sext' 'sext_ln1273_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.77ns)   --->   "%r_V_1045 = sub i16 %sext_ln1273_677, i16 %sext_ln1273_676"   --->   Operation 2791 'sub' 'r_V_1045' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%trunc_ln818_996 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1045, i32 2, i32 15"   --->   Operation 2792 'partselect' 'trunc_ln818_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln1273_678 = sext i9 %data_buf_V_639"   --->   Operation 2793 'sext' 'sext_ln1273_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln1273_679 = sext i9 %data_buf_V_639"   --->   Operation 2794 'sext' 'sext_ln1273_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (1.46ns)   --->   "%r_V_1047 = mul i15 %sext_ln1273_679, i15 32741"   --->   Operation 2795 'mul' 'r_V_1047' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2796 [1/1] (0.00ns)   --->   "%trunc_ln818_997 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1047, i32 2, i32 14"   --->   Operation 2796 'partselect' 'trunc_ln818_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%sext_ln1273_1060 = sext i13 %trunc_ln818_997"   --->   Operation 2797 'sext' 'sext_ln1273_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (1.46ns)   --->   "%r_V_1048 = mul i17 %sext_ln1273_678, i17 130967"   --->   Operation 2798 'mul' 'r_V_1048' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%trunc_ln818_998 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1048, i32 2, i32 16"   --->   Operation 2799 'partselect' 'trunc_ln818_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln818_305 = sext i15 %trunc_ln818_998"   --->   Operation 2800 'sext' 'sext_ln818_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (0.00ns)   --->   "%sext_ln1273_680 = sext i9 %data_buf_V_640"   --->   Operation 2801 'sext' 'sext_ln1273_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%sext_ln1273_681 = sext i9 %data_buf_V_640"   --->   Operation 2802 'sext' 'sext_ln1273_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (1.46ns)   --->   "%r_V_1049 = mul i15 %sext_ln1273_681, i15 32743"   --->   Operation 2803 'mul' 'r_V_1049' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%trunc_ln818_1000 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1049, i32 2, i32 14"   --->   Operation 2804 'partselect' 'trunc_ln818_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln1273_1061 = sext i13 %trunc_ln818_1000"   --->   Operation 2805 'sext' 'sext_ln1273_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (0.00ns)   --->   "%shl_ln1273_435 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_640, i5 0"   --->   Operation 2806 'bitconcatenate' 'shl_ln1273_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%sext_ln1273_682 = sext i14 %shl_ln1273_435"   --->   Operation 2807 'sext' 'sext_ln1273_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%shl_ln1273_436 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_640, i3 0"   --->   Operation 2808 'bitconcatenate' 'shl_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (0.00ns)   --->   "%sext_ln1273_683 = sext i12 %shl_ln1273_436"   --->   Operation 2809 'sext' 'sext_ln1273_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2810 [1/1] (0.76ns)   --->   "%r_V_1050 = sub i15 %sext_ln1273_682, i15 %sext_ln1273_683"   --->   Operation 2810 'sub' 'r_V_1050' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%trunc_ln818_1002 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1050, i32 2, i32 14"   --->   Operation 2811 'partselect' 'trunc_ln818_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln1273_1063 = sext i13 %trunc_ln818_1002"   --->   Operation 2812 'sext' 'sext_ln1273_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (0.00ns)   --->   "%shl_ln1273_437 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_640, i4 0"   --->   Operation 2813 'bitconcatenate' 'shl_ln1273_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%sext_ln1273_684 = sext i13 %shl_ln1273_437"   --->   Operation 2814 'sext' 'sext_ln1273_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.75ns)   --->   "%sub_ln1273_423 = sub i14 0, i14 %sext_ln1273_684"   --->   Operation 2815 'sub' 'sub_ln1273_423' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%shl_ln1273_438 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_640, i1 0"   --->   Operation 2816 'bitconcatenate' 'shl_ln1273_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (0.00ns)   --->   "%sext_ln1273_685 = sext i10 %shl_ln1273_438"   --->   Operation 2817 'sext' 'sext_ln1273_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2818 [1/1] (0.76ns)   --->   "%r_V_1051 = sub i14 %sub_ln1273_423, i14 %sext_ln1273_685"   --->   Operation 2818 'sub' 'r_V_1051' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%trunc_ln818_1003 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1051, i32 2, i32 13"   --->   Operation 2819 'partselect' 'trunc_ln818_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (1.46ns)   --->   "%r_V_1052 = mul i15 %sext_ln1273_681, i15 21"   --->   Operation 2820 'mul' 'r_V_1052' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%trunc_ln818_1004 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1052, i32 2, i32 14"   --->   Operation 2821 'partselect' 'trunc_ln818_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (0.76ns)   --->   "%r_V_1053 = sub i14 %sub_ln1273_423, i14 %sext_ln1273_680"   --->   Operation 2822 'sub' 'r_V_1053' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%trunc_ln818_1005 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1053, i32 2, i32 13"   --->   Operation 2823 'partselect' 'trunc_ln818_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (0.00ns)   --->   "%sext_ln1273_1066 = sext i12 %trunc_ln818_1005"   --->   Operation 2824 'sext' 'sext_ln1273_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%sext_ln1273_687 = sext i9 %data_buf_V_641"   --->   Operation 2825 'sext' 'sext_ln1273_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (1.46ns)   --->   "%r_V_1054 = mul i15 %sext_ln1273_687, i15 27"   --->   Operation 2826 'mul' 'r_V_1054' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2827 [1/1] (0.00ns)   --->   "%trunc_ln818_1006 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1054, i32 2, i32 14"   --->   Operation 2827 'partselect' 'trunc_ln818_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%shl_ln1273_439 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_641, i4 0"   --->   Operation 2828 'bitconcatenate' 'shl_ln1273_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%sext_ln1273_688 = sext i13 %shl_ln1273_439"   --->   Operation 2829 'sext' 'sext_ln1273_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_426 = sub i14 0, i14 %sext_ln1273_688"   --->   Operation 2830 'sub' 'sub_ln1273_426' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2831 [1/1] (0.00ns)   --->   "%shl_ln1273_440 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_641, i2 0"   --->   Operation 2831 'bitconcatenate' 'shl_ln1273_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%sext_ln1273_689 = sext i11 %shl_ln1273_440"   --->   Operation 2832 'sext' 'sext_ln1273_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%sext_ln1273_690 = sext i11 %shl_ln1273_440"   --->   Operation 2833 'sext' 'sext_ln1273_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_1055 = sub i14 %sub_ln1273_426, i14 %sext_ln1273_690"   --->   Operation 2834 'sub' 'r_V_1055' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%trunc_ln818_1007 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1055, i32 2, i32 13"   --->   Operation 2835 'partselect' 'trunc_ln818_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln1273_1068 = sext i12 %trunc_ln818_1007"   --->   Operation 2836 'sext' 'sext_ln1273_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (1.46ns)   --->   "%r_V_1056 = mul i15 %sext_ln1273_687, i15 32749"   --->   Operation 2837 'mul' 'r_V_1056' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2838 [1/1] (0.00ns)   --->   "%trunc_ln818_1008 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1056, i32 2, i32 14"   --->   Operation 2838 'partselect' 'trunc_ln818_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%shl_ln1273_441 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_641, i5 0"   --->   Operation 2839 'bitconcatenate' 'shl_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln1273_691 = sext i14 %shl_ln1273_441"   --->   Operation 2840 'sext' 'sext_ln1273_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.76ns)   --->   "%r_V_1057 = sub i15 %sext_ln1273_689, i15 %sext_ln1273_691"   --->   Operation 2841 'sub' 'r_V_1057' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2842 [1/1] (0.00ns)   --->   "%trunc_ln818_1009 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1057, i32 2, i32 14"   --->   Operation 2842 'partselect' 'trunc_ln818_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%sext_ln1273_1070 = sext i13 %trunc_ln818_1009"   --->   Operation 2843 'sext' 'sext_ln1273_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (1.46ns)   --->   "%r_V_1058 = mul i15 %sext_ln1273_687, i15 22"   --->   Operation 2844 'mul' 'r_V_1058' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%trunc_ln818_1011 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1058, i32 2, i32 14"   --->   Operation 2845 'partselect' 'trunc_ln818_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (1.46ns)   --->   "%r_V_1059 = mul i15 %sext_ln1273_687, i15 32742"   --->   Operation 2846 'mul' 'r_V_1059' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%trunc_ln818_1012 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1059, i32 2, i32 14"   --->   Operation 2847 'partselect' 'trunc_ln818_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (0.00ns)   --->   "%sext_ln1273_1072 = sext i13 %trunc_ln818_1012"   --->   Operation 2848 'sext' 'sext_ln1273_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2849 [1/1] (1.46ns)   --->   "%r_V_1060 = mul i15 %sext_ln1273_687, i15 32739"   --->   Operation 2849 'mul' 'r_V_1060' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%trunc_ln818_1013 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1060, i32 2, i32 14"   --->   Operation 2850 'partselect' 'trunc_ln818_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (0.76ns)   --->   "%add_ln813_1413 = add i15 %sext_ln1273_1048, i15 %sext_ln1273_1027"   --->   Operation 2851 'add' 'add_ln813_1413' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2852 [1/1] (0.75ns)   --->   "%add_ln813_1415 = add i14 %sext_ln1273_1037, i14 %sext_ln1273_1042"   --->   Operation 2852 'add' 'add_ln813_1415' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2853 [1/1] (0.76ns)   --->   "%add_ln813_1421 = add i15 %sext_ln70_175, i15 %sext_ln70_177"   --->   Operation 2853 'add' 'add_ln813_1421' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2854 [1/1] (0.76ns)   --->   "%add_ln813_1426 = add i15 %sext_ln1273_1049, i15 96"   --->   Operation 2854 'add' 'add_ln813_1426' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%sext_ln813_775 = sext i15 %add_ln813_1426"   --->   Operation 2855 'sext' 'sext_ln813_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.77ns)   --->   "%add_ln813_1427 = add i16 %sext_ln813_775, i16 %sext_ln818_297"   --->   Operation 2856 'add' 'add_ln813_1427' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2857 [1/1] (0.76ns)   --->   "%add_ln813_1429 = add i15 %sext_ln1273_1057, i15 %sext_ln70_174"   --->   Operation 2857 'add' 'add_ln813_1429' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2858 [1/1] (0.77ns)   --->   "%add_ln813_1438 = add i16 %sext_ln818_301, i16 %sext_ln818_305"   --->   Operation 2858 'add' 'add_ln813_1438' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2859 [1/1] (0.76ns)   --->   "%add_ln813_1439 = add i15 %sext_ln1273_1030, i15 %sext_ln1273_1041"   --->   Operation 2859 'add' 'add_ln813_1439' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2860 [1/1] (0.75ns)   --->   "%add_ln813_1441 = add i14 %sext_ln1273_1025, i14 %sext_ln1273_1032"   --->   Operation 2860 'add' 'add_ln813_1441' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2861 [1/1] (0.75ns)   --->   "%add_ln813_1449 = add i14 %sext_ln1273_1036, i14 %sext_ln1273_1047"   --->   Operation 2861 'add' 'add_ln813_1449' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2862 [1/1] (0.00ns)   --->   "%sext_ln813_787 = sext i14 %add_ln813_1449"   --->   Operation 2862 'sext' 'sext_ln813_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2863 [1/1] (0.76ns)   --->   "%add_ln813_1450 = add i15 %sext_ln813_787, i15 %sext_ln1273_1052"   --->   Operation 2863 'add' 'add_ln813_1450' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2864 [1/1] (0.75ns)   --->   "%add_ln813_1451 = add i14 %sext_ln1273_1056, i14 %sext_ln1273_1061"   --->   Operation 2864 'add' 'add_ln813_1451' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2865 [1/1] (0.77ns)   --->   "%add_ln813_1455 = add i16 %sext_ln818_292, i16 %sext_ln818_284"   --->   Operation 2865 'add' 'add_ln813_1455' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2866 [1/1] (0.75ns)   --->   "%add_ln813_1457 = add i14 %sext_ln1273_1026, i14 %sext_ln1273_1063"   --->   Operation 2866 'add' 'add_ln813_1457' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%sext_ln813_792 = sext i14 %add_ln813_1457"   --->   Operation 2867 'sext' 'sext_ln813_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (0.74ns)   --->   "%add_ln813_1458 = add i13 %sext_ln1273_1068, i13 8064"   --->   Operation 2868 'add' 'add_ln813_1458' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%sext_ln813_793 = sext i13 %add_ln813_1458"   --->   Operation 2869 'sext' 'sext_ln813_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.76ns)   --->   "%add_ln813_1459 = add i15 %sext_ln813_793, i15 %sext_ln813_792"   --->   Operation 2870 'add' 'add_ln813_1459' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2871 [1/1] (0.74ns)   --->   "%add_ln813_1461 = add i13 %sext_ln1273_629, i13 64"   --->   Operation 2871 'add' 'add_ln813_1461' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln813_795 = sext i13 %add_ln813_1461"   --->   Operation 2872 'sext' 'sext_ln813_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (0.75ns)   --->   "%add_ln813_1462 = add i14 %sext_ln813_795, i14 %sext_ln70_173"   --->   Operation 2873 'add' 'add_ln813_1462' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2874 [1/1] (0.77ns)   --->   "%add_ln813_1468 = add i16 %sext_ln818_293, i16 %sext_ln818_298"   --->   Operation 2874 'add' 'add_ln813_1468' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2875 [1/1] (0.75ns)   --->   "%add_ln813_1470 = add i14 %sext_ln1273_1070, i14 128"   --->   Operation 2875 'add' 'add_ln813_1470' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%sext_ln813_801 = sext i14 %add_ln813_1470"   --->   Operation 2876 'sext' 'sext_ln813_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (0.76ns)   --->   "%add_ln813_1471 = add i15 %sext_ln813_801, i15 %sext_ln1273_1054"   --->   Operation 2877 'add' 'add_ln813_1471' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2878 [1/1] (0.78ns)   --->   "%add_ln813_1473 = add i16 %trunc_ln818_898, i16 %sext_ln818_294"   --->   Operation 2878 'add' 'add_ln813_1473' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2879 [1/1] (0.76ns)   --->   "%add_ln813_1479 = add i15 %sext_ln1273_1050, i15 %sext_ln1273_1055"   --->   Operation 2879 'add' 'add_ln813_1479' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2880 [1/1] (0.77ns)   --->   "%add_ln813_1483 = add i16 %sext_ln818_303, i16 %sext_ln818_285"   --->   Operation 2880 'add' 'add_ln813_1483' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2881 [1/1] (0.75ns)   --->   "%add_ln813_1484 = add i14 %sext_ln1273_1028, i14 %sext_ln1273_1032"   --->   Operation 2881 'add' 'add_ln813_1484' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2882 [1/1] (0.75ns)   --->   "%add_ln813_1486 = add i14 %sext_ln1273_1033, i14 %sext_ln1273_1060"   --->   Operation 2882 'add' 'add_ln813_1486' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2883 [1/1] (0.74ns)   --->   "%add_ln813_1487 = add i13 %sext_ln70_176, i13 8176"   --->   Operation 2883 'add' 'add_ln813_1487' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%sext_ln813_811 = sext i13 %add_ln813_1487"   --->   Operation 2884 'sext' 'sext_ln813_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.75ns)   --->   "%add_ln813_1488 = add i14 %sext_ln813_811, i14 %sext_ln1273_1072"   --->   Operation 2885 'add' 'add_ln813_1488' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2886 [1/1] (0.76ns)   --->   "%add_ln813_1491 = add i15 %sext_ln70_179, i15 %sext_ln1273_1058"   --->   Operation 2886 'add' 'add_ln813_1491' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2887 [1/1] (0.77ns)   --->   "%add_ln813_1495 = add i16 %sext_ln818_289, i16 %sext_ln818_304"   --->   Operation 2887 'add' 'add_ln813_1495' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2888 [1/1] (0.74ns)   --->   "%add_ln813_1501 = add i13 %sext_ln1273_1068, i13 16"   --->   Operation 2888 'add' 'add_ln813_1501' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln813_819 = sext i13 %add_ln813_1501"   --->   Operation 2889 'sext' 'sext_ln813_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (0.75ns)   --->   "%add_ln813_1502 = add i14 %sext_ln813_819, i14 %sext_ln1273_1066"   --->   Operation 2890 'add' 'add_ln813_1502' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%sext_ln1273_693 = sext i9 %data_buf_V_642"   --->   Operation 2891 'sext' 'sext_ln1273_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%shl_ln1273_442 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_642, i5 0"   --->   Operation 2892 'bitconcatenate' 'shl_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (0.00ns)   --->   "%sext_ln1273_695 = sext i14 %shl_ln1273_442"   --->   Operation 2893 'sext' 'sext_ln1273_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2894 [1/1] (0.76ns)   --->   "%r_V_1061 = sub i15 %sext_ln1273_695, i15 %sext_ln1273_693"   --->   Operation 2894 'sub' 'r_V_1061' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%trunc_ln818_1014 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1061, i32 2, i32 14"   --->   Operation 2895 'partselect' 'trunc_ln818_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln818_306 = sext i13 %trunc_ln818_1014"   --->   Operation 2896 'sext' 'sext_ln818_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2897 [1/1] (0.00ns)   --->   "%shl_ln818_216 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_642, i3 0"   --->   Operation 2897 'bitconcatenate' 'shl_ln818_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%sext_ln1273_696 = sext i12 %shl_ln818_216"   --->   Operation 2898 'sext' 'sext_ln1273_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_430 = sub i15 0, i15 %sext_ln1273_695"   --->   Operation 2899 'sub' 'sub_ln1273_430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2900 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_1062 = sub i15 %sub_ln1273_430, i15 %sext_ln1273_693"   --->   Operation 2900 'sub' 'r_V_1062' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2901 [1/1] (0.00ns)   --->   "%trunc_ln818_1015 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1062, i32 2, i32 14"   --->   Operation 2901 'partselect' 'trunc_ln818_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%sext_ln818_307 = sext i13 %trunc_ln818_1015"   --->   Operation 2902 'sext' 'sext_ln818_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (0.76ns)   --->   "%r_V_1063 = sub i15 %sext_ln1273_693, i15 %sext_ln1273_695"   --->   Operation 2903 'sub' 'r_V_1063' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%trunc_ln818_1017 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1063, i32 2, i32 14"   --->   Operation 2904 'partselect' 'trunc_ln818_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln1273_1074 = sext i13 %trunc_ln818_1017"   --->   Operation 2905 'sext' 'sext_ln1273_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%sext_ln1273_697 = sext i12 %shl_ln818_216"   --->   Operation 2906 'sext' 'sext_ln1273_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.76ns)   --->   "%r_V_1064 = sub i15 %sext_ln1273_695, i15 %sext_ln1273_697"   --->   Operation 2907 'sub' 'r_V_1064' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2908 [1/1] (0.00ns)   --->   "%trunc_ln818_1018 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1064, i32 2, i32 14"   --->   Operation 2908 'partselect' 'trunc_ln818_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%sext_ln1273_698 = sext i9 %data_buf_V_643"   --->   Operation 2909 'sext' 'sext_ln1273_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%shl_ln1273_443 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_643, i5 0"   --->   Operation 2910 'bitconcatenate' 'shl_ln1273_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln1273_699 = sext i14 %shl_ln1273_443"   --->   Operation 2911 'sext' 'sext_ln1273_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%shl_ln1273_444 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_643, i3 0"   --->   Operation 2912 'bitconcatenate' 'shl_ln1273_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%sext_ln1273_700 = sext i12 %shl_ln1273_444"   --->   Operation 2913 'sext' 'sext_ln1273_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.76ns)   --->   "%r_V_1065 = sub i15 %sext_ln1273_700, i15 %sext_ln1273_699"   --->   Operation 2914 'sub' 'r_V_1065' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%trunc_ln818_1019 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1065, i32 2, i32 14"   --->   Operation 2915 'partselect' 'trunc_ln818_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln1273_1075 = sext i13 %trunc_ln818_1019"   --->   Operation 2916 'sext' 'sext_ln1273_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (1.46ns)   --->   "%r_V_1066 = mul i15 %sext_ln1273_698, i15 32742"   --->   Operation 2917 'mul' 'r_V_1066' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2918 [1/1] (0.00ns)   --->   "%trunc_ln818_1020 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1066, i32 2, i32 14"   --->   Operation 2918 'partselect' 'trunc_ln818_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%sext_ln70_181 = sext i13 %trunc_ln818_1020" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2919 'sext' 'sext_ln70_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (0.00ns)   --->   "%sext_ln70_182 = sext i13 %trunc_ln818_1020" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2920 'sext' 'sext_ln70_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%sext_ln1273_701 = sext i9 %data_buf_V_644"   --->   Operation 2921 'sext' 'sext_ln1273_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln1273_702 = sext i9 %data_buf_V_644"   --->   Operation 2922 'sext' 'sext_ln1273_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%sext_ln1273_703 = sext i9 %data_buf_V_644"   --->   Operation 2923 'sext' 'sext_ln1273_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (1.46ns)   --->   "%r_V_1067 = mul i15 %sext_ln1273_703, i15 32746"   --->   Operation 2924 'mul' 'r_V_1067' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2925 [1/1] (0.00ns)   --->   "%trunc_ln818_1021 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1067, i32 2, i32 14"   --->   Operation 2925 'partselect' 'trunc_ln818_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%sext_ln1273_1076 = sext i13 %trunc_ln818_1021"   --->   Operation 2926 'sext' 'sext_ln1273_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (1.46ns)   --->   "%r_V_1072 = mul i15 %sext_ln1273_703, i15 19"   --->   Operation 2927 'mul' 'r_V_1072' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%trunc_ln818_1025 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1072, i32 2, i32 14"   --->   Operation 2928 'partselect' 'trunc_ln818_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (0.00ns)   --->   "%sext_ln1273_1077 = sext i13 %trunc_ln818_1025"   --->   Operation 2929 'sext' 'sext_ln1273_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2930 [1/1] (1.46ns)   --->   "%r_V_1073 = mul i15 %sext_ln1273_703, i15 32741"   --->   Operation 2930 'mul' 'r_V_1073' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%trunc_ln818_1026 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1073, i32 2, i32 14"   --->   Operation 2931 'partselect' 'trunc_ln818_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (1.46ns)   --->   "%r_V_1074 = mul i16 %sext_ln1273_701, i16 65501"   --->   Operation 2932 'mul' 'r_V_1074' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%trunc_ln818_1027 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1074, i32 2, i32 15"   --->   Operation 2933 'partselect' 'trunc_ln818_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln1273_1079 = sext i14 %trunc_ln818_1027"   --->   Operation 2934 'sext' 'sext_ln1273_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (1.46ns)   --->   "%r_V_1075 = mul i17 %sext_ln1273_702, i17 85"   --->   Operation 2935 'mul' 'r_V_1075' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%trunc_ln818_1028 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1075, i32 2, i32 16"   --->   Operation 2936 'partselect' 'trunc_ln818_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (0.00ns)   --->   "%sext_ln818_311 = sext i15 %trunc_ln818_1028"   --->   Operation 2937 'sext' 'sext_ln818_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%sext_ln1273_705 = sext i9 %data_buf_V_645"   --->   Operation 2938 'sext' 'sext_ln1273_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%sext_ln1273_706 = sext i9 %data_buf_V_645"   --->   Operation 2939 'sext' 'sext_ln1273_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln1273_707 = sext i9 %data_buf_V_645"   --->   Operation 2940 'sext' 'sext_ln1273_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (1.46ns)   --->   "%r_V_1077 = mul i17 %sext_ln1273_707, i17 102"   --->   Operation 2941 'mul' 'r_V_1077' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%trunc_ln818_1030 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1077, i32 2, i32 16"   --->   Operation 2942 'partselect' 'trunc_ln818_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (1.46ns)   --->   "%r_V_1078 = mul i17 %sext_ln1273_707, i17 73"   --->   Operation 2943 'mul' 'r_V_1078' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%trunc_ln818_1031 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1078, i32 2, i32 16"   --->   Operation 2944 'partselect' 'trunc_ln818_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln818_314 = sext i15 %trunc_ln818_1031"   --->   Operation 2945 'sext' 'sext_ln818_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (1.46ns)   --->   "%r_V_1079 = mul i15 %sext_ln1273_706, i15 32742"   --->   Operation 2946 'mul' 'r_V_1079' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%trunc_ln818_1032 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1079, i32 2, i32 14"   --->   Operation 2947 'partselect' 'trunc_ln818_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (1.46ns)   --->   "%r_V_1080 = mul i17 %sext_ln1273_707, i17 130988"   --->   Operation 2948 'mul' 'r_V_1080' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2949 [1/1] (0.00ns)   --->   "%trunc_ln818_1033 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1080, i32 2, i32 16"   --->   Operation 2949 'partselect' 'trunc_ln818_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%sext_ln818_315 = sext i15 %trunc_ln818_1033"   --->   Operation 2950 'sext' 'sext_ln818_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (1.46ns)   --->   "%r_V_1081 = mul i15 %sext_ln1273_706, i15 32743"   --->   Operation 2951 'mul' 'r_V_1081' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2952 [1/1] (0.00ns)   --->   "%trunc_ln818_1034 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1081, i32 2, i32 14"   --->   Operation 2952 'partselect' 'trunc_ln818_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln1273_1081 = sext i13 %trunc_ln818_1034"   --->   Operation 2953 'sext' 'sext_ln1273_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (1.46ns)   --->   "%r_V_1082 = mul i16 %sext_ln1273_705, i16 55"   --->   Operation 2954 'mul' 'r_V_1082' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%trunc_ln818_1035 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1082, i32 2, i32 15"   --->   Operation 2955 'partselect' 'trunc_ln818_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (0.00ns)   --->   "%sext_ln70_183 = sext i14 %trunc_ln818_1035" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 2956 'sext' 'sext_ln70_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%sext_ln1273_708 = sext i9 %data_buf_V_646"   --->   Operation 2957 'sext' 'sext_ln1273_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (1.46ns)   --->   "%r_V_1083 = mul i15 %sext_ln1273_708, i15 29"   --->   Operation 2958 'mul' 'r_V_1083' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%trunc_ln818_1036 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1083, i32 2, i32 14"   --->   Operation 2959 'partselect' 'trunc_ln818_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%sext_ln818_316 = sext i13 %trunc_ln818_1036"   --->   Operation 2960 'sext' 'sext_ln818_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (1.46ns)   --->   "%r_V_1084 = mul i15 %sext_ln1273_708, i15 32746"   --->   Operation 2961 'mul' 'r_V_1084' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2962 [1/1] (0.00ns)   --->   "%trunc_ln818_1037 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1084, i32 2, i32 14"   --->   Operation 2962 'partselect' 'trunc_ln818_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%sext_ln1273_1082 = sext i13 %trunc_ln818_1037"   --->   Operation 2963 'sext' 'sext_ln1273_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (1.46ns)   --->   "%r_V_1086 = mul i15 %sext_ln1273_708, i15 21"   --->   Operation 2964 'mul' 'r_V_1086' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%trunc_ln818_1039 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1086, i32 2, i32 14"   --->   Operation 2965 'partselect' 'trunc_ln818_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%sext_ln1273_711 = sext i9 %data_buf_V_647"   --->   Operation 2966 'sext' 'sext_ln1273_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln1273_712 = sext i9 %data_buf_V_647"   --->   Operation 2967 'sext' 'sext_ln1273_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns)   --->   "%shl_ln1273_448 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_647, i5 0"   --->   Operation 2968 'bitconcatenate' 'shl_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2969 [1/1] (0.00ns)   --->   "%sext_ln1273_714 = sext i14 %shl_ln1273_448"   --->   Operation 2969 'sext' 'sext_ln1273_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%shl_ln1273_449 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_647, i2 0"   --->   Operation 2970 'bitconcatenate' 'shl_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (0.00ns)   --->   "%sext_ln1273_715 = sext i11 %shl_ln1273_449"   --->   Operation 2971 'sext' 'sext_ln1273_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2972 [1/1] (0.76ns)   --->   "%r_V_1087 = sub i15 %sext_ln1273_715, i15 %sext_ln1273_714"   --->   Operation 2972 'sub' 'r_V_1087' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%trunc_ln818_1040 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1087, i32 2, i32 14"   --->   Operation 2973 'partselect' 'trunc_ln818_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln1273_1085 = sext i13 %trunc_ln818_1040"   --->   Operation 2974 'sext' 'sext_ln1273_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (1.46ns)   --->   "%r_V_1088 = mul i15 %sext_ln1273_712, i15 32741"   --->   Operation 2975 'mul' 'r_V_1088' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2976 [1/1] (0.00ns)   --->   "%trunc_ln818_1041 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1088, i32 2, i32 14"   --->   Operation 2976 'partselect' 'trunc_ln818_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%sext_ln1273_1086 = sext i13 %trunc_ln818_1041"   --->   Operation 2977 'sext' 'sext_ln1273_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (1.46ns)   --->   "%r_V_1089 = mul i15 %sext_ln1273_712, i15 32747"   --->   Operation 2978 'mul' 'r_V_1089' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%trunc_ln818_1042 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1089, i32 2, i32 14"   --->   Operation 2979 'partselect' 'trunc_ln818_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (0.76ns)   --->   "%r_V_1090 = sub i15 %sext_ln1273_714, i15 %sext_ln1273_715"   --->   Operation 2980 'sub' 'r_V_1090' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%trunc_ln818_1043 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1090, i32 2, i32 14"   --->   Operation 2981 'partselect' 'trunc_ln818_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (1.46ns)   --->   "%r_V_1091 = mul i15 %sext_ln1273_712, i15 23"   --->   Operation 2982 'mul' 'r_V_1091' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%trunc_ln818_1044 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1091, i32 2, i32 14"   --->   Operation 2983 'partselect' 'trunc_ln818_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (1.46ns)   --->   "%r_V_1092 = mul i16 %sext_ln1273_711, i16 65499"   --->   Operation 2984 'mul' 'r_V_1092' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%trunc_ln818_1045 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1092, i32 2, i32 15"   --->   Operation 2985 'partselect' 'trunc_ln818_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (0.00ns)   --->   "%sext_ln1273_1090 = sext i14 %trunc_ln818_1045"   --->   Operation 2986 'sext' 'sext_ln1273_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%sext_ln1273_718 = sext i9 %data_buf_V_648"   --->   Operation 2987 'sext' 'sext_ln1273_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (1.46ns)   --->   "%r_V_1094 = mul i15 %sext_ln1273_718, i15 32747"   --->   Operation 2988 'mul' 'r_V_1094' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%trunc_ln818_1047 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1094, i32 2, i32 14"   --->   Operation 2989 'partselect' 'trunc_ln818_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%sext_ln1273_1091 = sext i13 %trunc_ln818_1047"   --->   Operation 2990 'sext' 'sext_ln1273_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (1.46ns)   --->   "%r_V_1095 = mul i15 %sext_ln1273_718, i15 32739"   --->   Operation 2991 'mul' 'r_V_1095' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%trunc_ln818_1048 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1095, i32 2, i32 14"   --->   Operation 2992 'partselect' 'trunc_ln818_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (1.46ns)   --->   "%r_V_1096 = mul i15 %sext_ln1273_718, i15 32746"   --->   Operation 2993 'mul' 'r_V_1096' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2994 [1/1] (0.00ns)   --->   "%trunc_ln818_1049 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1096, i32 2, i32 14"   --->   Operation 2994 'partselect' 'trunc_ln818_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%shl_ln1273_451 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_648, i4 0"   --->   Operation 2995 'bitconcatenate' 'shl_ln1273_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (0.00ns)   --->   "%sext_ln1273_719 = sext i13 %shl_ln1273_451"   --->   Operation 2996 'sext' 'sext_ln1273_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%shl_ln1273_452 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_648, i2 0"   --->   Operation 2997 'bitconcatenate' 'shl_ln1273_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln1273_720 = sext i11 %shl_ln1273_452"   --->   Operation 2998 'sext' 'sext_ln1273_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (0.75ns)   --->   "%r_V_1097 = add i14 %sext_ln1273_719, i14 %sext_ln1273_720"   --->   Operation 2999 'add' 'r_V_1097' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3000 [1/1] (0.00ns)   --->   "%trunc_ln818_1050 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1097, i32 2, i32 13"   --->   Operation 3000 'partselect' 'trunc_ln818_1050' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (0.00ns)   --->   "%sext_ln70_184 = sext i12 %trunc_ln818_1050" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3001 'sext' 'sext_ln70_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%sext_ln1273_721 = sext i9 %data_buf_V_649"   --->   Operation 3002 'sext' 'sext_ln1273_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (1.46ns)   --->   "%r_V_1098 = mul i15 %sext_ln1273_721, i15 25"   --->   Operation 3003 'mul' 'r_V_1098' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%trunc_ln818_1051 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1098, i32 2, i32 14"   --->   Operation 3004 'partselect' 'trunc_ln818_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln1273_724 = sext i9 %data_buf_V_650"   --->   Operation 3005 'sext' 'sext_ln1273_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (1.46ns)   --->   "%r_V_1100 = mul i16 %sext_ln1273_724, i16 59"   --->   Operation 3006 'mul' 'r_V_1100' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3007 [1/1] (0.00ns)   --->   "%trunc_ln818_1053 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1100, i32 2, i32 15"   --->   Operation 3007 'partselect' 'trunc_ln818_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%sext_ln818_319 = sext i14 %trunc_ln818_1053"   --->   Operation 3008 'sext' 'sext_ln818_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (1.46ns)   --->   "%r_V_1101 = mul i16 %sext_ln1273_724, i16 65491"   --->   Operation 3009 'mul' 'r_V_1101' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%trunc_ln818_1054 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1101, i32 2, i32 15"   --->   Operation 3010 'partselect' 'trunc_ln818_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (1.46ns)   --->   "%r_V_1102 = mul i16 %sext_ln1273_724, i16 42"   --->   Operation 3011 'mul' 'r_V_1102' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%trunc_ln818_1055 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1102, i32 2, i32 15"   --->   Operation 3012 'partselect' 'trunc_ln818_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (0.00ns)   --->   "%sext_ln70_185 = sext i14 %trunc_ln818_1055" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3013 'sext' 'sext_ln70_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln1273_144 = sext i9 %data_buf_V_651"   --->   Operation 3014 'sext' 'sext_ln1273_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (0.00ns)   --->   "%sext_ln1273_727 = sext i9 %data_buf_V_651"   --->   Operation 3015 'sext' 'sext_ln1273_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%sext_ln1273_728 = sext i9 %data_buf_V_651"   --->   Operation 3016 'sext' 'sext_ln1273_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%sext_ln1273_729 = sext i9 %data_buf_V_651"   --->   Operation 3017 'sext' 'sext_ln1273_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%shl_ln1273_455 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_651, i5 0"   --->   Operation 3018 'bitconcatenate' 'shl_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln1273_731 = sext i14 %shl_ln1273_455"   --->   Operation 3019 'sext' 'sext_ln1273_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%shl_ln1273_456 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_651, i1 0"   --->   Operation 3020 'bitconcatenate' 'shl_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%sext_ln1273_732 = sext i10 %shl_ln1273_456"   --->   Operation 3021 'sext' 'sext_ln1273_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln1273_733 = sext i10 %shl_ln1273_456"   --->   Operation 3022 'sext' 'sext_ln1273_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3023 [1/1] (0.76ns)   --->   "%r_V_1103 = sub i15 %sext_ln1273_733, i15 %sext_ln1273_731"   --->   Operation 3023 'sub' 'r_V_1103' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3024 [1/1] (0.00ns)   --->   "%trunc_ln818_1056 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1103, i32 2, i32 14"   --->   Operation 3024 'partselect' 'trunc_ln818_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3025 [1/1] (0.00ns)   --->   "%sext_ln1273_1096 = sext i13 %trunc_ln818_1056"   --->   Operation 3025 'sext' 'sext_ln1273_1096' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3026 [1/1] (1.46ns)   --->   "%r_V_1104 = mul i16 %sext_ln1273_729, i16 65498"   --->   Operation 3026 'mul' 'r_V_1104' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%trunc_ln818_1057 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1104, i32 2, i32 15"   --->   Operation 3027 'partselect' 'trunc_ln818_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln1273_1097 = sext i14 %trunc_ln818_1057"   --->   Operation 3028 'sext' 'sext_ln1273_1097' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%shl_ln1273_457 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_651, i6 0"   --->   Operation 3029 'bitconcatenate' 'shl_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln1273_734 = sext i15 %shl_ln1273_457"   --->   Operation 3030 'sext' 'sext_ln1273_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_443 = sub i16 0, i16 %sext_ln1273_734"   --->   Operation 3031 'sub' 'sub_ln1273_443' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3032 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_1105 = sub i16 %sub_ln1273_443, i16 %sext_ln1273_732"   --->   Operation 3032 'sub' 'r_V_1105' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%trunc_ln818_1058 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1105, i32 2, i32 15"   --->   Operation 3033 'partselect' 'trunc_ln818_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%sext_ln1273_1098 = sext i14 %trunc_ln818_1058"   --->   Operation 3034 'sext' 'sext_ln1273_1098' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (1.46ns)   --->   "%r_V_1106 = mul i17 %sext_ln1273_727, i17 100"   --->   Operation 3035 'mul' 'r_V_1106' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3036 [1/1] (0.00ns)   --->   "%trunc_ln818_1059 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1106, i32 2, i32 16"   --->   Operation 3036 'partselect' 'trunc_ln818_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%sext_ln818_320 = sext i15 %trunc_ln818_1059"   --->   Operation 3037 'sext' 'sext_ln818_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (1.46ns)   --->   "%r_V_1107 = mul i18 %sext_ln1273_144, i18 183"   --->   Operation 3038 'mul' 'r_V_1107' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%trunc_ln818_992 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1107, i32 2, i32 17"   --->   Operation 3039 'partselect' 'trunc_ln818_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (1.46ns)   --->   "%r_V_1108 = mul i16 %sext_ln1273_729, i16 35"   --->   Operation 3040 'mul' 'r_V_1108' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3041 [1/1] (0.00ns)   --->   "%trunc_ln818_1060 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1108, i32 2, i32 15"   --->   Operation 3041 'partselect' 'trunc_ln818_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%sext_ln1273_1099 = sext i14 %trunc_ln818_1060"   --->   Operation 3042 'sext' 'sext_ln1273_1099' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (1.46ns)   --->   "%r_V_1111 = mul i15 %sext_ln1273_728, i15 29"   --->   Operation 3043 'mul' 'r_V_1111' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3044 [1/1] (0.00ns)   --->   "%trunc_ln818_1063 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1111, i32 2, i32 14"   --->   Operation 3044 'partselect' 'trunc_ln818_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3045 [1/1] (1.46ns)   --->   "%r_V_1112 = mul i17 %sext_ln1273_727, i17 130980"   --->   Operation 3045 'mul' 'r_V_1112' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3046 [1/1] (0.00ns)   --->   "%trunc_ln818_1064 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1112, i32 2, i32 16"   --->   Operation 3046 'partselect' 'trunc_ln818_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3047 [1/1] (0.00ns)   --->   "%sext_ln818_323 = sext i15 %trunc_ln818_1064"   --->   Operation 3047 'sext' 'sext_ln818_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3048 [1/1] (1.46ns)   --->   "%r_V_1116 = mul i16 %sext_ln1273_729, i16 58"   --->   Operation 3048 'mul' 'r_V_1116' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3049 [1/1] (0.00ns)   --->   "%trunc_ln818_1066 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1116, i32 2, i32 15"   --->   Operation 3049 'partselect' 'trunc_ln818_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln1273_736 = sext i9 %data_buf_V_652"   --->   Operation 3050 'sext' 'sext_ln1273_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (1.46ns)   --->   "%r_V_1117 = mul i16 %sext_ln1273_736, i16 54"   --->   Operation 3051 'mul' 'r_V_1117' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%trunc_ln818_1067 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1117, i32 2, i32 15"   --->   Operation 3052 'partselect' 'trunc_ln818_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln1273_1101 = sext i14 %trunc_ln818_1067"   --->   Operation 3053 'sext' 'sext_ln1273_1101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (1.46ns)   --->   "%r_V_1118 = mul i16 %sext_ln1273_736, i16 65478"   --->   Operation 3054 'mul' 'r_V_1118' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%trunc_ln818_1068 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1118, i32 2, i32 15"   --->   Operation 3055 'partselect' 'trunc_ln818_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (0.00ns)   --->   "%shl_ln1273_458 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_652, i6 0"   --->   Operation 3056 'bitconcatenate' 'shl_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%sext_ln1273_737 = sext i15 %shl_ln1273_458"   --->   Operation 3057 'sext' 'sext_ln1273_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%shl_ln1273_459 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_652, i1 0"   --->   Operation 3058 'bitconcatenate' 'shl_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%sext_ln1273_738 = sext i10 %shl_ln1273_459"   --->   Operation 3059 'sext' 'sext_ln1273_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.77ns)   --->   "%r_V_1119 = sub i16 %sext_ln1273_738, i16 %sext_ln1273_737"   --->   Operation 3060 'sub' 'r_V_1119' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%trunc_ln818_1069 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1119, i32 2, i32 15"   --->   Operation 3061 'partselect' 'trunc_ln818_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln1273_1103 = sext i14 %trunc_ln818_1069"   --->   Operation 3062 'sext' 'sext_ln1273_1103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3063 [1/1] (1.46ns)   --->   "%r_V_1120 = mul i16 %sext_ln1273_736, i16 46"   --->   Operation 3063 'mul' 'r_V_1120' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln818_1070 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1120, i32 2, i32 15"   --->   Operation 3064 'partselect' 'trunc_ln818_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (0.00ns)   --->   "%sext_ln1273_1104 = sext i14 %trunc_ln818_1070"   --->   Operation 3065 'sext' 'sext_ln1273_1104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3066 [1/1] (1.46ns)   --->   "%r_V_1121 = mul i16 %sext_ln1273_736, i16 52"   --->   Operation 3066 'mul' 'r_V_1121' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%trunc_ln818_1071 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1121, i32 2, i32 15"   --->   Operation 3067 'partselect' 'trunc_ln818_1071' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.00ns)   --->   "%sext_ln70_187 = sext i14 %trunc_ln818_1071" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3068 'sext' 'sext_ln70_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln1273_739 = sext i9 %data_buf_V_653"   --->   Operation 3069 'sext' 'sext_ln1273_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln1273_740 = sext i9 %data_buf_V_653"   --->   Operation 3070 'sext' 'sext_ln1273_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%shl_ln1273_460 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_653, i5 0"   --->   Operation 3071 'bitconcatenate' 'shl_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln1273_741 = sext i14 %shl_ln1273_460"   --->   Operation 3072 'sext' 'sext_ln1273_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (0.00ns)   --->   "%shl_ln1273_461 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_653, i3 0"   --->   Operation 3073 'bitconcatenate' 'shl_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%sext_ln1273_742 = sext i12 %shl_ln1273_461"   --->   Operation 3074 'sext' 'sext_ln1273_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (0.76ns)   --->   "%r_V_1122 = sub i15 %sext_ln1273_741, i15 %sext_ln1273_742"   --->   Operation 3075 'sub' 'r_V_1122' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln818_1072 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1122, i32 2, i32 14"   --->   Operation 3076 'partselect' 'trunc_ln818_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln1273_1105 = sext i13 %trunc_ln818_1072"   --->   Operation 3077 'sext' 'sext_ln1273_1105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (1.46ns)   --->   "%r_V_1124 = mul i17 %sext_ln1273_740, i17 130972"   --->   Operation 3078 'mul' 'r_V_1124' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%trunc_ln818_1073 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1124, i32 2, i32 16"   --->   Operation 3079 'partselect' 'trunc_ln818_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (0.00ns)   --->   "%sext_ln818_325 = sext i15 %trunc_ln818_1073"   --->   Operation 3080 'sext' 'sext_ln818_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3081 [1/1] (1.46ns)   --->   "%r_V_1125 = mul i16 %sext_ln1273_739, i16 65490"   --->   Operation 3081 'mul' 'r_V_1125' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%trunc_ln818_1074 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1125, i32 2, i32 15"   --->   Operation 3082 'partselect' 'trunc_ln818_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%sext_ln1273_1106 = sext i14 %trunc_ln818_1074"   --->   Operation 3083 'sext' 'sext_ln1273_1106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (1.46ns)   --->   "%r_V_1126 = mul i16 %sext_ln1273_739, i16 53"   --->   Operation 3084 'mul' 'r_V_1126' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3085 [1/1] (0.00ns)   --->   "%trunc_ln818_1075 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1126, i32 2, i32 15"   --->   Operation 3085 'partselect' 'trunc_ln818_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3086 [1/1] (0.00ns)   --->   "%sext_ln1273_1107 = sext i14 %trunc_ln818_1075"   --->   Operation 3086 'sext' 'sext_ln1273_1107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%shl_ln1273_462 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_653, i6 0"   --->   Operation 3087 'bitconcatenate' 'shl_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln1273_743 = sext i15 %shl_ln1273_462"   --->   Operation 3088 'sext' 'sext_ln1273_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_447 = sub i16 0, i16 %sext_ln1273_743"   --->   Operation 3089 'sub' 'sub_ln1273_447' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3090 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%r_V_1127 = sub i16 %sub_ln1273_447, i16 %sext_ln1273_739"   --->   Operation 3090 'sub' 'r_V_1127' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%trunc_ln818_1076 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1127, i32 2, i32 15"   --->   Operation 3091 'partselect' 'trunc_ln818_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (0.00ns)   --->   "%sext_ln818_326 = sext i14 %trunc_ln818_1076"   --->   Operation 3092 'sext' 'sext_ln818_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%shl_ln1273_463 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_653, i4 0"   --->   Operation 3093 'bitconcatenate' 'shl_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%sext_ln1273_744 = sext i13 %shl_ln1273_463"   --->   Operation 3094 'sext' 'sext_ln1273_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (0.77ns)   --->   "%r_V_1128 = sub i16 %sext_ln1273_744, i16 %sext_ln1273_743"   --->   Operation 3095 'sub' 'r_V_1128' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%trunc_ln818_1077 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1128, i32 2, i32 15"   --->   Operation 3096 'partselect' 'trunc_ln818_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (0.00ns)   --->   "%sext_ln1273_745 = sext i9 %data_buf_V_654"   --->   Operation 3097 'sext' 'sext_ln1273_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3098 [1/1] (0.00ns)   --->   "%sext_ln1273_746 = sext i9 %data_buf_V_654"   --->   Operation 3098 'sext' 'sext_ln1273_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (1.46ns)   --->   "%r_V_1130 = mul i15 %sext_ln1273_746, i15 32741"   --->   Operation 3099 'mul' 'r_V_1130' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%trunc_ln818_1078 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1130, i32 2, i32 14"   --->   Operation 3100 'partselect' 'trunc_ln818_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%sext_ln1273_1109 = sext i13 %trunc_ln818_1078"   --->   Operation 3101 'sext' 'sext_ln1273_1109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (1.46ns)   --->   "%r_V_1131 = mul i17 %sext_ln1273_745, i17 130967"   --->   Operation 3102 'mul' 'r_V_1131' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3103 [1/1] (0.00ns)   --->   "%trunc_ln818_1079 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1131, i32 2, i32 16"   --->   Operation 3103 'partselect' 'trunc_ln818_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%sext_ln818_327 = sext i15 %trunc_ln818_1079"   --->   Operation 3104 'sext' 'sext_ln818_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln1273_747 = sext i9 %data_buf_V_655"   --->   Operation 3105 'sext' 'sext_ln1273_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln1273_748 = sext i9 %data_buf_V_655"   --->   Operation 3106 'sext' 'sext_ln1273_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (1.46ns)   --->   "%r_V_1132 = mul i15 %sext_ln1273_748, i15 32743"   --->   Operation 3107 'mul' 'r_V_1132' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3108 [1/1] (0.00ns)   --->   "%trunc_ln818_1080 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1132, i32 2, i32 14"   --->   Operation 3108 'partselect' 'trunc_ln818_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%sext_ln1273_1110 = sext i13 %trunc_ln818_1080"   --->   Operation 3109 'sext' 'sext_ln1273_1110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (0.00ns)   --->   "%shl_ln1273_464 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_655, i5 0"   --->   Operation 3110 'bitconcatenate' 'shl_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3111 [1/1] (0.00ns)   --->   "%sext_ln1273_749 = sext i14 %shl_ln1273_464"   --->   Operation 3111 'sext' 'sext_ln1273_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%shl_ln1273_465 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_655, i3 0"   --->   Operation 3112 'bitconcatenate' 'shl_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln1273_750 = sext i12 %shl_ln1273_465"   --->   Operation 3113 'sext' 'sext_ln1273_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.76ns)   --->   "%r_V_1133 = sub i15 %sext_ln1273_749, i15 %sext_ln1273_750"   --->   Operation 3114 'sub' 'r_V_1133' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3115 [1/1] (0.00ns)   --->   "%trunc_ln818_1081 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1133, i32 2, i32 14"   --->   Operation 3115 'partselect' 'trunc_ln818_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%sext_ln1273_1112 = sext i13 %trunc_ln818_1081"   --->   Operation 3116 'sext' 'sext_ln1273_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%shl_ln1273_466 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_655, i4 0"   --->   Operation 3117 'bitconcatenate' 'shl_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln1273_751 = sext i13 %shl_ln1273_466"   --->   Operation 3118 'sext' 'sext_ln1273_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.75ns)   --->   "%sub_ln1273_451 = sub i14 0, i14 %sext_ln1273_751"   --->   Operation 3119 'sub' 'sub_ln1273_451' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%shl_ln1273_467 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %data_buf_V_655, i1 0"   --->   Operation 3120 'bitconcatenate' 'shl_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.00ns)   --->   "%sext_ln1273_752 = sext i10 %shl_ln1273_467"   --->   Operation 3121 'sext' 'sext_ln1273_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3122 [1/1] (0.76ns)   --->   "%r_V_1134 = sub i14 %sub_ln1273_451, i14 %sext_ln1273_752"   --->   Operation 3122 'sub' 'r_V_1134' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%trunc_ln818_1082 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1134, i32 2, i32 13"   --->   Operation 3123 'partselect' 'trunc_ln818_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (1.46ns)   --->   "%r_V_1135 = mul i15 %sext_ln1273_748, i15 21"   --->   Operation 3124 'mul' 'r_V_1135' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%trunc_ln818_1083 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1135, i32 2, i32 14"   --->   Operation 3125 'partselect' 'trunc_ln818_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (0.76ns)   --->   "%r_V_1136 = sub i14 %sub_ln1273_451, i14 %sext_ln1273_747"   --->   Operation 3126 'sub' 'r_V_1136' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%trunc_ln818_1084 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1136, i32 2, i32 13"   --->   Operation 3127 'partselect' 'trunc_ln818_1084' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (0.00ns)   --->   "%sext_ln1273_1115 = sext i12 %trunc_ln818_1084"   --->   Operation 3128 'sext' 'sext_ln1273_1115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%sext_ln1273_754 = sext i9 %data_buf_V_656"   --->   Operation 3129 'sext' 'sext_ln1273_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (1.46ns)   --->   "%r_V_1137 = mul i15 %sext_ln1273_754, i15 27"   --->   Operation 3130 'mul' 'r_V_1137' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%trunc_ln818_1085 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1137, i32 2, i32 14"   --->   Operation 3131 'partselect' 'trunc_ln818_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%shl_ln1273_468 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_656, i4 0"   --->   Operation 3132 'bitconcatenate' 'shl_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln1273_755 = sext i13 %shl_ln1273_468"   --->   Operation 3133 'sext' 'sext_ln1273_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_454 = sub i14 0, i14 %sext_ln1273_755"   --->   Operation 3134 'sub' 'sub_ln1273_454' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%shl_ln1273_469 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_656, i2 0"   --->   Operation 3135 'bitconcatenate' 'shl_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (0.00ns)   --->   "%sext_ln1273_756 = sext i11 %shl_ln1273_469"   --->   Operation 3136 'sext' 'sext_ln1273_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%sext_ln1273_757 = sext i11 %shl_ln1273_469"   --->   Operation 3137 'sext' 'sext_ln1273_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_1138 = sub i14 %sub_ln1273_454, i14 %sext_ln1273_757"   --->   Operation 3138 'sub' 'r_V_1138' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%trunc_ln818_1086 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1138, i32 2, i32 13"   --->   Operation 3139 'partselect' 'trunc_ln818_1086' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%sext_ln1273_1117 = sext i12 %trunc_ln818_1086"   --->   Operation 3140 'sext' 'sext_ln1273_1117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (1.46ns)   --->   "%r_V_1139 = mul i15 %sext_ln1273_754, i15 32749"   --->   Operation 3141 'mul' 'r_V_1139' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%trunc_ln818_1087 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1139, i32 2, i32 14"   --->   Operation 3142 'partselect' 'trunc_ln818_1087' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%shl_ln1273_470 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_656, i5 0"   --->   Operation 3143 'bitconcatenate' 'shl_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%sext_ln1273_758 = sext i14 %shl_ln1273_470"   --->   Operation 3144 'sext' 'sext_ln1273_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (0.76ns)   --->   "%r_V_1140 = sub i15 %sext_ln1273_756, i15 %sext_ln1273_758"   --->   Operation 3145 'sub' 'r_V_1140' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3146 [1/1] (0.00ns)   --->   "%trunc_ln818_1088 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1140, i32 2, i32 14"   --->   Operation 3146 'partselect' 'trunc_ln818_1088' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3147 [1/1] (0.00ns)   --->   "%sext_ln1273_1119 = sext i13 %trunc_ln818_1088"   --->   Operation 3147 'sext' 'sext_ln1273_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3148 [1/1] (1.46ns)   --->   "%r_V_1141 = mul i15 %sext_ln1273_754, i15 22"   --->   Operation 3148 'mul' 'r_V_1141' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3149 [1/1] (0.00ns)   --->   "%trunc_ln818_1089 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1141, i32 2, i32 14"   --->   Operation 3149 'partselect' 'trunc_ln818_1089' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3150 [1/1] (1.46ns)   --->   "%r_V_1142 = mul i15 %sext_ln1273_754, i15 32742"   --->   Operation 3150 'mul' 'r_V_1142' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%trunc_ln818_1090 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1142, i32 2, i32 14"   --->   Operation 3151 'partselect' 'trunc_ln818_1090' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln1273_1121 = sext i13 %trunc_ln818_1090"   --->   Operation 3152 'sext' 'sext_ln1273_1121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3153 [1/1] (1.46ns)   --->   "%r_V_1143 = mul i15 %sext_ln1273_754, i15 32739"   --->   Operation 3153 'mul' 'r_V_1143' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3154 [1/1] (0.00ns)   --->   "%trunc_ln818_1091 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1143, i32 2, i32 14"   --->   Operation 3154 'partselect' 'trunc_ln818_1091' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3155 [1/1] (0.76ns)   --->   "%add_ln813_1504 = add i15 %sext_ln1273_1097, i15 %sext_ln1273_1076"   --->   Operation 3155 'add' 'add_ln813_1504' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3156 [1/1] (0.75ns)   --->   "%add_ln813_1506 = add i14 %sext_ln1273_1086, i14 %sext_ln1273_1091"   --->   Operation 3156 'add' 'add_ln813_1506' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3157 [1/1] (0.76ns)   --->   "%add_ln813_1512 = add i15 %sext_ln70_183, i15 %sext_ln70_185"   --->   Operation 3157 'add' 'add_ln813_1512' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3158 [1/1] (0.76ns)   --->   "%add_ln813_1517 = add i15 %sext_ln1273_1098, i15 96"   --->   Operation 3158 'add' 'add_ln813_1517' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%sext_ln813_829 = sext i15 %add_ln813_1517"   --->   Operation 3159 'sext' 'sext_ln813_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.77ns)   --->   "%add_ln813_1518 = add i16 %sext_ln813_829, i16 %sext_ln818_319"   --->   Operation 3160 'add' 'add_ln813_1518' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3161 [1/1] (0.76ns)   --->   "%add_ln813_1520 = add i15 %sext_ln1273_1106, i15 %sext_ln70_182"   --->   Operation 3161 'add' 'add_ln813_1520' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3162 [1/1] (0.77ns)   --->   "%add_ln813_1529 = add i16 %sext_ln818_323, i16 %sext_ln818_327"   --->   Operation 3162 'add' 'add_ln813_1529' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3163 [1/1] (0.76ns)   --->   "%add_ln813_1530 = add i15 %sext_ln1273_1079, i15 %sext_ln1273_1090"   --->   Operation 3163 'add' 'add_ln813_1530' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3164 [1/1] (0.75ns)   --->   "%add_ln813_1532 = add i14 %sext_ln1273_1074, i14 %sext_ln1273_1081"   --->   Operation 3164 'add' 'add_ln813_1532' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3165 [1/1] (0.75ns)   --->   "%add_ln813_1540 = add i14 %sext_ln1273_1085, i14 %sext_ln1273_1096"   --->   Operation 3165 'add' 'add_ln813_1540' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3166 [1/1] (0.00ns)   --->   "%sext_ln813_841 = sext i14 %add_ln813_1540"   --->   Operation 3166 'sext' 'sext_ln813_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3167 [1/1] (0.76ns)   --->   "%add_ln813_1541 = add i15 %sext_ln813_841, i15 %sext_ln1273_1101"   --->   Operation 3167 'add' 'add_ln813_1541' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3168 [1/1] (0.75ns)   --->   "%add_ln813_1542 = add i14 %sext_ln1273_1105, i14 %sext_ln1273_1110"   --->   Operation 3168 'add' 'add_ln813_1542' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3169 [1/1] (0.77ns)   --->   "%add_ln813_1546 = add i16 %sext_ln818_314, i16 %sext_ln818_306"   --->   Operation 3169 'add' 'add_ln813_1546' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3170 [1/1] (0.75ns)   --->   "%add_ln813_1548 = add i14 %sext_ln1273_1075, i14 %sext_ln1273_1112"   --->   Operation 3170 'add' 'add_ln813_1548' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3171 [1/1] (0.00ns)   --->   "%sext_ln813_846 = sext i14 %add_ln813_1548"   --->   Operation 3171 'sext' 'sext_ln813_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3172 [1/1] (0.74ns)   --->   "%add_ln813_1549 = add i13 %sext_ln1273_1117, i13 8064"   --->   Operation 3172 'add' 'add_ln813_1549' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln813_847 = sext i13 %add_ln813_1549"   --->   Operation 3173 'sext' 'sext_ln813_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (0.76ns)   --->   "%add_ln813_1550 = add i15 %sext_ln813_847, i15 %sext_ln813_846"   --->   Operation 3174 'add' 'add_ln813_1550' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3175 [1/1] (0.74ns)   --->   "%add_ln813_1552 = add i13 %sext_ln1273_696, i13 64"   --->   Operation 3175 'add' 'add_ln813_1552' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3176 [1/1] (0.00ns)   --->   "%sext_ln813_849 = sext i13 %add_ln813_1552"   --->   Operation 3176 'sext' 'sext_ln813_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3177 [1/1] (0.75ns)   --->   "%add_ln813_1553 = add i14 %sext_ln813_849, i14 %sext_ln70_181"   --->   Operation 3177 'add' 'add_ln813_1553' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3178 [1/1] (0.77ns)   --->   "%add_ln813_1559 = add i16 %sext_ln818_315, i16 %sext_ln818_320"   --->   Operation 3178 'add' 'add_ln813_1559' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3179 [1/1] (0.75ns)   --->   "%add_ln813_1561 = add i14 %sext_ln1273_1119, i14 128"   --->   Operation 3179 'add' 'add_ln813_1561' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln813_855 = sext i14 %add_ln813_1561"   --->   Operation 3180 'sext' 'sext_ln813_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3181 [1/1] (0.76ns)   --->   "%add_ln813_1562 = add i15 %sext_ln813_855, i15 %sext_ln1273_1103"   --->   Operation 3181 'add' 'add_ln813_1562' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3182 [1/1] (0.78ns)   --->   "%add_ln813_1564 = add i16 %trunc_ln818_992, i16 %sext_ln818_316"   --->   Operation 3182 'add' 'add_ln813_1564' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3183 [1/1] (0.76ns)   --->   "%add_ln813_1570 = add i15 %sext_ln1273_1099, i15 %sext_ln1273_1104"   --->   Operation 3183 'add' 'add_ln813_1570' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3184 [1/1] (0.77ns)   --->   "%add_ln813_1574 = add i16 %sext_ln818_325, i16 %sext_ln818_307"   --->   Operation 3184 'add' 'add_ln813_1574' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3185 [1/1] (0.75ns)   --->   "%add_ln813_1575 = add i14 %sext_ln1273_1077, i14 %sext_ln1273_1081"   --->   Operation 3185 'add' 'add_ln813_1575' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3186 [1/1] (0.75ns)   --->   "%add_ln813_1577 = add i14 %sext_ln1273_1082, i14 %sext_ln1273_1109"   --->   Operation 3186 'add' 'add_ln813_1577' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3187 [1/1] (0.74ns)   --->   "%add_ln813_1578 = add i13 %sext_ln70_184, i13 8176"   --->   Operation 3187 'add' 'add_ln813_1578' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3188 [1/1] (0.00ns)   --->   "%sext_ln813_865 = sext i13 %add_ln813_1578"   --->   Operation 3188 'sext' 'sext_ln813_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3189 [1/1] (0.75ns)   --->   "%add_ln813_1579 = add i14 %sext_ln813_865, i14 %sext_ln1273_1121"   --->   Operation 3189 'add' 'add_ln813_1579' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3190 [1/1] (0.76ns)   --->   "%add_ln813_1582 = add i15 %sext_ln70_187, i15 %sext_ln1273_1107"   --->   Operation 3190 'add' 'add_ln813_1582' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3191 [1/1] (0.77ns)   --->   "%add_ln813_1586 = add i16 %sext_ln818_311, i16 %sext_ln818_326"   --->   Operation 3191 'add' 'add_ln813_1586' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3192 [1/1] (0.74ns)   --->   "%add_ln813_1592 = add i13 %sext_ln1273_1117, i13 16"   --->   Operation 3192 'add' 'add_ln813_1592' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3193 [1/1] (0.00ns)   --->   "%sext_ln813_873 = sext i13 %add_ln813_1592"   --->   Operation 3193 'sext' 'sext_ln813_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3194 [1/1] (0.75ns)   --->   "%add_ln813_1593 = add i14 %sext_ln813_873, i14 %sext_ln1273_1115"   --->   Operation 3194 'add' 'add_ln813_1593' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.30>
ST_2 : Operation 3195 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 3195 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3196 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 4096, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_conv1d_latency.h:33]   --->   Operation 3196 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3197 [1/1] (0.00ns)   --->   "%sext_ln23_2 = sext i13 %mult_V_45" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3197 'sext' 'sext_ln23_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i9 %data_buf_V_509"   --->   Operation 3198 'sext' 'sext_ln1273_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3199 [1/1] (1.46ns)   --->   "%r_V_321 = mul i17 %sext_ln1273_87, i17 73"   --->   Operation 3199 'mul' 'r_V_321' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3200 [1/1] (0.00ns)   --->   "%mult_V_49 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_321, i32 2, i32 16"   --->   Operation 3200 'partselect' 'mult_V_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3201 [1/1] (0.00ns)   --->   "%sext_ln818_110 = sext i15 %mult_V_49"   --->   Operation 3201 'sext' 'sext_ln818_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3202 [1/1] (1.46ns)   --->   "%r_V_322 = mul i16 %sext_ln1273_85, i16 65487"   --->   Operation 3202 'mul' 'r_V_322' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3203 [1/1] (0.00ns)   --->   "%mult_V_50 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_322, i32 2, i32 15"   --->   Operation 3203 'partselect' 'mult_V_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln818_111 = sext i14 %mult_V_50"   --->   Operation 3204 'sext' 'sext_ln818_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3205 [1/1] (1.46ns)   --->   "%r_V_323 = mul i17 %sext_ln1273_87, i17 130971"   --->   Operation 3205 'mul' 'r_V_323' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3206 [1/1] (0.00ns)   --->   "%mult_V_51 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_323, i32 2, i32 16"   --->   Operation 3206 'partselect' 'mult_V_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3207 [1/1] (0.00ns)   --->   "%sext_ln818_112 = sext i15 %mult_V_51"   --->   Operation 3207 'sext' 'sext_ln818_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3208 [1/1] (1.46ns)   --->   "%r_V_324 = mul i18 %sext_ln1273_2, i18 261990"   --->   Operation 3208 'mul' 'r_V_324' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3209 [1/1] (0.00ns)   --->   "%mult_V_52 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_324, i32 2, i32 17"   --->   Operation 3209 'partselect' 'mult_V_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3210 [1/1] (0.00ns)   --->   "%sext_ln23_8 = sext i13 %mult_V_54" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3210 'sext' 'sext_ln23_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3211 [1/1] (0.00ns)   --->   "%shl_ln1273_184 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_509, i6 0"   --->   Operation 3211 'bitconcatenate' 'shl_ln1273_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln1273_89 = sext i15 %shl_ln1273_184"   --->   Operation 3212 'sext' 'sext_ln1273_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3213 [1/1] (0.77ns)   --->   "%r_V_329 = sub i16 %sext_ln1273_85, i16 %sext_ln1273_89"   --->   Operation 3213 'sub' 'r_V_329' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3214 [1/1] (0.00ns)   --->   "%mult_V_57 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_329, i32 2, i32 15"   --->   Operation 3214 'partselect' 'mult_V_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3215 [1/1] (0.00ns)   --->   "%sext_ln818_114 = sext i14 %mult_V_57"   --->   Operation 3215 'sext' 'sext_ln818_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3216 [1/1] (0.00ns)   --->   "%sext_ln818_115 = sext i15 %mult_V_58"   --->   Operation 3216 'sext' 'sext_ln818_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3217 [1/1] (0.00ns)   --->   "%sext_ln23_10 = sext i13 %mult_V_60" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3217 'sext' 'sext_ln23_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3218 [1/1] (0.00ns)   --->   "%shl_ln1273_185 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_511, i5 0"   --->   Operation 3218 'bitconcatenate' 'shl_ln1273_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3219 [1/1] (0.00ns)   --->   "%sext_ln1273_95 = sext i14 %shl_ln1273_185"   --->   Operation 3219 'sext' 'sext_ln1273_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3220 [1/1] (0.00ns)   --->   "%shl_ln1273_186 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_511, i2 0"   --->   Operation 3220 'bitconcatenate' 'shl_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln1273_96 = sext i11 %shl_ln1273_186"   --->   Operation 3221 'sext' 'sext_ln1273_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3222 [1/1] (0.76ns)   --->   "%r_V_338 = sub i15 %sext_ln1273_96, i15 %sext_ln1273_95"   --->   Operation 3222 'sub' 'r_V_338' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3223 [1/1] (0.00ns)   --->   "%mult_V_66 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_338, i32 2, i32 14"   --->   Operation 3223 'partselect' 'mult_V_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3224 [1/1] (0.00ns)   --->   "%sext_ln23_14 = sext i13 %mult_V_66" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3224 'sext' 'sext_ln23_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3225 [1/1] (0.00ns)   --->   "%sext_ln23_15 = sext i13 %mult_V_67" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3225 'sext' 'sext_ln23_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln1273_100 = sext i9 %data_buf_V_512"   --->   Operation 3226 'sext' 'sext_ln1273_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln23_18 = sext i13 %mult_V_70" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3227 'sext' 'sext_ln23_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3228 [1/1] (0.00ns)   --->   "%sext_ln23_19 = sext i13 %mult_V_71" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3228 'sext' 'sext_ln23_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3229 [1/1] (0.00ns)   --->   "%sext_ln23_20 = sext i13 %mult_V_72" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3229 'sext' 'sext_ln23_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3230 [1/1] (0.00ns)   --->   "%shl_ln1273_189 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_512, i4 0"   --->   Operation 3230 'bitconcatenate' 'shl_ln1273_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln1273_104 = sext i13 %shl_ln1273_189"   --->   Operation 3231 'sext' 'sext_ln1273_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_187 = sub i14 0, i14 %sext_ln1273_104"   --->   Operation 3232 'sub' 'sub_ln1273_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3233 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_346 = sub i14 %sub_ln1273_187, i14 %sext_ln1273_100"   --->   Operation 3233 'sub' 'r_V_346' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3234 [1/1] (0.00ns)   --->   "%mult_V_74 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_346, i32 2, i32 13"   --->   Operation 3234 'partselect' 'mult_V_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3235 [1/1] (0.00ns)   --->   "%sext_ln818_119 = sext i12 %mult_V_74"   --->   Operation 3235 'sext' 'sext_ln818_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3236 [1/1] (0.00ns)   --->   "%sext_ln23_23 = sext i13 %mult_V_76" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3236 'sext' 'sext_ln23_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln23_24 = sext i13 %mult_V_77" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3237 'sext' 'sext_ln23_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3238 [1/1] (0.00ns)   --->   "%sext_ln23_26 = sext i13 %mult_V_79" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3238 'sext' 'sext_ln23_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3239 [1/1] (0.00ns)   --->   "%shl_ln1273_192 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_514, i6 0"   --->   Operation 3239 'bitconcatenate' 'shl_ln1273_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3240 [1/1] (0.00ns)   --->   "%sext_ln1273_111 = sext i15 %shl_ln1273_192"   --->   Operation 3240 'sext' 'sext_ln1273_111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3241 [1/1] (0.00ns)   --->   "%shl_ln1273_193 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_514, i3 0"   --->   Operation 3241 'bitconcatenate' 'shl_ln1273_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3242 [1/1] (0.00ns)   --->   "%sext_ln1273_112 = sext i12 %shl_ln1273_193"   --->   Operation 3242 'sext' 'sext_ln1273_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3243 [1/1] (0.77ns)   --->   "%r_V_352 = sub i16 %sext_ln1273_112, i16 %sext_ln1273_111"   --->   Operation 3243 'sub' 'r_V_352' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3244 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_352, i32 2, i32 15"   --->   Operation 3244 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln818_120 = sext i14 %mult_V_80"   --->   Operation 3245 'sext' 'sext_ln818_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln23_27 = sext i14 %mult_V_82" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3246 'sext' 'sext_ln23_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3247 [1/1] (1.46ns)   --->   "%r_V_362 = mul i17 %sext_ln1273_115, i17 102"   --->   Operation 3247 'mul' 'r_V_362' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3248 [1/1] (0.00ns)   --->   "%mult_V_90 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_362, i32 2, i32 16"   --->   Operation 3248 'partselect' 'mult_V_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3249 [1/1] (0.00ns)   --->   "%sext_ln818_123 = sext i15 %mult_V_90"   --->   Operation 3249 'sext' 'sext_ln818_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3250 [1/1] (1.46ns)   --->   "%r_V_363 = mul i17 %sext_ln1273_115, i17 130965"   --->   Operation 3250 'mul' 'r_V_363' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3251 [1/1] (0.00ns)   --->   "%mult_V_91 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_363, i32 2, i32 16"   --->   Operation 3251 'partselect' 'mult_V_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3252 [1/1] (0.00ns)   --->   "%sext_ln818_124 = sext i15 %mult_V_91"   --->   Operation 3252 'sext' 'sext_ln818_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3253 [1/1] (0.00ns)   --->   "%sext_ln23_33 = sext i13 %mult_V_92" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3253 'sext' 'sext_ln23_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3254 [1/1] (1.46ns)   --->   "%r_V_366 = mul i18 %sext_ln1273_9, i18 143"   --->   Operation 3254 'mul' 'r_V_366' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3255 [1/1] (0.00ns)   --->   "%mult_V_94 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_366, i32 2, i32 17"   --->   Operation 3255 'partselect' 'mult_V_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3256 [1/1] (1.46ns)   --->   "%r_V_367 = mul i17 %sext_ln1273_115, i17 130950"   --->   Operation 3256 'mul' 'r_V_367' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3257 [1/1] (0.00ns)   --->   "%mult_V_95 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_367, i32 2, i32 16"   --->   Operation 3257 'partselect' 'mult_V_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3258 [1/1] (0.00ns)   --->   "%sext_ln818_126 = sext i15 %mult_V_95"   --->   Operation 3258 'sext' 'sext_ln818_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3259 [1/1] (1.46ns)   --->   "%r_V_368 = mul i18 %sext_ln1273_9, i18 139"   --->   Operation 3259 'mul' 'r_V_368' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3260 [1/1] (0.00ns)   --->   "%mult_V_96 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_368, i32 2, i32 17"   --->   Operation 3260 'partselect' 'mult_V_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3261 [1/1] (0.00ns)   --->   "%sext_ln23_34 = sext i14 %mult_V_97" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3261 'sext' 'sext_ln23_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3262 [1/1] (0.00ns)   --->   "%sext_ln23_36 = sext i14 %mult_V_99" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3262 'sext' 'sext_ln23_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i9 %data_buf_V_518"   --->   Operation 3263 'sext' 'sext_ln1273_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3264 [1/1] (1.46ns)   --->   "%r_V_376 = mul i18 %sext_ln1273_11, i18 146"   --->   Operation 3264 'mul' 'r_V_376' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3265 [1/1] (0.00ns)   --->   "%mult_V_104 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_376, i32 2, i32 17"   --->   Operation 3265 'partselect' 'mult_V_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln23_43 = sext i14 %mult_V_109" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3266 'sext' 'sext_ln23_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3267 [1/1] (1.46ns)   --->   "%r_V_382 = mul i18 %sext_ln1273_11, i18 138"   --->   Operation 3267 'mul' 'r_V_382' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3268 [1/1] (0.00ns)   --->   "%mult_V_110 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_382, i32 2, i32 17"   --->   Operation 3268 'partselect' 'mult_V_110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3269 [1/1] (0.00ns)   --->   "%sext_ln23_46 = sext i13 %mult_V_114" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3269 'sext' 'sext_ln23_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3270 [1/1] (0.00ns)   --->   "%sext_ln23_48 = sext i12 %mult_V_115" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3270 'sext' 'sext_ln23_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3271 [1/1] (0.00ns)   --->   "%sext_ln23_49 = sext i13 %mult_V_116" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3271 'sext' 'sext_ln23_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3272 [1/1] (0.00ns)   --->   "%sext_ln23_51 = sext i13 %mult_V_118" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3272 'sext' 'sext_ln23_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3273 [1/1] (0.00ns)   --->   "%sext_ln23_53 = sext i13 %mult_V_120" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3273 'sext' 'sext_ln23_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln23_55 = sext i13 %mult_V_122" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3274 'sext' 'sext_ln23_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3275 [1/1] (0.00ns)   --->   "%sext_ln23_57 = sext i13 %mult_V_124" [firmware/nnet_utils/nnet_conv1d_latency.h:23]   --->   Operation 3275 'sext' 'sext_ln23_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3276 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i15 %add_ln813"   --->   Operation 3276 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_686 = add i16 %sext_ln813, i16 %sext_ln818_115"   --->   Operation 3277 'add' 'add_ln813_686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln813_336 = sext i14 %add_ln813_687"   --->   Operation 3278 'sext' 'sext_ln813_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3279 [1/1] (0.75ns)   --->   "%add_ln813_688 = add i14 %sext_ln23_26, i14 16352"   --->   Operation 3279 'add' 'add_ln813_688' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3280 [1/1] (0.00ns)   --->   "%sext_ln813_337 = sext i14 %add_ln813_688"   --->   Operation 3280 'sext' 'sext_ln813_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3281 [1/1] (0.76ns)   --->   "%add_ln813_689 = add i15 %sext_ln813_337, i15 %sext_ln813_336"   --->   Operation 3281 'add' 'add_ln813_689' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3282 [1/1] (0.00ns)   --->   "%sext_ln813_338 = sext i15 %add_ln813_689"   --->   Operation 3282 'sext' 'sext_ln813_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3283 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_690 = add i16 %sext_ln813_338, i16 %add_ln813_686"   --->   Operation 3283 'add' 'add_ln813_690' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3284 [1/1] (0.76ns)   --->   "%add_ln813_691 = add i15 %sext_ln23_27, i15 32656"   --->   Operation 3284 'add' 'add_ln813_691' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3285 [1/1] (0.00ns)   --->   "%sext_ln813_339 = sext i15 %add_ln813_691"   --->   Operation 3285 'sext' 'sext_ln813_339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3286 [1/1] (0.77ns)   --->   "%add_ln813_692 = add i16 %sext_ln813_339, i16 %sext_ln818_123"   --->   Operation 3286 'add' 'add_ln813_692' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln813_340 = sext i15 %add_ln813_693"   --->   Operation 3287 'sext' 'sext_ln813_340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3288 [1/1] (0.75ns)   --->   "%add_ln813_694 = add i14 %sext_ln23_33, i14 128"   --->   Operation 3288 'add' 'add_ln813_694' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln813_341 = sext i14 %add_ln813_694"   --->   Operation 3289 'sext' 'sext_ln813_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3290 [1/1] (0.76ns)   --->   "%add_ln813_695 = add i15 %sext_ln813_341, i15 %sext_ln23_14"   --->   Operation 3290 'add' 'add_ln813_695' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln813_342 = sext i15 %add_ln813_695"   --->   Operation 3291 'sext' 'sext_ln813_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3292 [1/1] (0.77ns)   --->   "%add_ln813_696 = add i16 %sext_ln813_342, i16 %sext_ln813_340"   --->   Operation 3292 'add' 'add_ln813_696' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_697 = add i16 %mult_V_104, i16 %sext_ln818_111"   --->   Operation 3293 'add' 'add_ln813_697' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3294 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_700 = add i16 %add_ln813_699, i16 %add_ln813_697"   --->   Operation 3294 'add' 'add_ln813_700' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln813_344 = sext i15 %add_ln813_701"   --->   Operation 3295 'sext' 'sext_ln813_344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_702 = add i16 %sext_ln813_344, i16 %sext_ln818_124"   --->   Operation 3296 'add' 'add_ln813_702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3297 [1/1] (0.75ns)   --->   "%add_ln813_703 = add i14 %sext_ln23_20, i14 160"   --->   Operation 3297 'add' 'add_ln813_703' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3298 [1/1] (0.00ns)   --->   "%sext_ln813_345 = sext i14 %add_ln813_703"   --->   Operation 3298 'sext' 'sext_ln813_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3299 [1/1] (0.76ns)   --->   "%add_ln813_704 = add i15 %sext_ln813_345, i15 %sext_ln23_8"   --->   Operation 3299 'add' 'add_ln813_704' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln813_346 = sext i15 %add_ln813_704"   --->   Operation 3300 'sext' 'sext_ln813_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3301 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_705 = add i16 %sext_ln813_346, i16 %add_ln813_702"   --->   Operation 3301 'add' 'add_ln813_705' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_706 = add i16 %mult_V_110, i16 %sext_ln818_120"   --->   Operation 3302 'add' 'add_ln813_706' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3303 [1/1] (0.75ns)   --->   "%add_ln813_707 = add i14 %sext_ln23_18, i14 16352"   --->   Operation 3303 'add' 'add_ln813_707' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3304 [1/1] (0.00ns)   --->   "%sext_ln813_347 = sext i14 %add_ln813_707"   --->   Operation 3304 'sext' 'sext_ln813_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3305 [1/1] (0.76ns)   --->   "%add_ln813_708 = add i15 %sext_ln813_347, i15 %sext_ln23_34"   --->   Operation 3305 'add' 'add_ln813_708' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3306 [1/1] (0.00ns)   --->   "%sext_ln813_348 = sext i15 %add_ln813_708"   --->   Operation 3306 'sext' 'sext_ln813_348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3307 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_709 = add i16 %sext_ln813_348, i16 %add_ln813_706"   --->   Operation 3307 'add' 'add_ln813_709' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3308 [1/1] (0.00ns)   --->   "%sext_ln813_349 = sext i15 %add_ln813_711"   --->   Operation 3308 'sext' 'sext_ln813_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_712 = add i16 %sext_ln813_349, i16 %add_ln813_710"   --->   Operation 3309 'add' 'add_ln813_712' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln813_350 = sext i14 %add_ln813_713"   --->   Operation 3310 'sext' 'sext_ln813_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3311 [1/1] (0.75ns)   --->   "%add_ln813_714 = add i14 %sext_ln23_15, i14 16368"   --->   Operation 3311 'add' 'add_ln813_714' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3312 [1/1] (0.00ns)   --->   "%sext_ln813_351 = sext i14 %add_ln813_714"   --->   Operation 3312 'sext' 'sext_ln813_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3313 [1/1] (0.76ns)   --->   "%add_ln813_715 = add i15 %sext_ln813_351, i15 %sext_ln813_350"   --->   Operation 3313 'add' 'add_ln813_715' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3314 [1/1] (0.00ns)   --->   "%sext_ln813_352 = sext i15 %add_ln813_715"   --->   Operation 3314 'sext' 'sext_ln813_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3315 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_716 = add i16 %sext_ln813_352, i16 %add_ln813_712"   --->   Operation 3315 'add' 'add_ln813_716' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_717 = add i16 %sext_ln818_126, i16 %sext_ln818_114"   --->   Operation 3316 'add' 'add_ln813_717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3317 [1/1] (0.75ns)   --->   "%add_ln813_718 = add i14 %sext_ln23_49, i14 192"   --->   Operation 3317 'add' 'add_ln813_718' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3318 [1/1] (0.00ns)   --->   "%sext_ln813_353 = sext i14 %add_ln813_718"   --->   Operation 3318 'sext' 'sext_ln813_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3319 [1/1] (0.76ns)   --->   "%add_ln813_719 = add i15 %sext_ln813_353, i15 %sext_ln23_43"   --->   Operation 3319 'add' 'add_ln813_719' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3320 [1/1] (0.00ns)   --->   "%sext_ln813_354 = sext i15 %add_ln813_719"   --->   Operation 3320 'sext' 'sext_ln813_354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3321 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_720 = add i16 %sext_ln813_354, i16 %add_ln813_717"   --->   Operation 3321 'add' 'add_ln813_720' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3322 [1/1] (0.00ns)   --->   "%sext_ln813_356 = sext i15 %add_ln813_722"   --->   Operation 3322 'sext' 'sext_ln813_356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3323 [1/1] (0.00ns)   --->   "%sext_ln813_357 = sext i14 %add_ln813_723"   --->   Operation 3323 'sext' 'sext_ln813_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3324 [1/1] (0.75ns)   --->   "%add_ln813_724 = add i14 %sext_ln23_51, i14 144"   --->   Operation 3324 'add' 'add_ln813_724' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln813_358 = sext i14 %add_ln813_724"   --->   Operation 3325 'sext' 'sext_ln813_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3326 [1/1] (0.76ns)   --->   "%add_ln813_725 = add i15 %sext_ln813_358, i15 %sext_ln813_357"   --->   Operation 3326 'add' 'add_ln813_725' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln813_359 = sext i15 %add_ln813_725"   --->   Operation 3327 'sext' 'sext_ln813_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3328 [1/1] (0.77ns)   --->   "%add_ln813_726 = add i16 %sext_ln813_359, i16 %sext_ln813_356"   --->   Operation 3328 'add' 'add_ln813_726' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_728 = add i16 %add_ln813_727, i16 %sext_ln818_110"   --->   Operation 3329 'add' 'add_ln813_728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3330 [1/1] (0.00ns)   --->   "%sext_ln813_362 = sext i15 %add_ln813_731"   --->   Operation 3330 'sext' 'sext_ln813_362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3331 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_732 = add i16 %sext_ln813_362, i16 %add_ln813_728"   --->   Operation 3331 'add' 'add_ln813_732' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln813_364 = sext i14 %add_ln813_734"   --->   Operation 3332 'sext' 'sext_ln813_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3333 [1/1] (0.76ns)   --->   "%add_ln813_735 = add i15 %sext_ln813_364, i15 %sext_ln23_36"   --->   Operation 3333 'add' 'add_ln813_735' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln813_365 = sext i15 %add_ln813_735"   --->   Operation 3334 'sext' 'sext_ln813_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3335 [1/1] (0.75ns)   --->   "%add_ln813_736 = add i14 %sext_ln23_10, i14 %sext_ln23_18"   --->   Operation 3335 'add' 'add_ln813_736' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln813_366 = sext i14 %add_ln813_736"   --->   Operation 3336 'sext' 'sext_ln813_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3337 [1/1] (0.75ns)   --->   "%add_ln813_737 = add i14 %sext_ln23_23, i14 %sext_ln23_53"   --->   Operation 3337 'add' 'add_ln813_737' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3338 [1/1] (0.00ns)   --->   "%sext_ln813_367 = sext i14 %add_ln813_737"   --->   Operation 3338 'sext' 'sext_ln813_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3339 [1/1] (0.76ns)   --->   "%add_ln813_738 = add i15 %sext_ln813_367, i15 %sext_ln813_366"   --->   Operation 3339 'add' 'add_ln813_738' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3340 [1/1] (0.00ns)   --->   "%sext_ln813_368 = sext i15 %add_ln813_738"   --->   Operation 3340 'sext' 'sext_ln813_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3341 [1/1] (0.77ns)   --->   "%add_ln813_739 = add i16 %sext_ln813_368, i16 %sext_ln813_365"   --->   Operation 3341 'add' 'add_ln813_739' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_741 = add i16 %add_ln813_740, i16 %sext_ln818_112"   --->   Operation 3342 'add' 'add_ln813_741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3343 [1/1] (0.00ns)   --->   "%sext_ln813_370 = sext i15 %add_ln813_743"   --->   Operation 3343 'sext' 'sext_ln813_370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3344 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_744 = add i16 %sext_ln813_370, i16 %add_ln813_741"   --->   Operation 3344 'add' 'add_ln813_744' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_746 = add i16 %add_ln813_745, i16 %mult_V_52"   --->   Operation 3345 'add' 'add_ln813_746' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3346 [1/1] (0.75ns)   --->   "%add_ln813_747 = add i14 %sext_ln23_19, i14 %sext_ln23_55"   --->   Operation 3346 'add' 'add_ln813_747' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln813_371 = sext i14 %add_ln813_747"   --->   Operation 3347 'sext' 'sext_ln813_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3348 [1/1] (0.74ns)   --->   "%add_ln813_748 = add i13 %sext_ln23_48, i13 8160"   --->   Operation 3348 'add' 'add_ln813_748' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3349 [1/1] (0.00ns)   --->   "%sext_ln813_372 = sext i13 %add_ln813_748"   --->   Operation 3349 'sext' 'sext_ln813_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3350 [1/1] (0.76ns)   --->   "%add_ln813_749 = add i15 %sext_ln813_372, i15 %sext_ln813_371"   --->   Operation 3350 'add' 'add_ln813_749' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln813_373 = sext i15 %add_ln813_749"   --->   Operation 3351 'sext' 'sext_ln813_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3352 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_750 = add i16 %sext_ln813_373, i16 %add_ln813_746"   --->   Operation 3352 'add' 'add_ln813_750' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3353 [1/1] (0.00ns)   --->   "%sext_ln813_374 = sext i15 %add_ln813_751"   --->   Operation 3353 'sext' 'sext_ln813_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3354 [1/1] (0.75ns)   --->   "%add_ln813_752 = add i14 %sext_ln23_53, i14 16176"   --->   Operation 3354 'add' 'add_ln813_752' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3355 [1/1] (0.00ns)   --->   "%sext_ln813_375 = sext i14 %add_ln813_752"   --->   Operation 3355 'sext' 'sext_ln813_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3356 [1/1] (0.76ns)   --->   "%add_ln813_753 = add i15 %sext_ln813_375, i15 %sext_ln23_24"   --->   Operation 3356 'add' 'add_ln813_753' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln813_376 = sext i15 %add_ln813_753"   --->   Operation 3357 'sext' 'sext_ln813_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3358 [1/1] (0.77ns)   --->   "%add_ln813_754 = add i16 %sext_ln813_376, i16 %sext_ln813_374"   --->   Operation 3358 'add' 'add_ln813_754' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln813_377 = sext i14 %add_ln813_756"   --->   Operation 3359 'sext' 'sext_ln813_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_757 = add i16 %sext_ln813_377, i16 %add_ln813_755"   --->   Operation 3360 'add' 'add_ln813_757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3361 [1/1] (0.00ns)   --->   "%sext_ln813_378 = sext i14 %add_ln813_758"   --->   Operation 3361 'sext' 'sext_ln813_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3362 [1/1] (0.00ns)   --->   "%sext_ln813_380 = sext i14 %add_ln813_760"   --->   Operation 3362 'sext' 'sext_ln813_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3363 [1/1] (0.76ns)   --->   "%add_ln813_761 = add i15 %sext_ln813_380, i15 %sext_ln813_378"   --->   Operation 3363 'add' 'add_ln813_761' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln813_381 = sext i15 %add_ln813_761"   --->   Operation 3364 'sext' 'sext_ln813_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3365 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_762 = add i16 %sext_ln813_381, i16 %add_ln813_757"   --->   Operation 3365 'add' 'add_ln813_762' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3366 [1/1] (0.00ns)   --->   "%sext_ln813_382 = sext i15 %add_ln813_763"   --->   Operation 3366 'sext' 'sext_ln813_382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3367 [1/1] (0.75ns)   --->   "%add_ln813_764 = add i14 %sext_ln23_57, i14 176"   --->   Operation 3367 'add' 'add_ln813_764' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3368 [1/1] (0.00ns)   --->   "%sext_ln813_383 = sext i14 %add_ln813_764"   --->   Operation 3368 'sext' 'sext_ln813_383' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3369 [1/1] (0.76ns)   --->   "%add_ln813_765 = add i15 %sext_ln813_383, i15 %sext_ln23_46"   --->   Operation 3369 'add' 'add_ln813_765' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln813_384 = sext i15 %add_ln813_765"   --->   Operation 3370 'sext' 'sext_ln813_384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3371 [1/1] (0.77ns)   --->   "%add_ln813_766 = add i16 %sext_ln813_384, i16 %sext_ln813_382"   --->   Operation 3371 'add' 'add_ln813_766' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_768 = add i16 %add_ln813_767, i16 %mult_V_94"   --->   Operation 3372 'add' 'add_ln813_768' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3373 [1/1] (0.75ns)   --->   "%add_ln813_769 = add i14 %sext_ln23_55, i14 16368"   --->   Operation 3373 'add' 'add_ln813_769' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3374 [1/1] (0.00ns)   --->   "%sext_ln813_385 = sext i14 %add_ln813_769"   --->   Operation 3374 'sext' 'sext_ln813_385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3375 [1/1] (0.76ns)   --->   "%add_ln813_770 = add i15 %sext_ln813_385, i15 %sext_ln23_2"   --->   Operation 3375 'add' 'add_ln813_770' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3376 [1/1] (0.00ns)   --->   "%sext_ln813_386 = sext i15 %add_ln813_770"   --->   Operation 3376 'sext' 'sext_ln813_386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3377 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_771 = add i16 %sext_ln813_386, i16 %add_ln813_768"   --->   Operation 3377 'add' 'add_ln813_771' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_772 = add i16 %mult_V_96, i16 %sext_ln818_119"   --->   Operation 3378 'add' 'add_ln813_772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln813_388 = sext i14 %add_ln813_774"   --->   Operation 3379 'sext' 'sext_ln813_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3380 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_775 = add i16 %sext_ln813_388, i16 %add_ln813_772"   --->   Operation 3380 'add' 'add_ln813_775' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3381 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i13 %trunc_ln818_360" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3381 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i9 %data_buf_V_524"   --->   Operation 3382 'sext' 'sext_ln1273_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3383 [1/1] (1.46ns)   --->   "%r_V_404 = mul i17 %sext_ln1273_161, i17 73"   --->   Operation 3383 'mul' 'r_V_404' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3384 [1/1] (0.00ns)   --->   "%trunc_ln818_364 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_404, i32 2, i32 16"   --->   Operation 3384 'partselect' 'trunc_ln818_364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3385 [1/1] (0.00ns)   --->   "%sext_ln818_132 = sext i15 %trunc_ln818_364"   --->   Operation 3385 'sext' 'sext_ln818_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3386 [1/1] (1.46ns)   --->   "%r_V_405 = mul i16 %sext_ln1273_160, i16 65487"   --->   Operation 3386 'mul' 'r_V_405' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3387 [1/1] (0.00ns)   --->   "%trunc_ln818_365 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_405, i32 2, i32 15"   --->   Operation 3387 'partselect' 'trunc_ln818_365' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3388 [1/1] (0.00ns)   --->   "%sext_ln818_133 = sext i14 %trunc_ln818_365"   --->   Operation 3388 'sext' 'sext_ln818_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3389 [1/1] (1.46ns)   --->   "%r_V_406 = mul i17 %sext_ln1273_161, i17 130971"   --->   Operation 3389 'mul' 'r_V_406' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3390 [1/1] (0.00ns)   --->   "%trunc_ln818_366 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_406, i32 2, i32 16"   --->   Operation 3390 'partselect' 'trunc_ln818_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3391 [1/1] (0.00ns)   --->   "%sext_ln818_134 = sext i15 %trunc_ln818_366"   --->   Operation 3391 'sext' 'sext_ln818_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3392 [1/1] (1.46ns)   --->   "%r_V_407 = mul i18 %sext_ln1273_17, i18 261990"   --->   Operation 3392 'mul' 'r_V_407' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3393 [1/1] (0.00ns)   --->   "%trunc_ln818_200 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_407, i32 2, i32 17"   --->   Operation 3393 'partselect' 'trunc_ln818_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln1273_165 = sext i13 %trunc_ln818_368"   --->   Operation 3394 'sext' 'sext_ln1273_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3395 [1/1] (0.00ns)   --->   "%shl_ln1273_213 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_524, i6 0"   --->   Operation 3395 'bitconcatenate' 'shl_ln1273_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln1273_167 = sext i15 %shl_ln1273_213"   --->   Operation 3396 'sext' 'sext_ln1273_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3397 [1/1] (0.77ns)   --->   "%r_V_412 = sub i16 %sext_ln1273_160, i16 %sext_ln1273_167"   --->   Operation 3397 'sub' 'r_V_412' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3398 [1/1] (0.00ns)   --->   "%trunc_ln818_371 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_412, i32 2, i32 15"   --->   Operation 3398 'partselect' 'trunc_ln818_371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3399 [1/1] (0.00ns)   --->   "%sext_ln818_136 = sext i14 %trunc_ln818_371"   --->   Operation 3399 'sext' 'sext_ln818_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln818_137 = sext i15 %trunc_ln818_372"   --->   Operation 3400 'sext' 'sext_ln818_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3401 [1/1] (0.00ns)   --->   "%sext_ln1273_171 = sext i13 %trunc_ln818_374"   --->   Operation 3401 'sext' 'sext_ln1273_171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3402 [1/1] (0.00ns)   --->   "%shl_ln1273_214 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_526, i5 0"   --->   Operation 3402 'bitconcatenate' 'shl_ln1273_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln1273_173 = sext i14 %shl_ln1273_214"   --->   Operation 3403 'sext' 'sext_ln1273_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3404 [1/1] (0.00ns)   --->   "%shl_ln1273_215 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_526, i2 0"   --->   Operation 3404 'bitconcatenate' 'shl_ln1273_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3405 [1/1] (0.00ns)   --->   "%sext_ln1273_174 = sext i11 %shl_ln1273_215"   --->   Operation 3405 'sext' 'sext_ln1273_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3406 [1/1] (0.76ns)   --->   "%r_V_421 = sub i15 %sext_ln1273_174, i15 %sext_ln1273_173"   --->   Operation 3406 'sub' 'r_V_421' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3407 [1/1] (0.00ns)   --->   "%trunc_ln818_380 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_421, i32 2, i32 14"   --->   Operation 3407 'partselect' 'trunc_ln818_380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3408 [1/1] (0.00ns)   --->   "%sext_ln1273_190 = sext i13 %trunc_ln818_380"   --->   Operation 3408 'sext' 'sext_ln1273_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3409 [1/1] (0.00ns)   --->   "%sext_ln1273_194 = sext i13 %trunc_ln818_381"   --->   Operation 3409 'sext' 'sext_ln1273_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln1273_177 = sext i9 %data_buf_V_527"   --->   Operation 3410 'sext' 'sext_ln1273_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3411 [1/1] (0.00ns)   --->   "%sext_ln1273_223 = sext i13 %trunc_ln818_384"   --->   Operation 3411 'sext' 'sext_ln1273_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3412 [1/1] (0.00ns)   --->   "%sext_ln1273_225 = sext i13 %trunc_ln818_385"   --->   Operation 3412 'sext' 'sext_ln1273_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln1273_248 = sext i13 %trunc_ln818_386"   --->   Operation 3413 'sext' 'sext_ln1273_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3414 [1/1] (0.00ns)   --->   "%shl_ln1273_218 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_527, i4 0"   --->   Operation 3414 'bitconcatenate' 'shl_ln1273_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln1273_180 = sext i13 %shl_ln1273_218"   --->   Operation 3415 'sext' 'sext_ln1273_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_215 = sub i14 0, i14 %sext_ln1273_180"   --->   Operation 3416 'sub' 'sub_ln1273_215' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3417 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_429 = sub i14 %sub_ln1273_215, i14 %sext_ln1273_177"   --->   Operation 3417 'sub' 'r_V_429' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3418 [1/1] (0.00ns)   --->   "%trunc_ln818_389 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_429, i32 2, i32 13"   --->   Operation 3418 'partselect' 'trunc_ln818_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3419 [1/1] (0.00ns)   --->   "%sext_ln818_141 = sext i12 %trunc_ln818_389"   --->   Operation 3419 'sext' 'sext_ln818_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln1273_261 = sext i13 %trunc_ln818_391"   --->   Operation 3420 'sext' 'sext_ln1273_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3421 [1/1] (0.00ns)   --->   "%sext_ln1273_266 = sext i13 %trunc_ln818_392"   --->   Operation 3421 'sext' 'sext_ln1273_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3422 [1/1] (0.00ns)   --->   "%sext_ln1273_284 = sext i13 %trunc_ln818_394"   --->   Operation 3422 'sext' 'sext_ln1273_284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3423 [1/1] (0.00ns)   --->   "%shl_ln1273_221 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_529, i6 0"   --->   Operation 3423 'bitconcatenate' 'shl_ln1273_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3424 [1/1] (0.00ns)   --->   "%sext_ln1273_186 = sext i15 %shl_ln1273_221"   --->   Operation 3424 'sext' 'sext_ln1273_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3425 [1/1] (0.00ns)   --->   "%shl_ln1273_222 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_529, i3 0"   --->   Operation 3425 'bitconcatenate' 'shl_ln1273_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3426 [1/1] (0.00ns)   --->   "%sext_ln1273_187 = sext i12 %shl_ln1273_222"   --->   Operation 3426 'sext' 'sext_ln1273_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3427 [1/1] (0.77ns)   --->   "%r_V_435 = sub i16 %sext_ln1273_187, i16 %sext_ln1273_186"   --->   Operation 3427 'sub' 'r_V_435' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3428 [1/1] (0.00ns)   --->   "%trunc_ln818_395 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_435, i32 2, i32 15"   --->   Operation 3428 'partselect' 'trunc_ln818_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3429 [1/1] (0.00ns)   --->   "%sext_ln818_142 = sext i14 %trunc_ln818_395"   --->   Operation 3429 'sext' 'sext_ln818_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln1273_290 = sext i14 %trunc_ln818_397"   --->   Operation 3430 'sext' 'sext_ln1273_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3431 [1/1] (1.46ns)   --->   "%r_V_445 = mul i17 %sext_ln1273_191, i17 102"   --->   Operation 3431 'mul' 'r_V_445' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3432 [1/1] (0.00ns)   --->   "%trunc_ln818_404 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_445, i32 2, i32 16"   --->   Operation 3432 'partselect' 'trunc_ln818_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3433 [1/1] (0.00ns)   --->   "%sext_ln818_145 = sext i15 %trunc_ln818_404"   --->   Operation 3433 'sext' 'sext_ln818_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3434 [1/1] (1.46ns)   --->   "%r_V_446 = mul i17 %sext_ln1273_191, i17 130965"   --->   Operation 3434 'mul' 'r_V_446' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3435 [1/1] (0.00ns)   --->   "%trunc_ln818_405 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_446, i32 2, i32 16"   --->   Operation 3435 'partselect' 'trunc_ln818_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln818_146 = sext i15 %trunc_ln818_405"   --->   Operation 3436 'sext' 'sext_ln818_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3437 [1/1] (0.00ns)   --->   "%sext_ln1273_328 = sext i13 %trunc_ln818_406"   --->   Operation 3437 'sext' 'sext_ln1273_328' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3438 [1/1] (1.46ns)   --->   "%r_V_449 = mul i18 %sext_ln1273_24, i18 143"   --->   Operation 3438 'mul' 'r_V_449' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3439 [1/1] (0.00ns)   --->   "%trunc_ln818_247 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_449, i32 2, i32 17"   --->   Operation 3439 'partselect' 'trunc_ln818_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3440 [1/1] (1.46ns)   --->   "%r_V_450 = mul i17 %sext_ln1273_191, i17 130950"   --->   Operation 3440 'mul' 'r_V_450' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3441 [1/1] (0.00ns)   --->   "%trunc_ln818_408 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_450, i32 2, i32 16"   --->   Operation 3441 'partselect' 'trunc_ln818_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3442 [1/1] (0.00ns)   --->   "%sext_ln818_148 = sext i15 %trunc_ln818_408"   --->   Operation 3442 'sext' 'sext_ln818_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3443 [1/1] (1.46ns)   --->   "%r_V_451 = mul i18 %sext_ln1273_24, i18 139"   --->   Operation 3443 'mul' 'r_V_451' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3444 [1/1] (0.00ns)   --->   "%trunc_ln818_249 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_451, i32 2, i32 17"   --->   Operation 3444 'partselect' 'trunc_ln818_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3445 [1/1] (0.00ns)   --->   "%sext_ln70_122 = sext i14 %trunc_ln818_409" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3445 'sext' 'sext_ln70_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln1273_351 = sext i14 %trunc_ln818_411"   --->   Operation 3446 'sext' 'sext_ln1273_351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3447 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i9 %data_buf_V_533"   --->   Operation 3447 'sext' 'sext_ln1273_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3448 [1/1] (1.46ns)   --->   "%r_V_459 = mul i18 %sext_ln1273_26, i18 146"   --->   Operation 3448 'mul' 'r_V_459' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3449 [1/1] (0.00ns)   --->   "%trunc_ln818_258 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_459, i32 2, i32 17"   --->   Operation 3449 'partselect' 'trunc_ln818_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3450 [1/1] (0.00ns)   --->   "%sext_ln1273_395 = sext i14 %trunc_ln818_420"   --->   Operation 3450 'sext' 'sext_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3451 [1/1] (1.46ns)   --->   "%r_V_465 = mul i18 %sext_ln1273_26, i18 138"   --->   Operation 3451 'mul' 'r_V_465' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3452 [1/1] (0.00ns)   --->   "%trunc_ln818_264 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_465, i32 2, i32 17"   --->   Operation 3452 'partselect' 'trunc_ln818_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln1273_424 = sext i13 %trunc_ln818_424"   --->   Operation 3453 'sext' 'sext_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3454 [1/1] (0.00ns)   --->   "%sext_ln1273_449 = sext i12 %trunc_ln818_425"   --->   Operation 3454 'sext' 'sext_ln1273_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln1273_457 = sext i13 %trunc_ln818_426"   --->   Operation 3455 'sext' 'sext_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln1273_462 = sext i13 %trunc_ln818_429"   --->   Operation 3456 'sext' 'sext_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln1273_485 = sext i13 %trunc_ln818_431"   --->   Operation 3457 'sext' 'sext_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln1273_493 = sext i13 %trunc_ln818_433"   --->   Operation 3458 'sext' 'sext_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3459 [1/1] (0.00ns)   --->   "%sext_ln1273_524 = sext i13 %trunc_ln818_436"   --->   Operation 3459 'sext' 'sext_ln1273_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3460 [1/1] (0.00ns)   --->   "%sext_ln813_389 = sext i15 %add_ln813_776"   --->   Operation 3460 'sext' 'sext_ln813_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3461 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_777 = add i16 %sext_ln813_389, i16 %sext_ln818_137"   --->   Operation 3461 'add' 'add_ln813_777' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln813_390 = sext i14 %add_ln813_778"   --->   Operation 3462 'sext' 'sext_ln813_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3463 [1/1] (0.75ns)   --->   "%add_ln813_779 = add i14 %sext_ln1273_284, i14 16352"   --->   Operation 3463 'add' 'add_ln813_779' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3464 [1/1] (0.00ns)   --->   "%sext_ln813_391 = sext i14 %add_ln813_779"   --->   Operation 3464 'sext' 'sext_ln813_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3465 [1/1] (0.76ns)   --->   "%add_ln813_780 = add i15 %sext_ln813_391, i15 %sext_ln813_390"   --->   Operation 3465 'add' 'add_ln813_780' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3466 [1/1] (0.00ns)   --->   "%sext_ln813_392 = sext i15 %add_ln813_780"   --->   Operation 3466 'sext' 'sext_ln813_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3467 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_781 = add i16 %sext_ln813_392, i16 %add_ln813_777"   --->   Operation 3467 'add' 'add_ln813_781' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3468 [1/1] (0.76ns)   --->   "%add_ln813_782 = add i15 %sext_ln1273_290, i15 32656"   --->   Operation 3468 'add' 'add_ln813_782' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3469 [1/1] (0.00ns)   --->   "%sext_ln813_393 = sext i15 %add_ln813_782"   --->   Operation 3469 'sext' 'sext_ln813_393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3470 [1/1] (0.77ns)   --->   "%add_ln813_783 = add i16 %sext_ln813_393, i16 %sext_ln818_145"   --->   Operation 3470 'add' 'add_ln813_783' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln813_394 = sext i15 %add_ln813_784"   --->   Operation 3471 'sext' 'sext_ln813_394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3472 [1/1] (0.75ns)   --->   "%add_ln813_785 = add i14 %sext_ln1273_328, i14 128"   --->   Operation 3472 'add' 'add_ln813_785' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3473 [1/1] (0.00ns)   --->   "%sext_ln813_395 = sext i14 %add_ln813_785"   --->   Operation 3473 'sext' 'sext_ln813_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3474 [1/1] (0.76ns)   --->   "%add_ln813_786 = add i15 %sext_ln813_395, i15 %sext_ln1273_190"   --->   Operation 3474 'add' 'add_ln813_786' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3475 [1/1] (0.00ns)   --->   "%sext_ln813_396 = sext i15 %add_ln813_786"   --->   Operation 3475 'sext' 'sext_ln813_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3476 [1/1] (0.77ns)   --->   "%add_ln813_787 = add i16 %sext_ln813_396, i16 %sext_ln813_394"   --->   Operation 3476 'add' 'add_ln813_787' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_788 = add i16 %trunc_ln818_258, i16 %sext_ln818_133"   --->   Operation 3477 'add' 'add_ln813_788' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3478 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_791 = add i16 %add_ln813_790, i16 %add_ln813_788"   --->   Operation 3478 'add' 'add_ln813_791' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3479 [1/1] (0.00ns)   --->   "%sext_ln813_398 = sext i15 %add_ln813_792"   --->   Operation 3479 'sext' 'sext_ln813_398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3480 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_793 = add i16 %sext_ln813_398, i16 %sext_ln818_146"   --->   Operation 3480 'add' 'add_ln813_793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3481 [1/1] (0.75ns)   --->   "%add_ln813_794 = add i14 %sext_ln1273_248, i14 160"   --->   Operation 3481 'add' 'add_ln813_794' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3482 [1/1] (0.00ns)   --->   "%sext_ln813_399 = sext i14 %add_ln813_794"   --->   Operation 3482 'sext' 'sext_ln813_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3483 [1/1] (0.76ns)   --->   "%add_ln813_795 = add i15 %sext_ln813_399, i15 %sext_ln1273_165"   --->   Operation 3483 'add' 'add_ln813_795' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3484 [1/1] (0.00ns)   --->   "%sext_ln813_400 = sext i15 %add_ln813_795"   --->   Operation 3484 'sext' 'sext_ln813_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3485 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_796 = add i16 %sext_ln813_400, i16 %add_ln813_793"   --->   Operation 3485 'add' 'add_ln813_796' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_797 = add i16 %trunc_ln818_264, i16 %sext_ln818_142"   --->   Operation 3486 'add' 'add_ln813_797' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3487 [1/1] (0.75ns)   --->   "%add_ln813_798 = add i14 %sext_ln1273_223, i14 16352"   --->   Operation 3487 'add' 'add_ln813_798' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3488 [1/1] (0.00ns)   --->   "%sext_ln813_401 = sext i14 %add_ln813_798"   --->   Operation 3488 'sext' 'sext_ln813_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3489 [1/1] (0.76ns)   --->   "%add_ln813_799 = add i15 %sext_ln813_401, i15 %sext_ln70_122"   --->   Operation 3489 'add' 'add_ln813_799' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3490 [1/1] (0.00ns)   --->   "%sext_ln813_402 = sext i15 %add_ln813_799"   --->   Operation 3490 'sext' 'sext_ln813_402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3491 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_800 = add i16 %sext_ln813_402, i16 %add_ln813_797"   --->   Operation 3491 'add' 'add_ln813_800' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3492 [1/1] (0.00ns)   --->   "%sext_ln813_403 = sext i15 %add_ln813_802"   --->   Operation 3492 'sext' 'sext_ln813_403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_803 = add i16 %sext_ln813_403, i16 %add_ln813_801"   --->   Operation 3493 'add' 'add_ln813_803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln813_404 = sext i14 %add_ln813_804"   --->   Operation 3494 'sext' 'sext_ln813_404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3495 [1/1] (0.75ns)   --->   "%add_ln813_805 = add i14 %sext_ln1273_194, i14 16368"   --->   Operation 3495 'add' 'add_ln813_805' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3496 [1/1] (0.00ns)   --->   "%sext_ln813_405 = sext i14 %add_ln813_805"   --->   Operation 3496 'sext' 'sext_ln813_405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3497 [1/1] (0.76ns)   --->   "%add_ln813_806 = add i15 %sext_ln813_405, i15 %sext_ln813_404"   --->   Operation 3497 'add' 'add_ln813_806' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3498 [1/1] (0.00ns)   --->   "%sext_ln813_406 = sext i15 %add_ln813_806"   --->   Operation 3498 'sext' 'sext_ln813_406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3499 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_807 = add i16 %sext_ln813_406, i16 %add_ln813_803"   --->   Operation 3499 'add' 'add_ln813_807' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_808 = add i16 %sext_ln818_148, i16 %sext_ln818_136"   --->   Operation 3500 'add' 'add_ln813_808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3501 [1/1] (0.75ns)   --->   "%add_ln813_809 = add i14 %sext_ln1273_457, i14 192"   --->   Operation 3501 'add' 'add_ln813_809' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3502 [1/1] (0.00ns)   --->   "%sext_ln813_407 = sext i14 %add_ln813_809"   --->   Operation 3502 'sext' 'sext_ln813_407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3503 [1/1] (0.76ns)   --->   "%add_ln813_810 = add i15 %sext_ln813_407, i15 %sext_ln1273_395"   --->   Operation 3503 'add' 'add_ln813_810' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3504 [1/1] (0.00ns)   --->   "%sext_ln813_408 = sext i15 %add_ln813_810"   --->   Operation 3504 'sext' 'sext_ln813_408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3505 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_811 = add i16 %sext_ln813_408, i16 %add_ln813_808"   --->   Operation 3505 'add' 'add_ln813_811' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln813_410 = sext i15 %add_ln813_813"   --->   Operation 3506 'sext' 'sext_ln813_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3507 [1/1] (0.00ns)   --->   "%sext_ln813_411 = sext i14 %add_ln813_814"   --->   Operation 3507 'sext' 'sext_ln813_411' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3508 [1/1] (0.75ns)   --->   "%add_ln813_815 = add i14 %sext_ln1273_462, i14 144"   --->   Operation 3508 'add' 'add_ln813_815' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3509 [1/1] (0.00ns)   --->   "%sext_ln813_412 = sext i14 %add_ln813_815"   --->   Operation 3509 'sext' 'sext_ln813_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3510 [1/1] (0.76ns)   --->   "%add_ln813_816 = add i15 %sext_ln813_412, i15 %sext_ln813_411"   --->   Operation 3510 'add' 'add_ln813_816' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3511 [1/1] (0.00ns)   --->   "%sext_ln813_413 = sext i15 %add_ln813_816"   --->   Operation 3511 'sext' 'sext_ln813_413' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3512 [1/1] (0.77ns)   --->   "%add_ln813_817 = add i16 %sext_ln813_413, i16 %sext_ln813_410"   --->   Operation 3512 'add' 'add_ln813_817' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_819 = add i16 %add_ln813_818, i16 %sext_ln818_132"   --->   Operation 3513 'add' 'add_ln813_819' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln813_416 = sext i15 %add_ln813_822"   --->   Operation 3514 'sext' 'sext_ln813_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3515 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_823 = add i16 %sext_ln813_416, i16 %add_ln813_819"   --->   Operation 3515 'add' 'add_ln813_823' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln813_418 = sext i14 %add_ln813_825"   --->   Operation 3516 'sext' 'sext_ln813_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3517 [1/1] (0.76ns)   --->   "%add_ln813_826 = add i15 %sext_ln813_418, i15 %sext_ln1273_351"   --->   Operation 3517 'add' 'add_ln813_826' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3518 [1/1] (0.00ns)   --->   "%sext_ln813_419 = sext i15 %add_ln813_826"   --->   Operation 3518 'sext' 'sext_ln813_419' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3519 [1/1] (0.75ns)   --->   "%add_ln813_827 = add i14 %sext_ln1273_171, i14 %sext_ln1273_223"   --->   Operation 3519 'add' 'add_ln813_827' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3520 [1/1] (0.00ns)   --->   "%sext_ln813_420 = sext i14 %add_ln813_827"   --->   Operation 3520 'sext' 'sext_ln813_420' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3521 [1/1] (0.75ns)   --->   "%add_ln813_828 = add i14 %sext_ln1273_261, i14 %sext_ln1273_485"   --->   Operation 3521 'add' 'add_ln813_828' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3522 [1/1] (0.00ns)   --->   "%sext_ln813_421 = sext i14 %add_ln813_828"   --->   Operation 3522 'sext' 'sext_ln813_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3523 [1/1] (0.76ns)   --->   "%add_ln813_829 = add i15 %sext_ln813_421, i15 %sext_ln813_420"   --->   Operation 3523 'add' 'add_ln813_829' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3524 [1/1] (0.00ns)   --->   "%sext_ln813_422 = sext i15 %add_ln813_829"   --->   Operation 3524 'sext' 'sext_ln813_422' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3525 [1/1] (0.77ns)   --->   "%add_ln813_830 = add i16 %sext_ln813_422, i16 %sext_ln813_419"   --->   Operation 3525 'add' 'add_ln813_830' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_832 = add i16 %add_ln813_831, i16 %sext_ln818_134"   --->   Operation 3526 'add' 'add_ln813_832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln813_424 = sext i15 %add_ln813_834"   --->   Operation 3527 'sext' 'sext_ln813_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3528 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_835 = add i16 %sext_ln813_424, i16 %add_ln813_832"   --->   Operation 3528 'add' 'add_ln813_835' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_837 = add i16 %add_ln813_836, i16 %trunc_ln818_200"   --->   Operation 3529 'add' 'add_ln813_837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3530 [1/1] (0.75ns)   --->   "%add_ln813_838 = add i14 %sext_ln1273_225, i14 %sext_ln1273_493"   --->   Operation 3530 'add' 'add_ln813_838' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3531 [1/1] (0.00ns)   --->   "%sext_ln813_425 = sext i14 %add_ln813_838"   --->   Operation 3531 'sext' 'sext_ln813_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3532 [1/1] (0.74ns)   --->   "%add_ln813_839 = add i13 %sext_ln1273_449, i13 8160"   --->   Operation 3532 'add' 'add_ln813_839' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln813_426 = sext i13 %add_ln813_839"   --->   Operation 3533 'sext' 'sext_ln813_426' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3534 [1/1] (0.76ns)   --->   "%add_ln813_840 = add i15 %sext_ln813_426, i15 %sext_ln813_425"   --->   Operation 3534 'add' 'add_ln813_840' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3535 [1/1] (0.00ns)   --->   "%sext_ln813_427 = sext i15 %add_ln813_840"   --->   Operation 3535 'sext' 'sext_ln813_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3536 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_841 = add i16 %sext_ln813_427, i16 %add_ln813_837"   --->   Operation 3536 'add' 'add_ln813_841' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln813_428 = sext i15 %add_ln813_842"   --->   Operation 3537 'sext' 'sext_ln813_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3538 [1/1] (0.75ns)   --->   "%add_ln813_843 = add i14 %sext_ln1273_485, i14 16176"   --->   Operation 3538 'add' 'add_ln813_843' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3539 [1/1] (0.00ns)   --->   "%sext_ln813_429 = sext i14 %add_ln813_843"   --->   Operation 3539 'sext' 'sext_ln813_429' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3540 [1/1] (0.76ns)   --->   "%add_ln813_844 = add i15 %sext_ln813_429, i15 %sext_ln1273_266"   --->   Operation 3540 'add' 'add_ln813_844' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3541 [1/1] (0.00ns)   --->   "%sext_ln813_430 = sext i15 %add_ln813_844"   --->   Operation 3541 'sext' 'sext_ln813_430' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3542 [1/1] (0.77ns)   --->   "%add_ln813_845 = add i16 %sext_ln813_430, i16 %sext_ln813_428"   --->   Operation 3542 'add' 'add_ln813_845' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3543 [1/1] (0.00ns)   --->   "%sext_ln813_431 = sext i14 %add_ln813_847"   --->   Operation 3543 'sext' 'sext_ln813_431' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_848 = add i16 %sext_ln813_431, i16 %add_ln813_846"   --->   Operation 3544 'add' 'add_ln813_848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3545 [1/1] (0.00ns)   --->   "%sext_ln813_432 = sext i14 %add_ln813_849"   --->   Operation 3545 'sext' 'sext_ln813_432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln813_434 = sext i14 %add_ln813_851"   --->   Operation 3546 'sext' 'sext_ln813_434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3547 [1/1] (0.76ns)   --->   "%add_ln813_852 = add i15 %sext_ln813_434, i15 %sext_ln813_432"   --->   Operation 3547 'add' 'add_ln813_852' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln813_435 = sext i15 %add_ln813_852"   --->   Operation 3548 'sext' 'sext_ln813_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3549 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_853 = add i16 %sext_ln813_435, i16 %add_ln813_848"   --->   Operation 3549 'add' 'add_ln813_853' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln813_436 = sext i15 %add_ln813_854"   --->   Operation 3550 'sext' 'sext_ln813_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3551 [1/1] (0.75ns)   --->   "%add_ln813_855 = add i14 %sext_ln1273_524, i14 176"   --->   Operation 3551 'add' 'add_ln813_855' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3552 [1/1] (0.00ns)   --->   "%sext_ln813_437 = sext i14 %add_ln813_855"   --->   Operation 3552 'sext' 'sext_ln813_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3553 [1/1] (0.76ns)   --->   "%add_ln813_856 = add i15 %sext_ln813_437, i15 %sext_ln1273_424"   --->   Operation 3553 'add' 'add_ln813_856' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3554 [1/1] (0.00ns)   --->   "%sext_ln813_438 = sext i15 %add_ln813_856"   --->   Operation 3554 'sext' 'sext_ln813_438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3555 [1/1] (0.77ns)   --->   "%add_ln813_857 = add i16 %sext_ln813_438, i16 %sext_ln813_436"   --->   Operation 3555 'add' 'add_ln813_857' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3556 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_859 = add i16 %add_ln813_858, i16 %trunc_ln818_247"   --->   Operation 3556 'add' 'add_ln813_859' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3557 [1/1] (0.75ns)   --->   "%add_ln813_860 = add i14 %sext_ln1273_493, i14 16368"   --->   Operation 3557 'add' 'add_ln813_860' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3558 [1/1] (0.00ns)   --->   "%sext_ln813_439 = sext i14 %add_ln813_860"   --->   Operation 3558 'sext' 'sext_ln813_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3559 [1/1] (0.76ns)   --->   "%add_ln813_861 = add i15 %sext_ln813_439, i15 %sext_ln70"   --->   Operation 3559 'add' 'add_ln813_861' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln813_440 = sext i15 %add_ln813_861"   --->   Operation 3560 'sext' 'sext_ln813_440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3561 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_862 = add i16 %sext_ln813_440, i16 %add_ln813_859"   --->   Operation 3561 'add' 'add_ln813_862' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_863 = add i16 %trunc_ln818_249, i16 %sext_ln818_141"   --->   Operation 3562 'add' 'add_ln813_863' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3563 [1/1] (0.00ns)   --->   "%sext_ln813_442 = sext i14 %add_ln813_865"   --->   Operation 3563 'sext' 'sext_ln813_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3564 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_866 = add i16 %sext_ln813_442, i16 %add_ln813_863"   --->   Operation 3564 'add' 'add_ln813_866' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3565 [1/1] (0.00ns)   --->   "%sext_ln70_124 = sext i13 %trunc_ln818_441" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3565 'sext' 'sext_ln70_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3566 [1/1] (0.00ns)   --->   "%sext_ln1273_32 = sext i9 %data_buf_V_539"   --->   Operation 3566 'sext' 'sext_ln1273_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3567 [1/1] (1.46ns)   --->   "%r_V_487 = mul i17 %sext_ln1273_233, i17 73"   --->   Operation 3567 'mul' 'r_V_487' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3568 [1/1] (0.00ns)   --->   "%trunc_ln818_445 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_487, i32 2, i32 16"   --->   Operation 3568 'partselect' 'trunc_ln818_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln818_154 = sext i15 %trunc_ln818_445"   --->   Operation 3569 'sext' 'sext_ln818_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3570 [1/1] (1.46ns)   --->   "%r_V_488 = mul i16 %sext_ln1273_232, i16 65487"   --->   Operation 3570 'mul' 'r_V_488' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3571 [1/1] (0.00ns)   --->   "%trunc_ln818_447 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_488, i32 2, i32 15"   --->   Operation 3571 'partselect' 'trunc_ln818_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln818_155 = sext i14 %trunc_ln818_447"   --->   Operation 3572 'sext' 'sext_ln818_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3573 [1/1] (1.46ns)   --->   "%r_V_489 = mul i17 %sext_ln1273_233, i17 130971"   --->   Operation 3573 'mul' 'r_V_489' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3574 [1/1] (0.00ns)   --->   "%trunc_ln818_448 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_489, i32 2, i32 16"   --->   Operation 3574 'partselect' 'trunc_ln818_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln818_156 = sext i15 %trunc_ln818_448"   --->   Operation 3575 'sext' 'sext_ln818_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3576 [1/1] (1.46ns)   --->   "%r_V_490 = mul i18 %sext_ln1273_32, i18 261990"   --->   Operation 3576 'mul' 'r_V_490' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3577 [1/1] (0.00ns)   --->   "%trunc_ln818_294 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_490, i32 2, i32 17"   --->   Operation 3577 'partselect' 'trunc_ln818_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln1273_558 = sext i13 %trunc_ln818_450"   --->   Operation 3578 'sext' 'sext_ln1273_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3579 [1/1] (0.00ns)   --->   "%shl_ln1273_242 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_539, i6 0"   --->   Operation 3579 'bitconcatenate' 'shl_ln1273_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln1273_235 = sext i15 %shl_ln1273_242"   --->   Operation 3580 'sext' 'sext_ln1273_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3581 [1/1] (0.77ns)   --->   "%r_V_495 = sub i16 %sext_ln1273_232, i16 %sext_ln1273_235"   --->   Operation 3581 'sub' 'r_V_495' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3582 [1/1] (0.00ns)   --->   "%trunc_ln818_454 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_495, i32 2, i32 15"   --->   Operation 3582 'partselect' 'trunc_ln818_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3583 [1/1] (0.00ns)   --->   "%sext_ln818_158 = sext i14 %trunc_ln818_454"   --->   Operation 3583 'sext' 'sext_ln818_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln818_159 = sext i15 %trunc_ln818_455"   --->   Operation 3584 'sext' 'sext_ln818_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln1273_583 = sext i13 %trunc_ln818_457"   --->   Operation 3585 'sext' 'sext_ln1273_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3586 [1/1] (0.00ns)   --->   "%shl_ln1273_243 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_541, i5 0"   --->   Operation 3586 'bitconcatenate' 'shl_ln1273_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln1273_240 = sext i14 %shl_ln1273_243"   --->   Operation 3587 'sext' 'sext_ln1273_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3588 [1/1] (0.00ns)   --->   "%shl_ln1273_244 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_541, i2 0"   --->   Operation 3588 'bitconcatenate' 'shl_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln1273_241 = sext i11 %shl_ln1273_244"   --->   Operation 3589 'sext' 'sext_ln1273_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3590 [1/1] (0.76ns)   --->   "%r_V_504 = sub i15 %sext_ln1273_241, i15 %sext_ln1273_240"   --->   Operation 3590 'sub' 'r_V_504' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3591 [1/1] (0.00ns)   --->   "%trunc_ln818_463 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_504, i32 2, i32 14"   --->   Operation 3591 'partselect' 'trunc_ln818_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln1273_596 = sext i13 %trunc_ln818_463"   --->   Operation 3592 'sext' 'sext_ln1273_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln1273_601 = sext i13 %trunc_ln818_464"   --->   Operation 3593 'sext' 'sext_ln1273_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln1273_244 = sext i9 %data_buf_V_542"   --->   Operation 3594 'sext' 'sext_ln1273_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln1273_627 = sext i13 %trunc_ln818_467"   --->   Operation 3595 'sext' 'sext_ln1273_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3596 [1/1] (0.00ns)   --->   "%sext_ln1273_650 = sext i13 %trunc_ln818_468"   --->   Operation 3596 'sext' 'sext_ln1273_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln1273_658 = sext i13 %trunc_ln818_469"   --->   Operation 3597 'sext' 'sext_ln1273_658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3598 [1/1] (0.00ns)   --->   "%shl_ln1273_247 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_542, i4 0"   --->   Operation 3598 'bitconcatenate' 'shl_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln1273_247 = sext i13 %shl_ln1273_247"   --->   Operation 3599 'sext' 'sext_ln1273_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_243 = sub i14 0, i14 %sext_ln1273_247"   --->   Operation 3600 'sub' 'sub_ln1273_243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3601 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_512 = sub i14 %sub_ln1273_243, i14 %sext_ln1273_244"   --->   Operation 3601 'sub' 'r_V_512' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3602 [1/1] (0.00ns)   --->   "%trunc_ln818_471 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_512, i32 2, i32 13"   --->   Operation 3602 'partselect' 'trunc_ln818_471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln818_163 = sext i12 %trunc_ln818_471"   --->   Operation 3603 'sext' 'sext_ln818_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln1273_668 = sext i13 %trunc_ln818_473"   --->   Operation 3604 'sext' 'sext_ln1273_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln1273_686 = sext i13 %trunc_ln818_474"   --->   Operation 3605 'sext' 'sext_ln1273_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln1273_692 = sext i13 %trunc_ln818_476"   --->   Operation 3606 'sext' 'sext_ln1273_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3607 [1/1] (0.00ns)   --->   "%shl_ln1273_250 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_544, i6 0"   --->   Operation 3607 'bitconcatenate' 'shl_ln1273_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln1273_253 = sext i15 %shl_ln1273_250"   --->   Operation 3608 'sext' 'sext_ln1273_253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3609 [1/1] (0.00ns)   --->   "%shl_ln1273_251 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_544, i3 0"   --->   Operation 3609 'bitconcatenate' 'shl_ln1273_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln1273_254 = sext i12 %shl_ln1273_251"   --->   Operation 3610 'sext' 'sext_ln1273_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3611 [1/1] (0.77ns)   --->   "%r_V_518 = sub i16 %sext_ln1273_254, i16 %sext_ln1273_253"   --->   Operation 3611 'sub' 'r_V_518' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3612 [1/1] (0.00ns)   --->   "%trunc_ln818_477 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_518, i32 2, i32 15"   --->   Operation 3612 'partselect' 'trunc_ln818_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3613 [1/1] (0.00ns)   --->   "%sext_ln818_164 = sext i14 %trunc_ln818_477"   --->   Operation 3613 'sext' 'sext_ln818_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln1273_694 = sext i14 %trunc_ln818_479"   --->   Operation 3614 'sext' 'sext_ln1273_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3615 [1/1] (1.46ns)   --->   "%r_V_528 = mul i17 %sext_ln1273_258, i17 102"   --->   Operation 3615 'mul' 'r_V_528' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3616 [1/1] (0.00ns)   --->   "%trunc_ln818_487 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_528, i32 2, i32 16"   --->   Operation 3616 'partselect' 'trunc_ln818_487' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln818_167 = sext i15 %trunc_ln818_487"   --->   Operation 3617 'sext' 'sext_ln818_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3618 [1/1] (1.46ns)   --->   "%r_V_529 = mul i17 %sext_ln1273_258, i17 130965"   --->   Operation 3618 'mul' 'r_V_529' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3619 [1/1] (0.00ns)   --->   "%trunc_ln818_488 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_529, i32 2, i32 16"   --->   Operation 3619 'partselect' 'trunc_ln818_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln818_168 = sext i15 %trunc_ln818_488"   --->   Operation 3620 'sext' 'sext_ln818_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln1273_735 = sext i13 %trunc_ln818_489"   --->   Operation 3621 'sext' 'sext_ln1273_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3622 [1/1] (1.46ns)   --->   "%r_V_532 = mul i18 %sext_ln1273_39, i18 143"   --->   Operation 3622 'mul' 'r_V_532' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3623 [1/1] (0.00ns)   --->   "%trunc_ln818_341 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_532, i32 2, i32 17"   --->   Operation 3623 'partselect' 'trunc_ln818_341' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3624 [1/1] (1.46ns)   --->   "%r_V_533 = mul i17 %sext_ln1273_258, i17 130950"   --->   Operation 3624 'mul' 'r_V_533' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3625 [1/1] (0.00ns)   --->   "%trunc_ln818_491 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_533, i32 2, i32 16"   --->   Operation 3625 'partselect' 'trunc_ln818_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln818_170 = sext i15 %trunc_ln818_491"   --->   Operation 3626 'sext' 'sext_ln818_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3627 [1/1] (1.46ns)   --->   "%r_V_534 = mul i18 %sext_ln1273_39, i18 139"   --->   Operation 3627 'mul' 'r_V_534' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3628 [1/1] (0.00ns)   --->   "%trunc_ln818_343 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_534, i32 2, i32 17"   --->   Operation 3628 'partselect' 'trunc_ln818_343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln70_130 = sext i14 %trunc_ln818_492" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3629 'sext' 'sext_ln70_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln1273_759 = sext i14 %trunc_ln818_494"   --->   Operation 3630 'sext' 'sext_ln1273_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln1273_41 = sext i9 %data_buf_V_548"   --->   Operation 3631 'sext' 'sext_ln1273_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3632 [1/1] (1.46ns)   --->   "%r_V_542 = mul i18 %sext_ln1273_41, i18 146"   --->   Operation 3632 'mul' 'r_V_542' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3633 [1/1] (0.00ns)   --->   "%trunc_ln818_352 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_542, i32 2, i32 17"   --->   Operation 3633 'partselect' 'trunc_ln818_352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln1273_765 = sext i14 %trunc_ln818_503"   --->   Operation 3634 'sext' 'sext_ln1273_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3635 [1/1] (1.46ns)   --->   "%r_V_548 = mul i18 %sext_ln1273_41, i18 138"   --->   Operation 3635 'mul' 'r_V_548' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3636 [1/1] (0.00ns)   --->   "%trunc_ln818_358 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_548, i32 2, i32 17"   --->   Operation 3636 'partselect' 'trunc_ln818_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3637 [1/1] (0.00ns)   --->   "%sext_ln1273_768 = sext i13 %trunc_ln818_507"   --->   Operation 3637 'sext' 'sext_ln1273_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln1273_770 = sext i12 %trunc_ln818_508"   --->   Operation 3638 'sext' 'sext_ln1273_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln1273_771 = sext i13 %trunc_ln818_509"   --->   Operation 3639 'sext' 'sext_ln1273_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln1273_773 = sext i13 %trunc_ln818_511"   --->   Operation 3640 'sext' 'sext_ln1273_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln1273_775 = sext i13 %trunc_ln818_513"   --->   Operation 3641 'sext' 'sext_ln1273_775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln1273_777 = sext i13 %trunc_ln818_515"   --->   Operation 3642 'sext' 'sext_ln1273_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln1273_779 = sext i13 %trunc_ln818_517"   --->   Operation 3643 'sext' 'sext_ln1273_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln813_443 = sext i15 %add_ln813_867"   --->   Operation 3644 'sext' 'sext_ln813_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_868 = add i16 %sext_ln813_443, i16 %sext_ln818_159"   --->   Operation 3645 'add' 'add_ln813_868' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3646 [1/1] (0.00ns)   --->   "%sext_ln813_444 = sext i14 %add_ln813_869"   --->   Operation 3646 'sext' 'sext_ln813_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3647 [1/1] (0.75ns)   --->   "%add_ln813_870 = add i14 %sext_ln1273_692, i14 16352"   --->   Operation 3647 'add' 'add_ln813_870' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln813_445 = sext i14 %add_ln813_870"   --->   Operation 3648 'sext' 'sext_ln813_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3649 [1/1] (0.76ns)   --->   "%add_ln813_871 = add i15 %sext_ln813_445, i15 %sext_ln813_444"   --->   Operation 3649 'add' 'add_ln813_871' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln813_446 = sext i15 %add_ln813_871"   --->   Operation 3650 'sext' 'sext_ln813_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3651 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_872 = add i16 %sext_ln813_446, i16 %add_ln813_868"   --->   Operation 3651 'add' 'add_ln813_872' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3652 [1/1] (0.76ns)   --->   "%add_ln813_873 = add i15 %sext_ln1273_694, i15 32656"   --->   Operation 3652 'add' 'add_ln813_873' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln813_447 = sext i15 %add_ln813_873"   --->   Operation 3653 'sext' 'sext_ln813_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3654 [1/1] (0.77ns)   --->   "%add_ln813_874 = add i16 %sext_ln813_447, i16 %sext_ln818_167"   --->   Operation 3654 'add' 'add_ln813_874' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln813_448 = sext i15 %add_ln813_875"   --->   Operation 3655 'sext' 'sext_ln813_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3656 [1/1] (0.75ns)   --->   "%add_ln813_876 = add i14 %sext_ln1273_735, i14 128"   --->   Operation 3656 'add' 'add_ln813_876' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln813_449 = sext i14 %add_ln813_876"   --->   Operation 3657 'sext' 'sext_ln813_449' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3658 [1/1] (0.76ns)   --->   "%add_ln813_877 = add i15 %sext_ln813_449, i15 %sext_ln1273_596"   --->   Operation 3658 'add' 'add_ln813_877' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln813_450 = sext i15 %add_ln813_877"   --->   Operation 3659 'sext' 'sext_ln813_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3660 [1/1] (0.77ns)   --->   "%add_ln813_878 = add i16 %sext_ln813_450, i16 %sext_ln813_448"   --->   Operation 3660 'add' 'add_ln813_878' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_879 = add i16 %trunc_ln818_352, i16 %sext_ln818_155"   --->   Operation 3661 'add' 'add_ln813_879' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3662 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_882 = add i16 %add_ln813_881, i16 %add_ln813_879"   --->   Operation 3662 'add' 'add_ln813_882' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln813_452 = sext i15 %add_ln813_883"   --->   Operation 3663 'sext' 'sext_ln813_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_884 = add i16 %sext_ln813_452, i16 %sext_ln818_168"   --->   Operation 3664 'add' 'add_ln813_884' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3665 [1/1] (0.75ns)   --->   "%add_ln813_885 = add i14 %sext_ln1273_658, i14 160"   --->   Operation 3665 'add' 'add_ln813_885' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln813_453 = sext i14 %add_ln813_885"   --->   Operation 3666 'sext' 'sext_ln813_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3667 [1/1] (0.76ns)   --->   "%add_ln813_886 = add i15 %sext_ln813_453, i15 %sext_ln1273_558"   --->   Operation 3667 'add' 'add_ln813_886' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln813_454 = sext i15 %add_ln813_886"   --->   Operation 3668 'sext' 'sext_ln813_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3669 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_887 = add i16 %sext_ln813_454, i16 %add_ln813_884"   --->   Operation 3669 'add' 'add_ln813_887' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_888 = add i16 %trunc_ln818_358, i16 %sext_ln818_164"   --->   Operation 3670 'add' 'add_ln813_888' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3671 [1/1] (0.75ns)   --->   "%add_ln813_889 = add i14 %sext_ln1273_627, i14 16352"   --->   Operation 3671 'add' 'add_ln813_889' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln813_455 = sext i14 %add_ln813_889"   --->   Operation 3672 'sext' 'sext_ln813_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3673 [1/1] (0.76ns)   --->   "%add_ln813_890 = add i15 %sext_ln813_455, i15 %sext_ln70_130"   --->   Operation 3673 'add' 'add_ln813_890' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln813_456 = sext i15 %add_ln813_890"   --->   Operation 3674 'sext' 'sext_ln813_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3675 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_891 = add i16 %sext_ln813_456, i16 %add_ln813_888"   --->   Operation 3675 'add' 'add_ln813_891' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln813_457 = sext i15 %add_ln813_893"   --->   Operation 3676 'sext' 'sext_ln813_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_894 = add i16 %sext_ln813_457, i16 %add_ln813_892"   --->   Operation 3677 'add' 'add_ln813_894' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln813_458 = sext i14 %add_ln813_895"   --->   Operation 3678 'sext' 'sext_ln813_458' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3679 [1/1] (0.75ns)   --->   "%add_ln813_896 = add i14 %sext_ln1273_601, i14 16368"   --->   Operation 3679 'add' 'add_ln813_896' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln813_459 = sext i14 %add_ln813_896"   --->   Operation 3680 'sext' 'sext_ln813_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3681 [1/1] (0.76ns)   --->   "%add_ln813_897 = add i15 %sext_ln813_459, i15 %sext_ln813_458"   --->   Operation 3681 'add' 'add_ln813_897' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln813_460 = sext i15 %add_ln813_897"   --->   Operation 3682 'sext' 'sext_ln813_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3683 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_898 = add i16 %sext_ln813_460, i16 %add_ln813_894"   --->   Operation 3683 'add' 'add_ln813_898' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_899 = add i16 %sext_ln818_170, i16 %sext_ln818_158"   --->   Operation 3684 'add' 'add_ln813_899' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3685 [1/1] (0.75ns)   --->   "%add_ln813_900 = add i14 %sext_ln1273_771, i14 192"   --->   Operation 3685 'add' 'add_ln813_900' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln813_461 = sext i14 %add_ln813_900"   --->   Operation 3686 'sext' 'sext_ln813_461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3687 [1/1] (0.76ns)   --->   "%add_ln813_901 = add i15 %sext_ln813_461, i15 %sext_ln1273_765"   --->   Operation 3687 'add' 'add_ln813_901' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln813_462 = sext i15 %add_ln813_901"   --->   Operation 3688 'sext' 'sext_ln813_462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3689 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_902 = add i16 %sext_ln813_462, i16 %add_ln813_899"   --->   Operation 3689 'add' 'add_ln813_902' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln813_464 = sext i15 %add_ln813_904"   --->   Operation 3690 'sext' 'sext_ln813_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln813_465 = sext i14 %add_ln813_905"   --->   Operation 3691 'sext' 'sext_ln813_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3692 [1/1] (0.75ns)   --->   "%add_ln813_906 = add i14 %sext_ln1273_773, i14 144"   --->   Operation 3692 'add' 'add_ln813_906' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3693 [1/1] (0.00ns)   --->   "%sext_ln813_466 = sext i14 %add_ln813_906"   --->   Operation 3693 'sext' 'sext_ln813_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3694 [1/1] (0.76ns)   --->   "%add_ln813_907 = add i15 %sext_ln813_466, i15 %sext_ln813_465"   --->   Operation 3694 'add' 'add_ln813_907' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln813_467 = sext i15 %add_ln813_907"   --->   Operation 3695 'sext' 'sext_ln813_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3696 [1/1] (0.77ns)   --->   "%add_ln813_908 = add i16 %sext_ln813_467, i16 %sext_ln813_464"   --->   Operation 3696 'add' 'add_ln813_908' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_910 = add i16 %add_ln813_909, i16 %sext_ln818_154"   --->   Operation 3697 'add' 'add_ln813_910' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln813_470 = sext i15 %add_ln813_913"   --->   Operation 3698 'sext' 'sext_ln813_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3699 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_914 = add i16 %sext_ln813_470, i16 %add_ln813_910"   --->   Operation 3699 'add' 'add_ln813_914' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln813_472 = sext i14 %add_ln813_916"   --->   Operation 3700 'sext' 'sext_ln813_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3701 [1/1] (0.76ns)   --->   "%add_ln813_917 = add i15 %sext_ln813_472, i15 %sext_ln1273_759"   --->   Operation 3701 'add' 'add_ln813_917' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln813_473 = sext i15 %add_ln813_917"   --->   Operation 3702 'sext' 'sext_ln813_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3703 [1/1] (0.75ns)   --->   "%add_ln813_918 = add i14 %sext_ln1273_583, i14 %sext_ln1273_627"   --->   Operation 3703 'add' 'add_ln813_918' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln813_474 = sext i14 %add_ln813_918"   --->   Operation 3704 'sext' 'sext_ln813_474' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3705 [1/1] (0.75ns)   --->   "%add_ln813_919 = add i14 %sext_ln1273_668, i14 %sext_ln1273_775"   --->   Operation 3705 'add' 'add_ln813_919' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln813_475 = sext i14 %add_ln813_919"   --->   Operation 3706 'sext' 'sext_ln813_475' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3707 [1/1] (0.76ns)   --->   "%add_ln813_920 = add i15 %sext_ln813_475, i15 %sext_ln813_474"   --->   Operation 3707 'add' 'add_ln813_920' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln813_476 = sext i15 %add_ln813_920"   --->   Operation 3708 'sext' 'sext_ln813_476' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3709 [1/1] (0.77ns)   --->   "%add_ln813_921 = add i16 %sext_ln813_476, i16 %sext_ln813_473"   --->   Operation 3709 'add' 'add_ln813_921' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_923 = add i16 %add_ln813_922, i16 %sext_ln818_156"   --->   Operation 3710 'add' 'add_ln813_923' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln813_478 = sext i15 %add_ln813_925"   --->   Operation 3711 'sext' 'sext_ln813_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3712 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_926 = add i16 %sext_ln813_478, i16 %add_ln813_923"   --->   Operation 3712 'add' 'add_ln813_926' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_928 = add i16 %add_ln813_927, i16 %trunc_ln818_294"   --->   Operation 3713 'add' 'add_ln813_928' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3714 [1/1] (0.75ns)   --->   "%add_ln813_929 = add i14 %sext_ln1273_650, i14 %sext_ln1273_777"   --->   Operation 3714 'add' 'add_ln813_929' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln813_479 = sext i14 %add_ln813_929"   --->   Operation 3715 'sext' 'sext_ln813_479' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3716 [1/1] (0.74ns)   --->   "%add_ln813_930 = add i13 %sext_ln1273_770, i13 8160"   --->   Operation 3716 'add' 'add_ln813_930' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln813_480 = sext i13 %add_ln813_930"   --->   Operation 3717 'sext' 'sext_ln813_480' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3718 [1/1] (0.76ns)   --->   "%add_ln813_931 = add i15 %sext_ln813_480, i15 %sext_ln813_479"   --->   Operation 3718 'add' 'add_ln813_931' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3719 [1/1] (0.00ns)   --->   "%sext_ln813_481 = sext i15 %add_ln813_931"   --->   Operation 3719 'sext' 'sext_ln813_481' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3720 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_932 = add i16 %sext_ln813_481, i16 %add_ln813_928"   --->   Operation 3720 'add' 'add_ln813_932' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln813_482 = sext i15 %add_ln813_933"   --->   Operation 3721 'sext' 'sext_ln813_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3722 [1/1] (0.75ns)   --->   "%add_ln813_934 = add i14 %sext_ln1273_775, i14 16176"   --->   Operation 3722 'add' 'add_ln813_934' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln813_483 = sext i14 %add_ln813_934"   --->   Operation 3723 'sext' 'sext_ln813_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3724 [1/1] (0.76ns)   --->   "%add_ln813_935 = add i15 %sext_ln813_483, i15 %sext_ln1273_686"   --->   Operation 3724 'add' 'add_ln813_935' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln813_484 = sext i15 %add_ln813_935"   --->   Operation 3725 'sext' 'sext_ln813_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3726 [1/1] (0.77ns)   --->   "%add_ln813_936 = add i16 %sext_ln813_484, i16 %sext_ln813_482"   --->   Operation 3726 'add' 'add_ln813_936' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3727 [1/1] (0.00ns)   --->   "%sext_ln813_485 = sext i14 %add_ln813_938"   --->   Operation 3727 'sext' 'sext_ln813_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_939 = add i16 %sext_ln813_485, i16 %add_ln813_937"   --->   Operation 3728 'add' 'add_ln813_939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln813_486 = sext i14 %add_ln813_940"   --->   Operation 3729 'sext' 'sext_ln813_486' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3730 [1/1] (0.00ns)   --->   "%sext_ln813_488 = sext i14 %add_ln813_942"   --->   Operation 3730 'sext' 'sext_ln813_488' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3731 [1/1] (0.76ns)   --->   "%add_ln813_943 = add i15 %sext_ln813_488, i15 %sext_ln813_486"   --->   Operation 3731 'add' 'add_ln813_943' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln813_489 = sext i15 %add_ln813_943"   --->   Operation 3732 'sext' 'sext_ln813_489' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3733 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_944 = add i16 %sext_ln813_489, i16 %add_ln813_939"   --->   Operation 3733 'add' 'add_ln813_944' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3734 [1/1] (0.00ns)   --->   "%sext_ln813_490 = sext i15 %add_ln813_945"   --->   Operation 3734 'sext' 'sext_ln813_490' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3735 [1/1] (0.75ns)   --->   "%add_ln813_946 = add i14 %sext_ln1273_779, i14 176"   --->   Operation 3735 'add' 'add_ln813_946' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln813_491 = sext i14 %add_ln813_946"   --->   Operation 3736 'sext' 'sext_ln813_491' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3737 [1/1] (0.76ns)   --->   "%add_ln813_947 = add i15 %sext_ln813_491, i15 %sext_ln1273_768"   --->   Operation 3737 'add' 'add_ln813_947' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln813_492 = sext i15 %add_ln813_947"   --->   Operation 3738 'sext' 'sext_ln813_492' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3739 [1/1] (0.77ns)   --->   "%add_ln813_948 = add i16 %sext_ln813_492, i16 %sext_ln813_490"   --->   Operation 3739 'add' 'add_ln813_948' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3740 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_950 = add i16 %add_ln813_949, i16 %trunc_ln818_341"   --->   Operation 3740 'add' 'add_ln813_950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3741 [1/1] (0.75ns)   --->   "%add_ln813_951 = add i14 %sext_ln1273_777, i14 16368"   --->   Operation 3741 'add' 'add_ln813_951' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln813_493 = sext i14 %add_ln813_951"   --->   Operation 3742 'sext' 'sext_ln813_493' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3743 [1/1] (0.76ns)   --->   "%add_ln813_952 = add i15 %sext_ln813_493, i15 %sext_ln70_124"   --->   Operation 3743 'add' 'add_ln813_952' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln813_494 = sext i15 %add_ln813_952"   --->   Operation 3744 'sext' 'sext_ln813_494' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3745 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_953 = add i16 %sext_ln813_494, i16 %add_ln813_950"   --->   Operation 3745 'add' 'add_ln813_953' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_954 = add i16 %trunc_ln818_343, i16 %sext_ln818_163"   --->   Operation 3746 'add' 'add_ln813_954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln813_496 = sext i14 %add_ln813_956"   --->   Operation 3747 'sext' 'sext_ln813_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3748 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_957 = add i16 %sext_ln813_496, i16 %add_ln813_954"   --->   Operation 3748 'add' 'add_ln813_957' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln70_132 = sext i13 %trunc_ln818_521" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3749 'sext' 'sext_ln70_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln1273_47 = sext i9 %data_buf_V_554"   --->   Operation 3750 'sext' 'sext_ln1273_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3751 [1/1] (1.46ns)   --->   "%r_V_570 = mul i17 %sext_ln1273_300, i17 73"   --->   Operation 3751 'mul' 'r_V_570' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3752 [1/1] (0.00ns)   --->   "%trunc_ln818_526 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_570, i32 2, i32 16"   --->   Operation 3752 'partselect' 'trunc_ln818_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln818_176 = sext i15 %trunc_ln818_526"   --->   Operation 3753 'sext' 'sext_ln818_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3754 [1/1] (1.46ns)   --->   "%r_V_571 = mul i16 %sext_ln1273_299, i16 65487"   --->   Operation 3754 'mul' 'r_V_571' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3755 [1/1] (0.00ns)   --->   "%trunc_ln818_527 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_571, i32 2, i32 15"   --->   Operation 3755 'partselect' 'trunc_ln818_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln818_177 = sext i14 %trunc_ln818_527"   --->   Operation 3756 'sext' 'sext_ln818_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3757 [1/1] (1.46ns)   --->   "%r_V_572 = mul i17 %sext_ln1273_300, i17 130971"   --->   Operation 3757 'mul' 'r_V_572' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3758 [1/1] (0.00ns)   --->   "%trunc_ln818_528 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_572, i32 2, i32 16"   --->   Operation 3758 'partselect' 'trunc_ln818_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln818_178 = sext i15 %trunc_ln818_528"   --->   Operation 3759 'sext' 'sext_ln818_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3760 [1/1] (1.46ns)   --->   "%r_V_573 = mul i18 %sext_ln1273_47, i18 261990"   --->   Operation 3760 'mul' 'r_V_573' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3761 [1/1] (0.00ns)   --->   "%trunc_ln818_388 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_573, i32 2, i32 17"   --->   Operation 3761 'partselect' 'trunc_ln818_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln1273_784 = sext i13 %trunc_ln818_532"   --->   Operation 3762 'sext' 'sext_ln1273_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3763 [1/1] (0.00ns)   --->   "%shl_ln1273_271 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_554, i6 0"   --->   Operation 3763 'bitconcatenate' 'shl_ln1273_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln1273_302 = sext i15 %shl_ln1273_271"   --->   Operation 3764 'sext' 'sext_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3765 [1/1] (0.77ns)   --->   "%r_V_578 = sub i16 %sext_ln1273_299, i16 %sext_ln1273_302"   --->   Operation 3765 'sub' 'r_V_578' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3766 [1/1] (0.00ns)   --->   "%trunc_ln818_535 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_578, i32 2, i32 15"   --->   Operation 3766 'partselect' 'trunc_ln818_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3767 [1/1] (0.00ns)   --->   "%sext_ln818_180 = sext i14 %trunc_ln818_535"   --->   Operation 3767 'sext' 'sext_ln818_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln818_181 = sext i15 %trunc_ln818_536"   --->   Operation 3768 'sext' 'sext_ln818_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln1273_786 = sext i13 %trunc_ln818_538"   --->   Operation 3769 'sext' 'sext_ln1273_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3770 [1/1] (0.00ns)   --->   "%shl_ln1273_272 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_556, i5 0"   --->   Operation 3770 'bitconcatenate' 'shl_ln1273_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln1273_307 = sext i14 %shl_ln1273_272"   --->   Operation 3771 'sext' 'sext_ln1273_307' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3772 [1/1] (0.00ns)   --->   "%shl_ln1273_273 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_556, i2 0"   --->   Operation 3772 'bitconcatenate' 'shl_ln1273_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln1273_308 = sext i11 %shl_ln1273_273"   --->   Operation 3773 'sext' 'sext_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3774 [1/1] (0.76ns)   --->   "%r_V_587 = sub i15 %sext_ln1273_308, i15 %sext_ln1273_307"   --->   Operation 3774 'sub' 'r_V_587' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3775 [1/1] (0.00ns)   --->   "%trunc_ln818_545 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_587, i32 2, i32 14"   --->   Operation 3775 'partselect' 'trunc_ln818_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln1273_789 = sext i13 %trunc_ln818_545"   --->   Operation 3776 'sext' 'sext_ln1273_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3777 [1/1] (0.00ns)   --->   "%sext_ln1273_790 = sext i13 %trunc_ln818_547"   --->   Operation 3777 'sext' 'sext_ln1273_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln1273_311 = sext i9 %data_buf_V_557"   --->   Operation 3778 'sext' 'sext_ln1273_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln1273_793 = sext i13 %trunc_ln818_550"   --->   Operation 3779 'sext' 'sext_ln1273_793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln1273_794 = sext i13 %trunc_ln818_551"   --->   Operation 3780 'sext' 'sext_ln1273_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln1273_795 = sext i13 %trunc_ln818_552"   --->   Operation 3781 'sext' 'sext_ln1273_795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3782 [1/1] (0.00ns)   --->   "%shl_ln1273_276 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_557, i4 0"   --->   Operation 3782 'bitconcatenate' 'shl_ln1273_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln1273_314 = sext i13 %shl_ln1273_276"   --->   Operation 3783 'sext' 'sext_ln1273_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3784 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_271 = sub i14 0, i14 %sext_ln1273_314"   --->   Operation 3784 'sub' 'sub_ln1273_271' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3785 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_595 = sub i14 %sub_ln1273_271, i14 %sext_ln1273_311"   --->   Operation 3785 'sub' 'r_V_595' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3786 [1/1] (0.00ns)   --->   "%trunc_ln818_554 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_595, i32 2, i32 13"   --->   Operation 3786 'partselect' 'trunc_ln818_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln818_185 = sext i12 %trunc_ln818_554"   --->   Operation 3787 'sext' 'sext_ln818_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3788 [1/1] (0.00ns)   --->   "%sext_ln1273_798 = sext i13 %trunc_ln818_556"   --->   Operation 3788 'sext' 'sext_ln1273_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln1273_799 = sext i13 %trunc_ln818_557"   --->   Operation 3789 'sext' 'sext_ln1273_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln1273_800 = sext i13 %trunc_ln818_559"   --->   Operation 3790 'sext' 'sext_ln1273_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3791 [1/1] (0.00ns)   --->   "%shl_ln1273_279 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_559, i6 0"   --->   Operation 3791 'bitconcatenate' 'shl_ln1273_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln1273_320 = sext i15 %shl_ln1273_279"   --->   Operation 3792 'sext' 'sext_ln1273_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3793 [1/1] (0.00ns)   --->   "%shl_ln1273_280 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_559, i3 0"   --->   Operation 3793 'bitconcatenate' 'shl_ln1273_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln1273_321 = sext i12 %shl_ln1273_280"   --->   Operation 3794 'sext' 'sext_ln1273_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3795 [1/1] (0.77ns)   --->   "%r_V_601 = sub i16 %sext_ln1273_321, i16 %sext_ln1273_320"   --->   Operation 3795 'sub' 'r_V_601' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3796 [1/1] (0.00ns)   --->   "%trunc_ln818_560 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_601, i32 2, i32 15"   --->   Operation 3796 'partselect' 'trunc_ln818_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln818_186 = sext i14 %trunc_ln818_560"   --->   Operation 3797 'sext' 'sext_ln818_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln1273_801 = sext i14 %trunc_ln818_562"   --->   Operation 3798 'sext' 'sext_ln1273_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3799 [1/1] (1.46ns)   --->   "%r_V_611 = mul i17 %sext_ln1273_325, i17 102"   --->   Operation 3799 'mul' 'r_V_611' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3800 [1/1] (0.00ns)   --->   "%trunc_ln818_569 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_611, i32 2, i32 16"   --->   Operation 3800 'partselect' 'trunc_ln818_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln818_189 = sext i15 %trunc_ln818_569"   --->   Operation 3801 'sext' 'sext_ln818_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3802 [1/1] (1.46ns)   --->   "%r_V_612 = mul i17 %sext_ln1273_325, i17 130965"   --->   Operation 3802 'mul' 'r_V_612' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3803 [1/1] (0.00ns)   --->   "%trunc_ln818_570 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_612, i32 2, i32 16"   --->   Operation 3803 'partselect' 'trunc_ln818_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln818_190 = sext i15 %trunc_ln818_570"   --->   Operation 3804 'sext' 'sext_ln818_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln1273_806 = sext i13 %trunc_ln818_571"   --->   Operation 3805 'sext' 'sext_ln1273_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3806 [1/1] (1.46ns)   --->   "%r_V_615 = mul i18 %sext_ln1273_54, i18 143"   --->   Operation 3806 'mul' 'r_V_615' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3807 [1/1] (0.00ns)   --->   "%trunc_ln818_435 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_615, i32 2, i32 17"   --->   Operation 3807 'partselect' 'trunc_ln818_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3808 [1/1] (1.46ns)   --->   "%r_V_616 = mul i17 %sext_ln1273_325, i17 130950"   --->   Operation 3808 'mul' 'r_V_616' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3809 [1/1] (0.00ns)   --->   "%trunc_ln818_573 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_616, i32 2, i32 16"   --->   Operation 3809 'partselect' 'trunc_ln818_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3810 [1/1] (0.00ns)   --->   "%sext_ln818_192 = sext i15 %trunc_ln818_573"   --->   Operation 3810 'sext' 'sext_ln818_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3811 [1/1] (1.46ns)   --->   "%r_V_617 = mul i18 %sext_ln1273_54, i18 139"   --->   Operation 3811 'mul' 'r_V_617' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3812 [1/1] (0.00ns)   --->   "%trunc_ln818_437 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_617, i32 2, i32 17"   --->   Operation 3812 'partselect' 'trunc_ln818_437' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3813 [1/1] (0.00ns)   --->   "%sext_ln70_138 = sext i14 %trunc_ln818_574" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3813 'sext' 'sext_ln70_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3814 [1/1] (0.00ns)   --->   "%sext_ln1273_808 = sext i14 %trunc_ln818_577"   --->   Operation 3814 'sext' 'sext_ln1273_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3815 [1/1] (0.00ns)   --->   "%sext_ln1273_56 = sext i9 %data_buf_V_563"   --->   Operation 3815 'sext' 'sext_ln1273_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3816 [1/1] (1.46ns)   --->   "%r_V_625 = mul i18 %sext_ln1273_56, i18 146"   --->   Operation 3816 'mul' 'r_V_625' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3817 [1/1] (0.00ns)   --->   "%trunc_ln818_446 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_625, i32 2, i32 17"   --->   Operation 3817 'partselect' 'trunc_ln818_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3818 [1/1] (0.00ns)   --->   "%sext_ln1273_814 = sext i14 %trunc_ln818_586"   --->   Operation 3818 'sext' 'sext_ln1273_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3819 [1/1] (1.46ns)   --->   "%r_V_631 = mul i18 %sext_ln1273_56, i18 138"   --->   Operation 3819 'mul' 'r_V_631' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3820 [1/1] (0.00ns)   --->   "%trunc_ln818_452 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_631, i32 2, i32 17"   --->   Operation 3820 'partselect' 'trunc_ln818_452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3821 [1/1] (0.00ns)   --->   "%sext_ln1273_817 = sext i13 %trunc_ln818_590"   --->   Operation 3821 'sext' 'sext_ln1273_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3822 [1/1] (0.00ns)   --->   "%sext_ln1273_819 = sext i12 %trunc_ln818_591"   --->   Operation 3822 'sext' 'sext_ln1273_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln1273_820 = sext i13 %trunc_ln818_592"   --->   Operation 3823 'sext' 'sext_ln1273_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3824 [1/1] (0.00ns)   --->   "%sext_ln1273_822 = sext i13 %trunc_ln818_594"   --->   Operation 3824 'sext' 'sext_ln1273_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3825 [1/1] (0.00ns)   --->   "%sext_ln1273_824 = sext i13 %trunc_ln818_596"   --->   Operation 3825 'sext' 'sext_ln1273_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln1273_826 = sext i13 %trunc_ln818_598"   --->   Operation 3826 'sext' 'sext_ln1273_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3827 [1/1] (0.00ns)   --->   "%sext_ln1273_828 = sext i13 %trunc_ln818_600"   --->   Operation 3827 'sext' 'sext_ln1273_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3828 [1/1] (0.00ns)   --->   "%sext_ln813_497 = sext i15 %add_ln813_958"   --->   Operation 3828 'sext' 'sext_ln813_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_959 = add i16 %sext_ln813_497, i16 %sext_ln818_181"   --->   Operation 3829 'add' 'add_ln813_959' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3830 [1/1] (0.00ns)   --->   "%sext_ln813_498 = sext i14 %add_ln813_960"   --->   Operation 3830 'sext' 'sext_ln813_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3831 [1/1] (0.75ns)   --->   "%add_ln813_961 = add i14 %sext_ln1273_800, i14 16352"   --->   Operation 3831 'add' 'add_ln813_961' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln813_499 = sext i14 %add_ln813_961"   --->   Operation 3832 'sext' 'sext_ln813_499' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3833 [1/1] (0.76ns)   --->   "%add_ln813_962 = add i15 %sext_ln813_499, i15 %sext_ln813_498"   --->   Operation 3833 'add' 'add_ln813_962' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln813_500 = sext i15 %add_ln813_962"   --->   Operation 3834 'sext' 'sext_ln813_500' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3835 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_963 = add i16 %sext_ln813_500, i16 %add_ln813_959"   --->   Operation 3835 'add' 'add_ln813_963' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3836 [1/1] (0.76ns)   --->   "%add_ln813_964 = add i15 %sext_ln1273_801, i15 32656"   --->   Operation 3836 'add' 'add_ln813_964' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln813_501 = sext i15 %add_ln813_964"   --->   Operation 3837 'sext' 'sext_ln813_501' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3838 [1/1] (0.77ns)   --->   "%add_ln813_965 = add i16 %sext_ln813_501, i16 %sext_ln818_189"   --->   Operation 3838 'add' 'add_ln813_965' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3839 [1/1] (0.00ns)   --->   "%sext_ln813_502 = sext i15 %add_ln813_966"   --->   Operation 3839 'sext' 'sext_ln813_502' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3840 [1/1] (0.75ns)   --->   "%add_ln813_967 = add i14 %sext_ln1273_806, i14 128"   --->   Operation 3840 'add' 'add_ln813_967' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3841 [1/1] (0.00ns)   --->   "%sext_ln813_503 = sext i14 %add_ln813_967"   --->   Operation 3841 'sext' 'sext_ln813_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3842 [1/1] (0.76ns)   --->   "%add_ln813_968 = add i15 %sext_ln813_503, i15 %sext_ln1273_789"   --->   Operation 3842 'add' 'add_ln813_968' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln813_504 = sext i15 %add_ln813_968"   --->   Operation 3843 'sext' 'sext_ln813_504' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3844 [1/1] (0.77ns)   --->   "%add_ln813_969 = add i16 %sext_ln813_504, i16 %sext_ln813_502"   --->   Operation 3844 'add' 'add_ln813_969' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_970 = add i16 %trunc_ln818_446, i16 %sext_ln818_177"   --->   Operation 3845 'add' 'add_ln813_970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3846 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_973 = add i16 %add_ln813_972, i16 %add_ln813_970"   --->   Operation 3846 'add' 'add_ln813_973' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3847 [1/1] (0.00ns)   --->   "%sext_ln813_506 = sext i15 %add_ln813_974"   --->   Operation 3847 'sext' 'sext_ln813_506' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_975 = add i16 %sext_ln813_506, i16 %sext_ln818_190"   --->   Operation 3848 'add' 'add_ln813_975' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3849 [1/1] (0.75ns)   --->   "%add_ln813_976 = add i14 %sext_ln1273_795, i14 160"   --->   Operation 3849 'add' 'add_ln813_976' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3850 [1/1] (0.00ns)   --->   "%sext_ln813_507 = sext i14 %add_ln813_976"   --->   Operation 3850 'sext' 'sext_ln813_507' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3851 [1/1] (0.76ns)   --->   "%add_ln813_977 = add i15 %sext_ln813_507, i15 %sext_ln1273_784"   --->   Operation 3851 'add' 'add_ln813_977' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3852 [1/1] (0.00ns)   --->   "%sext_ln813_508 = sext i15 %add_ln813_977"   --->   Operation 3852 'sext' 'sext_ln813_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3853 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_978 = add i16 %sext_ln813_508, i16 %add_ln813_975"   --->   Operation 3853 'add' 'add_ln813_978' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_979 = add i16 %trunc_ln818_452, i16 %sext_ln818_186"   --->   Operation 3854 'add' 'add_ln813_979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3855 [1/1] (0.75ns)   --->   "%add_ln813_980 = add i14 %sext_ln1273_793, i14 16352"   --->   Operation 3855 'add' 'add_ln813_980' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3856 [1/1] (0.00ns)   --->   "%sext_ln813_509 = sext i14 %add_ln813_980"   --->   Operation 3856 'sext' 'sext_ln813_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3857 [1/1] (0.76ns)   --->   "%add_ln813_981 = add i15 %sext_ln813_509, i15 %sext_ln70_138"   --->   Operation 3857 'add' 'add_ln813_981' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3858 [1/1] (0.00ns)   --->   "%sext_ln813_510 = sext i15 %add_ln813_981"   --->   Operation 3858 'sext' 'sext_ln813_510' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3859 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_982 = add i16 %sext_ln813_510, i16 %add_ln813_979"   --->   Operation 3859 'add' 'add_ln813_982' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3860 [1/1] (0.00ns)   --->   "%sext_ln813_511 = sext i15 %add_ln813_984"   --->   Operation 3860 'sext' 'sext_ln813_511' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3861 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_985 = add i16 %sext_ln813_511, i16 %add_ln813_983"   --->   Operation 3861 'add' 'add_ln813_985' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln813_512 = sext i14 %add_ln813_986"   --->   Operation 3862 'sext' 'sext_ln813_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3863 [1/1] (0.75ns)   --->   "%add_ln813_987 = add i14 %sext_ln1273_790, i14 16368"   --->   Operation 3863 'add' 'add_ln813_987' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3864 [1/1] (0.00ns)   --->   "%sext_ln813_513 = sext i14 %add_ln813_987"   --->   Operation 3864 'sext' 'sext_ln813_513' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3865 [1/1] (0.76ns)   --->   "%add_ln813_988 = add i15 %sext_ln813_513, i15 %sext_ln813_512"   --->   Operation 3865 'add' 'add_ln813_988' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3866 [1/1] (0.00ns)   --->   "%sext_ln813_514 = sext i15 %add_ln813_988"   --->   Operation 3866 'sext' 'sext_ln813_514' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3867 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_989 = add i16 %sext_ln813_514, i16 %add_ln813_985"   --->   Operation 3867 'add' 'add_ln813_989' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_990 = add i16 %sext_ln818_192, i16 %sext_ln818_180"   --->   Operation 3868 'add' 'add_ln813_990' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3869 [1/1] (0.75ns)   --->   "%add_ln813_991 = add i14 %sext_ln1273_820, i14 192"   --->   Operation 3869 'add' 'add_ln813_991' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3870 [1/1] (0.00ns)   --->   "%sext_ln813_515 = sext i14 %add_ln813_991"   --->   Operation 3870 'sext' 'sext_ln813_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3871 [1/1] (0.76ns)   --->   "%add_ln813_992 = add i15 %sext_ln813_515, i15 %sext_ln1273_814"   --->   Operation 3871 'add' 'add_ln813_992' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3872 [1/1] (0.00ns)   --->   "%sext_ln813_516 = sext i15 %add_ln813_992"   --->   Operation 3872 'sext' 'sext_ln813_516' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3873 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_993 = add i16 %sext_ln813_516, i16 %add_ln813_990"   --->   Operation 3873 'add' 'add_ln813_993' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3874 [1/1] (0.00ns)   --->   "%sext_ln813_518 = sext i15 %add_ln813_995"   --->   Operation 3874 'sext' 'sext_ln813_518' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3875 [1/1] (0.00ns)   --->   "%sext_ln813_519 = sext i14 %add_ln813_996"   --->   Operation 3875 'sext' 'sext_ln813_519' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3876 [1/1] (0.75ns)   --->   "%add_ln813_997 = add i14 %sext_ln1273_822, i14 144"   --->   Operation 3876 'add' 'add_ln813_997' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3877 [1/1] (0.00ns)   --->   "%sext_ln813_520 = sext i14 %add_ln813_997"   --->   Operation 3877 'sext' 'sext_ln813_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3878 [1/1] (0.76ns)   --->   "%add_ln813_998 = add i15 %sext_ln813_520, i15 %sext_ln813_519"   --->   Operation 3878 'add' 'add_ln813_998' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3879 [1/1] (0.00ns)   --->   "%sext_ln813_521 = sext i15 %add_ln813_998"   --->   Operation 3879 'sext' 'sext_ln813_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3880 [1/1] (0.77ns)   --->   "%add_ln813_999 = add i16 %sext_ln813_521, i16 %sext_ln813_518"   --->   Operation 3880 'add' 'add_ln813_999' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1001 = add i16 %add_ln813_1000, i16 %sext_ln818_176"   --->   Operation 3881 'add' 'add_ln813_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3882 [1/1] (0.00ns)   --->   "%sext_ln813_524 = sext i15 %add_ln813_1004"   --->   Operation 3882 'sext' 'sext_ln813_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3883 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1005 = add i16 %sext_ln813_524, i16 %add_ln813_1001"   --->   Operation 3883 'add' 'add_ln813_1005' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3884 [1/1] (0.00ns)   --->   "%sext_ln813_526 = sext i14 %add_ln813_1007"   --->   Operation 3884 'sext' 'sext_ln813_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3885 [1/1] (0.76ns)   --->   "%add_ln813_1008 = add i15 %sext_ln813_526, i15 %sext_ln1273_808"   --->   Operation 3885 'add' 'add_ln813_1008' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3886 [1/1] (0.00ns)   --->   "%sext_ln813_527 = sext i15 %add_ln813_1008"   --->   Operation 3886 'sext' 'sext_ln813_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3887 [1/1] (0.75ns)   --->   "%add_ln813_1009 = add i14 %sext_ln1273_786, i14 %sext_ln1273_793"   --->   Operation 3887 'add' 'add_ln813_1009' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3888 [1/1] (0.00ns)   --->   "%sext_ln813_528 = sext i14 %add_ln813_1009"   --->   Operation 3888 'sext' 'sext_ln813_528' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3889 [1/1] (0.75ns)   --->   "%add_ln813_1010 = add i14 %sext_ln1273_798, i14 %sext_ln1273_824"   --->   Operation 3889 'add' 'add_ln813_1010' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln813_529 = sext i14 %add_ln813_1010"   --->   Operation 3890 'sext' 'sext_ln813_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3891 [1/1] (0.76ns)   --->   "%add_ln813_1011 = add i15 %sext_ln813_529, i15 %sext_ln813_528"   --->   Operation 3891 'add' 'add_ln813_1011' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln813_530 = sext i15 %add_ln813_1011"   --->   Operation 3892 'sext' 'sext_ln813_530' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3893 [1/1] (0.77ns)   --->   "%add_ln813_1012 = add i16 %sext_ln813_530, i16 %sext_ln813_527"   --->   Operation 3893 'add' 'add_ln813_1012' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1014 = add i16 %add_ln813_1013, i16 %sext_ln818_178"   --->   Operation 3894 'add' 'add_ln813_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln813_532 = sext i15 %add_ln813_1016"   --->   Operation 3895 'sext' 'sext_ln813_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3896 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1017 = add i16 %sext_ln813_532, i16 %add_ln813_1014"   --->   Operation 3896 'add' 'add_ln813_1017' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1019 = add i16 %add_ln813_1018, i16 %trunc_ln818_388"   --->   Operation 3897 'add' 'add_ln813_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3898 [1/1] (0.75ns)   --->   "%add_ln813_1020 = add i14 %sext_ln1273_794, i14 %sext_ln1273_826"   --->   Operation 3898 'add' 'add_ln813_1020' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3899 [1/1] (0.00ns)   --->   "%sext_ln813_533 = sext i14 %add_ln813_1020"   --->   Operation 3899 'sext' 'sext_ln813_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3900 [1/1] (0.74ns)   --->   "%add_ln813_1021 = add i13 %sext_ln1273_819, i13 8160"   --->   Operation 3900 'add' 'add_ln813_1021' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3901 [1/1] (0.00ns)   --->   "%sext_ln813_534 = sext i13 %add_ln813_1021"   --->   Operation 3901 'sext' 'sext_ln813_534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3902 [1/1] (0.76ns)   --->   "%add_ln813_1022 = add i15 %sext_ln813_534, i15 %sext_ln813_533"   --->   Operation 3902 'add' 'add_ln813_1022' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln813_535 = sext i15 %add_ln813_1022"   --->   Operation 3903 'sext' 'sext_ln813_535' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3904 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1023 = add i16 %sext_ln813_535, i16 %add_ln813_1019"   --->   Operation 3904 'add' 'add_ln813_1023' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3905 [1/1] (0.00ns)   --->   "%sext_ln813_536 = sext i15 %add_ln813_1024"   --->   Operation 3905 'sext' 'sext_ln813_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3906 [1/1] (0.75ns)   --->   "%add_ln813_1025 = add i14 %sext_ln1273_824, i14 16176"   --->   Operation 3906 'add' 'add_ln813_1025' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3907 [1/1] (0.00ns)   --->   "%sext_ln813_537 = sext i14 %add_ln813_1025"   --->   Operation 3907 'sext' 'sext_ln813_537' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3908 [1/1] (0.76ns)   --->   "%add_ln813_1026 = add i15 %sext_ln813_537, i15 %sext_ln1273_799"   --->   Operation 3908 'add' 'add_ln813_1026' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3909 [1/1] (0.00ns)   --->   "%sext_ln813_538 = sext i15 %add_ln813_1026"   --->   Operation 3909 'sext' 'sext_ln813_538' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3910 [1/1] (0.77ns)   --->   "%add_ln813_1027 = add i16 %sext_ln813_538, i16 %sext_ln813_536"   --->   Operation 3910 'add' 'add_ln813_1027' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln813_539 = sext i14 %add_ln813_1029"   --->   Operation 3911 'sext' 'sext_ln813_539' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1030 = add i16 %sext_ln813_539, i16 %add_ln813_1028"   --->   Operation 3912 'add' 'add_ln813_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3913 [1/1] (0.00ns)   --->   "%sext_ln813_540 = sext i14 %add_ln813_1031"   --->   Operation 3913 'sext' 'sext_ln813_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln813_542 = sext i14 %add_ln813_1033"   --->   Operation 3914 'sext' 'sext_ln813_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3915 [1/1] (0.76ns)   --->   "%add_ln813_1034 = add i15 %sext_ln813_542, i15 %sext_ln813_540"   --->   Operation 3915 'add' 'add_ln813_1034' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln813_543 = sext i15 %add_ln813_1034"   --->   Operation 3916 'sext' 'sext_ln813_543' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3917 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1035 = add i16 %sext_ln813_543, i16 %add_ln813_1030"   --->   Operation 3917 'add' 'add_ln813_1035' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3918 [1/1] (0.00ns)   --->   "%sext_ln813_544 = sext i15 %add_ln813_1036"   --->   Operation 3918 'sext' 'sext_ln813_544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3919 [1/1] (0.75ns)   --->   "%add_ln813_1037 = add i14 %sext_ln1273_828, i14 176"   --->   Operation 3919 'add' 'add_ln813_1037' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3920 [1/1] (0.00ns)   --->   "%sext_ln813_545 = sext i14 %add_ln813_1037"   --->   Operation 3920 'sext' 'sext_ln813_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3921 [1/1] (0.76ns)   --->   "%add_ln813_1038 = add i15 %sext_ln813_545, i15 %sext_ln1273_817"   --->   Operation 3921 'add' 'add_ln813_1038' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln813_546 = sext i15 %add_ln813_1038"   --->   Operation 3922 'sext' 'sext_ln813_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3923 [1/1] (0.77ns)   --->   "%add_ln813_1039 = add i16 %sext_ln813_546, i16 %sext_ln813_544"   --->   Operation 3923 'add' 'add_ln813_1039' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3924 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1041 = add i16 %add_ln813_1040, i16 %trunc_ln818_435"   --->   Operation 3924 'add' 'add_ln813_1041' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3925 [1/1] (0.75ns)   --->   "%add_ln813_1042 = add i14 %sext_ln1273_826, i14 16368"   --->   Operation 3925 'add' 'add_ln813_1042' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3926 [1/1] (0.00ns)   --->   "%sext_ln813_547 = sext i14 %add_ln813_1042"   --->   Operation 3926 'sext' 'sext_ln813_547' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3927 [1/1] (0.76ns)   --->   "%add_ln813_1043 = add i15 %sext_ln813_547, i15 %sext_ln70_132"   --->   Operation 3927 'add' 'add_ln813_1043' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3928 [1/1] (0.00ns)   --->   "%sext_ln813_548 = sext i15 %add_ln813_1043"   --->   Operation 3928 'sext' 'sext_ln813_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3929 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1044 = add i16 %sext_ln813_548, i16 %add_ln813_1041"   --->   Operation 3929 'add' 'add_ln813_1044' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1045 = add i16 %trunc_ln818_437, i16 %sext_ln818_185"   --->   Operation 3930 'add' 'add_ln813_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3931 [1/1] (0.00ns)   --->   "%sext_ln813_550 = sext i14 %add_ln813_1047"   --->   Operation 3931 'sext' 'sext_ln813_550' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3932 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1048 = add i16 %sext_ln813_550, i16 %add_ln813_1045"   --->   Operation 3932 'add' 'add_ln813_1048' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3933 [1/1] (0.00ns)   --->   "%sext_ln70_140 = sext i13 %trunc_ln818_604" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3933 'sext' 'sext_ln70_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3934 [1/1] (0.00ns)   --->   "%sext_ln1273_62 = sext i9 %data_buf_V_569"   --->   Operation 3934 'sext' 'sext_ln1273_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3935 [1/1] (1.46ns)   --->   "%r_V_653 = mul i17 %sext_ln1273_367, i17 73"   --->   Operation 3935 'mul' 'r_V_653' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3936 [1/1] (0.00ns)   --->   "%trunc_ln818_608 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_653, i32 2, i32 16"   --->   Operation 3936 'partselect' 'trunc_ln818_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3937 [1/1] (0.00ns)   --->   "%sext_ln818_198 = sext i15 %trunc_ln818_608"   --->   Operation 3937 'sext' 'sext_ln818_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3938 [1/1] (1.46ns)   --->   "%r_V_654 = mul i16 %sext_ln1273_366, i16 65487"   --->   Operation 3938 'mul' 'r_V_654' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3939 [1/1] (0.00ns)   --->   "%trunc_ln818_609 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_654, i32 2, i32 15"   --->   Operation 3939 'partselect' 'trunc_ln818_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln818_199 = sext i14 %trunc_ln818_609"   --->   Operation 3940 'sext' 'sext_ln818_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3941 [1/1] (1.46ns)   --->   "%r_V_655 = mul i17 %sext_ln1273_367, i17 130971"   --->   Operation 3941 'mul' 'r_V_655' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3942 [1/1] (0.00ns)   --->   "%trunc_ln818_610 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_655, i32 2, i32 16"   --->   Operation 3942 'partselect' 'trunc_ln818_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3943 [1/1] (0.00ns)   --->   "%sext_ln818_200 = sext i15 %trunc_ln818_610"   --->   Operation 3943 'sext' 'sext_ln818_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3944 [1/1] (1.46ns)   --->   "%r_V_656 = mul i18 %sext_ln1273_62, i18 261990"   --->   Operation 3944 'mul' 'r_V_656' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3945 [1/1] (0.00ns)   --->   "%trunc_ln818_482 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_656, i32 2, i32 17"   --->   Operation 3945 'partselect' 'trunc_ln818_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3946 [1/1] (0.00ns)   --->   "%sext_ln1273_833 = sext i13 %trunc_ln818_612"   --->   Operation 3946 'sext' 'sext_ln1273_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3947 [1/1] (0.00ns)   --->   "%shl_ln1273_300 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_569, i6 0"   --->   Operation 3947 'bitconcatenate' 'shl_ln1273_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3948 [1/1] (0.00ns)   --->   "%sext_ln1273_369 = sext i15 %shl_ln1273_300"   --->   Operation 3948 'sext' 'sext_ln1273_369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3949 [1/1] (0.77ns)   --->   "%r_V_661 = sub i16 %sext_ln1273_366, i16 %sext_ln1273_369"   --->   Operation 3949 'sub' 'r_V_661' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3950 [1/1] (0.00ns)   --->   "%trunc_ln818_615 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_661, i32 2, i32 15"   --->   Operation 3950 'partselect' 'trunc_ln818_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3951 [1/1] (0.00ns)   --->   "%sext_ln818_202 = sext i14 %trunc_ln818_615"   --->   Operation 3951 'sext' 'sext_ln818_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3952 [1/1] (0.00ns)   --->   "%sext_ln818_203 = sext i15 %trunc_ln818_617"   --->   Operation 3952 'sext' 'sext_ln818_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3953 [1/1] (0.00ns)   --->   "%sext_ln1273_835 = sext i13 %trunc_ln818_619"   --->   Operation 3953 'sext' 'sext_ln1273_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3954 [1/1] (0.00ns)   --->   "%shl_ln1273_301 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_571, i5 0"   --->   Operation 3954 'bitconcatenate' 'shl_ln1273_301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln1273_374 = sext i14 %shl_ln1273_301"   --->   Operation 3955 'sext' 'sext_ln1273_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3956 [1/1] (0.00ns)   --->   "%shl_ln1273_302 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_571, i2 0"   --->   Operation 3956 'bitconcatenate' 'shl_ln1273_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3957 [1/1] (0.00ns)   --->   "%sext_ln1273_375 = sext i11 %shl_ln1273_302"   --->   Operation 3957 'sext' 'sext_ln1273_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3958 [1/1] (0.76ns)   --->   "%r_V_670 = sub i15 %sext_ln1273_375, i15 %sext_ln1273_374"   --->   Operation 3958 'sub' 'r_V_670' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3959 [1/1] (0.00ns)   --->   "%trunc_ln818_627 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_670, i32 2, i32 14"   --->   Operation 3959 'partselect' 'trunc_ln818_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3960 [1/1] (0.00ns)   --->   "%sext_ln1273_838 = sext i13 %trunc_ln818_627"   --->   Operation 3960 'sext' 'sext_ln1273_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3961 [1/1] (0.00ns)   --->   "%sext_ln1273_839 = sext i13 %trunc_ln818_628"   --->   Operation 3961 'sext' 'sext_ln1273_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3962 [1/1] (0.00ns)   --->   "%sext_ln1273_378 = sext i9 %data_buf_V_572"   --->   Operation 3962 'sext' 'sext_ln1273_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3963 [1/1] (0.00ns)   --->   "%sext_ln1273_842 = sext i13 %trunc_ln818_631"   --->   Operation 3963 'sext' 'sext_ln1273_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3964 [1/1] (0.00ns)   --->   "%sext_ln1273_843 = sext i13 %trunc_ln818_632"   --->   Operation 3964 'sext' 'sext_ln1273_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3965 [1/1] (0.00ns)   --->   "%sext_ln1273_844 = sext i13 %trunc_ln818_633"   --->   Operation 3965 'sext' 'sext_ln1273_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3966 [1/1] (0.00ns)   --->   "%shl_ln1273_305 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_572, i4 0"   --->   Operation 3966 'bitconcatenate' 'shl_ln1273_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln1273_381 = sext i13 %shl_ln1273_305"   --->   Operation 3967 'sext' 'sext_ln1273_381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_299 = sub i14 0, i14 %sext_ln1273_381"   --->   Operation 3968 'sub' 'sub_ln1273_299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3969 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_678 = sub i14 %sub_ln1273_299, i14 %sext_ln1273_378"   --->   Operation 3969 'sub' 'r_V_678' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 3970 [1/1] (0.00ns)   --->   "%trunc_ln818_636 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_678, i32 2, i32 13"   --->   Operation 3970 'partselect' 'trunc_ln818_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3971 [1/1] (0.00ns)   --->   "%sext_ln818_207 = sext i12 %trunc_ln818_636"   --->   Operation 3971 'sext' 'sext_ln818_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3972 [1/1] (0.00ns)   --->   "%sext_ln1273_847 = sext i13 %trunc_ln818_638"   --->   Operation 3972 'sext' 'sext_ln1273_847' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln1273_848 = sext i13 %trunc_ln818_639"   --->   Operation 3973 'sext' 'sext_ln1273_848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3974 [1/1] (0.00ns)   --->   "%sext_ln1273_849 = sext i13 %trunc_ln818_642"   --->   Operation 3974 'sext' 'sext_ln1273_849' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3975 [1/1] (0.00ns)   --->   "%shl_ln1273_308 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_574, i6 0"   --->   Operation 3975 'bitconcatenate' 'shl_ln1273_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3976 [1/1] (0.00ns)   --->   "%sext_ln1273_387 = sext i15 %shl_ln1273_308"   --->   Operation 3976 'sext' 'sext_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3977 [1/1] (0.00ns)   --->   "%shl_ln1273_309 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_574, i3 0"   --->   Operation 3977 'bitconcatenate' 'shl_ln1273_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln1273_388 = sext i12 %shl_ln1273_309"   --->   Operation 3978 'sext' 'sext_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3979 [1/1] (0.77ns)   --->   "%r_V_684 = sub i16 %sext_ln1273_388, i16 %sext_ln1273_387"   --->   Operation 3979 'sub' 'r_V_684' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3980 [1/1] (0.00ns)   --->   "%trunc_ln818_643 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_684, i32 2, i32 15"   --->   Operation 3980 'partselect' 'trunc_ln818_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3981 [1/1] (0.00ns)   --->   "%sext_ln818_208 = sext i14 %trunc_ln818_643"   --->   Operation 3981 'sext' 'sext_ln818_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3982 [1/1] (0.00ns)   --->   "%sext_ln1273_850 = sext i14 %trunc_ln818_645"   --->   Operation 3982 'sext' 'sext_ln1273_850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3983 [1/1] (1.46ns)   --->   "%r_V_694 = mul i17 %sext_ln1273_392, i17 102"   --->   Operation 3983 'mul' 'r_V_694' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3984 [1/1] (0.00ns)   --->   "%trunc_ln818_652 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_694, i32 2, i32 16"   --->   Operation 3984 'partselect' 'trunc_ln818_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3985 [1/1] (0.00ns)   --->   "%sext_ln818_211 = sext i15 %trunc_ln818_652"   --->   Operation 3985 'sext' 'sext_ln818_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3986 [1/1] (1.46ns)   --->   "%r_V_695 = mul i17 %sext_ln1273_392, i17 130965"   --->   Operation 3986 'mul' 'r_V_695' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3987 [1/1] (0.00ns)   --->   "%trunc_ln818_653 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_695, i32 2, i32 16"   --->   Operation 3987 'partselect' 'trunc_ln818_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3988 [1/1] (0.00ns)   --->   "%sext_ln818_212 = sext i15 %trunc_ln818_653"   --->   Operation 3988 'sext' 'sext_ln818_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln1273_855 = sext i13 %trunc_ln818_654"   --->   Operation 3989 'sext' 'sext_ln1273_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3990 [1/1] (1.46ns)   --->   "%r_V_698 = mul i18 %sext_ln1273_69, i18 143"   --->   Operation 3990 'mul' 'r_V_698' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3991 [1/1] (0.00ns)   --->   "%trunc_ln818_529 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_698, i32 2, i32 17"   --->   Operation 3991 'partselect' 'trunc_ln818_529' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3992 [1/1] (1.46ns)   --->   "%r_V_699 = mul i17 %sext_ln1273_392, i17 130950"   --->   Operation 3992 'mul' 'r_V_699' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3993 [1/1] (0.00ns)   --->   "%trunc_ln818_656 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_699, i32 2, i32 16"   --->   Operation 3993 'partselect' 'trunc_ln818_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln818_214 = sext i15 %trunc_ln818_656"   --->   Operation 3994 'sext' 'sext_ln818_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3995 [1/1] (1.46ns)   --->   "%r_V_700 = mul i18 %sext_ln1273_69, i18 139"   --->   Operation 3995 'mul' 'r_V_700' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 3996 [1/1] (0.00ns)   --->   "%trunc_ln818_531 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_700, i32 2, i32 17"   --->   Operation 3996 'partselect' 'trunc_ln818_531' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln70_146 = sext i14 %trunc_ln818_657" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3997 'sext' 'sext_ln70_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3998 [1/1] (0.00ns)   --->   "%sext_ln1273_857 = sext i14 %trunc_ln818_659"   --->   Operation 3998 'sext' 'sext_ln1273_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 3999 [1/1] (0.00ns)   --->   "%sext_ln1273_71 = sext i9 %data_buf_V_578"   --->   Operation 3999 'sext' 'sext_ln1273_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4000 [1/1] (1.46ns)   --->   "%r_V_708 = mul i18 %sext_ln1273_71, i18 146"   --->   Operation 4000 'mul' 'r_V_708' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4001 [1/1] (0.00ns)   --->   "%trunc_ln818_540 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_708, i32 2, i32 17"   --->   Operation 4001 'partselect' 'trunc_ln818_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4002 [1/1] (0.00ns)   --->   "%sext_ln1273_863 = sext i14 %trunc_ln818_668"   --->   Operation 4002 'sext' 'sext_ln1273_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4003 [1/1] (1.46ns)   --->   "%r_V_714 = mul i18 %sext_ln1273_71, i18 138"   --->   Operation 4003 'mul' 'r_V_714' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4004 [1/1] (0.00ns)   --->   "%trunc_ln818_546 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_714, i32 2, i32 17"   --->   Operation 4004 'partselect' 'trunc_ln818_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4005 [1/1] (0.00ns)   --->   "%sext_ln1273_866 = sext i13 %trunc_ln818_673"   --->   Operation 4005 'sext' 'sext_ln1273_866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln1273_868 = sext i12 %trunc_ln818_674"   --->   Operation 4006 'sext' 'sext_ln1273_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4007 [1/1] (0.00ns)   --->   "%sext_ln1273_869 = sext i13 %trunc_ln818_675"   --->   Operation 4007 'sext' 'sext_ln1273_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4008 [1/1] (0.00ns)   --->   "%sext_ln1273_871 = sext i13 %trunc_ln818_677"   --->   Operation 4008 'sext' 'sext_ln1273_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln1273_873 = sext i13 %trunc_ln818_679"   --->   Operation 4009 'sext' 'sext_ln1273_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4010 [1/1] (0.00ns)   --->   "%sext_ln1273_875 = sext i13 %trunc_ln818_681"   --->   Operation 4010 'sext' 'sext_ln1273_875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4011 [1/1] (0.00ns)   --->   "%sext_ln1273_877 = sext i13 %trunc_ln818_683"   --->   Operation 4011 'sext' 'sext_ln1273_877' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln813_551 = sext i15 %add_ln813_1049"   --->   Operation 4012 'sext' 'sext_ln813_551' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1050 = add i16 %sext_ln813_551, i16 %sext_ln818_203"   --->   Operation 4013 'add' 'add_ln813_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln813_552 = sext i14 %add_ln813_1051"   --->   Operation 4014 'sext' 'sext_ln813_552' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4015 [1/1] (0.75ns)   --->   "%add_ln813_1052 = add i14 %sext_ln1273_849, i14 16352"   --->   Operation 4015 'add' 'add_ln813_1052' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4016 [1/1] (0.00ns)   --->   "%sext_ln813_553 = sext i14 %add_ln813_1052"   --->   Operation 4016 'sext' 'sext_ln813_553' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4017 [1/1] (0.76ns)   --->   "%add_ln813_1053 = add i15 %sext_ln813_553, i15 %sext_ln813_552"   --->   Operation 4017 'add' 'add_ln813_1053' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4018 [1/1] (0.00ns)   --->   "%sext_ln813_554 = sext i15 %add_ln813_1053"   --->   Operation 4018 'sext' 'sext_ln813_554' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4019 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1054 = add i16 %sext_ln813_554, i16 %add_ln813_1050"   --->   Operation 4019 'add' 'add_ln813_1054' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4020 [1/1] (0.76ns)   --->   "%add_ln813_1055 = add i15 %sext_ln1273_850, i15 32656"   --->   Operation 4020 'add' 'add_ln813_1055' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4021 [1/1] (0.00ns)   --->   "%sext_ln813_555 = sext i15 %add_ln813_1055"   --->   Operation 4021 'sext' 'sext_ln813_555' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4022 [1/1] (0.77ns)   --->   "%add_ln813_1056 = add i16 %sext_ln813_555, i16 %sext_ln818_211"   --->   Operation 4022 'add' 'add_ln813_1056' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4023 [1/1] (0.00ns)   --->   "%sext_ln813_556 = sext i15 %add_ln813_1057"   --->   Operation 4023 'sext' 'sext_ln813_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4024 [1/1] (0.75ns)   --->   "%add_ln813_1058 = add i14 %sext_ln1273_855, i14 128"   --->   Operation 4024 'add' 'add_ln813_1058' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4025 [1/1] (0.00ns)   --->   "%sext_ln813_557 = sext i14 %add_ln813_1058"   --->   Operation 4025 'sext' 'sext_ln813_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4026 [1/1] (0.76ns)   --->   "%add_ln813_1059 = add i15 %sext_ln813_557, i15 %sext_ln1273_838"   --->   Operation 4026 'add' 'add_ln813_1059' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4027 [1/1] (0.00ns)   --->   "%sext_ln813_558 = sext i15 %add_ln813_1059"   --->   Operation 4027 'sext' 'sext_ln813_558' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4028 [1/1] (0.77ns)   --->   "%add_ln813_1060 = add i16 %sext_ln813_558, i16 %sext_ln813_556"   --->   Operation 4028 'add' 'add_ln813_1060' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1061 = add i16 %trunc_ln818_540, i16 %sext_ln818_199"   --->   Operation 4029 'add' 'add_ln813_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4030 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1064 = add i16 %add_ln813_1063, i16 %add_ln813_1061"   --->   Operation 4030 'add' 'add_ln813_1064' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4031 [1/1] (0.00ns)   --->   "%sext_ln813_560 = sext i15 %add_ln813_1065"   --->   Operation 4031 'sext' 'sext_ln813_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1066 = add i16 %sext_ln813_560, i16 %sext_ln818_212"   --->   Operation 4032 'add' 'add_ln813_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4033 [1/1] (0.75ns)   --->   "%add_ln813_1067 = add i14 %sext_ln1273_844, i14 160"   --->   Operation 4033 'add' 'add_ln813_1067' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4034 [1/1] (0.00ns)   --->   "%sext_ln813_561 = sext i14 %add_ln813_1067"   --->   Operation 4034 'sext' 'sext_ln813_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4035 [1/1] (0.76ns)   --->   "%add_ln813_1068 = add i15 %sext_ln813_561, i15 %sext_ln1273_833"   --->   Operation 4035 'add' 'add_ln813_1068' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4036 [1/1] (0.00ns)   --->   "%sext_ln813_562 = sext i15 %add_ln813_1068"   --->   Operation 4036 'sext' 'sext_ln813_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4037 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1069 = add i16 %sext_ln813_562, i16 %add_ln813_1066"   --->   Operation 4037 'add' 'add_ln813_1069' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4038 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1070 = add i16 %trunc_ln818_546, i16 %sext_ln818_208"   --->   Operation 4038 'add' 'add_ln813_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4039 [1/1] (0.75ns)   --->   "%add_ln813_1071 = add i14 %sext_ln1273_842, i14 16352"   --->   Operation 4039 'add' 'add_ln813_1071' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4040 [1/1] (0.00ns)   --->   "%sext_ln813_563 = sext i14 %add_ln813_1071"   --->   Operation 4040 'sext' 'sext_ln813_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4041 [1/1] (0.76ns)   --->   "%add_ln813_1072 = add i15 %sext_ln813_563, i15 %sext_ln70_146"   --->   Operation 4041 'add' 'add_ln813_1072' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4042 [1/1] (0.00ns)   --->   "%sext_ln813_564 = sext i15 %add_ln813_1072"   --->   Operation 4042 'sext' 'sext_ln813_564' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4043 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1073 = add i16 %sext_ln813_564, i16 %add_ln813_1070"   --->   Operation 4043 'add' 'add_ln813_1073' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4044 [1/1] (0.00ns)   --->   "%sext_ln813_565 = sext i15 %add_ln813_1075"   --->   Operation 4044 'sext' 'sext_ln813_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1076 = add i16 %sext_ln813_565, i16 %add_ln813_1074"   --->   Operation 4045 'add' 'add_ln813_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln813_566 = sext i14 %add_ln813_1077"   --->   Operation 4046 'sext' 'sext_ln813_566' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4047 [1/1] (0.75ns)   --->   "%add_ln813_1078 = add i14 %sext_ln1273_839, i14 16368"   --->   Operation 4047 'add' 'add_ln813_1078' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4048 [1/1] (0.00ns)   --->   "%sext_ln813_567 = sext i14 %add_ln813_1078"   --->   Operation 4048 'sext' 'sext_ln813_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4049 [1/1] (0.76ns)   --->   "%add_ln813_1079 = add i15 %sext_ln813_567, i15 %sext_ln813_566"   --->   Operation 4049 'add' 'add_ln813_1079' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4050 [1/1] (0.00ns)   --->   "%sext_ln813_568 = sext i15 %add_ln813_1079"   --->   Operation 4050 'sext' 'sext_ln813_568' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4051 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1080 = add i16 %sext_ln813_568, i16 %add_ln813_1076"   --->   Operation 4051 'add' 'add_ln813_1080' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1081 = add i16 %sext_ln818_214, i16 %sext_ln818_202"   --->   Operation 4052 'add' 'add_ln813_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4053 [1/1] (0.75ns)   --->   "%add_ln813_1082 = add i14 %sext_ln1273_869, i14 192"   --->   Operation 4053 'add' 'add_ln813_1082' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln813_569 = sext i14 %add_ln813_1082"   --->   Operation 4054 'sext' 'sext_ln813_569' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4055 [1/1] (0.76ns)   --->   "%add_ln813_1083 = add i15 %sext_ln813_569, i15 %sext_ln1273_863"   --->   Operation 4055 'add' 'add_ln813_1083' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4056 [1/1] (0.00ns)   --->   "%sext_ln813_570 = sext i15 %add_ln813_1083"   --->   Operation 4056 'sext' 'sext_ln813_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4057 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1084 = add i16 %sext_ln813_570, i16 %add_ln813_1081"   --->   Operation 4057 'add' 'add_ln813_1084' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln813_572 = sext i15 %add_ln813_1086"   --->   Operation 4058 'sext' 'sext_ln813_572' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4059 [1/1] (0.00ns)   --->   "%sext_ln813_573 = sext i14 %add_ln813_1087"   --->   Operation 4059 'sext' 'sext_ln813_573' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4060 [1/1] (0.75ns)   --->   "%add_ln813_1088 = add i14 %sext_ln1273_871, i14 144"   --->   Operation 4060 'add' 'add_ln813_1088' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4061 [1/1] (0.00ns)   --->   "%sext_ln813_574 = sext i14 %add_ln813_1088"   --->   Operation 4061 'sext' 'sext_ln813_574' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4062 [1/1] (0.76ns)   --->   "%add_ln813_1089 = add i15 %sext_ln813_574, i15 %sext_ln813_573"   --->   Operation 4062 'add' 'add_ln813_1089' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln813_575 = sext i15 %add_ln813_1089"   --->   Operation 4063 'sext' 'sext_ln813_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4064 [1/1] (0.77ns)   --->   "%add_ln813_1090 = add i16 %sext_ln813_575, i16 %sext_ln813_572"   --->   Operation 4064 'add' 'add_ln813_1090' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4065 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1092 = add i16 %add_ln813_1091, i16 %sext_ln818_198"   --->   Operation 4065 'add' 'add_ln813_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln813_578 = sext i15 %add_ln813_1095"   --->   Operation 4066 'sext' 'sext_ln813_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4067 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1096 = add i16 %sext_ln813_578, i16 %add_ln813_1092"   --->   Operation 4067 'add' 'add_ln813_1096' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln813_580 = sext i14 %add_ln813_1098"   --->   Operation 4068 'sext' 'sext_ln813_580' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4069 [1/1] (0.76ns)   --->   "%add_ln813_1099 = add i15 %sext_ln813_580, i15 %sext_ln1273_857"   --->   Operation 4069 'add' 'add_ln813_1099' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4070 [1/1] (0.00ns)   --->   "%sext_ln813_581 = sext i15 %add_ln813_1099"   --->   Operation 4070 'sext' 'sext_ln813_581' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4071 [1/1] (0.75ns)   --->   "%add_ln813_1100 = add i14 %sext_ln1273_835, i14 %sext_ln1273_842"   --->   Operation 4071 'add' 'add_ln813_1100' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4072 [1/1] (0.00ns)   --->   "%sext_ln813_582 = sext i14 %add_ln813_1100"   --->   Operation 4072 'sext' 'sext_ln813_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4073 [1/1] (0.75ns)   --->   "%add_ln813_1101 = add i14 %sext_ln1273_847, i14 %sext_ln1273_873"   --->   Operation 4073 'add' 'add_ln813_1101' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln813_583 = sext i14 %add_ln813_1101"   --->   Operation 4074 'sext' 'sext_ln813_583' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4075 [1/1] (0.76ns)   --->   "%add_ln813_1102 = add i15 %sext_ln813_583, i15 %sext_ln813_582"   --->   Operation 4075 'add' 'add_ln813_1102' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln813_584 = sext i15 %add_ln813_1102"   --->   Operation 4076 'sext' 'sext_ln813_584' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4077 [1/1] (0.77ns)   --->   "%add_ln813_1103 = add i16 %sext_ln813_584, i16 %sext_ln813_581"   --->   Operation 4077 'add' 'add_ln813_1103' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1105 = add i16 %add_ln813_1104, i16 %sext_ln818_200"   --->   Operation 4078 'add' 'add_ln813_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln813_586 = sext i15 %add_ln813_1107"   --->   Operation 4079 'sext' 'sext_ln813_586' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4080 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1108 = add i16 %sext_ln813_586, i16 %add_ln813_1105"   --->   Operation 4080 'add' 'add_ln813_1108' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4081 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1110 = add i16 %add_ln813_1109, i16 %trunc_ln818_482"   --->   Operation 4081 'add' 'add_ln813_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4082 [1/1] (0.75ns)   --->   "%add_ln813_1111 = add i14 %sext_ln1273_843, i14 %sext_ln1273_875"   --->   Operation 4082 'add' 'add_ln813_1111' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4083 [1/1] (0.00ns)   --->   "%sext_ln813_587 = sext i14 %add_ln813_1111"   --->   Operation 4083 'sext' 'sext_ln813_587' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4084 [1/1] (0.74ns)   --->   "%add_ln813_1112 = add i13 %sext_ln1273_868, i13 8160"   --->   Operation 4084 'add' 'add_ln813_1112' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4085 [1/1] (0.00ns)   --->   "%sext_ln813_588 = sext i13 %add_ln813_1112"   --->   Operation 4085 'sext' 'sext_ln813_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4086 [1/1] (0.76ns)   --->   "%add_ln813_1113 = add i15 %sext_ln813_588, i15 %sext_ln813_587"   --->   Operation 4086 'add' 'add_ln813_1113' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4087 [1/1] (0.00ns)   --->   "%sext_ln813_589 = sext i15 %add_ln813_1113"   --->   Operation 4087 'sext' 'sext_ln813_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4088 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1114 = add i16 %sext_ln813_589, i16 %add_ln813_1110"   --->   Operation 4088 'add' 'add_ln813_1114' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4089 [1/1] (0.00ns)   --->   "%sext_ln813_590 = sext i15 %add_ln813_1115"   --->   Operation 4089 'sext' 'sext_ln813_590' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4090 [1/1] (0.75ns)   --->   "%add_ln813_1116 = add i14 %sext_ln1273_873, i14 16176"   --->   Operation 4090 'add' 'add_ln813_1116' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4091 [1/1] (0.00ns)   --->   "%sext_ln813_591 = sext i14 %add_ln813_1116"   --->   Operation 4091 'sext' 'sext_ln813_591' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4092 [1/1] (0.76ns)   --->   "%add_ln813_1117 = add i15 %sext_ln813_591, i15 %sext_ln1273_848"   --->   Operation 4092 'add' 'add_ln813_1117' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4093 [1/1] (0.00ns)   --->   "%sext_ln813_592 = sext i15 %add_ln813_1117"   --->   Operation 4093 'sext' 'sext_ln813_592' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4094 [1/1] (0.77ns)   --->   "%add_ln813_1118 = add i16 %sext_ln813_592, i16 %sext_ln813_590"   --->   Operation 4094 'add' 'add_ln813_1118' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4095 [1/1] (0.00ns)   --->   "%sext_ln813_593 = sext i14 %add_ln813_1120"   --->   Operation 4095 'sext' 'sext_ln813_593' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1121 = add i16 %sext_ln813_593, i16 %add_ln813_1119"   --->   Operation 4096 'add' 'add_ln813_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4097 [1/1] (0.00ns)   --->   "%sext_ln813_594 = sext i14 %add_ln813_1122"   --->   Operation 4097 'sext' 'sext_ln813_594' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4098 [1/1] (0.00ns)   --->   "%sext_ln813_596 = sext i14 %add_ln813_1124"   --->   Operation 4098 'sext' 'sext_ln813_596' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4099 [1/1] (0.76ns)   --->   "%add_ln813_1125 = add i15 %sext_ln813_596, i15 %sext_ln813_594"   --->   Operation 4099 'add' 'add_ln813_1125' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4100 [1/1] (0.00ns)   --->   "%sext_ln813_597 = sext i15 %add_ln813_1125"   --->   Operation 4100 'sext' 'sext_ln813_597' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4101 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1126 = add i16 %sext_ln813_597, i16 %add_ln813_1121"   --->   Operation 4101 'add' 'add_ln813_1126' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln813_598 = sext i15 %add_ln813_1127"   --->   Operation 4102 'sext' 'sext_ln813_598' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4103 [1/1] (0.75ns)   --->   "%add_ln813_1128 = add i14 %sext_ln1273_877, i14 176"   --->   Operation 4103 'add' 'add_ln813_1128' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4104 [1/1] (0.00ns)   --->   "%sext_ln813_599 = sext i14 %add_ln813_1128"   --->   Operation 4104 'sext' 'sext_ln813_599' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4105 [1/1] (0.76ns)   --->   "%add_ln813_1129 = add i15 %sext_ln813_599, i15 %sext_ln1273_866"   --->   Operation 4105 'add' 'add_ln813_1129' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4106 [1/1] (0.00ns)   --->   "%sext_ln813_600 = sext i15 %add_ln813_1129"   --->   Operation 4106 'sext' 'sext_ln813_600' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4107 [1/1] (0.77ns)   --->   "%add_ln813_1130 = add i16 %sext_ln813_600, i16 %sext_ln813_598"   --->   Operation 4107 'add' 'add_ln813_1130' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1132 = add i16 %add_ln813_1131, i16 %trunc_ln818_529"   --->   Operation 4108 'add' 'add_ln813_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4109 [1/1] (0.75ns)   --->   "%add_ln813_1133 = add i14 %sext_ln1273_875, i14 16368"   --->   Operation 4109 'add' 'add_ln813_1133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln813_601 = sext i14 %add_ln813_1133"   --->   Operation 4110 'sext' 'sext_ln813_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4111 [1/1] (0.76ns)   --->   "%add_ln813_1134 = add i15 %sext_ln813_601, i15 %sext_ln70_140"   --->   Operation 4111 'add' 'add_ln813_1134' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4112 [1/1] (0.00ns)   --->   "%sext_ln813_602 = sext i15 %add_ln813_1134"   --->   Operation 4112 'sext' 'sext_ln813_602' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4113 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1135 = add i16 %sext_ln813_602, i16 %add_ln813_1132"   --->   Operation 4113 'add' 'add_ln813_1135' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1136 = add i16 %trunc_ln818_531, i16 %sext_ln818_207"   --->   Operation 4114 'add' 'add_ln813_1136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4115 [1/1] (0.00ns)   --->   "%sext_ln813_604 = sext i14 %add_ln813_1138"   --->   Operation 4115 'sext' 'sext_ln813_604' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4116 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1139 = add i16 %sext_ln813_604, i16 %add_ln813_1136"   --->   Operation 4116 'add' 'add_ln813_1139' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4117 [1/1] (0.00ns)   --->   "%sext_ln70_148 = sext i13 %trunc_ln818_687" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4117 'sext' 'sext_ln70_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4118 [1/1] (0.00ns)   --->   "%sext_ln1273_77 = sext i9 %data_buf_V_584"   --->   Operation 4118 'sext' 'sext_ln1273_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4119 [1/1] (1.46ns)   --->   "%r_V_736 = mul i17 %sext_ln1273_434, i17 73"   --->   Operation 4119 'mul' 'r_V_736' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4120 [1/1] (0.00ns)   --->   "%trunc_ln818_691 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_736, i32 2, i32 16"   --->   Operation 4120 'partselect' 'trunc_ln818_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4121 [1/1] (0.00ns)   --->   "%sext_ln818_220 = sext i15 %trunc_ln818_691"   --->   Operation 4121 'sext' 'sext_ln818_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4122 [1/1] (1.46ns)   --->   "%r_V_737 = mul i16 %sext_ln1273_433, i16 65487"   --->   Operation 4122 'mul' 'r_V_737' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4123 [1/1] (0.00ns)   --->   "%trunc_ln818_692 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_737, i32 2, i32 15"   --->   Operation 4123 'partselect' 'trunc_ln818_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln818_221 = sext i14 %trunc_ln818_692"   --->   Operation 4124 'sext' 'sext_ln818_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4125 [1/1] (1.46ns)   --->   "%r_V_738 = mul i17 %sext_ln1273_434, i17 130971"   --->   Operation 4125 'mul' 'r_V_738' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4126 [1/1] (0.00ns)   --->   "%trunc_ln818_693 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_738, i32 2, i32 16"   --->   Operation 4126 'partselect' 'trunc_ln818_693' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4127 [1/1] (0.00ns)   --->   "%sext_ln818_222 = sext i15 %trunc_ln818_693"   --->   Operation 4127 'sext' 'sext_ln818_222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4128 [1/1] (1.46ns)   --->   "%r_V_739 = mul i18 %sext_ln1273_77, i18 261990"   --->   Operation 4128 'mul' 'r_V_739' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4129 [1/1] (0.00ns)   --->   "%trunc_ln818_576 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_739, i32 2, i32 17"   --->   Operation 4129 'partselect' 'trunc_ln818_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln1273_882 = sext i13 %trunc_ln818_695"   --->   Operation 4130 'sext' 'sext_ln1273_882' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4131 [1/1] (0.00ns)   --->   "%shl_ln1273_329 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_584, i6 0"   --->   Operation 4131 'bitconcatenate' 'shl_ln1273_329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4132 [1/1] (0.00ns)   --->   "%sext_ln1273_436 = sext i15 %shl_ln1273_329"   --->   Operation 4132 'sext' 'sext_ln1273_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4133 [1/1] (0.77ns)   --->   "%r_V_744 = sub i16 %sext_ln1273_433, i16 %sext_ln1273_436"   --->   Operation 4133 'sub' 'r_V_744' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4134 [1/1] (0.00ns)   --->   "%trunc_ln818_698 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_744, i32 2, i32 15"   --->   Operation 4134 'partselect' 'trunc_ln818_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln818_224 = sext i14 %trunc_ln818_698"   --->   Operation 4135 'sext' 'sext_ln818_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4136 [1/1] (0.00ns)   --->   "%sext_ln818_225 = sext i15 %trunc_ln818_699"   --->   Operation 4136 'sext' 'sext_ln818_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4137 [1/1] (0.00ns)   --->   "%sext_ln1273_884 = sext i13 %trunc_ln818_701"   --->   Operation 4137 'sext' 'sext_ln1273_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4138 [1/1] (0.00ns)   --->   "%shl_ln1273_330 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_586, i5 0"   --->   Operation 4138 'bitconcatenate' 'shl_ln1273_330' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4139 [1/1] (0.00ns)   --->   "%sext_ln1273_441 = sext i14 %shl_ln1273_330"   --->   Operation 4139 'sext' 'sext_ln1273_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4140 [1/1] (0.00ns)   --->   "%shl_ln1273_331 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_586, i2 0"   --->   Operation 4140 'bitconcatenate' 'shl_ln1273_331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4141 [1/1] (0.00ns)   --->   "%sext_ln1273_442 = sext i11 %shl_ln1273_331"   --->   Operation 4141 'sext' 'sext_ln1273_442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4142 [1/1] (0.76ns)   --->   "%r_V_753 = sub i15 %sext_ln1273_442, i15 %sext_ln1273_441"   --->   Operation 4142 'sub' 'r_V_753' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4143 [1/1] (0.00ns)   --->   "%trunc_ln818_707 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_753, i32 2, i32 14"   --->   Operation 4143 'partselect' 'trunc_ln818_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4144 [1/1] (0.00ns)   --->   "%sext_ln1273_887 = sext i13 %trunc_ln818_707"   --->   Operation 4144 'sext' 'sext_ln1273_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4145 [1/1] (0.00ns)   --->   "%sext_ln1273_888 = sext i13 %trunc_ln818_708"   --->   Operation 4145 'sext' 'sext_ln1273_888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4146 [1/1] (0.00ns)   --->   "%sext_ln1273_445 = sext i9 %data_buf_V_587"   --->   Operation 4146 'sext' 'sext_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4147 [1/1] (0.00ns)   --->   "%sext_ln1273_891 = sext i13 %trunc_ln818_712"   --->   Operation 4147 'sext' 'sext_ln1273_891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4148 [1/1] (0.00ns)   --->   "%sext_ln1273_892 = sext i13 %trunc_ln818_713"   --->   Operation 4148 'sext' 'sext_ln1273_892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4149 [1/1] (0.00ns)   --->   "%sext_ln1273_893 = sext i13 %trunc_ln818_714"   --->   Operation 4149 'sext' 'sext_ln1273_893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4150 [1/1] (0.00ns)   --->   "%shl_ln1273_334 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_587, i4 0"   --->   Operation 4150 'bitconcatenate' 'shl_ln1273_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4151 [1/1] (0.00ns)   --->   "%sext_ln1273_448 = sext i13 %shl_ln1273_334"   --->   Operation 4151 'sext' 'sext_ln1273_448' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_327 = sub i14 0, i14 %sext_ln1273_448"   --->   Operation 4152 'sub' 'sub_ln1273_327' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4153 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_761 = sub i14 %sub_ln1273_327, i14 %sext_ln1273_445"   --->   Operation 4153 'sub' 'r_V_761' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4154 [1/1] (0.00ns)   --->   "%trunc_ln818_716 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_761, i32 2, i32 13"   --->   Operation 4154 'partselect' 'trunc_ln818_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4155 [1/1] (0.00ns)   --->   "%sext_ln818_229 = sext i12 %trunc_ln818_716"   --->   Operation 4155 'sext' 'sext_ln818_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4156 [1/1] (0.00ns)   --->   "%sext_ln1273_896 = sext i13 %trunc_ln818_720"   --->   Operation 4156 'sext' 'sext_ln1273_896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4157 [1/1] (0.00ns)   --->   "%sext_ln1273_897 = sext i13 %trunc_ln818_721"   --->   Operation 4157 'sext' 'sext_ln1273_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4158 [1/1] (0.00ns)   --->   "%sext_ln1273_898 = sext i13 %trunc_ln818_723"   --->   Operation 4158 'sext' 'sext_ln1273_898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4159 [1/1] (0.00ns)   --->   "%shl_ln1273_337 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_589, i6 0"   --->   Operation 4159 'bitconcatenate' 'shl_ln1273_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4160 [1/1] (0.00ns)   --->   "%sext_ln1273_454 = sext i15 %shl_ln1273_337"   --->   Operation 4160 'sext' 'sext_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4161 [1/1] (0.00ns)   --->   "%shl_ln1273_338 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_589, i3 0"   --->   Operation 4161 'bitconcatenate' 'shl_ln1273_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4162 [1/1] (0.00ns)   --->   "%sext_ln1273_455 = sext i12 %shl_ln1273_338"   --->   Operation 4162 'sext' 'sext_ln1273_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4163 [1/1] (0.77ns)   --->   "%r_V_767 = sub i16 %sext_ln1273_455, i16 %sext_ln1273_454"   --->   Operation 4163 'sub' 'r_V_767' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4164 [1/1] (0.00ns)   --->   "%trunc_ln818_724 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_767, i32 2, i32 15"   --->   Operation 4164 'partselect' 'trunc_ln818_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4165 [1/1] (0.00ns)   --->   "%sext_ln818_230 = sext i14 %trunc_ln818_724"   --->   Operation 4165 'sext' 'sext_ln818_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4166 [1/1] (0.00ns)   --->   "%sext_ln1273_899 = sext i14 %trunc_ln818_726"   --->   Operation 4166 'sext' 'sext_ln1273_899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4167 [1/1] (1.46ns)   --->   "%r_V_777 = mul i17 %sext_ln1273_459, i17 102"   --->   Operation 4167 'mul' 'r_V_777' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4168 [1/1] (0.00ns)   --->   "%trunc_ln818_735 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_777, i32 2, i32 16"   --->   Operation 4168 'partselect' 'trunc_ln818_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln818_233 = sext i15 %trunc_ln818_735"   --->   Operation 4169 'sext' 'sext_ln818_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4170 [1/1] (1.46ns)   --->   "%r_V_778 = mul i17 %sext_ln1273_459, i17 130965"   --->   Operation 4170 'mul' 'r_V_778' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4171 [1/1] (0.00ns)   --->   "%trunc_ln818_736 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_778, i32 2, i32 16"   --->   Operation 4171 'partselect' 'trunc_ln818_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln818_234 = sext i15 %trunc_ln818_736"   --->   Operation 4172 'sext' 'sext_ln818_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4173 [1/1] (0.00ns)   --->   "%sext_ln1273_904 = sext i13 %trunc_ln818_737"   --->   Operation 4173 'sext' 'sext_ln1273_904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4174 [1/1] (1.46ns)   --->   "%r_V_781 = mul i18 %sext_ln1273_84, i18 143"   --->   Operation 4174 'mul' 'r_V_781' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4175 [1/1] (0.00ns)   --->   "%trunc_ln818_623 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_781, i32 2, i32 17"   --->   Operation 4175 'partselect' 'trunc_ln818_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4176 [1/1] (1.46ns)   --->   "%r_V_782 = mul i17 %sext_ln1273_459, i17 130950"   --->   Operation 4176 'mul' 'r_V_782' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4177 [1/1] (0.00ns)   --->   "%trunc_ln818_739 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_782, i32 2, i32 16"   --->   Operation 4177 'partselect' 'trunc_ln818_739' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4178 [1/1] (0.00ns)   --->   "%sext_ln818_236 = sext i15 %trunc_ln818_739"   --->   Operation 4178 'sext' 'sext_ln818_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4179 [1/1] (1.46ns)   --->   "%r_V_783 = mul i18 %sext_ln1273_84, i18 139"   --->   Operation 4179 'mul' 'r_V_783' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4180 [1/1] (0.00ns)   --->   "%trunc_ln818_625 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_783, i32 2, i32 17"   --->   Operation 4180 'partselect' 'trunc_ln818_625' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4181 [1/1] (0.00ns)   --->   "%sext_ln70_154 = sext i14 %trunc_ln818_740" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4181 'sext' 'sext_ln70_154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4182 [1/1] (0.00ns)   --->   "%sext_ln1273_906 = sext i14 %trunc_ln818_742"   --->   Operation 4182 'sext' 'sext_ln1273_906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln1273_86 = sext i9 %data_buf_V_593"   --->   Operation 4183 'sext' 'sext_ln1273_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4184 [1/1] (1.46ns)   --->   "%r_V_791 = mul i18 %sext_ln1273_86, i18 146"   --->   Operation 4184 'mul' 'r_V_791' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4185 [1/1] (0.00ns)   --->   "%trunc_ln818_634 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_791, i32 2, i32 17"   --->   Operation 4185 'partselect' 'trunc_ln818_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln1273_912 = sext i14 %trunc_ln818_751"   --->   Operation 4186 'sext' 'sext_ln1273_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4187 [1/1] (1.46ns)   --->   "%r_V_797 = mul i18 %sext_ln1273_86, i18 138"   --->   Operation 4187 'mul' 'r_V_797' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4188 [1/1] (0.00ns)   --->   "%trunc_ln818_640 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_797, i32 2, i32 17"   --->   Operation 4188 'partselect' 'trunc_ln818_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4189 [1/1] (0.00ns)   --->   "%sext_ln1273_915 = sext i13 %trunc_ln818_755"   --->   Operation 4189 'sext' 'sext_ln1273_915' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4190 [1/1] (0.00ns)   --->   "%sext_ln1273_917 = sext i12 %trunc_ln818_756"   --->   Operation 4190 'sext' 'sext_ln1273_917' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln1273_918 = sext i13 %trunc_ln818_757"   --->   Operation 4191 'sext' 'sext_ln1273_918' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4192 [1/1] (0.00ns)   --->   "%sext_ln1273_920 = sext i13 %trunc_ln818_759"   --->   Operation 4192 'sext' 'sext_ln1273_920' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4193 [1/1] (0.00ns)   --->   "%sext_ln1273_922 = sext i13 %trunc_ln818_761"   --->   Operation 4193 'sext' 'sext_ln1273_922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln1273_924 = sext i13 %trunc_ln818_763"   --->   Operation 4194 'sext' 'sext_ln1273_924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4195 [1/1] (0.00ns)   --->   "%sext_ln1273_926 = sext i13 %trunc_ln818_766"   --->   Operation 4195 'sext' 'sext_ln1273_926' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4196 [1/1] (0.00ns)   --->   "%sext_ln813_605 = sext i15 %add_ln813_1140"   --->   Operation 4196 'sext' 'sext_ln813_605' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1141 = add i16 %sext_ln813_605, i16 %sext_ln818_225"   --->   Operation 4197 'add' 'add_ln813_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4198 [1/1] (0.00ns)   --->   "%sext_ln813_606 = sext i14 %add_ln813_1142"   --->   Operation 4198 'sext' 'sext_ln813_606' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4199 [1/1] (0.75ns)   --->   "%add_ln813_1143 = add i14 %sext_ln1273_898, i14 16352"   --->   Operation 4199 'add' 'add_ln813_1143' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln813_607 = sext i14 %add_ln813_1143"   --->   Operation 4200 'sext' 'sext_ln813_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4201 [1/1] (0.76ns)   --->   "%add_ln813_1144 = add i15 %sext_ln813_607, i15 %sext_ln813_606"   --->   Operation 4201 'add' 'add_ln813_1144' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4202 [1/1] (0.00ns)   --->   "%sext_ln813_608 = sext i15 %add_ln813_1144"   --->   Operation 4202 'sext' 'sext_ln813_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4203 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1145 = add i16 %sext_ln813_608, i16 %add_ln813_1141"   --->   Operation 4203 'add' 'add_ln813_1145' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4204 [1/1] (0.76ns)   --->   "%add_ln813_1146 = add i15 %sext_ln1273_899, i15 32656"   --->   Operation 4204 'add' 'add_ln813_1146' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4205 [1/1] (0.00ns)   --->   "%sext_ln813_609 = sext i15 %add_ln813_1146"   --->   Operation 4205 'sext' 'sext_ln813_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4206 [1/1] (0.77ns)   --->   "%add_ln813_1147 = add i16 %sext_ln813_609, i16 %sext_ln818_233"   --->   Operation 4206 'add' 'add_ln813_1147' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4207 [1/1] (0.00ns)   --->   "%sext_ln813_610 = sext i15 %add_ln813_1148"   --->   Operation 4207 'sext' 'sext_ln813_610' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4208 [1/1] (0.75ns)   --->   "%add_ln813_1149 = add i14 %sext_ln1273_904, i14 128"   --->   Operation 4208 'add' 'add_ln813_1149' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln813_611 = sext i14 %add_ln813_1149"   --->   Operation 4209 'sext' 'sext_ln813_611' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4210 [1/1] (0.76ns)   --->   "%add_ln813_1150 = add i15 %sext_ln813_611, i15 %sext_ln1273_887"   --->   Operation 4210 'add' 'add_ln813_1150' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4211 [1/1] (0.00ns)   --->   "%sext_ln813_612 = sext i15 %add_ln813_1150"   --->   Operation 4211 'sext' 'sext_ln813_612' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4212 [1/1] (0.77ns)   --->   "%add_ln813_1151 = add i16 %sext_ln813_612, i16 %sext_ln813_610"   --->   Operation 4212 'add' 'add_ln813_1151' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1152 = add i16 %trunc_ln818_634, i16 %sext_ln818_221"   --->   Operation 4213 'add' 'add_ln813_1152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4214 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1155 = add i16 %add_ln813_1154, i16 %add_ln813_1152"   --->   Operation 4214 'add' 'add_ln813_1155' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4215 [1/1] (0.00ns)   --->   "%sext_ln813_614 = sext i15 %add_ln813_1156"   --->   Operation 4215 'sext' 'sext_ln813_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1157 = add i16 %sext_ln813_614, i16 %sext_ln818_234"   --->   Operation 4216 'add' 'add_ln813_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4217 [1/1] (0.75ns)   --->   "%add_ln813_1158 = add i14 %sext_ln1273_893, i14 160"   --->   Operation 4217 'add' 'add_ln813_1158' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4218 [1/1] (0.00ns)   --->   "%sext_ln813_615 = sext i14 %add_ln813_1158"   --->   Operation 4218 'sext' 'sext_ln813_615' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4219 [1/1] (0.76ns)   --->   "%add_ln813_1159 = add i15 %sext_ln813_615, i15 %sext_ln1273_882"   --->   Operation 4219 'add' 'add_ln813_1159' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln813_616 = sext i15 %add_ln813_1159"   --->   Operation 4220 'sext' 'sext_ln813_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4221 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1160 = add i16 %sext_ln813_616, i16 %add_ln813_1157"   --->   Operation 4221 'add' 'add_ln813_1160' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1161 = add i16 %trunc_ln818_640, i16 %sext_ln818_230"   --->   Operation 4222 'add' 'add_ln813_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4223 [1/1] (0.75ns)   --->   "%add_ln813_1162 = add i14 %sext_ln1273_891, i14 16352"   --->   Operation 4223 'add' 'add_ln813_1162' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4224 [1/1] (0.00ns)   --->   "%sext_ln813_617 = sext i14 %add_ln813_1162"   --->   Operation 4224 'sext' 'sext_ln813_617' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4225 [1/1] (0.76ns)   --->   "%add_ln813_1163 = add i15 %sext_ln813_617, i15 %sext_ln70_154"   --->   Operation 4225 'add' 'add_ln813_1163' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln813_618 = sext i15 %add_ln813_1163"   --->   Operation 4226 'sext' 'sext_ln813_618' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4227 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1164 = add i16 %sext_ln813_618, i16 %add_ln813_1161"   --->   Operation 4227 'add' 'add_ln813_1164' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln813_619 = sext i15 %add_ln813_1166"   --->   Operation 4228 'sext' 'sext_ln813_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1167 = add i16 %sext_ln813_619, i16 %add_ln813_1165"   --->   Operation 4229 'add' 'add_ln813_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4230 [1/1] (0.00ns)   --->   "%sext_ln813_620 = sext i14 %add_ln813_1168"   --->   Operation 4230 'sext' 'sext_ln813_620' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4231 [1/1] (0.75ns)   --->   "%add_ln813_1169 = add i14 %sext_ln1273_888, i14 16368"   --->   Operation 4231 'add' 'add_ln813_1169' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4232 [1/1] (0.00ns)   --->   "%sext_ln813_621 = sext i14 %add_ln813_1169"   --->   Operation 4232 'sext' 'sext_ln813_621' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4233 [1/1] (0.76ns)   --->   "%add_ln813_1170 = add i15 %sext_ln813_621, i15 %sext_ln813_620"   --->   Operation 4233 'add' 'add_ln813_1170' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4234 [1/1] (0.00ns)   --->   "%sext_ln813_622 = sext i15 %add_ln813_1170"   --->   Operation 4234 'sext' 'sext_ln813_622' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4235 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1171 = add i16 %sext_ln813_622, i16 %add_ln813_1167"   --->   Operation 4235 'add' 'add_ln813_1171' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1172 = add i16 %sext_ln818_236, i16 %sext_ln818_224"   --->   Operation 4236 'add' 'add_ln813_1172' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4237 [1/1] (0.75ns)   --->   "%add_ln813_1173 = add i14 %sext_ln1273_918, i14 192"   --->   Operation 4237 'add' 'add_ln813_1173' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4238 [1/1] (0.00ns)   --->   "%sext_ln813_623 = sext i14 %add_ln813_1173"   --->   Operation 4238 'sext' 'sext_ln813_623' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4239 [1/1] (0.76ns)   --->   "%add_ln813_1174 = add i15 %sext_ln813_623, i15 %sext_ln1273_912"   --->   Operation 4239 'add' 'add_ln813_1174' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln813_624 = sext i15 %add_ln813_1174"   --->   Operation 4240 'sext' 'sext_ln813_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4241 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1175 = add i16 %sext_ln813_624, i16 %add_ln813_1172"   --->   Operation 4241 'add' 'add_ln813_1175' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln813_626 = sext i15 %add_ln813_1177"   --->   Operation 4242 'sext' 'sext_ln813_626' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4243 [1/1] (0.00ns)   --->   "%sext_ln813_627 = sext i14 %add_ln813_1178"   --->   Operation 4243 'sext' 'sext_ln813_627' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4244 [1/1] (0.75ns)   --->   "%add_ln813_1179 = add i14 %sext_ln1273_920, i14 144"   --->   Operation 4244 'add' 'add_ln813_1179' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4245 [1/1] (0.00ns)   --->   "%sext_ln813_628 = sext i14 %add_ln813_1179"   --->   Operation 4245 'sext' 'sext_ln813_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4246 [1/1] (0.76ns)   --->   "%add_ln813_1180 = add i15 %sext_ln813_628, i15 %sext_ln813_627"   --->   Operation 4246 'add' 'add_ln813_1180' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4247 [1/1] (0.00ns)   --->   "%sext_ln813_629 = sext i15 %add_ln813_1180"   --->   Operation 4247 'sext' 'sext_ln813_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4248 [1/1] (0.77ns)   --->   "%add_ln813_1181 = add i16 %sext_ln813_629, i16 %sext_ln813_626"   --->   Operation 4248 'add' 'add_ln813_1181' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1183 = add i16 %add_ln813_1182, i16 %sext_ln818_220"   --->   Operation 4249 'add' 'add_ln813_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4250 [1/1] (0.00ns)   --->   "%sext_ln813_632 = sext i15 %add_ln813_1186"   --->   Operation 4250 'sext' 'sext_ln813_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4251 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1187 = add i16 %sext_ln813_632, i16 %add_ln813_1183"   --->   Operation 4251 'add' 'add_ln813_1187' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4252 [1/1] (0.00ns)   --->   "%sext_ln813_634 = sext i14 %add_ln813_1189"   --->   Operation 4252 'sext' 'sext_ln813_634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4253 [1/1] (0.76ns)   --->   "%add_ln813_1190 = add i15 %sext_ln813_634, i15 %sext_ln1273_906"   --->   Operation 4253 'add' 'add_ln813_1190' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4254 [1/1] (0.00ns)   --->   "%sext_ln813_635 = sext i15 %add_ln813_1190"   --->   Operation 4254 'sext' 'sext_ln813_635' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4255 [1/1] (0.75ns)   --->   "%add_ln813_1191 = add i14 %sext_ln1273_884, i14 %sext_ln1273_891"   --->   Operation 4255 'add' 'add_ln813_1191' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4256 [1/1] (0.00ns)   --->   "%sext_ln813_636 = sext i14 %add_ln813_1191"   --->   Operation 4256 'sext' 'sext_ln813_636' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4257 [1/1] (0.75ns)   --->   "%add_ln813_1192 = add i14 %sext_ln1273_896, i14 %sext_ln1273_922"   --->   Operation 4257 'add' 'add_ln813_1192' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4258 [1/1] (0.00ns)   --->   "%sext_ln813_637 = sext i14 %add_ln813_1192"   --->   Operation 4258 'sext' 'sext_ln813_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4259 [1/1] (0.76ns)   --->   "%add_ln813_1193 = add i15 %sext_ln813_637, i15 %sext_ln813_636"   --->   Operation 4259 'add' 'add_ln813_1193' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4260 [1/1] (0.00ns)   --->   "%sext_ln813_638 = sext i15 %add_ln813_1193"   --->   Operation 4260 'sext' 'sext_ln813_638' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4261 [1/1] (0.77ns)   --->   "%add_ln813_1194 = add i16 %sext_ln813_638, i16 %sext_ln813_635"   --->   Operation 4261 'add' 'add_ln813_1194' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1196 = add i16 %add_ln813_1195, i16 %sext_ln818_222"   --->   Operation 4262 'add' 'add_ln813_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4263 [1/1] (0.00ns)   --->   "%sext_ln813_640 = sext i15 %add_ln813_1198"   --->   Operation 4263 'sext' 'sext_ln813_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4264 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1199 = add i16 %sext_ln813_640, i16 %add_ln813_1196"   --->   Operation 4264 'add' 'add_ln813_1199' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1201 = add i16 %add_ln813_1200, i16 %trunc_ln818_576"   --->   Operation 4265 'add' 'add_ln813_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4266 [1/1] (0.75ns)   --->   "%add_ln813_1202 = add i14 %sext_ln1273_892, i14 %sext_ln1273_924"   --->   Operation 4266 'add' 'add_ln813_1202' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln813_641 = sext i14 %add_ln813_1202"   --->   Operation 4267 'sext' 'sext_ln813_641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4268 [1/1] (0.74ns)   --->   "%add_ln813_1203 = add i13 %sext_ln1273_917, i13 8160"   --->   Operation 4268 'add' 'add_ln813_1203' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4269 [1/1] (0.00ns)   --->   "%sext_ln813_642 = sext i13 %add_ln813_1203"   --->   Operation 4269 'sext' 'sext_ln813_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4270 [1/1] (0.76ns)   --->   "%add_ln813_1204 = add i15 %sext_ln813_642, i15 %sext_ln813_641"   --->   Operation 4270 'add' 'add_ln813_1204' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4271 [1/1] (0.00ns)   --->   "%sext_ln813_643 = sext i15 %add_ln813_1204"   --->   Operation 4271 'sext' 'sext_ln813_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4272 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1205 = add i16 %sext_ln813_643, i16 %add_ln813_1201"   --->   Operation 4272 'add' 'add_ln813_1205' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4273 [1/1] (0.00ns)   --->   "%sext_ln813_644 = sext i15 %add_ln813_1206"   --->   Operation 4273 'sext' 'sext_ln813_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4274 [1/1] (0.75ns)   --->   "%add_ln813_1207 = add i14 %sext_ln1273_922, i14 16176"   --->   Operation 4274 'add' 'add_ln813_1207' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4275 [1/1] (0.00ns)   --->   "%sext_ln813_645 = sext i14 %add_ln813_1207"   --->   Operation 4275 'sext' 'sext_ln813_645' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4276 [1/1] (0.76ns)   --->   "%add_ln813_1208 = add i15 %sext_ln813_645, i15 %sext_ln1273_897"   --->   Operation 4276 'add' 'add_ln813_1208' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln813_646 = sext i15 %add_ln813_1208"   --->   Operation 4277 'sext' 'sext_ln813_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4278 [1/1] (0.77ns)   --->   "%add_ln813_1209 = add i16 %sext_ln813_646, i16 %sext_ln813_644"   --->   Operation 4278 'add' 'add_ln813_1209' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln813_647 = sext i14 %add_ln813_1211"   --->   Operation 4279 'sext' 'sext_ln813_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1212 = add i16 %sext_ln813_647, i16 %add_ln813_1210"   --->   Operation 4280 'add' 'add_ln813_1212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4281 [1/1] (0.00ns)   --->   "%sext_ln813_648 = sext i14 %add_ln813_1213"   --->   Operation 4281 'sext' 'sext_ln813_648' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4282 [1/1] (0.00ns)   --->   "%sext_ln813_650 = sext i14 %add_ln813_1215"   --->   Operation 4282 'sext' 'sext_ln813_650' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4283 [1/1] (0.76ns)   --->   "%add_ln813_1216 = add i15 %sext_ln813_650, i15 %sext_ln813_648"   --->   Operation 4283 'add' 'add_ln813_1216' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4284 [1/1] (0.00ns)   --->   "%sext_ln813_651 = sext i15 %add_ln813_1216"   --->   Operation 4284 'sext' 'sext_ln813_651' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4285 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1217 = add i16 %sext_ln813_651, i16 %add_ln813_1212"   --->   Operation 4285 'add' 'add_ln813_1217' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4286 [1/1] (0.00ns)   --->   "%sext_ln813_652 = sext i15 %add_ln813_1218"   --->   Operation 4286 'sext' 'sext_ln813_652' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4287 [1/1] (0.75ns)   --->   "%add_ln813_1219 = add i14 %sext_ln1273_926, i14 176"   --->   Operation 4287 'add' 'add_ln813_1219' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4288 [1/1] (0.00ns)   --->   "%sext_ln813_653 = sext i14 %add_ln813_1219"   --->   Operation 4288 'sext' 'sext_ln813_653' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4289 [1/1] (0.76ns)   --->   "%add_ln813_1220 = add i15 %sext_ln813_653, i15 %sext_ln1273_915"   --->   Operation 4289 'add' 'add_ln813_1220' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4290 [1/1] (0.00ns)   --->   "%sext_ln813_654 = sext i15 %add_ln813_1220"   --->   Operation 4290 'sext' 'sext_ln813_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4291 [1/1] (0.77ns)   --->   "%add_ln813_1221 = add i16 %sext_ln813_654, i16 %sext_ln813_652"   --->   Operation 4291 'add' 'add_ln813_1221' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1223 = add i16 %add_ln813_1222, i16 %trunc_ln818_623"   --->   Operation 4292 'add' 'add_ln813_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4293 [1/1] (0.75ns)   --->   "%add_ln813_1224 = add i14 %sext_ln1273_924, i14 16368"   --->   Operation 4293 'add' 'add_ln813_1224' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln813_655 = sext i14 %add_ln813_1224"   --->   Operation 4294 'sext' 'sext_ln813_655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4295 [1/1] (0.76ns)   --->   "%add_ln813_1225 = add i15 %sext_ln813_655, i15 %sext_ln70_148"   --->   Operation 4295 'add' 'add_ln813_1225' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln813_656 = sext i15 %add_ln813_1225"   --->   Operation 4296 'sext' 'sext_ln813_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4297 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1226 = add i16 %sext_ln813_656, i16 %add_ln813_1223"   --->   Operation 4297 'add' 'add_ln813_1226' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1227 = add i16 %trunc_ln818_625, i16 %sext_ln818_229"   --->   Operation 4298 'add' 'add_ln813_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln813_658 = sext i14 %add_ln813_1229"   --->   Operation 4299 'sext' 'sext_ln813_658' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4300 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1230 = add i16 %sext_ln813_658, i16 %add_ln813_1227"   --->   Operation 4300 'add' 'add_ln813_1230' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4301 [1/1] (0.00ns)   --->   "%sext_ln70_156 = sext i13 %trunc_ln818_770" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4301 'sext' 'sext_ln70_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4302 [1/1] (0.00ns)   --->   "%sext_ln1273_92 = sext i9 %data_buf_V_599"   --->   Operation 4302 'sext' 'sext_ln1273_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4303 [1/1] (1.46ns)   --->   "%r_V_819 = mul i17 %sext_ln1273_501, i17 73"   --->   Operation 4303 'mul' 'r_V_819' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4304 [1/1] (0.00ns)   --->   "%trunc_ln818_774 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_819, i32 2, i32 16"   --->   Operation 4304 'partselect' 'trunc_ln818_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4305 [1/1] (0.00ns)   --->   "%sext_ln818_242 = sext i15 %trunc_ln818_774"   --->   Operation 4305 'sext' 'sext_ln818_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4306 [1/1] (1.46ns)   --->   "%r_V_820 = mul i16 %sext_ln1273_500, i16 65487"   --->   Operation 4306 'mul' 'r_V_820' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4307 [1/1] (0.00ns)   --->   "%trunc_ln818_775 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_820, i32 2, i32 15"   --->   Operation 4307 'partselect' 'trunc_ln818_775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4308 [1/1] (0.00ns)   --->   "%sext_ln818_243 = sext i14 %trunc_ln818_775"   --->   Operation 4308 'sext' 'sext_ln818_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4309 [1/1] (1.46ns)   --->   "%r_V_821 = mul i17 %sext_ln1273_501, i17 130971"   --->   Operation 4309 'mul' 'r_V_821' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4310 [1/1] (0.00ns)   --->   "%trunc_ln818_776 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_821, i32 2, i32 16"   --->   Operation 4310 'partselect' 'trunc_ln818_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4311 [1/1] (0.00ns)   --->   "%sext_ln818_244 = sext i15 %trunc_ln818_776"   --->   Operation 4311 'sext' 'sext_ln818_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4312 [1/1] (1.46ns)   --->   "%r_V_822 = mul i18 %sext_ln1273_92, i18 261990"   --->   Operation 4312 'mul' 'r_V_822' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4313 [1/1] (0.00ns)   --->   "%trunc_ln818_670 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_822, i32 2, i32 17"   --->   Operation 4313 'partselect' 'trunc_ln818_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln1273_931 = sext i13 %trunc_ln818_778"   --->   Operation 4314 'sext' 'sext_ln1273_931' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4315 [1/1] (0.00ns)   --->   "%shl_ln1273_358 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_599, i6 0"   --->   Operation 4315 'bitconcatenate' 'shl_ln1273_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln1273_503 = sext i15 %shl_ln1273_358"   --->   Operation 4316 'sext' 'sext_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4317 [1/1] (0.77ns)   --->   "%r_V_827 = sub i16 %sext_ln1273_500, i16 %sext_ln1273_503"   --->   Operation 4317 'sub' 'r_V_827' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4318 [1/1] (0.00ns)   --->   "%trunc_ln818_781 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_827, i32 2, i32 15"   --->   Operation 4318 'partselect' 'trunc_ln818_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4319 [1/1] (0.00ns)   --->   "%sext_ln818_246 = sext i14 %trunc_ln818_781"   --->   Operation 4319 'sext' 'sext_ln818_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln818_247 = sext i15 %trunc_ln818_782"   --->   Operation 4320 'sext' 'sext_ln818_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4321 [1/1] (0.00ns)   --->   "%sext_ln1273_933 = sext i13 %trunc_ln818_784"   --->   Operation 4321 'sext' 'sext_ln1273_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4322 [1/1] (0.00ns)   --->   "%shl_ln1273_359 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_601, i5 0"   --->   Operation 4322 'bitconcatenate' 'shl_ln1273_359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4323 [1/1] (0.00ns)   --->   "%sext_ln1273_508 = sext i14 %shl_ln1273_359"   --->   Operation 4323 'sext' 'sext_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4324 [1/1] (0.00ns)   --->   "%shl_ln1273_360 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_601, i2 0"   --->   Operation 4324 'bitconcatenate' 'shl_ln1273_360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4325 [1/1] (0.00ns)   --->   "%sext_ln1273_509 = sext i11 %shl_ln1273_360"   --->   Operation 4325 'sext' 'sext_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4326 [1/1] (0.76ns)   --->   "%r_V_836 = sub i15 %sext_ln1273_509, i15 %sext_ln1273_508"   --->   Operation 4326 'sub' 'r_V_836' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4327 [1/1] (0.00ns)   --->   "%trunc_ln818_790 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_836, i32 2, i32 14"   --->   Operation 4327 'partselect' 'trunc_ln818_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4328 [1/1] (0.00ns)   --->   "%sext_ln1273_936 = sext i13 %trunc_ln818_790"   --->   Operation 4328 'sext' 'sext_ln1273_936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4329 [1/1] (0.00ns)   --->   "%sext_ln1273_937 = sext i13 %trunc_ln818_791"   --->   Operation 4329 'sext' 'sext_ln1273_937' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln1273_512 = sext i9 %data_buf_V_602"   --->   Operation 4330 'sext' 'sext_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4331 [1/1] (0.00ns)   --->   "%sext_ln1273_940 = sext i13 %trunc_ln818_794"   --->   Operation 4331 'sext' 'sext_ln1273_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln1273_941 = sext i13 %trunc_ln818_795"   --->   Operation 4332 'sext' 'sext_ln1273_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4333 [1/1] (0.00ns)   --->   "%sext_ln1273_942 = sext i13 %trunc_ln818_796"   --->   Operation 4333 'sext' 'sext_ln1273_942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4334 [1/1] (0.00ns)   --->   "%shl_ln1273_363 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_602, i4 0"   --->   Operation 4334 'bitconcatenate' 'shl_ln1273_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4335 [1/1] (0.00ns)   --->   "%sext_ln1273_515 = sext i13 %shl_ln1273_363"   --->   Operation 4335 'sext' 'sext_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_355 = sub i14 0, i14 %sext_ln1273_515"   --->   Operation 4336 'sub' 'sub_ln1273_355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4337 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_844 = sub i14 %sub_ln1273_355, i14 %sext_ln1273_512"   --->   Operation 4337 'sub' 'r_V_844' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4338 [1/1] (0.00ns)   --->   "%trunc_ln818_798 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_844, i32 2, i32 13"   --->   Operation 4338 'partselect' 'trunc_ln818_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln818_251 = sext i12 %trunc_ln818_798"   --->   Operation 4339 'sext' 'sext_ln818_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln1273_945 = sext i13 %trunc_ln818_800"   --->   Operation 4340 'sext' 'sext_ln1273_945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln1273_946 = sext i13 %trunc_ln818_801"   --->   Operation 4341 'sext' 'sext_ln1273_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4342 [1/1] (0.00ns)   --->   "%sext_ln1273_947 = sext i13 %trunc_ln818_803"   --->   Operation 4342 'sext' 'sext_ln1273_947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4343 [1/1] (0.00ns)   --->   "%shl_ln1273_366 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_604, i6 0"   --->   Operation 4343 'bitconcatenate' 'shl_ln1273_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4344 [1/1] (0.00ns)   --->   "%sext_ln1273_521 = sext i15 %shl_ln1273_366"   --->   Operation 4344 'sext' 'sext_ln1273_521' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4345 [1/1] (0.00ns)   --->   "%shl_ln1273_367 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_604, i3 0"   --->   Operation 4345 'bitconcatenate' 'shl_ln1273_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4346 [1/1] (0.00ns)   --->   "%sext_ln1273_522 = sext i12 %shl_ln1273_367"   --->   Operation 4346 'sext' 'sext_ln1273_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4347 [1/1] (0.77ns)   --->   "%r_V_850 = sub i16 %sext_ln1273_522, i16 %sext_ln1273_521"   --->   Operation 4347 'sub' 'r_V_850' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4348 [1/1] (0.00ns)   --->   "%trunc_ln818_805 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_850, i32 2, i32 15"   --->   Operation 4348 'partselect' 'trunc_ln818_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln818_252 = sext i14 %trunc_ln818_805"   --->   Operation 4349 'sext' 'sext_ln818_252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln1273_948 = sext i14 %trunc_ln818_807"   --->   Operation 4350 'sext' 'sext_ln1273_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4351 [1/1] (1.46ns)   --->   "%r_V_860 = mul i17 %sext_ln1273_526, i17 102"   --->   Operation 4351 'mul' 'r_V_860' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4352 [1/1] (0.00ns)   --->   "%trunc_ln818_816 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_860, i32 2, i32 16"   --->   Operation 4352 'partselect' 'trunc_ln818_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4353 [1/1] (0.00ns)   --->   "%sext_ln818_255 = sext i15 %trunc_ln818_816"   --->   Operation 4353 'sext' 'sext_ln818_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4354 [1/1] (1.46ns)   --->   "%r_V_861 = mul i17 %sext_ln1273_526, i17 130965"   --->   Operation 4354 'mul' 'r_V_861' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4355 [1/1] (0.00ns)   --->   "%trunc_ln818_817 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_861, i32 2, i32 16"   --->   Operation 4355 'partselect' 'trunc_ln818_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln818_256 = sext i15 %trunc_ln818_817"   --->   Operation 4356 'sext' 'sext_ln818_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln1273_953 = sext i13 %trunc_ln818_818"   --->   Operation 4357 'sext' 'sext_ln1273_953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4358 [1/1] (1.46ns)   --->   "%r_V_864 = mul i18 %sext_ln1273_99, i18 143"   --->   Operation 4358 'mul' 'r_V_864' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4359 [1/1] (0.00ns)   --->   "%trunc_ln818_717 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_864, i32 2, i32 17"   --->   Operation 4359 'partselect' 'trunc_ln818_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4360 [1/1] (1.46ns)   --->   "%r_V_865 = mul i17 %sext_ln1273_526, i17 130950"   --->   Operation 4360 'mul' 'r_V_865' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4361 [1/1] (0.00ns)   --->   "%trunc_ln818_820 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_865, i32 2, i32 16"   --->   Operation 4361 'partselect' 'trunc_ln818_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4362 [1/1] (0.00ns)   --->   "%sext_ln818_258 = sext i15 %trunc_ln818_820"   --->   Operation 4362 'sext' 'sext_ln818_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4363 [1/1] (1.46ns)   --->   "%r_V_866 = mul i18 %sext_ln1273_99, i18 139"   --->   Operation 4363 'mul' 'r_V_866' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4364 [1/1] (0.00ns)   --->   "%trunc_ln818_719 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_866, i32 2, i32 17"   --->   Operation 4364 'partselect' 'trunc_ln818_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4365 [1/1] (0.00ns)   --->   "%sext_ln70_162 = sext i14 %trunc_ln818_821" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4365 'sext' 'sext_ln70_162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln1273_955 = sext i14 %trunc_ln818_824"   --->   Operation 4366 'sext' 'sext_ln1273_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4367 [1/1] (0.00ns)   --->   "%sext_ln1273_101 = sext i9 %data_buf_V_608"   --->   Operation 4367 'sext' 'sext_ln1273_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4368 [1/1] (1.46ns)   --->   "%r_V_874 = mul i18 %sext_ln1273_101, i18 146"   --->   Operation 4368 'mul' 'r_V_874' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4369 [1/1] (0.00ns)   --->   "%trunc_ln818_728 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_874, i32 2, i32 17"   --->   Operation 4369 'partselect' 'trunc_ln818_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4370 [1/1] (0.00ns)   --->   "%sext_ln1273_961 = sext i14 %trunc_ln818_834"   --->   Operation 4370 'sext' 'sext_ln1273_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4371 [1/1] (1.46ns)   --->   "%r_V_880 = mul i18 %sext_ln1273_101, i18 138"   --->   Operation 4371 'mul' 'r_V_880' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4372 [1/1] (0.00ns)   --->   "%trunc_ln818_734 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_880, i32 2, i32 17"   --->   Operation 4372 'partselect' 'trunc_ln818_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4373 [1/1] (0.00ns)   --->   "%sext_ln1273_964 = sext i13 %trunc_ln818_838"   --->   Operation 4373 'sext' 'sext_ln1273_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4374 [1/1] (0.00ns)   --->   "%sext_ln1273_966 = sext i12 %trunc_ln818_839"   --->   Operation 4374 'sext' 'sext_ln1273_966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4375 [1/1] (0.00ns)   --->   "%sext_ln1273_967 = sext i13 %trunc_ln818_840"   --->   Operation 4375 'sext' 'sext_ln1273_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4376 [1/1] (0.00ns)   --->   "%sext_ln1273_969 = sext i13 %trunc_ln818_842"   --->   Operation 4376 'sext' 'sext_ln1273_969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4377 [1/1] (0.00ns)   --->   "%sext_ln1273_971 = sext i13 %trunc_ln818_844"   --->   Operation 4377 'sext' 'sext_ln1273_971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4378 [1/1] (0.00ns)   --->   "%sext_ln1273_973 = sext i13 %trunc_ln818_846"   --->   Operation 4378 'sext' 'sext_ln1273_973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln1273_975 = sext i13 %trunc_ln818_848"   --->   Operation 4379 'sext' 'sext_ln1273_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4380 [1/1] (0.00ns)   --->   "%sext_ln813_659 = sext i15 %add_ln813_1231"   --->   Operation 4380 'sext' 'sext_ln813_659' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1232 = add i16 %sext_ln813_659, i16 %sext_ln818_247"   --->   Operation 4381 'add' 'add_ln813_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln813_660 = sext i14 %add_ln813_1233"   --->   Operation 4382 'sext' 'sext_ln813_660' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4383 [1/1] (0.75ns)   --->   "%add_ln813_1234 = add i14 %sext_ln1273_947, i14 16352"   --->   Operation 4383 'add' 'add_ln813_1234' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4384 [1/1] (0.00ns)   --->   "%sext_ln813_661 = sext i14 %add_ln813_1234"   --->   Operation 4384 'sext' 'sext_ln813_661' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4385 [1/1] (0.76ns)   --->   "%add_ln813_1235 = add i15 %sext_ln813_661, i15 %sext_ln813_660"   --->   Operation 4385 'add' 'add_ln813_1235' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4386 [1/1] (0.00ns)   --->   "%sext_ln813_662 = sext i15 %add_ln813_1235"   --->   Operation 4386 'sext' 'sext_ln813_662' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4387 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1236 = add i16 %sext_ln813_662, i16 %add_ln813_1232"   --->   Operation 4387 'add' 'add_ln813_1236' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4388 [1/1] (0.76ns)   --->   "%add_ln813_1237 = add i15 %sext_ln1273_948, i15 32656"   --->   Operation 4388 'add' 'add_ln813_1237' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4389 [1/1] (0.00ns)   --->   "%sext_ln813_663 = sext i15 %add_ln813_1237"   --->   Operation 4389 'sext' 'sext_ln813_663' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4390 [1/1] (0.77ns)   --->   "%add_ln813_1238 = add i16 %sext_ln813_663, i16 %sext_ln818_255"   --->   Operation 4390 'add' 'add_ln813_1238' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4391 [1/1] (0.00ns)   --->   "%sext_ln813_664 = sext i15 %add_ln813_1239"   --->   Operation 4391 'sext' 'sext_ln813_664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4392 [1/1] (0.75ns)   --->   "%add_ln813_1240 = add i14 %sext_ln1273_953, i14 128"   --->   Operation 4392 'add' 'add_ln813_1240' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4393 [1/1] (0.00ns)   --->   "%sext_ln813_665 = sext i14 %add_ln813_1240"   --->   Operation 4393 'sext' 'sext_ln813_665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4394 [1/1] (0.76ns)   --->   "%add_ln813_1241 = add i15 %sext_ln813_665, i15 %sext_ln1273_936"   --->   Operation 4394 'add' 'add_ln813_1241' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4395 [1/1] (0.00ns)   --->   "%sext_ln813_666 = sext i15 %add_ln813_1241"   --->   Operation 4395 'sext' 'sext_ln813_666' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4396 [1/1] (0.77ns)   --->   "%add_ln813_1242 = add i16 %sext_ln813_666, i16 %sext_ln813_664"   --->   Operation 4396 'add' 'add_ln813_1242' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1243 = add i16 %trunc_ln818_728, i16 %sext_ln818_243"   --->   Operation 4397 'add' 'add_ln813_1243' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4398 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1246 = add i16 %add_ln813_1245, i16 %add_ln813_1243"   --->   Operation 4398 'add' 'add_ln813_1246' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln813_668 = sext i15 %add_ln813_1247"   --->   Operation 4399 'sext' 'sext_ln813_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1248 = add i16 %sext_ln813_668, i16 %sext_ln818_256"   --->   Operation 4400 'add' 'add_ln813_1248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4401 [1/1] (0.75ns)   --->   "%add_ln813_1249 = add i14 %sext_ln1273_942, i14 160"   --->   Operation 4401 'add' 'add_ln813_1249' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln813_669 = sext i14 %add_ln813_1249"   --->   Operation 4402 'sext' 'sext_ln813_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4403 [1/1] (0.76ns)   --->   "%add_ln813_1250 = add i15 %sext_ln813_669, i15 %sext_ln1273_931"   --->   Operation 4403 'add' 'add_ln813_1250' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4404 [1/1] (0.00ns)   --->   "%sext_ln813_670 = sext i15 %add_ln813_1250"   --->   Operation 4404 'sext' 'sext_ln813_670' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4405 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1251 = add i16 %sext_ln813_670, i16 %add_ln813_1248"   --->   Operation 4405 'add' 'add_ln813_1251' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1252 = add i16 %trunc_ln818_734, i16 %sext_ln818_252"   --->   Operation 4406 'add' 'add_ln813_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4407 [1/1] (0.75ns)   --->   "%add_ln813_1253 = add i14 %sext_ln1273_940, i14 16352"   --->   Operation 4407 'add' 'add_ln813_1253' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4408 [1/1] (0.00ns)   --->   "%sext_ln813_671 = sext i14 %add_ln813_1253"   --->   Operation 4408 'sext' 'sext_ln813_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4409 [1/1] (0.76ns)   --->   "%add_ln813_1254 = add i15 %sext_ln813_671, i15 %sext_ln70_162"   --->   Operation 4409 'add' 'add_ln813_1254' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln813_672 = sext i15 %add_ln813_1254"   --->   Operation 4410 'sext' 'sext_ln813_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4411 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1255 = add i16 %sext_ln813_672, i16 %add_ln813_1252"   --->   Operation 4411 'add' 'add_ln813_1255' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4412 [1/1] (0.00ns)   --->   "%sext_ln813_673 = sext i15 %add_ln813_1257"   --->   Operation 4412 'sext' 'sext_ln813_673' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1258 = add i16 %sext_ln813_673, i16 %add_ln813_1256"   --->   Operation 4413 'add' 'add_ln813_1258' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4414 [1/1] (0.00ns)   --->   "%sext_ln813_674 = sext i14 %add_ln813_1259"   --->   Operation 4414 'sext' 'sext_ln813_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4415 [1/1] (0.75ns)   --->   "%add_ln813_1260 = add i14 %sext_ln1273_937, i14 16368"   --->   Operation 4415 'add' 'add_ln813_1260' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4416 [1/1] (0.00ns)   --->   "%sext_ln813_675 = sext i14 %add_ln813_1260"   --->   Operation 4416 'sext' 'sext_ln813_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4417 [1/1] (0.76ns)   --->   "%add_ln813_1261 = add i15 %sext_ln813_675, i15 %sext_ln813_674"   --->   Operation 4417 'add' 'add_ln813_1261' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4418 [1/1] (0.00ns)   --->   "%sext_ln813_676 = sext i15 %add_ln813_1261"   --->   Operation 4418 'sext' 'sext_ln813_676' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4419 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1262 = add i16 %sext_ln813_676, i16 %add_ln813_1258"   --->   Operation 4419 'add' 'add_ln813_1262' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1263 = add i16 %sext_ln818_258, i16 %sext_ln818_246"   --->   Operation 4420 'add' 'add_ln813_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4421 [1/1] (0.75ns)   --->   "%add_ln813_1264 = add i14 %sext_ln1273_967, i14 192"   --->   Operation 4421 'add' 'add_ln813_1264' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4422 [1/1] (0.00ns)   --->   "%sext_ln813_677 = sext i14 %add_ln813_1264"   --->   Operation 4422 'sext' 'sext_ln813_677' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4423 [1/1] (0.76ns)   --->   "%add_ln813_1265 = add i15 %sext_ln813_677, i15 %sext_ln1273_961"   --->   Operation 4423 'add' 'add_ln813_1265' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln813_678 = sext i15 %add_ln813_1265"   --->   Operation 4424 'sext' 'sext_ln813_678' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4425 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1266 = add i16 %sext_ln813_678, i16 %add_ln813_1263"   --->   Operation 4425 'add' 'add_ln813_1266' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln813_680 = sext i15 %add_ln813_1268"   --->   Operation 4426 'sext' 'sext_ln813_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4427 [1/1] (0.00ns)   --->   "%sext_ln813_681 = sext i14 %add_ln813_1269"   --->   Operation 4427 'sext' 'sext_ln813_681' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4428 [1/1] (0.75ns)   --->   "%add_ln813_1270 = add i14 %sext_ln1273_969, i14 144"   --->   Operation 4428 'add' 'add_ln813_1270' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln813_682 = sext i14 %add_ln813_1270"   --->   Operation 4429 'sext' 'sext_ln813_682' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4430 [1/1] (0.76ns)   --->   "%add_ln813_1271 = add i15 %sext_ln813_682, i15 %sext_ln813_681"   --->   Operation 4430 'add' 'add_ln813_1271' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4431 [1/1] (0.00ns)   --->   "%sext_ln813_683 = sext i15 %add_ln813_1271"   --->   Operation 4431 'sext' 'sext_ln813_683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4432 [1/1] (0.77ns)   --->   "%add_ln813_1272 = add i16 %sext_ln813_683, i16 %sext_ln813_680"   --->   Operation 4432 'add' 'add_ln813_1272' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1274 = add i16 %add_ln813_1273, i16 %sext_ln818_242"   --->   Operation 4433 'add' 'add_ln813_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4434 [1/1] (0.00ns)   --->   "%sext_ln813_686 = sext i15 %add_ln813_1277"   --->   Operation 4434 'sext' 'sext_ln813_686' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4435 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1278 = add i16 %sext_ln813_686, i16 %add_ln813_1274"   --->   Operation 4435 'add' 'add_ln813_1278' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4436 [1/1] (0.00ns)   --->   "%sext_ln813_688 = sext i14 %add_ln813_1280"   --->   Operation 4436 'sext' 'sext_ln813_688' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4437 [1/1] (0.76ns)   --->   "%add_ln813_1281 = add i15 %sext_ln813_688, i15 %sext_ln1273_955"   --->   Operation 4437 'add' 'add_ln813_1281' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln813_689 = sext i15 %add_ln813_1281"   --->   Operation 4438 'sext' 'sext_ln813_689' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4439 [1/1] (0.75ns)   --->   "%add_ln813_1282 = add i14 %sext_ln1273_933, i14 %sext_ln1273_940"   --->   Operation 4439 'add' 'add_ln813_1282' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4440 [1/1] (0.00ns)   --->   "%sext_ln813_690 = sext i14 %add_ln813_1282"   --->   Operation 4440 'sext' 'sext_ln813_690' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4441 [1/1] (0.75ns)   --->   "%add_ln813_1283 = add i14 %sext_ln1273_945, i14 %sext_ln1273_971"   --->   Operation 4441 'add' 'add_ln813_1283' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln813_691 = sext i14 %add_ln813_1283"   --->   Operation 4442 'sext' 'sext_ln813_691' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4443 [1/1] (0.76ns)   --->   "%add_ln813_1284 = add i15 %sext_ln813_691, i15 %sext_ln813_690"   --->   Operation 4443 'add' 'add_ln813_1284' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln813_692 = sext i15 %add_ln813_1284"   --->   Operation 4444 'sext' 'sext_ln813_692' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4445 [1/1] (0.77ns)   --->   "%add_ln813_1285 = add i16 %sext_ln813_692, i16 %sext_ln813_689"   --->   Operation 4445 'add' 'add_ln813_1285' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1287 = add i16 %add_ln813_1286, i16 %sext_ln818_244"   --->   Operation 4446 'add' 'add_ln813_1287' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4447 [1/1] (0.00ns)   --->   "%sext_ln813_694 = sext i15 %add_ln813_1289"   --->   Operation 4447 'sext' 'sext_ln813_694' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4448 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1290 = add i16 %sext_ln813_694, i16 %add_ln813_1287"   --->   Operation 4448 'add' 'add_ln813_1290' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1292 = add i16 %add_ln813_1291, i16 %trunc_ln818_670"   --->   Operation 4449 'add' 'add_ln813_1292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4450 [1/1] (0.75ns)   --->   "%add_ln813_1293 = add i14 %sext_ln1273_941, i14 %sext_ln1273_973"   --->   Operation 4450 'add' 'add_ln813_1293' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4451 [1/1] (0.00ns)   --->   "%sext_ln813_695 = sext i14 %add_ln813_1293"   --->   Operation 4451 'sext' 'sext_ln813_695' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4452 [1/1] (0.74ns)   --->   "%add_ln813_1294 = add i13 %sext_ln1273_966, i13 8160"   --->   Operation 4452 'add' 'add_ln813_1294' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4453 [1/1] (0.00ns)   --->   "%sext_ln813_696 = sext i13 %add_ln813_1294"   --->   Operation 4453 'sext' 'sext_ln813_696' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4454 [1/1] (0.76ns)   --->   "%add_ln813_1295 = add i15 %sext_ln813_696, i15 %sext_ln813_695"   --->   Operation 4454 'add' 'add_ln813_1295' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4455 [1/1] (0.00ns)   --->   "%sext_ln813_697 = sext i15 %add_ln813_1295"   --->   Operation 4455 'sext' 'sext_ln813_697' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4456 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1296 = add i16 %sext_ln813_697, i16 %add_ln813_1292"   --->   Operation 4456 'add' 'add_ln813_1296' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4457 [1/1] (0.00ns)   --->   "%sext_ln813_698 = sext i15 %add_ln813_1297"   --->   Operation 4457 'sext' 'sext_ln813_698' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4458 [1/1] (0.75ns)   --->   "%add_ln813_1298 = add i14 %sext_ln1273_971, i14 16176"   --->   Operation 4458 'add' 'add_ln813_1298' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4459 [1/1] (0.00ns)   --->   "%sext_ln813_699 = sext i14 %add_ln813_1298"   --->   Operation 4459 'sext' 'sext_ln813_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4460 [1/1] (0.76ns)   --->   "%add_ln813_1299 = add i15 %sext_ln813_699, i15 %sext_ln1273_946"   --->   Operation 4460 'add' 'add_ln813_1299' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln813_700 = sext i15 %add_ln813_1299"   --->   Operation 4461 'sext' 'sext_ln813_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4462 [1/1] (0.77ns)   --->   "%add_ln813_1300 = add i16 %sext_ln813_700, i16 %sext_ln813_698"   --->   Operation 4462 'add' 'add_ln813_1300' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4463 [1/1] (0.00ns)   --->   "%sext_ln813_701 = sext i14 %add_ln813_1302"   --->   Operation 4463 'sext' 'sext_ln813_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1303 = add i16 %sext_ln813_701, i16 %add_ln813_1301"   --->   Operation 4464 'add' 'add_ln813_1303' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4465 [1/1] (0.00ns)   --->   "%sext_ln813_702 = sext i14 %add_ln813_1304"   --->   Operation 4465 'sext' 'sext_ln813_702' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4466 [1/1] (0.00ns)   --->   "%sext_ln813_704 = sext i14 %add_ln813_1306"   --->   Operation 4466 'sext' 'sext_ln813_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4467 [1/1] (0.76ns)   --->   "%add_ln813_1307 = add i15 %sext_ln813_704, i15 %sext_ln813_702"   --->   Operation 4467 'add' 'add_ln813_1307' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln813_705 = sext i15 %add_ln813_1307"   --->   Operation 4468 'sext' 'sext_ln813_705' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4469 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1308 = add i16 %sext_ln813_705, i16 %add_ln813_1303"   --->   Operation 4469 'add' 'add_ln813_1308' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4470 [1/1] (0.00ns)   --->   "%sext_ln813_706 = sext i15 %add_ln813_1309"   --->   Operation 4470 'sext' 'sext_ln813_706' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4471 [1/1] (0.75ns)   --->   "%add_ln813_1310 = add i14 %sext_ln1273_975, i14 176"   --->   Operation 4471 'add' 'add_ln813_1310' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln813_707 = sext i14 %add_ln813_1310"   --->   Operation 4472 'sext' 'sext_ln813_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4473 [1/1] (0.76ns)   --->   "%add_ln813_1311 = add i15 %sext_ln813_707, i15 %sext_ln1273_964"   --->   Operation 4473 'add' 'add_ln813_1311' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4474 [1/1] (0.00ns)   --->   "%sext_ln813_708 = sext i15 %add_ln813_1311"   --->   Operation 4474 'sext' 'sext_ln813_708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4475 [1/1] (0.77ns)   --->   "%add_ln813_1312 = add i16 %sext_ln813_708, i16 %sext_ln813_706"   --->   Operation 4475 'add' 'add_ln813_1312' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1314 = add i16 %add_ln813_1313, i16 %trunc_ln818_717"   --->   Operation 4476 'add' 'add_ln813_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4477 [1/1] (0.75ns)   --->   "%add_ln813_1315 = add i14 %sext_ln1273_973, i14 16368"   --->   Operation 4477 'add' 'add_ln813_1315' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4478 [1/1] (0.00ns)   --->   "%sext_ln813_709 = sext i14 %add_ln813_1315"   --->   Operation 4478 'sext' 'sext_ln813_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4479 [1/1] (0.76ns)   --->   "%add_ln813_1316 = add i15 %sext_ln813_709, i15 %sext_ln70_156"   --->   Operation 4479 'add' 'add_ln813_1316' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln813_710 = sext i15 %add_ln813_1316"   --->   Operation 4480 'sext' 'sext_ln813_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4481 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1317 = add i16 %sext_ln813_710, i16 %add_ln813_1314"   --->   Operation 4481 'add' 'add_ln813_1317' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1318 = add i16 %trunc_ln818_719, i16 %sext_ln818_251"   --->   Operation 4482 'add' 'add_ln813_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4483 [1/1] (0.00ns)   --->   "%sext_ln813_712 = sext i14 %add_ln813_1320"   --->   Operation 4483 'sext' 'sext_ln813_712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4484 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1321 = add i16 %sext_ln813_712, i16 %add_ln813_1318"   --->   Operation 4484 'add' 'add_ln813_1321' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4485 [1/1] (0.00ns)   --->   "%sext_ln70_164 = sext i13 %trunc_ln818_852" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4485 'sext' 'sext_ln70_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4486 [1/1] (0.00ns)   --->   "%sext_ln1273_107 = sext i9 %data_buf_V_614"   --->   Operation 4486 'sext' 'sext_ln1273_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4487 [1/1] (1.46ns)   --->   "%r_V_902 = mul i17 %sext_ln1273_568, i17 73"   --->   Operation 4487 'mul' 'r_V_902' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4488 [1/1] (0.00ns)   --->   "%trunc_ln818_856 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_902, i32 2, i32 16"   --->   Operation 4488 'partselect' 'trunc_ln818_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4489 [1/1] (0.00ns)   --->   "%sext_ln818_264 = sext i15 %trunc_ln818_856"   --->   Operation 4489 'sext' 'sext_ln818_264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4490 [1/1] (1.46ns)   --->   "%r_V_903 = mul i16 %sext_ln1273_567, i16 65487"   --->   Operation 4490 'mul' 'r_V_903' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4491 [1/1] (0.00ns)   --->   "%trunc_ln818_857 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_903, i32 2, i32 15"   --->   Operation 4491 'partselect' 'trunc_ln818_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln818_265 = sext i14 %trunc_ln818_857"   --->   Operation 4492 'sext' 'sext_ln818_265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4493 [1/1] (1.46ns)   --->   "%r_V_904 = mul i17 %sext_ln1273_568, i17 130971"   --->   Operation 4493 'mul' 'r_V_904' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4494 [1/1] (0.00ns)   --->   "%trunc_ln818_859 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_904, i32 2, i32 16"   --->   Operation 4494 'partselect' 'trunc_ln818_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln818_266 = sext i15 %trunc_ln818_859"   --->   Operation 4495 'sext' 'sext_ln818_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4496 [1/1] (1.46ns)   --->   "%r_V_905 = mul i18 %sext_ln1273_107, i18 261990"   --->   Operation 4496 'mul' 'r_V_905' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4497 [1/1] (0.00ns)   --->   "%trunc_ln818_764 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_905, i32 2, i32 17"   --->   Operation 4497 'partselect' 'trunc_ln818_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln1273_980 = sext i13 %trunc_ln818_861"   --->   Operation 4498 'sext' 'sext_ln1273_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4499 [1/1] (0.00ns)   --->   "%shl_ln1273_387 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_614, i6 0"   --->   Operation 4499 'bitconcatenate' 'shl_ln1273_387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln1273_570 = sext i15 %shl_ln1273_387"   --->   Operation 4500 'sext' 'sext_ln1273_570' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4501 [1/1] (0.77ns)   --->   "%r_V_910 = sub i16 %sext_ln1273_567, i16 %sext_ln1273_570"   --->   Operation 4501 'sub' 'r_V_910' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4502 [1/1] (0.00ns)   --->   "%trunc_ln818_864 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_910, i32 2, i32 15"   --->   Operation 4502 'partselect' 'trunc_ln818_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln818_268 = sext i14 %trunc_ln818_864"   --->   Operation 4503 'sext' 'sext_ln818_268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln818_269 = sext i15 %trunc_ln818_865"   --->   Operation 4504 'sext' 'sext_ln818_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4505 [1/1] (0.00ns)   --->   "%sext_ln1273_982 = sext i13 %trunc_ln818_867"   --->   Operation 4505 'sext' 'sext_ln1273_982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4506 [1/1] (0.00ns)   --->   "%shl_ln1273_388 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_616, i5 0"   --->   Operation 4506 'bitconcatenate' 'shl_ln1273_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln1273_575 = sext i14 %shl_ln1273_388"   --->   Operation 4507 'sext' 'sext_ln1273_575' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4508 [1/1] (0.00ns)   --->   "%shl_ln1273_389 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_616, i2 0"   --->   Operation 4508 'bitconcatenate' 'shl_ln1273_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln1273_576 = sext i11 %shl_ln1273_389"   --->   Operation 4509 'sext' 'sext_ln1273_576' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4510 [1/1] (0.76ns)   --->   "%r_V_919 = sub i15 %sext_ln1273_576, i15 %sext_ln1273_575"   --->   Operation 4510 'sub' 'r_V_919' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4511 [1/1] (0.00ns)   --->   "%trunc_ln818_873 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_919, i32 2, i32 14"   --->   Operation 4511 'partselect' 'trunc_ln818_873' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4512 [1/1] (0.00ns)   --->   "%sext_ln1273_985 = sext i13 %trunc_ln818_873"   --->   Operation 4512 'sext' 'sext_ln1273_985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4513 [1/1] (0.00ns)   --->   "%sext_ln1273_986 = sext i13 %trunc_ln818_874"   --->   Operation 4513 'sext' 'sext_ln1273_986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln1273_579 = sext i9 %data_buf_V_617"   --->   Operation 4514 'sext' 'sext_ln1273_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln1273_989 = sext i13 %trunc_ln818_877"   --->   Operation 4515 'sext' 'sext_ln1273_989' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln1273_990 = sext i13 %trunc_ln818_878"   --->   Operation 4516 'sext' 'sext_ln1273_990' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4517 [1/1] (0.00ns)   --->   "%sext_ln1273_991 = sext i13 %trunc_ln818_879"   --->   Operation 4517 'sext' 'sext_ln1273_991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4518 [1/1] (0.00ns)   --->   "%shl_ln1273_392 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_617, i4 0"   --->   Operation 4518 'bitconcatenate' 'shl_ln1273_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4519 [1/1] (0.00ns)   --->   "%sext_ln1273_582 = sext i13 %shl_ln1273_392"   --->   Operation 4519 'sext' 'sext_ln1273_582' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_383 = sub i14 0, i14 %sext_ln1273_582"   --->   Operation 4520 'sub' 'sub_ln1273_383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4521 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_927 = sub i14 %sub_ln1273_383, i14 %sext_ln1273_579"   --->   Operation 4521 'sub' 'r_V_927' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4522 [1/1] (0.00ns)   --->   "%trunc_ln818_881 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_927, i32 2, i32 13"   --->   Operation 4522 'partselect' 'trunc_ln818_881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln818_273 = sext i12 %trunc_ln818_881"   --->   Operation 4523 'sext' 'sext_ln818_273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4524 [1/1] (0.00ns)   --->   "%sext_ln1273_994 = sext i13 %trunc_ln818_883"   --->   Operation 4524 'sext' 'sext_ln1273_994' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4525 [1/1] (0.00ns)   --->   "%sext_ln1273_995 = sext i13 %trunc_ln818_884"   --->   Operation 4525 'sext' 'sext_ln1273_995' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln1273_996 = sext i13 %trunc_ln818_886"   --->   Operation 4526 'sext' 'sext_ln1273_996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4527 [1/1] (0.00ns)   --->   "%shl_ln1273_395 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_619, i6 0"   --->   Operation 4527 'bitconcatenate' 'shl_ln1273_395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4528 [1/1] (0.00ns)   --->   "%sext_ln1273_588 = sext i15 %shl_ln1273_395"   --->   Operation 4528 'sext' 'sext_ln1273_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4529 [1/1] (0.00ns)   --->   "%shl_ln1273_396 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_619, i3 0"   --->   Operation 4529 'bitconcatenate' 'shl_ln1273_396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4530 [1/1] (0.00ns)   --->   "%sext_ln1273_589 = sext i12 %shl_ln1273_396"   --->   Operation 4530 'sext' 'sext_ln1273_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4531 [1/1] (0.77ns)   --->   "%r_V_933 = sub i16 %sext_ln1273_589, i16 %sext_ln1273_588"   --->   Operation 4531 'sub' 'r_V_933' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4532 [1/1] (0.00ns)   --->   "%trunc_ln818_887 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_933, i32 2, i32 15"   --->   Operation 4532 'partselect' 'trunc_ln818_887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4533 [1/1] (0.00ns)   --->   "%sext_ln818_274 = sext i14 %trunc_ln818_887"   --->   Operation 4533 'sext' 'sext_ln818_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln1273_997 = sext i14 %trunc_ln818_889"   --->   Operation 4534 'sext' 'sext_ln1273_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4535 [1/1] (1.46ns)   --->   "%r_V_943 = mul i17 %sext_ln1273_593, i17 102"   --->   Operation 4535 'mul' 'r_V_943' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4536 [1/1] (0.00ns)   --->   "%trunc_ln818_896 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_943, i32 2, i32 16"   --->   Operation 4536 'partselect' 'trunc_ln818_896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln818_277 = sext i15 %trunc_ln818_896"   --->   Operation 4537 'sext' 'sext_ln818_277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4538 [1/1] (1.46ns)   --->   "%r_V_944 = mul i17 %sext_ln1273_593, i17 130965"   --->   Operation 4538 'mul' 'r_V_944' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4539 [1/1] (0.00ns)   --->   "%trunc_ln818_897 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_944, i32 2, i32 16"   --->   Operation 4539 'partselect' 'trunc_ln818_897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4540 [1/1] (0.00ns)   --->   "%sext_ln818_278 = sext i15 %trunc_ln818_897"   --->   Operation 4540 'sext' 'sext_ln818_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln1273_1002 = sext i13 %trunc_ln818_899"   --->   Operation 4541 'sext' 'sext_ln1273_1002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4542 [1/1] (1.46ns)   --->   "%r_V_947 = mul i18 %sext_ln1273_114, i18 143"   --->   Operation 4542 'mul' 'r_V_947' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4543 [1/1] (0.00ns)   --->   "%trunc_ln818_811 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_947, i32 2, i32 17"   --->   Operation 4543 'partselect' 'trunc_ln818_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4544 [1/1] (1.46ns)   --->   "%r_V_948 = mul i17 %sext_ln1273_593, i17 130950"   --->   Operation 4544 'mul' 'r_V_948' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4545 [1/1] (0.00ns)   --->   "%trunc_ln818_901 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_948, i32 2, i32 16"   --->   Operation 4545 'partselect' 'trunc_ln818_901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4546 [1/1] (0.00ns)   --->   "%sext_ln818_280 = sext i15 %trunc_ln818_901"   --->   Operation 4546 'sext' 'sext_ln818_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4547 [1/1] (1.46ns)   --->   "%r_V_949 = mul i18 %sext_ln1273_114, i18 139"   --->   Operation 4547 'mul' 'r_V_949' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4548 [1/1] (0.00ns)   --->   "%trunc_ln818_813 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_949, i32 2, i32 17"   --->   Operation 4548 'partselect' 'trunc_ln818_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4549 [1/1] (0.00ns)   --->   "%sext_ln70_170 = sext i14 %trunc_ln818_902" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4549 'sext' 'sext_ln70_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4550 [1/1] (0.00ns)   --->   "%sext_ln1273_1004 = sext i14 %trunc_ln818_904"   --->   Operation 4550 'sext' 'sext_ln1273_1004' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4551 [1/1] (0.00ns)   --->   "%sext_ln1273_116 = sext i9 %data_buf_V_623"   --->   Operation 4551 'sext' 'sext_ln1273_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4552 [1/1] (1.46ns)   --->   "%r_V_957 = mul i18 %sext_ln1273_116, i18 146"   --->   Operation 4552 'mul' 'r_V_957' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4553 [1/1] (0.00ns)   --->   "%trunc_ln818_822 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_957, i32 2, i32 17"   --->   Operation 4553 'partselect' 'trunc_ln818_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln1273_1010 = sext i14 %trunc_ln818_915"   --->   Operation 4554 'sext' 'sext_ln1273_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4555 [1/1] (1.46ns)   --->   "%r_V_963 = mul i18 %sext_ln1273_116, i18 138"   --->   Operation 4555 'mul' 'r_V_963' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4556 [1/1] (0.00ns)   --->   "%trunc_ln818_828 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_963, i32 2, i32 17"   --->   Operation 4556 'partselect' 'trunc_ln818_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4557 [1/1] (0.00ns)   --->   "%sext_ln1273_1013 = sext i13 %trunc_ln818_920"   --->   Operation 4557 'sext' 'sext_ln1273_1013' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln1273_1015 = sext i12 %trunc_ln818_921"   --->   Operation 4558 'sext' 'sext_ln1273_1015' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4559 [1/1] (0.00ns)   --->   "%sext_ln1273_1016 = sext i13 %trunc_ln818_923"   --->   Operation 4559 'sext' 'sext_ln1273_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln1273_1018 = sext i13 %trunc_ln818_925"   --->   Operation 4560 'sext' 'sext_ln1273_1018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4561 [1/1] (0.00ns)   --->   "%sext_ln1273_1020 = sext i13 %trunc_ln818_927"   --->   Operation 4561 'sext' 'sext_ln1273_1020' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4562 [1/1] (0.00ns)   --->   "%sext_ln1273_1022 = sext i13 %trunc_ln818_929"   --->   Operation 4562 'sext' 'sext_ln1273_1022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln1273_1024 = sext i13 %trunc_ln818_931"   --->   Operation 4563 'sext' 'sext_ln1273_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4564 [1/1] (0.00ns)   --->   "%sext_ln813_713 = sext i15 %add_ln813_1322"   --->   Operation 4564 'sext' 'sext_ln813_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1323 = add i16 %sext_ln813_713, i16 %sext_ln818_269"   --->   Operation 4565 'add' 'add_ln813_1323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4566 [1/1] (0.00ns)   --->   "%sext_ln813_714 = sext i14 %add_ln813_1324"   --->   Operation 4566 'sext' 'sext_ln813_714' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4567 [1/1] (0.75ns)   --->   "%add_ln813_1325 = add i14 %sext_ln1273_996, i14 16352"   --->   Operation 4567 'add' 'add_ln813_1325' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4568 [1/1] (0.00ns)   --->   "%sext_ln813_715 = sext i14 %add_ln813_1325"   --->   Operation 4568 'sext' 'sext_ln813_715' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4569 [1/1] (0.76ns)   --->   "%add_ln813_1326 = add i15 %sext_ln813_715, i15 %sext_ln813_714"   --->   Operation 4569 'add' 'add_ln813_1326' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4570 [1/1] (0.00ns)   --->   "%sext_ln813_716 = sext i15 %add_ln813_1326"   --->   Operation 4570 'sext' 'sext_ln813_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4571 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1327 = add i16 %sext_ln813_716, i16 %add_ln813_1323"   --->   Operation 4571 'add' 'add_ln813_1327' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4572 [1/1] (0.76ns)   --->   "%add_ln813_1328 = add i15 %sext_ln1273_997, i15 32656"   --->   Operation 4572 'add' 'add_ln813_1328' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4573 [1/1] (0.00ns)   --->   "%sext_ln813_717 = sext i15 %add_ln813_1328"   --->   Operation 4573 'sext' 'sext_ln813_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4574 [1/1] (0.77ns)   --->   "%add_ln813_1329 = add i16 %sext_ln813_717, i16 %sext_ln818_277"   --->   Operation 4574 'add' 'add_ln813_1329' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4575 [1/1] (0.00ns)   --->   "%sext_ln813_718 = sext i15 %add_ln813_1330"   --->   Operation 4575 'sext' 'sext_ln813_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4576 [1/1] (0.75ns)   --->   "%add_ln813_1331 = add i14 %sext_ln1273_1002, i14 128"   --->   Operation 4576 'add' 'add_ln813_1331' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln813_719 = sext i14 %add_ln813_1331"   --->   Operation 4577 'sext' 'sext_ln813_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4578 [1/1] (0.76ns)   --->   "%add_ln813_1332 = add i15 %sext_ln813_719, i15 %sext_ln1273_985"   --->   Operation 4578 'add' 'add_ln813_1332' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln813_720 = sext i15 %add_ln813_1332"   --->   Operation 4579 'sext' 'sext_ln813_720' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4580 [1/1] (0.77ns)   --->   "%add_ln813_1333 = add i16 %sext_ln813_720, i16 %sext_ln813_718"   --->   Operation 4580 'add' 'add_ln813_1333' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1334 = add i16 %trunc_ln818_822, i16 %sext_ln818_265"   --->   Operation 4581 'add' 'add_ln813_1334' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4582 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1337 = add i16 %add_ln813_1336, i16 %add_ln813_1334"   --->   Operation 4582 'add' 'add_ln813_1337' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4583 [1/1] (0.00ns)   --->   "%sext_ln813_722 = sext i15 %add_ln813_1338"   --->   Operation 4583 'sext' 'sext_ln813_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1339 = add i16 %sext_ln813_722, i16 %sext_ln818_278"   --->   Operation 4584 'add' 'add_ln813_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4585 [1/1] (0.75ns)   --->   "%add_ln813_1340 = add i14 %sext_ln1273_991, i14 160"   --->   Operation 4585 'add' 'add_ln813_1340' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4586 [1/1] (0.00ns)   --->   "%sext_ln813_723 = sext i14 %add_ln813_1340"   --->   Operation 4586 'sext' 'sext_ln813_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4587 [1/1] (0.76ns)   --->   "%add_ln813_1341 = add i15 %sext_ln813_723, i15 %sext_ln1273_980"   --->   Operation 4587 'add' 'add_ln813_1341' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4588 [1/1] (0.00ns)   --->   "%sext_ln813_724 = sext i15 %add_ln813_1341"   --->   Operation 4588 'sext' 'sext_ln813_724' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4589 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1342 = add i16 %sext_ln813_724, i16 %add_ln813_1339"   --->   Operation 4589 'add' 'add_ln813_1342' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1343 = add i16 %trunc_ln818_828, i16 %sext_ln818_274"   --->   Operation 4590 'add' 'add_ln813_1343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4591 [1/1] (0.75ns)   --->   "%add_ln813_1344 = add i14 %sext_ln1273_989, i14 16352"   --->   Operation 4591 'add' 'add_ln813_1344' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4592 [1/1] (0.00ns)   --->   "%sext_ln813_725 = sext i14 %add_ln813_1344"   --->   Operation 4592 'sext' 'sext_ln813_725' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4593 [1/1] (0.76ns)   --->   "%add_ln813_1345 = add i15 %sext_ln813_725, i15 %sext_ln70_170"   --->   Operation 4593 'add' 'add_ln813_1345' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln813_726 = sext i15 %add_ln813_1345"   --->   Operation 4594 'sext' 'sext_ln813_726' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4595 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1346 = add i16 %sext_ln813_726, i16 %add_ln813_1343"   --->   Operation 4595 'add' 'add_ln813_1346' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4596 [1/1] (0.00ns)   --->   "%sext_ln813_727 = sext i15 %add_ln813_1348"   --->   Operation 4596 'sext' 'sext_ln813_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1349 = add i16 %sext_ln813_727, i16 %add_ln813_1347"   --->   Operation 4597 'add' 'add_ln813_1349' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln813_728 = sext i14 %add_ln813_1350"   --->   Operation 4598 'sext' 'sext_ln813_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4599 [1/1] (0.75ns)   --->   "%add_ln813_1351 = add i14 %sext_ln1273_986, i14 16368"   --->   Operation 4599 'add' 'add_ln813_1351' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4600 [1/1] (0.00ns)   --->   "%sext_ln813_729 = sext i14 %add_ln813_1351"   --->   Operation 4600 'sext' 'sext_ln813_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4601 [1/1] (0.76ns)   --->   "%add_ln813_1352 = add i15 %sext_ln813_729, i15 %sext_ln813_728"   --->   Operation 4601 'add' 'add_ln813_1352' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4602 [1/1] (0.00ns)   --->   "%sext_ln813_730 = sext i15 %add_ln813_1352"   --->   Operation 4602 'sext' 'sext_ln813_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4603 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1353 = add i16 %sext_ln813_730, i16 %add_ln813_1349"   --->   Operation 4603 'add' 'add_ln813_1353' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1354 = add i16 %sext_ln818_280, i16 %sext_ln818_268"   --->   Operation 4604 'add' 'add_ln813_1354' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4605 [1/1] (0.75ns)   --->   "%add_ln813_1355 = add i14 %sext_ln1273_1016, i14 192"   --->   Operation 4605 'add' 'add_ln813_1355' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4606 [1/1] (0.00ns)   --->   "%sext_ln813_731 = sext i14 %add_ln813_1355"   --->   Operation 4606 'sext' 'sext_ln813_731' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4607 [1/1] (0.76ns)   --->   "%add_ln813_1356 = add i15 %sext_ln813_731, i15 %sext_ln1273_1010"   --->   Operation 4607 'add' 'add_ln813_1356' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4608 [1/1] (0.00ns)   --->   "%sext_ln813_732 = sext i15 %add_ln813_1356"   --->   Operation 4608 'sext' 'sext_ln813_732' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4609 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1357 = add i16 %sext_ln813_732, i16 %add_ln813_1354"   --->   Operation 4609 'add' 'add_ln813_1357' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4610 [1/1] (0.00ns)   --->   "%sext_ln813_734 = sext i15 %add_ln813_1359"   --->   Operation 4610 'sext' 'sext_ln813_734' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln813_735 = sext i14 %add_ln813_1360"   --->   Operation 4611 'sext' 'sext_ln813_735' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4612 [1/1] (0.75ns)   --->   "%add_ln813_1361 = add i14 %sext_ln1273_1018, i14 144"   --->   Operation 4612 'add' 'add_ln813_1361' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4613 [1/1] (0.00ns)   --->   "%sext_ln813_736 = sext i14 %add_ln813_1361"   --->   Operation 4613 'sext' 'sext_ln813_736' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4614 [1/1] (0.76ns)   --->   "%add_ln813_1362 = add i15 %sext_ln813_736, i15 %sext_ln813_735"   --->   Operation 4614 'add' 'add_ln813_1362' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4615 [1/1] (0.00ns)   --->   "%sext_ln813_737 = sext i15 %add_ln813_1362"   --->   Operation 4615 'sext' 'sext_ln813_737' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4616 [1/1] (0.77ns)   --->   "%add_ln813_1363 = add i16 %sext_ln813_737, i16 %sext_ln813_734"   --->   Operation 4616 'add' 'add_ln813_1363' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1365 = add i16 %add_ln813_1364, i16 %sext_ln818_264"   --->   Operation 4617 'add' 'add_ln813_1365' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4618 [1/1] (0.00ns)   --->   "%sext_ln813_740 = sext i15 %add_ln813_1368"   --->   Operation 4618 'sext' 'sext_ln813_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4619 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1369 = add i16 %sext_ln813_740, i16 %add_ln813_1365"   --->   Operation 4619 'add' 'add_ln813_1369' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4620 [1/1] (0.00ns)   --->   "%sext_ln813_742 = sext i14 %add_ln813_1371"   --->   Operation 4620 'sext' 'sext_ln813_742' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4621 [1/1] (0.76ns)   --->   "%add_ln813_1372 = add i15 %sext_ln813_742, i15 %sext_ln1273_1004"   --->   Operation 4621 'add' 'add_ln813_1372' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4622 [1/1] (0.00ns)   --->   "%sext_ln813_743 = sext i15 %add_ln813_1372"   --->   Operation 4622 'sext' 'sext_ln813_743' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4623 [1/1] (0.75ns)   --->   "%add_ln813_1373 = add i14 %sext_ln1273_982, i14 %sext_ln1273_989"   --->   Operation 4623 'add' 'add_ln813_1373' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln813_744 = sext i14 %add_ln813_1373"   --->   Operation 4624 'sext' 'sext_ln813_744' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4625 [1/1] (0.75ns)   --->   "%add_ln813_1374 = add i14 %sext_ln1273_994, i14 %sext_ln1273_1020"   --->   Operation 4625 'add' 'add_ln813_1374' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln813_745 = sext i14 %add_ln813_1374"   --->   Operation 4626 'sext' 'sext_ln813_745' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4627 [1/1] (0.76ns)   --->   "%add_ln813_1375 = add i15 %sext_ln813_745, i15 %sext_ln813_744"   --->   Operation 4627 'add' 'add_ln813_1375' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln813_746 = sext i15 %add_ln813_1375"   --->   Operation 4628 'sext' 'sext_ln813_746' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4629 [1/1] (0.77ns)   --->   "%add_ln813_1376 = add i16 %sext_ln813_746, i16 %sext_ln813_743"   --->   Operation 4629 'add' 'add_ln813_1376' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4630 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1378 = add i16 %add_ln813_1377, i16 %sext_ln818_266"   --->   Operation 4630 'add' 'add_ln813_1378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4631 [1/1] (0.00ns)   --->   "%sext_ln813_748 = sext i15 %add_ln813_1380"   --->   Operation 4631 'sext' 'sext_ln813_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4632 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1381 = add i16 %sext_ln813_748, i16 %add_ln813_1378"   --->   Operation 4632 'add' 'add_ln813_1381' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1383 = add i16 %add_ln813_1382, i16 %trunc_ln818_764"   --->   Operation 4633 'add' 'add_ln813_1383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4634 [1/1] (0.75ns)   --->   "%add_ln813_1384 = add i14 %sext_ln1273_990, i14 %sext_ln1273_1022"   --->   Operation 4634 'add' 'add_ln813_1384' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4635 [1/1] (0.00ns)   --->   "%sext_ln813_749 = sext i14 %add_ln813_1384"   --->   Operation 4635 'sext' 'sext_ln813_749' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4636 [1/1] (0.74ns)   --->   "%add_ln813_1385 = add i13 %sext_ln1273_1015, i13 8160"   --->   Operation 4636 'add' 'add_ln813_1385' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4637 [1/1] (0.00ns)   --->   "%sext_ln813_750 = sext i13 %add_ln813_1385"   --->   Operation 4637 'sext' 'sext_ln813_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4638 [1/1] (0.76ns)   --->   "%add_ln813_1386 = add i15 %sext_ln813_750, i15 %sext_ln813_749"   --->   Operation 4638 'add' 'add_ln813_1386' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4639 [1/1] (0.00ns)   --->   "%sext_ln813_751 = sext i15 %add_ln813_1386"   --->   Operation 4639 'sext' 'sext_ln813_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4640 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1387 = add i16 %sext_ln813_751, i16 %add_ln813_1383"   --->   Operation 4640 'add' 'add_ln813_1387' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4641 [1/1] (0.00ns)   --->   "%sext_ln813_752 = sext i15 %add_ln813_1388"   --->   Operation 4641 'sext' 'sext_ln813_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4642 [1/1] (0.75ns)   --->   "%add_ln813_1389 = add i14 %sext_ln1273_1020, i14 16176"   --->   Operation 4642 'add' 'add_ln813_1389' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4643 [1/1] (0.00ns)   --->   "%sext_ln813_753 = sext i14 %add_ln813_1389"   --->   Operation 4643 'sext' 'sext_ln813_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4644 [1/1] (0.76ns)   --->   "%add_ln813_1390 = add i15 %sext_ln813_753, i15 %sext_ln1273_995"   --->   Operation 4644 'add' 'add_ln813_1390' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4645 [1/1] (0.00ns)   --->   "%sext_ln813_754 = sext i15 %add_ln813_1390"   --->   Operation 4645 'sext' 'sext_ln813_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4646 [1/1] (0.77ns)   --->   "%add_ln813_1391 = add i16 %sext_ln813_754, i16 %sext_ln813_752"   --->   Operation 4646 'add' 'add_ln813_1391' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4647 [1/1] (0.00ns)   --->   "%sext_ln813_755 = sext i14 %add_ln813_1393"   --->   Operation 4647 'sext' 'sext_ln813_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1394 = add i16 %sext_ln813_755, i16 %add_ln813_1392"   --->   Operation 4648 'add' 'add_ln813_1394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4649 [1/1] (0.00ns)   --->   "%sext_ln813_756 = sext i14 %add_ln813_1395"   --->   Operation 4649 'sext' 'sext_ln813_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln813_758 = sext i14 %add_ln813_1397"   --->   Operation 4650 'sext' 'sext_ln813_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4651 [1/1] (0.76ns)   --->   "%add_ln813_1398 = add i15 %sext_ln813_758, i15 %sext_ln813_756"   --->   Operation 4651 'add' 'add_ln813_1398' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4652 [1/1] (0.00ns)   --->   "%sext_ln813_759 = sext i15 %add_ln813_1398"   --->   Operation 4652 'sext' 'sext_ln813_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4653 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1399 = add i16 %sext_ln813_759, i16 %add_ln813_1394"   --->   Operation 4653 'add' 'add_ln813_1399' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4654 [1/1] (0.00ns)   --->   "%sext_ln813_760 = sext i15 %add_ln813_1400"   --->   Operation 4654 'sext' 'sext_ln813_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4655 [1/1] (0.75ns)   --->   "%add_ln813_1401 = add i14 %sext_ln1273_1024, i14 176"   --->   Operation 4655 'add' 'add_ln813_1401' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln813_761 = sext i14 %add_ln813_1401"   --->   Operation 4656 'sext' 'sext_ln813_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4657 [1/1] (0.76ns)   --->   "%add_ln813_1402 = add i15 %sext_ln813_761, i15 %sext_ln1273_1013"   --->   Operation 4657 'add' 'add_ln813_1402' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4658 [1/1] (0.00ns)   --->   "%sext_ln813_762 = sext i15 %add_ln813_1402"   --->   Operation 4658 'sext' 'sext_ln813_762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4659 [1/1] (0.77ns)   --->   "%add_ln813_1403 = add i16 %sext_ln813_762, i16 %sext_ln813_760"   --->   Operation 4659 'add' 'add_ln813_1403' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1405 = add i16 %add_ln813_1404, i16 %trunc_ln818_811"   --->   Operation 4660 'add' 'add_ln813_1405' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4661 [1/1] (0.75ns)   --->   "%add_ln813_1406 = add i14 %sext_ln1273_1022, i14 16368"   --->   Operation 4661 'add' 'add_ln813_1406' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4662 [1/1] (0.00ns)   --->   "%sext_ln813_763 = sext i14 %add_ln813_1406"   --->   Operation 4662 'sext' 'sext_ln813_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4663 [1/1] (0.76ns)   --->   "%add_ln813_1407 = add i15 %sext_ln813_763, i15 %sext_ln70_164"   --->   Operation 4663 'add' 'add_ln813_1407' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4664 [1/1] (0.00ns)   --->   "%sext_ln813_764 = sext i15 %add_ln813_1407"   --->   Operation 4664 'sext' 'sext_ln813_764' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4665 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1408 = add i16 %sext_ln813_764, i16 %add_ln813_1405"   --->   Operation 4665 'add' 'add_ln813_1408' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1409 = add i16 %trunc_ln818_813, i16 %sext_ln818_273"   --->   Operation 4666 'add' 'add_ln813_1409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4667 [1/1] (0.00ns)   --->   "%sext_ln813_766 = sext i14 %add_ln813_1411"   --->   Operation 4667 'sext' 'sext_ln813_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4668 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1412 = add i16 %sext_ln813_766, i16 %add_ln813_1409"   --->   Operation 4668 'add' 'add_ln813_1412' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln70_172 = sext i13 %trunc_ln818_935" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4669 'sext' 'sext_ln70_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4670 [1/1] (0.00ns)   --->   "%sext_ln1273_122 = sext i9 %data_buf_V_629"   --->   Operation 4670 'sext' 'sext_ln1273_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4671 [1/1] (1.46ns)   --->   "%r_V_985 = mul i17 %sext_ln1273_635, i17 73"   --->   Operation 4671 'mul' 'r_V_985' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4672 [1/1] (0.00ns)   --->   "%trunc_ln818_939 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_985, i32 2, i32 16"   --->   Operation 4672 'partselect' 'trunc_ln818_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln818_286 = sext i15 %trunc_ln818_939"   --->   Operation 4673 'sext' 'sext_ln818_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4674 [1/1] (1.46ns)   --->   "%r_V_986 = mul i16 %sext_ln1273_634, i16 65487"   --->   Operation 4674 'mul' 'r_V_986' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4675 [1/1] (0.00ns)   --->   "%trunc_ln818_940 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_986, i32 2, i32 15"   --->   Operation 4675 'partselect' 'trunc_ln818_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln818_287 = sext i14 %trunc_ln818_940"   --->   Operation 4676 'sext' 'sext_ln818_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4677 [1/1] (1.46ns)   --->   "%r_V_987 = mul i17 %sext_ln1273_635, i17 130971"   --->   Operation 4677 'mul' 'r_V_987' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4678 [1/1] (0.00ns)   --->   "%trunc_ln818_941 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_987, i32 2, i32 16"   --->   Operation 4678 'partselect' 'trunc_ln818_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln818_288 = sext i15 %trunc_ln818_941"   --->   Operation 4679 'sext' 'sext_ln818_288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4680 [1/1] (1.46ns)   --->   "%r_V_988 = mul i18 %sext_ln1273_122, i18 261990"   --->   Operation 4680 'mul' 'r_V_988' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4681 [1/1] (0.00ns)   --->   "%trunc_ln818_858 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_988, i32 2, i32 17"   --->   Operation 4681 'partselect' 'trunc_ln818_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4682 [1/1] (0.00ns)   --->   "%sext_ln1273_1029 = sext i13 %trunc_ln818_943"   --->   Operation 4682 'sext' 'sext_ln1273_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4683 [1/1] (0.00ns)   --->   "%shl_ln1273_416 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_629, i6 0"   --->   Operation 4683 'bitconcatenate' 'shl_ln1273_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4684 [1/1] (0.00ns)   --->   "%sext_ln1273_637 = sext i15 %shl_ln1273_416"   --->   Operation 4684 'sext' 'sext_ln1273_637' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4685 [1/1] (0.77ns)   --->   "%r_V_993 = sub i16 %sext_ln1273_634, i16 %sext_ln1273_637"   --->   Operation 4685 'sub' 'r_V_993' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4686 [1/1] (0.00ns)   --->   "%trunc_ln818_946 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_993, i32 2, i32 15"   --->   Operation 4686 'partselect' 'trunc_ln818_946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln818_290 = sext i14 %trunc_ln818_946"   --->   Operation 4687 'sext' 'sext_ln818_290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4688 [1/1] (0.00ns)   --->   "%sext_ln818_291 = sext i15 %trunc_ln818_947"   --->   Operation 4688 'sext' 'sext_ln818_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4689 [1/1] (0.00ns)   --->   "%sext_ln1273_1031 = sext i13 %trunc_ln818_949"   --->   Operation 4689 'sext' 'sext_ln1273_1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4690 [1/1] (0.00ns)   --->   "%shl_ln1273_417 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_631, i5 0"   --->   Operation 4690 'bitconcatenate' 'shl_ln1273_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4691 [1/1] (0.00ns)   --->   "%sext_ln1273_642 = sext i14 %shl_ln1273_417"   --->   Operation 4691 'sext' 'sext_ln1273_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4692 [1/1] (0.00ns)   --->   "%shl_ln1273_418 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_631, i2 0"   --->   Operation 4692 'bitconcatenate' 'shl_ln1273_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln1273_643 = sext i11 %shl_ln1273_418"   --->   Operation 4693 'sext' 'sext_ln1273_643' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4694 [1/1] (0.76ns)   --->   "%r_V_1002 = sub i15 %sext_ln1273_643, i15 %sext_ln1273_642"   --->   Operation 4694 'sub' 'r_V_1002' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4695 [1/1] (0.00ns)   --->   "%trunc_ln818_956 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1002, i32 2, i32 14"   --->   Operation 4695 'partselect' 'trunc_ln818_956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4696 [1/1] (0.00ns)   --->   "%sext_ln1273_1034 = sext i13 %trunc_ln818_956"   --->   Operation 4696 'sext' 'sext_ln1273_1034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln1273_1035 = sext i13 %trunc_ln818_957"   --->   Operation 4697 'sext' 'sext_ln1273_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln1273_646 = sext i9 %data_buf_V_632"   --->   Operation 4698 'sext' 'sext_ln1273_646' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4699 [1/1] (0.00ns)   --->   "%sext_ln1273_1038 = sext i13 %trunc_ln818_960"   --->   Operation 4699 'sext' 'sext_ln1273_1038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4700 [1/1] (0.00ns)   --->   "%sext_ln1273_1039 = sext i13 %trunc_ln818_961"   --->   Operation 4700 'sext' 'sext_ln1273_1039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln1273_1040 = sext i13 %trunc_ln818_962"   --->   Operation 4701 'sext' 'sext_ln1273_1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4702 [1/1] (0.00ns)   --->   "%shl_ln1273_421 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_632, i4 0"   --->   Operation 4702 'bitconcatenate' 'shl_ln1273_421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4703 [1/1] (0.00ns)   --->   "%sext_ln1273_649 = sext i13 %shl_ln1273_421"   --->   Operation 4703 'sext' 'sext_ln1273_649' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_411 = sub i14 0, i14 %sext_ln1273_649"   --->   Operation 4704 'sub' 'sub_ln1273_411' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4705 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_1010 = sub i14 %sub_ln1273_411, i14 %sext_ln1273_646"   --->   Operation 4705 'sub' 'r_V_1010' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4706 [1/1] (0.00ns)   --->   "%trunc_ln818_964 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1010, i32 2, i32 13"   --->   Operation 4706 'partselect' 'trunc_ln818_964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4707 [1/1] (0.00ns)   --->   "%sext_ln818_295 = sext i12 %trunc_ln818_964"   --->   Operation 4707 'sext' 'sext_ln818_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln1273_1043 = sext i13 %trunc_ln818_966"   --->   Operation 4708 'sext' 'sext_ln1273_1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4709 [1/1] (0.00ns)   --->   "%sext_ln1273_1044 = sext i13 %trunc_ln818_967"   --->   Operation 4709 'sext' 'sext_ln1273_1044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln1273_1045 = sext i13 %trunc_ln818_969"   --->   Operation 4710 'sext' 'sext_ln1273_1045' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4711 [1/1] (0.00ns)   --->   "%shl_ln1273_424 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_634, i6 0"   --->   Operation 4711 'bitconcatenate' 'shl_ln1273_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4712 [1/1] (0.00ns)   --->   "%sext_ln1273_655 = sext i15 %shl_ln1273_424"   --->   Operation 4712 'sext' 'sext_ln1273_655' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4713 [1/1] (0.00ns)   --->   "%shl_ln1273_425 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_634, i3 0"   --->   Operation 4713 'bitconcatenate' 'shl_ln1273_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln1273_656 = sext i12 %shl_ln1273_425"   --->   Operation 4714 'sext' 'sext_ln1273_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4715 [1/1] (0.77ns)   --->   "%r_V_1016 = sub i16 %sext_ln1273_656, i16 %sext_ln1273_655"   --->   Operation 4715 'sub' 'r_V_1016' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4716 [1/1] (0.00ns)   --->   "%trunc_ln818_970 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1016, i32 2, i32 15"   --->   Operation 4716 'partselect' 'trunc_ln818_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4717 [1/1] (0.00ns)   --->   "%sext_ln818_296 = sext i14 %trunc_ln818_970"   --->   Operation 4717 'sext' 'sext_ln818_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln1273_1046 = sext i14 %trunc_ln818_972"   --->   Operation 4718 'sext' 'sext_ln1273_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4719 [1/1] (1.46ns)   --->   "%r_V_1026 = mul i17 %sext_ln1273_660, i17 102"   --->   Operation 4719 'mul' 'r_V_1026' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4720 [1/1] (0.00ns)   --->   "%trunc_ln818_979 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1026, i32 2, i32 16"   --->   Operation 4720 'partselect' 'trunc_ln818_979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln818_299 = sext i15 %trunc_ln818_979"   --->   Operation 4721 'sext' 'sext_ln818_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4722 [1/1] (1.46ns)   --->   "%r_V_1027 = mul i17 %sext_ln1273_660, i17 130965"   --->   Operation 4722 'mul' 'r_V_1027' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4723 [1/1] (0.00ns)   --->   "%trunc_ln818_980 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1027, i32 2, i32 16"   --->   Operation 4723 'partselect' 'trunc_ln818_980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4724 [1/1] (0.00ns)   --->   "%sext_ln818_300 = sext i15 %trunc_ln818_980"   --->   Operation 4724 'sext' 'sext_ln818_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4725 [1/1] (0.00ns)   --->   "%sext_ln1273_1051 = sext i13 %trunc_ln818_981"   --->   Operation 4725 'sext' 'sext_ln1273_1051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4726 [1/1] (1.46ns)   --->   "%r_V_1030 = mul i18 %sext_ln1273_129, i18 143"   --->   Operation 4726 'mul' 'r_V_1030' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4727 [1/1] (0.00ns)   --->   "%trunc_ln818_905 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1030, i32 2, i32 17"   --->   Operation 4727 'partselect' 'trunc_ln818_905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4728 [1/1] (1.46ns)   --->   "%r_V_1031 = mul i17 %sext_ln1273_660, i17 130950"   --->   Operation 4728 'mul' 'r_V_1031' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4729 [1/1] (0.00ns)   --->   "%trunc_ln818_983 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1031, i32 2, i32 16"   --->   Operation 4729 'partselect' 'trunc_ln818_983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4730 [1/1] (0.00ns)   --->   "%sext_ln818_302 = sext i15 %trunc_ln818_983"   --->   Operation 4730 'sext' 'sext_ln818_302' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4731 [1/1] (1.46ns)   --->   "%r_V_1032 = mul i18 %sext_ln1273_129, i18 139"   --->   Operation 4731 'mul' 'r_V_1032' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4732 [1/1] (0.00ns)   --->   "%trunc_ln818_907 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1032, i32 2, i32 17"   --->   Operation 4732 'partselect' 'trunc_ln818_907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4733 [1/1] (0.00ns)   --->   "%sext_ln70_178 = sext i14 %trunc_ln818_984" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4733 'sext' 'sext_ln70_178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4734 [1/1] (0.00ns)   --->   "%sext_ln1273_1053 = sext i14 %trunc_ln818_986"   --->   Operation 4734 'sext' 'sext_ln1273_1053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4735 [1/1] (0.00ns)   --->   "%sext_ln1273_131 = sext i9 %data_buf_V_638"   --->   Operation 4735 'sext' 'sext_ln1273_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4736 [1/1] (1.46ns)   --->   "%r_V_1040 = mul i18 %sext_ln1273_131, i18 146"   --->   Operation 4736 'mul' 'r_V_1040' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4737 [1/1] (0.00ns)   --->   "%trunc_ln818_916 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1040, i32 2, i32 17"   --->   Operation 4737 'partselect' 'trunc_ln818_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4738 [1/1] (0.00ns)   --->   "%sext_ln1273_1059 = sext i14 %trunc_ln818_996"   --->   Operation 4738 'sext' 'sext_ln1273_1059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4739 [1/1] (1.46ns)   --->   "%r_V_1046 = mul i18 %sext_ln1273_131, i18 138"   --->   Operation 4739 'mul' 'r_V_1046' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4740 [1/1] (0.00ns)   --->   "%trunc_ln818_922 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1046, i32 2, i32 17"   --->   Operation 4740 'partselect' 'trunc_ln818_922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4741 [1/1] (0.00ns)   --->   "%sext_ln1273_1062 = sext i13 %trunc_ln818_1002"   --->   Operation 4741 'sext' 'sext_ln1273_1062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4742 [1/1] (0.00ns)   --->   "%sext_ln1273_1064 = sext i12 %trunc_ln818_1003"   --->   Operation 4742 'sext' 'sext_ln1273_1064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln1273_1065 = sext i13 %trunc_ln818_1004"   --->   Operation 4743 'sext' 'sext_ln1273_1065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln1273_1067 = sext i13 %trunc_ln818_1006"   --->   Operation 4744 'sext' 'sext_ln1273_1067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln1273_1069 = sext i13 %trunc_ln818_1008"   --->   Operation 4745 'sext' 'sext_ln1273_1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4746 [1/1] (0.00ns)   --->   "%sext_ln1273_1071 = sext i13 %trunc_ln818_1011"   --->   Operation 4746 'sext' 'sext_ln1273_1071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4747 [1/1] (0.00ns)   --->   "%sext_ln1273_1073 = sext i13 %trunc_ln818_1013"   --->   Operation 4747 'sext' 'sext_ln1273_1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4748 [1/1] (0.00ns)   --->   "%sext_ln813_767 = sext i15 %add_ln813_1413"   --->   Operation 4748 'sext' 'sext_ln813_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1414 = add i16 %sext_ln813_767, i16 %sext_ln818_291"   --->   Operation 4749 'add' 'add_ln813_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln813_768 = sext i14 %add_ln813_1415"   --->   Operation 4750 'sext' 'sext_ln813_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4751 [1/1] (0.75ns)   --->   "%add_ln813_1416 = add i14 %sext_ln1273_1045, i14 16352"   --->   Operation 4751 'add' 'add_ln813_1416' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4752 [1/1] (0.00ns)   --->   "%sext_ln813_769 = sext i14 %add_ln813_1416"   --->   Operation 4752 'sext' 'sext_ln813_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4753 [1/1] (0.76ns)   --->   "%add_ln813_1417 = add i15 %sext_ln813_769, i15 %sext_ln813_768"   --->   Operation 4753 'add' 'add_ln813_1417' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4754 [1/1] (0.00ns)   --->   "%sext_ln813_770 = sext i15 %add_ln813_1417"   --->   Operation 4754 'sext' 'sext_ln813_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4755 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1418 = add i16 %sext_ln813_770, i16 %add_ln813_1414"   --->   Operation 4755 'add' 'add_ln813_1418' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4756 [1/1] (0.76ns)   --->   "%add_ln813_1419 = add i15 %sext_ln1273_1046, i15 32656"   --->   Operation 4756 'add' 'add_ln813_1419' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln813_771 = sext i15 %add_ln813_1419"   --->   Operation 4757 'sext' 'sext_ln813_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4758 [1/1] (0.77ns)   --->   "%add_ln813_1420 = add i16 %sext_ln813_771, i16 %sext_ln818_299"   --->   Operation 4758 'add' 'add_ln813_1420' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln813_772 = sext i15 %add_ln813_1421"   --->   Operation 4759 'sext' 'sext_ln813_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4760 [1/1] (0.75ns)   --->   "%add_ln813_1422 = add i14 %sext_ln1273_1051, i14 128"   --->   Operation 4760 'add' 'add_ln813_1422' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4761 [1/1] (0.00ns)   --->   "%sext_ln813_773 = sext i14 %add_ln813_1422"   --->   Operation 4761 'sext' 'sext_ln813_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4762 [1/1] (0.76ns)   --->   "%add_ln813_1423 = add i15 %sext_ln813_773, i15 %sext_ln1273_1034"   --->   Operation 4762 'add' 'add_ln813_1423' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4763 [1/1] (0.00ns)   --->   "%sext_ln813_774 = sext i15 %add_ln813_1423"   --->   Operation 4763 'sext' 'sext_ln813_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4764 [1/1] (0.77ns)   --->   "%add_ln813_1424 = add i16 %sext_ln813_774, i16 %sext_ln813_772"   --->   Operation 4764 'add' 'add_ln813_1424' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1425 = add i16 %trunc_ln818_916, i16 %sext_ln818_287"   --->   Operation 4765 'add' 'add_ln813_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4766 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1428 = add i16 %add_ln813_1427, i16 %add_ln813_1425"   --->   Operation 4766 'add' 'add_ln813_1428' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln813_776 = sext i15 %add_ln813_1429"   --->   Operation 4767 'sext' 'sext_ln813_776' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4768 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1430 = add i16 %sext_ln813_776, i16 %sext_ln818_300"   --->   Operation 4768 'add' 'add_ln813_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4769 [1/1] (0.75ns)   --->   "%add_ln813_1431 = add i14 %sext_ln1273_1040, i14 160"   --->   Operation 4769 'add' 'add_ln813_1431' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln813_777 = sext i14 %add_ln813_1431"   --->   Operation 4770 'sext' 'sext_ln813_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4771 [1/1] (0.76ns)   --->   "%add_ln813_1432 = add i15 %sext_ln813_777, i15 %sext_ln1273_1029"   --->   Operation 4771 'add' 'add_ln813_1432' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4772 [1/1] (0.00ns)   --->   "%sext_ln813_778 = sext i15 %add_ln813_1432"   --->   Operation 4772 'sext' 'sext_ln813_778' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4773 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1433 = add i16 %sext_ln813_778, i16 %add_ln813_1430"   --->   Operation 4773 'add' 'add_ln813_1433' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1434 = add i16 %trunc_ln818_922, i16 %sext_ln818_296"   --->   Operation 4774 'add' 'add_ln813_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4775 [1/1] (0.75ns)   --->   "%add_ln813_1435 = add i14 %sext_ln1273_1038, i14 16352"   --->   Operation 4775 'add' 'add_ln813_1435' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4776 [1/1] (0.00ns)   --->   "%sext_ln813_779 = sext i14 %add_ln813_1435"   --->   Operation 4776 'sext' 'sext_ln813_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4777 [1/1] (0.76ns)   --->   "%add_ln813_1436 = add i15 %sext_ln813_779, i15 %sext_ln70_178"   --->   Operation 4777 'add' 'add_ln813_1436' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4778 [1/1] (0.00ns)   --->   "%sext_ln813_780 = sext i15 %add_ln813_1436"   --->   Operation 4778 'sext' 'sext_ln813_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4779 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1437 = add i16 %sext_ln813_780, i16 %add_ln813_1434"   --->   Operation 4779 'add' 'add_ln813_1437' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln813_781 = sext i15 %add_ln813_1439"   --->   Operation 4780 'sext' 'sext_ln813_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1440 = add i16 %sext_ln813_781, i16 %add_ln813_1438"   --->   Operation 4781 'add' 'add_ln813_1440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln813_782 = sext i14 %add_ln813_1441"   --->   Operation 4782 'sext' 'sext_ln813_782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4783 [1/1] (0.75ns)   --->   "%add_ln813_1442 = add i14 %sext_ln1273_1035, i14 16368"   --->   Operation 4783 'add' 'add_ln813_1442' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln813_783 = sext i14 %add_ln813_1442"   --->   Operation 4784 'sext' 'sext_ln813_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4785 [1/1] (0.76ns)   --->   "%add_ln813_1443 = add i15 %sext_ln813_783, i15 %sext_ln813_782"   --->   Operation 4785 'add' 'add_ln813_1443' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4786 [1/1] (0.00ns)   --->   "%sext_ln813_784 = sext i15 %add_ln813_1443"   --->   Operation 4786 'sext' 'sext_ln813_784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4787 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1444 = add i16 %sext_ln813_784, i16 %add_ln813_1440"   --->   Operation 4787 'add' 'add_ln813_1444' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4788 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1445 = add i16 %sext_ln818_302, i16 %sext_ln818_290"   --->   Operation 4788 'add' 'add_ln813_1445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4789 [1/1] (0.75ns)   --->   "%add_ln813_1446 = add i14 %sext_ln1273_1065, i14 192"   --->   Operation 4789 'add' 'add_ln813_1446' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4790 [1/1] (0.00ns)   --->   "%sext_ln813_785 = sext i14 %add_ln813_1446"   --->   Operation 4790 'sext' 'sext_ln813_785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4791 [1/1] (0.76ns)   --->   "%add_ln813_1447 = add i15 %sext_ln813_785, i15 %sext_ln1273_1059"   --->   Operation 4791 'add' 'add_ln813_1447' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4792 [1/1] (0.00ns)   --->   "%sext_ln813_786 = sext i15 %add_ln813_1447"   --->   Operation 4792 'sext' 'sext_ln813_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4793 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1448 = add i16 %sext_ln813_786, i16 %add_ln813_1445"   --->   Operation 4793 'add' 'add_ln813_1448' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4794 [1/1] (0.00ns)   --->   "%sext_ln813_788 = sext i15 %add_ln813_1450"   --->   Operation 4794 'sext' 'sext_ln813_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4795 [1/1] (0.00ns)   --->   "%sext_ln813_789 = sext i14 %add_ln813_1451"   --->   Operation 4795 'sext' 'sext_ln813_789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4796 [1/1] (0.75ns)   --->   "%add_ln813_1452 = add i14 %sext_ln1273_1067, i14 144"   --->   Operation 4796 'add' 'add_ln813_1452' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln813_790 = sext i14 %add_ln813_1452"   --->   Operation 4797 'sext' 'sext_ln813_790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4798 [1/1] (0.76ns)   --->   "%add_ln813_1453 = add i15 %sext_ln813_790, i15 %sext_ln813_789"   --->   Operation 4798 'add' 'add_ln813_1453' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4799 [1/1] (0.00ns)   --->   "%sext_ln813_791 = sext i15 %add_ln813_1453"   --->   Operation 4799 'sext' 'sext_ln813_791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4800 [1/1] (0.77ns)   --->   "%add_ln813_1454 = add i16 %sext_ln813_791, i16 %sext_ln813_788"   --->   Operation 4800 'add' 'add_ln813_1454' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1456 = add i16 %add_ln813_1455, i16 %sext_ln818_286"   --->   Operation 4801 'add' 'add_ln813_1456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4802 [1/1] (0.00ns)   --->   "%sext_ln813_794 = sext i15 %add_ln813_1459"   --->   Operation 4802 'sext' 'sext_ln813_794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4803 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1460 = add i16 %sext_ln813_794, i16 %add_ln813_1456"   --->   Operation 4803 'add' 'add_ln813_1460' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln813_796 = sext i14 %add_ln813_1462"   --->   Operation 4804 'sext' 'sext_ln813_796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4805 [1/1] (0.76ns)   --->   "%add_ln813_1463 = add i15 %sext_ln813_796, i15 %sext_ln1273_1053"   --->   Operation 4805 'add' 'add_ln813_1463' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln813_797 = sext i15 %add_ln813_1463"   --->   Operation 4806 'sext' 'sext_ln813_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4807 [1/1] (0.75ns)   --->   "%add_ln813_1464 = add i14 %sext_ln1273_1031, i14 %sext_ln1273_1038"   --->   Operation 4807 'add' 'add_ln813_1464' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4808 [1/1] (0.00ns)   --->   "%sext_ln813_798 = sext i14 %add_ln813_1464"   --->   Operation 4808 'sext' 'sext_ln813_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4809 [1/1] (0.75ns)   --->   "%add_ln813_1465 = add i14 %sext_ln1273_1043, i14 %sext_ln1273_1069"   --->   Operation 4809 'add' 'add_ln813_1465' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4810 [1/1] (0.00ns)   --->   "%sext_ln813_799 = sext i14 %add_ln813_1465"   --->   Operation 4810 'sext' 'sext_ln813_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4811 [1/1] (0.76ns)   --->   "%add_ln813_1466 = add i15 %sext_ln813_799, i15 %sext_ln813_798"   --->   Operation 4811 'add' 'add_ln813_1466' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln813_800 = sext i15 %add_ln813_1466"   --->   Operation 4812 'sext' 'sext_ln813_800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4813 [1/1] (0.77ns)   --->   "%add_ln813_1467 = add i16 %sext_ln813_800, i16 %sext_ln813_797"   --->   Operation 4813 'add' 'add_ln813_1467' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1469 = add i16 %add_ln813_1468, i16 %sext_ln818_288"   --->   Operation 4814 'add' 'add_ln813_1469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln813_802 = sext i15 %add_ln813_1471"   --->   Operation 4815 'sext' 'sext_ln813_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4816 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1472 = add i16 %sext_ln813_802, i16 %add_ln813_1469"   --->   Operation 4816 'add' 'add_ln813_1472' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1474 = add i16 %add_ln813_1473, i16 %trunc_ln818_858"   --->   Operation 4817 'add' 'add_ln813_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4818 [1/1] (0.75ns)   --->   "%add_ln813_1475 = add i14 %sext_ln1273_1039, i14 %sext_ln1273_1071"   --->   Operation 4818 'add' 'add_ln813_1475' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4819 [1/1] (0.00ns)   --->   "%sext_ln813_803 = sext i14 %add_ln813_1475"   --->   Operation 4819 'sext' 'sext_ln813_803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4820 [1/1] (0.74ns)   --->   "%add_ln813_1476 = add i13 %sext_ln1273_1064, i13 8160"   --->   Operation 4820 'add' 'add_ln813_1476' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4821 [1/1] (0.00ns)   --->   "%sext_ln813_804 = sext i13 %add_ln813_1476"   --->   Operation 4821 'sext' 'sext_ln813_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4822 [1/1] (0.76ns)   --->   "%add_ln813_1477 = add i15 %sext_ln813_804, i15 %sext_ln813_803"   --->   Operation 4822 'add' 'add_ln813_1477' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4823 [1/1] (0.00ns)   --->   "%sext_ln813_805 = sext i15 %add_ln813_1477"   --->   Operation 4823 'sext' 'sext_ln813_805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4824 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1478 = add i16 %sext_ln813_805, i16 %add_ln813_1474"   --->   Operation 4824 'add' 'add_ln813_1478' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4825 [1/1] (0.00ns)   --->   "%sext_ln813_806 = sext i15 %add_ln813_1479"   --->   Operation 4825 'sext' 'sext_ln813_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4826 [1/1] (0.75ns)   --->   "%add_ln813_1480 = add i14 %sext_ln1273_1069, i14 16176"   --->   Operation 4826 'add' 'add_ln813_1480' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4827 [1/1] (0.00ns)   --->   "%sext_ln813_807 = sext i14 %add_ln813_1480"   --->   Operation 4827 'sext' 'sext_ln813_807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4828 [1/1] (0.76ns)   --->   "%add_ln813_1481 = add i15 %sext_ln813_807, i15 %sext_ln1273_1044"   --->   Operation 4828 'add' 'add_ln813_1481' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln813_808 = sext i15 %add_ln813_1481"   --->   Operation 4829 'sext' 'sext_ln813_808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4830 [1/1] (0.77ns)   --->   "%add_ln813_1482 = add i16 %sext_ln813_808, i16 %sext_ln813_806"   --->   Operation 4830 'add' 'add_ln813_1482' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4831 [1/1] (0.00ns)   --->   "%sext_ln813_809 = sext i14 %add_ln813_1484"   --->   Operation 4831 'sext' 'sext_ln813_809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1485 = add i16 %sext_ln813_809, i16 %add_ln813_1483"   --->   Operation 4832 'add' 'add_ln813_1485' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4833 [1/1] (0.00ns)   --->   "%sext_ln813_810 = sext i14 %add_ln813_1486"   --->   Operation 4833 'sext' 'sext_ln813_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln813_812 = sext i14 %add_ln813_1488"   --->   Operation 4834 'sext' 'sext_ln813_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4835 [1/1] (0.76ns)   --->   "%add_ln813_1489 = add i15 %sext_ln813_812, i15 %sext_ln813_810"   --->   Operation 4835 'add' 'add_ln813_1489' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln813_813 = sext i15 %add_ln813_1489"   --->   Operation 4836 'sext' 'sext_ln813_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4837 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1490 = add i16 %sext_ln813_813, i16 %add_ln813_1485"   --->   Operation 4837 'add' 'add_ln813_1490' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4838 [1/1] (0.00ns)   --->   "%sext_ln813_814 = sext i15 %add_ln813_1491"   --->   Operation 4838 'sext' 'sext_ln813_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4839 [1/1] (0.75ns)   --->   "%add_ln813_1492 = add i14 %sext_ln1273_1073, i14 176"   --->   Operation 4839 'add' 'add_ln813_1492' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4840 [1/1] (0.00ns)   --->   "%sext_ln813_815 = sext i14 %add_ln813_1492"   --->   Operation 4840 'sext' 'sext_ln813_815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4841 [1/1] (0.76ns)   --->   "%add_ln813_1493 = add i15 %sext_ln813_815, i15 %sext_ln1273_1062"   --->   Operation 4841 'add' 'add_ln813_1493' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln813_816 = sext i15 %add_ln813_1493"   --->   Operation 4842 'sext' 'sext_ln813_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4843 [1/1] (0.77ns)   --->   "%add_ln813_1494 = add i16 %sext_ln813_816, i16 %sext_ln813_814"   --->   Operation 4843 'add' 'add_ln813_1494' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1496 = add i16 %add_ln813_1495, i16 %trunc_ln818_905"   --->   Operation 4844 'add' 'add_ln813_1496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4845 [1/1] (0.75ns)   --->   "%add_ln813_1497 = add i14 %sext_ln1273_1071, i14 16368"   --->   Operation 4845 'add' 'add_ln813_1497' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln813_817 = sext i14 %add_ln813_1497"   --->   Operation 4846 'sext' 'sext_ln813_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4847 [1/1] (0.76ns)   --->   "%add_ln813_1498 = add i15 %sext_ln813_817, i15 %sext_ln70_172"   --->   Operation 4847 'add' 'add_ln813_1498' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4848 [1/1] (0.00ns)   --->   "%sext_ln813_818 = sext i15 %add_ln813_1498"   --->   Operation 4848 'sext' 'sext_ln813_818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4849 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1499 = add i16 %sext_ln813_818, i16 %add_ln813_1496"   --->   Operation 4849 'add' 'add_ln813_1499' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1500 = add i16 %trunc_ln818_907, i16 %sext_ln818_295"   --->   Operation 4850 'add' 'add_ln813_1500' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4851 [1/1] (0.00ns)   --->   "%sext_ln813_820 = sext i14 %add_ln813_1502"   --->   Operation 4851 'sext' 'sext_ln813_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4852 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1503 = add i16 %sext_ln813_820, i16 %add_ln813_1500"   --->   Operation 4852 'add' 'add_ln813_1503' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4853 [1/1] (0.00ns)   --->   "%sext_ln70_180 = sext i13 %trunc_ln818_1018" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4853 'sext' 'sext_ln70_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4854 [1/1] (0.00ns)   --->   "%sext_ln1273_137 = sext i9 %data_buf_V_644"   --->   Operation 4854 'sext' 'sext_ln1273_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4855 [1/1] (1.46ns)   --->   "%r_V_1068 = mul i17 %sext_ln1273_702, i17 73"   --->   Operation 4855 'mul' 'r_V_1068' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4856 [1/1] (0.00ns)   --->   "%trunc_ln818_1022 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1068, i32 2, i32 16"   --->   Operation 4856 'partselect' 'trunc_ln818_1022' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4857 [1/1] (0.00ns)   --->   "%sext_ln818_308 = sext i15 %trunc_ln818_1022"   --->   Operation 4857 'sext' 'sext_ln818_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4858 [1/1] (1.46ns)   --->   "%r_V_1069 = mul i16 %sext_ln1273_701, i16 65487"   --->   Operation 4858 'mul' 'r_V_1069' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4859 [1/1] (0.00ns)   --->   "%trunc_ln818_1023 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1069, i32 2, i32 15"   --->   Operation 4859 'partselect' 'trunc_ln818_1023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4860 [1/1] (0.00ns)   --->   "%sext_ln818_309 = sext i14 %trunc_ln818_1023"   --->   Operation 4860 'sext' 'sext_ln818_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4861 [1/1] (1.46ns)   --->   "%r_V_1070 = mul i17 %sext_ln1273_702, i17 130971"   --->   Operation 4861 'mul' 'r_V_1070' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4862 [1/1] (0.00ns)   --->   "%trunc_ln818_1024 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1070, i32 2, i32 16"   --->   Operation 4862 'partselect' 'trunc_ln818_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln818_310 = sext i15 %trunc_ln818_1024"   --->   Operation 4863 'sext' 'sext_ln818_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4864 [1/1] (1.46ns)   --->   "%r_V_1071 = mul i18 %sext_ln1273_137, i18 261990"   --->   Operation 4864 'mul' 'r_V_1071' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4865 [1/1] (0.00ns)   --->   "%trunc_ln818_952 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1071, i32 2, i32 17"   --->   Operation 4865 'partselect' 'trunc_ln818_952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4866 [1/1] (0.00ns)   --->   "%sext_ln1273_1078 = sext i13 %trunc_ln818_1026"   --->   Operation 4866 'sext' 'sext_ln1273_1078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4867 [1/1] (0.00ns)   --->   "%shl_ln1273_445 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_644, i6 0"   --->   Operation 4867 'bitconcatenate' 'shl_ln1273_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln1273_704 = sext i15 %shl_ln1273_445"   --->   Operation 4868 'sext' 'sext_ln1273_704' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4869 [1/1] (0.77ns)   --->   "%r_V_1076 = sub i16 %sext_ln1273_701, i16 %sext_ln1273_704"   --->   Operation 4869 'sub' 'r_V_1076' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4870 [1/1] (0.00ns)   --->   "%trunc_ln818_1029 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1076, i32 2, i32 15"   --->   Operation 4870 'partselect' 'trunc_ln818_1029' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4871 [1/1] (0.00ns)   --->   "%sext_ln818_312 = sext i14 %trunc_ln818_1029"   --->   Operation 4871 'sext' 'sext_ln818_312' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4872 [1/1] (0.00ns)   --->   "%sext_ln818_313 = sext i15 %trunc_ln818_1030"   --->   Operation 4872 'sext' 'sext_ln818_313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4873 [1/1] (0.00ns)   --->   "%sext_ln1273_1080 = sext i13 %trunc_ln818_1032"   --->   Operation 4873 'sext' 'sext_ln1273_1080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4874 [1/1] (0.00ns)   --->   "%shl_ln1273_446 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %data_buf_V_646, i5 0"   --->   Operation 4874 'bitconcatenate' 'shl_ln1273_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4875 [1/1] (0.00ns)   --->   "%sext_ln1273_709 = sext i14 %shl_ln1273_446"   --->   Operation 4875 'sext' 'sext_ln1273_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4876 [1/1] (0.00ns)   --->   "%shl_ln1273_447 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %data_buf_V_646, i2 0"   --->   Operation 4876 'bitconcatenate' 'shl_ln1273_447' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4877 [1/1] (0.00ns)   --->   "%sext_ln1273_710 = sext i11 %shl_ln1273_447"   --->   Operation 4877 'sext' 'sext_ln1273_710' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4878 [1/1] (0.76ns)   --->   "%r_V_1085 = sub i15 %sext_ln1273_710, i15 %sext_ln1273_709"   --->   Operation 4878 'sub' 'r_V_1085' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4879 [1/1] (0.00ns)   --->   "%trunc_ln818_1038 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %r_V_1085, i32 2, i32 14"   --->   Operation 4879 'partselect' 'trunc_ln818_1038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4880 [1/1] (0.00ns)   --->   "%sext_ln1273_1083 = sext i13 %trunc_ln818_1038"   --->   Operation 4880 'sext' 'sext_ln1273_1083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4881 [1/1] (0.00ns)   --->   "%sext_ln1273_1084 = sext i13 %trunc_ln818_1039"   --->   Operation 4881 'sext' 'sext_ln1273_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln1273_713 = sext i9 %data_buf_V_647"   --->   Operation 4882 'sext' 'sext_ln1273_713' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln1273_1087 = sext i13 %trunc_ln818_1042"   --->   Operation 4883 'sext' 'sext_ln1273_1087' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4884 [1/1] (0.00ns)   --->   "%sext_ln1273_1088 = sext i13 %trunc_ln818_1043"   --->   Operation 4884 'sext' 'sext_ln1273_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4885 [1/1] (0.00ns)   --->   "%sext_ln1273_1089 = sext i13 %trunc_ln818_1044"   --->   Operation 4885 'sext' 'sext_ln1273_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4886 [1/1] (0.00ns)   --->   "%shl_ln1273_450 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i9.i4, i9 %data_buf_V_647, i4 0"   --->   Operation 4886 'bitconcatenate' 'shl_ln1273_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln1273_716 = sext i13 %shl_ln1273_450"   --->   Operation 4887 'sext' 'sext_ln1273_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_439 = sub i14 0, i14 %sext_ln1273_716"   --->   Operation 4888 'sub' 'sub_ln1273_439' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4889 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_1093 = sub i14 %sub_ln1273_439, i14 %sext_ln1273_713"   --->   Operation 4889 'sub' 'r_V_1093' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4890 [1/1] (0.00ns)   --->   "%trunc_ln818_1046 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %r_V_1093, i32 2, i32 13"   --->   Operation 4890 'partselect' 'trunc_ln818_1046' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln818_317 = sext i12 %trunc_ln818_1046"   --->   Operation 4891 'sext' 'sext_ln818_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4892 [1/1] (0.00ns)   --->   "%sext_ln1273_1092 = sext i13 %trunc_ln818_1048"   --->   Operation 4892 'sext' 'sext_ln1273_1092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4893 [1/1] (0.00ns)   --->   "%sext_ln1273_1093 = sext i13 %trunc_ln818_1049"   --->   Operation 4893 'sext' 'sext_ln1273_1093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4894 [1/1] (0.00ns)   --->   "%sext_ln1273_1094 = sext i13 %trunc_ln818_1051"   --->   Operation 4894 'sext' 'sext_ln1273_1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4895 [1/1] (0.00ns)   --->   "%shl_ln1273_453 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %data_buf_V_649, i6 0"   --->   Operation 4895 'bitconcatenate' 'shl_ln1273_453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4896 [1/1] (0.00ns)   --->   "%sext_ln1273_722 = sext i15 %shl_ln1273_453"   --->   Operation 4896 'sext' 'sext_ln1273_722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4897 [1/1] (0.00ns)   --->   "%shl_ln1273_454 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %data_buf_V_649, i3 0"   --->   Operation 4897 'bitconcatenate' 'shl_ln1273_454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4898 [1/1] (0.00ns)   --->   "%sext_ln1273_723 = sext i12 %shl_ln1273_454"   --->   Operation 4898 'sext' 'sext_ln1273_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4899 [1/1] (0.77ns)   --->   "%r_V_1099 = sub i16 %sext_ln1273_723, i16 %sext_ln1273_722"   --->   Operation 4899 'sub' 'r_V_1099' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4900 [1/1] (0.00ns)   --->   "%trunc_ln818_1052 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %r_V_1099, i32 2, i32 15"   --->   Operation 4900 'partselect' 'trunc_ln818_1052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4901 [1/1] (0.00ns)   --->   "%sext_ln818_318 = sext i14 %trunc_ln818_1052"   --->   Operation 4901 'sext' 'sext_ln818_318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln1273_1095 = sext i14 %trunc_ln818_1054"   --->   Operation 4902 'sext' 'sext_ln1273_1095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4903 [1/1] (1.46ns)   --->   "%r_V_1109 = mul i17 %sext_ln1273_727, i17 102"   --->   Operation 4903 'mul' 'r_V_1109' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4904 [1/1] (0.00ns)   --->   "%trunc_ln818_1061 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1109, i32 2, i32 16"   --->   Operation 4904 'partselect' 'trunc_ln818_1061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4905 [1/1] (0.00ns)   --->   "%sext_ln818_321 = sext i15 %trunc_ln818_1061"   --->   Operation 4905 'sext' 'sext_ln818_321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4906 [1/1] (1.46ns)   --->   "%r_V_1110 = mul i17 %sext_ln1273_727, i17 130965"   --->   Operation 4906 'mul' 'r_V_1110' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4907 [1/1] (0.00ns)   --->   "%trunc_ln818_1062 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1110, i32 2, i32 16"   --->   Operation 4907 'partselect' 'trunc_ln818_1062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4908 [1/1] (0.00ns)   --->   "%sext_ln818_322 = sext i15 %trunc_ln818_1062"   --->   Operation 4908 'sext' 'sext_ln818_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4909 [1/1] (0.00ns)   --->   "%sext_ln1273_1100 = sext i13 %trunc_ln818_1063"   --->   Operation 4909 'sext' 'sext_ln1273_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4910 [1/1] (1.46ns)   --->   "%r_V_1113 = mul i18 %sext_ln1273_144, i18 143"   --->   Operation 4910 'mul' 'r_V_1113' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4911 [1/1] (0.00ns)   --->   "%trunc_ln818_999 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1113, i32 2, i32 17"   --->   Operation 4911 'partselect' 'trunc_ln818_999' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4912 [1/1] (1.46ns)   --->   "%r_V_1114 = mul i17 %sext_ln1273_727, i17 130950"   --->   Operation 4912 'mul' 'r_V_1114' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4913 [1/1] (0.00ns)   --->   "%trunc_ln818_1065 = partselect i15 @_ssdm_op_PartSelect.i15.i17.i32.i32, i17 %r_V_1114, i32 2, i32 16"   --->   Operation 4913 'partselect' 'trunc_ln818_1065' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4914 [1/1] (0.00ns)   --->   "%sext_ln818_324 = sext i15 %trunc_ln818_1065"   --->   Operation 4914 'sext' 'sext_ln818_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4915 [1/1] (1.46ns)   --->   "%r_V_1115 = mul i18 %sext_ln1273_144, i18 139"   --->   Operation 4915 'mul' 'r_V_1115' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4916 [1/1] (0.00ns)   --->   "%trunc_ln818_1001 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1115, i32 2, i32 17"   --->   Operation 4916 'partselect' 'trunc_ln818_1001' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln70_186 = sext i14 %trunc_ln818_1066" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4917 'sext' 'sext_ln70_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln1273_1102 = sext i14 %trunc_ln818_1068"   --->   Operation 4918 'sext' 'sext_ln1273_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4919 [1/1] (0.00ns)   --->   "%sext_ln1273_146 = sext i9 %data_buf_V_653"   --->   Operation 4919 'sext' 'sext_ln1273_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4920 [1/1] (1.46ns)   --->   "%r_V_1123 = mul i18 %sext_ln1273_146, i18 146"   --->   Operation 4920 'mul' 'r_V_1123' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4921 [1/1] (0.00ns)   --->   "%trunc_ln818_1010 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1123, i32 2, i32 17"   --->   Operation 4921 'partselect' 'trunc_ln818_1010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4922 [1/1] (0.00ns)   --->   "%sext_ln1273_1108 = sext i14 %trunc_ln818_1077"   --->   Operation 4922 'sext' 'sext_ln1273_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4923 [1/1] (1.46ns)   --->   "%r_V_1129 = mul i18 %sext_ln1273_146, i18 138"   --->   Operation 4923 'mul' 'r_V_1129' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4924 [1/1] (0.00ns)   --->   "%trunc_ln818_1016 = partselect i16 @_ssdm_op_PartSelect.i16.i18.i32.i32, i18 %r_V_1129, i32 2, i32 17"   --->   Operation 4924 'partselect' 'trunc_ln818_1016' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4925 [1/1] (0.00ns)   --->   "%sext_ln1273_1111 = sext i13 %trunc_ln818_1081"   --->   Operation 4925 'sext' 'sext_ln1273_1111' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4926 [1/1] (0.00ns)   --->   "%sext_ln1273_1113 = sext i12 %trunc_ln818_1082"   --->   Operation 4926 'sext' 'sext_ln1273_1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4927 [1/1] (0.00ns)   --->   "%sext_ln1273_1114 = sext i13 %trunc_ln818_1083"   --->   Operation 4927 'sext' 'sext_ln1273_1114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln1273_1116 = sext i13 %trunc_ln818_1085"   --->   Operation 4928 'sext' 'sext_ln1273_1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4929 [1/1] (0.00ns)   --->   "%sext_ln1273_1118 = sext i13 %trunc_ln818_1087"   --->   Operation 4929 'sext' 'sext_ln1273_1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4930 [1/1] (0.00ns)   --->   "%sext_ln1273_1120 = sext i13 %trunc_ln818_1089"   --->   Operation 4930 'sext' 'sext_ln1273_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4931 [1/1] (0.00ns)   --->   "%sext_ln1273_1122 = sext i13 %trunc_ln818_1091"   --->   Operation 4931 'sext' 'sext_ln1273_1122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4932 [1/1] (0.00ns)   --->   "%sext_ln813_821 = sext i15 %add_ln813_1504"   --->   Operation 4932 'sext' 'sext_ln813_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1505 = add i16 %sext_ln813_821, i16 %sext_ln818_313"   --->   Operation 4933 'add' 'add_ln813_1505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4934 [1/1] (0.00ns)   --->   "%sext_ln813_822 = sext i14 %add_ln813_1506"   --->   Operation 4934 'sext' 'sext_ln813_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4935 [1/1] (0.75ns)   --->   "%add_ln813_1507 = add i14 %sext_ln1273_1094, i14 16352"   --->   Operation 4935 'add' 'add_ln813_1507' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln813_823 = sext i14 %add_ln813_1507"   --->   Operation 4936 'sext' 'sext_ln813_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4937 [1/1] (0.76ns)   --->   "%add_ln813_1508 = add i15 %sext_ln813_823, i15 %sext_ln813_822"   --->   Operation 4937 'add' 'add_ln813_1508' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4938 [1/1] (0.00ns)   --->   "%sext_ln813_824 = sext i15 %add_ln813_1508"   --->   Operation 4938 'sext' 'sext_ln813_824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4939 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1509 = add i16 %sext_ln813_824, i16 %add_ln813_1505"   --->   Operation 4939 'add' 'add_ln813_1509' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4940 [1/1] (0.76ns)   --->   "%add_ln813_1510 = add i15 %sext_ln1273_1095, i15 32656"   --->   Operation 4940 'add' 'add_ln813_1510' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4941 [1/1] (0.00ns)   --->   "%sext_ln813_825 = sext i15 %add_ln813_1510"   --->   Operation 4941 'sext' 'sext_ln813_825' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4942 [1/1] (0.77ns)   --->   "%add_ln813_1511 = add i16 %sext_ln813_825, i16 %sext_ln818_321"   --->   Operation 4942 'add' 'add_ln813_1511' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4943 [1/1] (0.00ns)   --->   "%sext_ln813_826 = sext i15 %add_ln813_1512"   --->   Operation 4943 'sext' 'sext_ln813_826' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4944 [1/1] (0.75ns)   --->   "%add_ln813_1513 = add i14 %sext_ln1273_1100, i14 128"   --->   Operation 4944 'add' 'add_ln813_1513' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4945 [1/1] (0.00ns)   --->   "%sext_ln813_827 = sext i14 %add_ln813_1513"   --->   Operation 4945 'sext' 'sext_ln813_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4946 [1/1] (0.76ns)   --->   "%add_ln813_1514 = add i15 %sext_ln813_827, i15 %sext_ln1273_1083"   --->   Operation 4946 'add' 'add_ln813_1514' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4947 [1/1] (0.00ns)   --->   "%sext_ln813_828 = sext i15 %add_ln813_1514"   --->   Operation 4947 'sext' 'sext_ln813_828' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4948 [1/1] (0.77ns)   --->   "%add_ln813_1515 = add i16 %sext_ln813_828, i16 %sext_ln813_826"   --->   Operation 4948 'add' 'add_ln813_1515' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1516 = add i16 %trunc_ln818_1010, i16 %sext_ln818_309"   --->   Operation 4949 'add' 'add_ln813_1516' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4950 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1519 = add i16 %add_ln813_1518, i16 %add_ln813_1516"   --->   Operation 4950 'add' 'add_ln813_1519' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4951 [1/1] (0.00ns)   --->   "%sext_ln813_830 = sext i15 %add_ln813_1520"   --->   Operation 4951 'sext' 'sext_ln813_830' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1521 = add i16 %sext_ln813_830, i16 %sext_ln818_322"   --->   Operation 4952 'add' 'add_ln813_1521' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4953 [1/1] (0.75ns)   --->   "%add_ln813_1522 = add i14 %sext_ln1273_1089, i14 160"   --->   Operation 4953 'add' 'add_ln813_1522' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4954 [1/1] (0.00ns)   --->   "%sext_ln813_831 = sext i14 %add_ln813_1522"   --->   Operation 4954 'sext' 'sext_ln813_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4955 [1/1] (0.76ns)   --->   "%add_ln813_1523 = add i15 %sext_ln813_831, i15 %sext_ln1273_1078"   --->   Operation 4955 'add' 'add_ln813_1523' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4956 [1/1] (0.00ns)   --->   "%sext_ln813_832 = sext i15 %add_ln813_1523"   --->   Operation 4956 'sext' 'sext_ln813_832' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4957 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1524 = add i16 %sext_ln813_832, i16 %add_ln813_1521"   --->   Operation 4957 'add' 'add_ln813_1524' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1525 = add i16 %trunc_ln818_1016, i16 %sext_ln818_318"   --->   Operation 4958 'add' 'add_ln813_1525' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4959 [1/1] (0.75ns)   --->   "%add_ln813_1526 = add i14 %sext_ln1273_1087, i14 16352"   --->   Operation 4959 'add' 'add_ln813_1526' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4960 [1/1] (0.00ns)   --->   "%sext_ln813_833 = sext i14 %add_ln813_1526"   --->   Operation 4960 'sext' 'sext_ln813_833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4961 [1/1] (0.76ns)   --->   "%add_ln813_1527 = add i15 %sext_ln813_833, i15 %sext_ln70_186"   --->   Operation 4961 'add' 'add_ln813_1527' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4962 [1/1] (0.00ns)   --->   "%sext_ln813_834 = sext i15 %add_ln813_1527"   --->   Operation 4962 'sext' 'sext_ln813_834' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4963 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1528 = add i16 %sext_ln813_834, i16 %add_ln813_1525"   --->   Operation 4963 'add' 'add_ln813_1528' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4964 [1/1] (0.00ns)   --->   "%sext_ln813_835 = sext i15 %add_ln813_1530"   --->   Operation 4964 'sext' 'sext_ln813_835' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4965 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1531 = add i16 %sext_ln813_835, i16 %add_ln813_1529"   --->   Operation 4965 'add' 'add_ln813_1531' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4966 [1/1] (0.00ns)   --->   "%sext_ln813_836 = sext i14 %add_ln813_1532"   --->   Operation 4966 'sext' 'sext_ln813_836' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4967 [1/1] (0.75ns)   --->   "%add_ln813_1533 = add i14 %sext_ln1273_1084, i14 16368"   --->   Operation 4967 'add' 'add_ln813_1533' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4968 [1/1] (0.00ns)   --->   "%sext_ln813_837 = sext i14 %add_ln813_1533"   --->   Operation 4968 'sext' 'sext_ln813_837' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4969 [1/1] (0.76ns)   --->   "%add_ln813_1534 = add i15 %sext_ln813_837, i15 %sext_ln813_836"   --->   Operation 4969 'add' 'add_ln813_1534' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4970 [1/1] (0.00ns)   --->   "%sext_ln813_838 = sext i15 %add_ln813_1534"   --->   Operation 4970 'sext' 'sext_ln813_838' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4971 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1535 = add i16 %sext_ln813_838, i16 %add_ln813_1531"   --->   Operation 4971 'add' 'add_ln813_1535' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4972 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1536 = add i16 %sext_ln818_324, i16 %sext_ln818_312"   --->   Operation 4972 'add' 'add_ln813_1536' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4973 [1/1] (0.75ns)   --->   "%add_ln813_1537 = add i14 %sext_ln1273_1114, i14 192"   --->   Operation 4973 'add' 'add_ln813_1537' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4974 [1/1] (0.00ns)   --->   "%sext_ln813_839 = sext i14 %add_ln813_1537"   --->   Operation 4974 'sext' 'sext_ln813_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4975 [1/1] (0.76ns)   --->   "%add_ln813_1538 = add i15 %sext_ln813_839, i15 %sext_ln1273_1108"   --->   Operation 4975 'add' 'add_ln813_1538' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4976 [1/1] (0.00ns)   --->   "%sext_ln813_840 = sext i15 %add_ln813_1538"   --->   Operation 4976 'sext' 'sext_ln813_840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4977 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1539 = add i16 %sext_ln813_840, i16 %add_ln813_1536"   --->   Operation 4977 'add' 'add_ln813_1539' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4978 [1/1] (0.00ns)   --->   "%sext_ln813_842 = sext i15 %add_ln813_1541"   --->   Operation 4978 'sext' 'sext_ln813_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln813_843 = sext i14 %add_ln813_1542"   --->   Operation 4979 'sext' 'sext_ln813_843' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4980 [1/1] (0.75ns)   --->   "%add_ln813_1543 = add i14 %sext_ln1273_1116, i14 144"   --->   Operation 4980 'add' 'add_ln813_1543' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4981 [1/1] (0.00ns)   --->   "%sext_ln813_844 = sext i14 %add_ln813_1543"   --->   Operation 4981 'sext' 'sext_ln813_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4982 [1/1] (0.76ns)   --->   "%add_ln813_1544 = add i15 %sext_ln813_844, i15 %sext_ln813_843"   --->   Operation 4982 'add' 'add_ln813_1544' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4983 [1/1] (0.00ns)   --->   "%sext_ln813_845 = sext i15 %add_ln813_1544"   --->   Operation 4983 'sext' 'sext_ln813_845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4984 [1/1] (0.77ns)   --->   "%add_ln813_1545 = add i16 %sext_ln813_845, i16 %sext_ln813_842"   --->   Operation 4984 'add' 'add_ln813_1545' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1547 = add i16 %add_ln813_1546, i16 %sext_ln818_308"   --->   Operation 4985 'add' 'add_ln813_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln813_848 = sext i15 %add_ln813_1550"   --->   Operation 4986 'sext' 'sext_ln813_848' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4987 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1551 = add i16 %sext_ln813_848, i16 %add_ln813_1547"   --->   Operation 4987 'add' 'add_ln813_1551' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4988 [1/1] (0.00ns)   --->   "%sext_ln813_850 = sext i14 %add_ln813_1553"   --->   Operation 4988 'sext' 'sext_ln813_850' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4989 [1/1] (0.76ns)   --->   "%add_ln813_1554 = add i15 %sext_ln813_850, i15 %sext_ln1273_1102"   --->   Operation 4989 'add' 'add_ln813_1554' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln813_851 = sext i15 %add_ln813_1554"   --->   Operation 4990 'sext' 'sext_ln813_851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4991 [1/1] (0.75ns)   --->   "%add_ln813_1555 = add i14 %sext_ln1273_1080, i14 %sext_ln1273_1087"   --->   Operation 4991 'add' 'add_ln813_1555' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln813_852 = sext i14 %add_ln813_1555"   --->   Operation 4992 'sext' 'sext_ln813_852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4993 [1/1] (0.75ns)   --->   "%add_ln813_1556 = add i14 %sext_ln1273_1092, i14 %sext_ln1273_1118"   --->   Operation 4993 'add' 'add_ln813_1556' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4994 [1/1] (0.00ns)   --->   "%sext_ln813_853 = sext i14 %add_ln813_1556"   --->   Operation 4994 'sext' 'sext_ln813_853' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4995 [1/1] (0.76ns)   --->   "%add_ln813_1557 = add i15 %sext_ln813_853, i15 %sext_ln813_852"   --->   Operation 4995 'add' 'add_ln813_1557' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4996 [1/1] (0.00ns)   --->   "%sext_ln813_854 = sext i15 %add_ln813_1557"   --->   Operation 4996 'sext' 'sext_ln813_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4997 [1/1] (0.77ns)   --->   "%add_ln813_1558 = add i16 %sext_ln813_854, i16 %sext_ln813_851"   --->   Operation 4997 'add' 'add_ln813_1558' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1560 = add i16 %add_ln813_1559, i16 %sext_ln818_310"   --->   Operation 4998 'add' 'add_ln813_1560' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4999 [1/1] (0.00ns)   --->   "%sext_ln813_856 = sext i15 %add_ln813_1562"   --->   Operation 4999 'sext' 'sext_ln813_856' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5000 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1563 = add i16 %sext_ln813_856, i16 %add_ln813_1560"   --->   Operation 5000 'add' 'add_ln813_1563' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5001 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1565 = add i16 %add_ln813_1564, i16 %trunc_ln818_952"   --->   Operation 5001 'add' 'add_ln813_1565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5002 [1/1] (0.75ns)   --->   "%add_ln813_1566 = add i14 %sext_ln1273_1088, i14 %sext_ln1273_1120"   --->   Operation 5002 'add' 'add_ln813_1566' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5003 [1/1] (0.00ns)   --->   "%sext_ln813_857 = sext i14 %add_ln813_1566"   --->   Operation 5003 'sext' 'sext_ln813_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5004 [1/1] (0.74ns)   --->   "%add_ln813_1567 = add i13 %sext_ln1273_1113, i13 8160"   --->   Operation 5004 'add' 'add_ln813_1567' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5005 [1/1] (0.00ns)   --->   "%sext_ln813_858 = sext i13 %add_ln813_1567"   --->   Operation 5005 'sext' 'sext_ln813_858' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5006 [1/1] (0.76ns)   --->   "%add_ln813_1568 = add i15 %sext_ln813_858, i15 %sext_ln813_857"   --->   Operation 5006 'add' 'add_ln813_1568' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5007 [1/1] (0.00ns)   --->   "%sext_ln813_859 = sext i15 %add_ln813_1568"   --->   Operation 5007 'sext' 'sext_ln813_859' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5008 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1569 = add i16 %sext_ln813_859, i16 %add_ln813_1565"   --->   Operation 5008 'add' 'add_ln813_1569' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5009 [1/1] (0.00ns)   --->   "%sext_ln813_860 = sext i15 %add_ln813_1570"   --->   Operation 5009 'sext' 'sext_ln813_860' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5010 [1/1] (0.75ns)   --->   "%add_ln813_1571 = add i14 %sext_ln1273_1118, i14 16176"   --->   Operation 5010 'add' 'add_ln813_1571' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5011 [1/1] (0.00ns)   --->   "%sext_ln813_861 = sext i14 %add_ln813_1571"   --->   Operation 5011 'sext' 'sext_ln813_861' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5012 [1/1] (0.76ns)   --->   "%add_ln813_1572 = add i15 %sext_ln813_861, i15 %sext_ln1273_1093"   --->   Operation 5012 'add' 'add_ln813_1572' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5013 [1/1] (0.00ns)   --->   "%sext_ln813_862 = sext i15 %add_ln813_1572"   --->   Operation 5013 'sext' 'sext_ln813_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5014 [1/1] (0.77ns)   --->   "%add_ln813_1573 = add i16 %sext_ln813_862, i16 %sext_ln813_860"   --->   Operation 5014 'add' 'add_ln813_1573' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5015 [1/1] (0.00ns)   --->   "%sext_ln813_863 = sext i14 %add_ln813_1575"   --->   Operation 5015 'sext' 'sext_ln813_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1576 = add i16 %sext_ln813_863, i16 %add_ln813_1574"   --->   Operation 5016 'add' 'add_ln813_1576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5017 [1/1] (0.00ns)   --->   "%sext_ln813_864 = sext i14 %add_ln813_1577"   --->   Operation 5017 'sext' 'sext_ln813_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5018 [1/1] (0.00ns)   --->   "%sext_ln813_866 = sext i14 %add_ln813_1579"   --->   Operation 5018 'sext' 'sext_ln813_866' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5019 [1/1] (0.76ns)   --->   "%add_ln813_1580 = add i15 %sext_ln813_866, i15 %sext_ln813_864"   --->   Operation 5019 'add' 'add_ln813_1580' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln813_867 = sext i15 %add_ln813_1580"   --->   Operation 5020 'sext' 'sext_ln813_867' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5021 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1581 = add i16 %sext_ln813_867, i16 %add_ln813_1576"   --->   Operation 5021 'add' 'add_ln813_1581' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln813_868 = sext i15 %add_ln813_1582"   --->   Operation 5022 'sext' 'sext_ln813_868' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5023 [1/1] (0.75ns)   --->   "%add_ln813_1583 = add i14 %sext_ln1273_1122, i14 176"   --->   Operation 5023 'add' 'add_ln813_1583' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5024 [1/1] (0.00ns)   --->   "%sext_ln813_869 = sext i14 %add_ln813_1583"   --->   Operation 5024 'sext' 'sext_ln813_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5025 [1/1] (0.76ns)   --->   "%add_ln813_1584 = add i15 %sext_ln813_869, i15 %sext_ln1273_1111"   --->   Operation 5025 'add' 'add_ln813_1584' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5026 [1/1] (0.00ns)   --->   "%sext_ln813_870 = sext i15 %add_ln813_1584"   --->   Operation 5026 'sext' 'sext_ln813_870' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5027 [1/1] (0.77ns)   --->   "%add_ln813_1585 = add i16 %sext_ln813_870, i16 %sext_ln813_868"   --->   Operation 5027 'add' 'add_ln813_1585' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1587 = add i16 %add_ln813_1586, i16 %trunc_ln818_999"   --->   Operation 5028 'add' 'add_ln813_1587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5029 [1/1] (0.75ns)   --->   "%add_ln813_1588 = add i14 %sext_ln1273_1120, i14 16368"   --->   Operation 5029 'add' 'add_ln813_1588' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5030 [1/1] (0.00ns)   --->   "%sext_ln813_871 = sext i14 %add_ln813_1588"   --->   Operation 5030 'sext' 'sext_ln813_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5031 [1/1] (0.76ns)   --->   "%add_ln813_1589 = add i15 %sext_ln813_871, i15 %sext_ln70_180"   --->   Operation 5031 'add' 'add_ln813_1589' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5032 [1/1] (0.00ns)   --->   "%sext_ln813_872 = sext i15 %add_ln813_1589"   --->   Operation 5032 'sext' 'sext_ln813_872' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5033 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1590 = add i16 %sext_ln813_872, i16 %add_ln813_1587"   --->   Operation 5033 'add' 'add_ln813_1590' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5034 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1591 = add i16 %trunc_ln818_1001, i16 %sext_ln818_317"   --->   Operation 5034 'add' 'add_ln813_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln813_874 = sext i14 %add_ln813_1593"   --->   Operation 5035 'sext' 'sext_ln813_874' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5036 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1594 = add i16 %sext_ln813_874, i16 %add_ln813_1591"   --->   Operation 5036 'add' 'add_ln813_1594' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5037 [1/1] (0.00ns)   --->   "%newret = insertvalue i2880 <undef>, i16 %add_ln813_726"   --->   Operation 5037 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5038 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i2880 %newret, i16 %add_ln813_690"   --->   Operation 5038 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5039 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i2880 %newret2, i16 %add_ln813_732"   --->   Operation 5039 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5040 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i2880 %newret4, i16 %add_ln813_700"   --->   Operation 5040 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5041 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i2880 %newret6, i16 %add_ln813_739"   --->   Operation 5041 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5042 [1/1] (0.00ns)   --->   "%newret10 = insertvalue i2880 %newret8, i16 %add_ln813_744"   --->   Operation 5042 'insertvalue' 'newret10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5043 [1/1] (0.00ns)   --->   "%newret12 = insertvalue i2880 %newret10, i16 %add_ln813_750"   --->   Operation 5043 'insertvalue' 'newret12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5044 [1/1] (0.00ns)   --->   "%newret14 = insertvalue i2880 %newret12, i16 %add_ln813_754"   --->   Operation 5044 'insertvalue' 'newret14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5045 [1/1] (0.00ns)   --->   "%newret16 = insertvalue i2880 %newret14, i16 %add_ln813_692"   --->   Operation 5045 'insertvalue' 'newret16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5046 [1/1] (0.00ns)   --->   "%newret18 = insertvalue i2880 %newret16, i16 %add_ln813_762"   --->   Operation 5046 'insertvalue' 'newret18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5047 [1/1] (0.00ns)   --->   "%newret20 = insertvalue i2880 %newret18, i16 %add_ln813_705"   --->   Operation 5047 'insertvalue' 'newret20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5048 [1/1] (0.00ns)   --->   "%newret22 = insertvalue i2880 %newret20, i16 %add_ln813_696"   --->   Operation 5048 'insertvalue' 'newret22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5049 [1/1] (0.00ns)   --->   "%newret24 = insertvalue i2880 %newret22, i16 %add_ln813_766"   --->   Operation 5049 'insertvalue' 'newret24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5050 [1/1] (0.00ns)   --->   "%newret26 = insertvalue i2880 %newret24, i16 %add_ln813_716"   --->   Operation 5050 'insertvalue' 'newret26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5051 [1/1] (0.00ns)   --->   "%newret28 = insertvalue i2880 %newret26, i16 %add_ln813_771"   --->   Operation 5051 'insertvalue' 'newret28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5052 [1/1] (0.00ns)   --->   "%newret30 = insertvalue i2880 %newret28, i16 %add_ln813_720"   --->   Operation 5052 'insertvalue' 'newret30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5053 [1/1] (0.00ns)   --->   "%newret32 = insertvalue i2880 %newret30, i16 %add_ln813_775"   --->   Operation 5053 'insertvalue' 'newret32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5054 [1/1] (0.00ns)   --->   "%newret34 = insertvalue i2880 %newret32, i16 %add_ln813_709"   --->   Operation 5054 'insertvalue' 'newret34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5055 [1/1] (0.00ns)   --->   "%newret36 = insertvalue i2880 %newret34, i16 %add_ln813_817"   --->   Operation 5055 'insertvalue' 'newret36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5056 [1/1] (0.00ns)   --->   "%newret38 = insertvalue i2880 %newret36, i16 %add_ln813_781"   --->   Operation 5056 'insertvalue' 'newret38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5057 [1/1] (0.00ns)   --->   "%newret40 = insertvalue i2880 %newret38, i16 %add_ln813_823"   --->   Operation 5057 'insertvalue' 'newret40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5058 [1/1] (0.00ns)   --->   "%newret42 = insertvalue i2880 %newret40, i16 %add_ln813_791"   --->   Operation 5058 'insertvalue' 'newret42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5059 [1/1] (0.00ns)   --->   "%newret44 = insertvalue i2880 %newret42, i16 %add_ln813_830"   --->   Operation 5059 'insertvalue' 'newret44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5060 [1/1] (0.00ns)   --->   "%newret46 = insertvalue i2880 %newret44, i16 %add_ln813_835"   --->   Operation 5060 'insertvalue' 'newret46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5061 [1/1] (0.00ns)   --->   "%newret48 = insertvalue i2880 %newret46, i16 %add_ln813_841"   --->   Operation 5061 'insertvalue' 'newret48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5062 [1/1] (0.00ns)   --->   "%newret50 = insertvalue i2880 %newret48, i16 %add_ln813_845"   --->   Operation 5062 'insertvalue' 'newret50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5063 [1/1] (0.00ns)   --->   "%newret52 = insertvalue i2880 %newret50, i16 %add_ln813_783"   --->   Operation 5063 'insertvalue' 'newret52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5064 [1/1] (0.00ns)   --->   "%newret54 = insertvalue i2880 %newret52, i16 %add_ln813_853"   --->   Operation 5064 'insertvalue' 'newret54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5065 [1/1] (0.00ns)   --->   "%newret56 = insertvalue i2880 %newret54, i16 %add_ln813_796"   --->   Operation 5065 'insertvalue' 'newret56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5066 [1/1] (0.00ns)   --->   "%newret58 = insertvalue i2880 %newret56, i16 %add_ln813_787"   --->   Operation 5066 'insertvalue' 'newret58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5067 [1/1] (0.00ns)   --->   "%newret60 = insertvalue i2880 %newret58, i16 %add_ln813_857"   --->   Operation 5067 'insertvalue' 'newret60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5068 [1/1] (0.00ns)   --->   "%newret62 = insertvalue i2880 %newret60, i16 %add_ln813_807"   --->   Operation 5068 'insertvalue' 'newret62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5069 [1/1] (0.00ns)   --->   "%newret64 = insertvalue i2880 %newret62, i16 %add_ln813_862"   --->   Operation 5069 'insertvalue' 'newret64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5070 [1/1] (0.00ns)   --->   "%newret66 = insertvalue i2880 %newret64, i16 %add_ln813_811"   --->   Operation 5070 'insertvalue' 'newret66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5071 [1/1] (0.00ns)   --->   "%newret68 = insertvalue i2880 %newret66, i16 %add_ln813_866"   --->   Operation 5071 'insertvalue' 'newret68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5072 [1/1] (0.00ns)   --->   "%newret70 = insertvalue i2880 %newret68, i16 %add_ln813_800"   --->   Operation 5072 'insertvalue' 'newret70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5073 [1/1] (0.00ns)   --->   "%newret72 = insertvalue i2880 %newret70, i16 %add_ln813_908"   --->   Operation 5073 'insertvalue' 'newret72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5074 [1/1] (0.00ns)   --->   "%newret74 = insertvalue i2880 %newret72, i16 %add_ln813_872"   --->   Operation 5074 'insertvalue' 'newret74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5075 [1/1] (0.00ns)   --->   "%newret76 = insertvalue i2880 %newret74, i16 %add_ln813_914"   --->   Operation 5075 'insertvalue' 'newret76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5076 [1/1] (0.00ns)   --->   "%newret78 = insertvalue i2880 %newret76, i16 %add_ln813_882"   --->   Operation 5076 'insertvalue' 'newret78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5077 [1/1] (0.00ns)   --->   "%newret80 = insertvalue i2880 %newret78, i16 %add_ln813_921"   --->   Operation 5077 'insertvalue' 'newret80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5078 [1/1] (0.00ns)   --->   "%newret82 = insertvalue i2880 %newret80, i16 %add_ln813_926"   --->   Operation 5078 'insertvalue' 'newret82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5079 [1/1] (0.00ns)   --->   "%newret84 = insertvalue i2880 %newret82, i16 %add_ln813_932"   --->   Operation 5079 'insertvalue' 'newret84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5080 [1/1] (0.00ns)   --->   "%newret86 = insertvalue i2880 %newret84, i16 %add_ln813_936"   --->   Operation 5080 'insertvalue' 'newret86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5081 [1/1] (0.00ns)   --->   "%newret88 = insertvalue i2880 %newret86, i16 %add_ln813_874"   --->   Operation 5081 'insertvalue' 'newret88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5082 [1/1] (0.00ns)   --->   "%newret90 = insertvalue i2880 %newret88, i16 %add_ln813_944"   --->   Operation 5082 'insertvalue' 'newret90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5083 [1/1] (0.00ns)   --->   "%newret92 = insertvalue i2880 %newret90, i16 %add_ln813_887"   --->   Operation 5083 'insertvalue' 'newret92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5084 [1/1] (0.00ns)   --->   "%newret94 = insertvalue i2880 %newret92, i16 %add_ln813_878"   --->   Operation 5084 'insertvalue' 'newret94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5085 [1/1] (0.00ns)   --->   "%newret96 = insertvalue i2880 %newret94, i16 %add_ln813_948"   --->   Operation 5085 'insertvalue' 'newret96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5086 [1/1] (0.00ns)   --->   "%newret98 = insertvalue i2880 %newret96, i16 %add_ln813_898"   --->   Operation 5086 'insertvalue' 'newret98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5087 [1/1] (0.00ns)   --->   "%newret100 = insertvalue i2880 %newret98, i16 %add_ln813_953"   --->   Operation 5087 'insertvalue' 'newret100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5088 [1/1] (0.00ns)   --->   "%newret102 = insertvalue i2880 %newret100, i16 %add_ln813_902"   --->   Operation 5088 'insertvalue' 'newret102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5089 [1/1] (0.00ns)   --->   "%newret104 = insertvalue i2880 %newret102, i16 %add_ln813_957"   --->   Operation 5089 'insertvalue' 'newret104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5090 [1/1] (0.00ns)   --->   "%newret106 = insertvalue i2880 %newret104, i16 %add_ln813_891"   --->   Operation 5090 'insertvalue' 'newret106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5091 [1/1] (0.00ns)   --->   "%newret108 = insertvalue i2880 %newret106, i16 %add_ln813_999"   --->   Operation 5091 'insertvalue' 'newret108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5092 [1/1] (0.00ns)   --->   "%newret110 = insertvalue i2880 %newret108, i16 %add_ln813_963"   --->   Operation 5092 'insertvalue' 'newret110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5093 [1/1] (0.00ns)   --->   "%newret112 = insertvalue i2880 %newret110, i16 %add_ln813_1005"   --->   Operation 5093 'insertvalue' 'newret112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5094 [1/1] (0.00ns)   --->   "%newret114 = insertvalue i2880 %newret112, i16 %add_ln813_973"   --->   Operation 5094 'insertvalue' 'newret114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5095 [1/1] (0.00ns)   --->   "%newret116 = insertvalue i2880 %newret114, i16 %add_ln813_1012"   --->   Operation 5095 'insertvalue' 'newret116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5096 [1/1] (0.00ns)   --->   "%newret118 = insertvalue i2880 %newret116, i16 %add_ln813_1017"   --->   Operation 5096 'insertvalue' 'newret118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5097 [1/1] (0.00ns)   --->   "%newret120 = insertvalue i2880 %newret118, i16 %add_ln813_1023"   --->   Operation 5097 'insertvalue' 'newret120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5098 [1/1] (0.00ns)   --->   "%newret122 = insertvalue i2880 %newret120, i16 %add_ln813_1027"   --->   Operation 5098 'insertvalue' 'newret122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5099 [1/1] (0.00ns)   --->   "%newret124 = insertvalue i2880 %newret122, i16 %add_ln813_965"   --->   Operation 5099 'insertvalue' 'newret124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5100 [1/1] (0.00ns)   --->   "%newret126 = insertvalue i2880 %newret124, i16 %add_ln813_1035"   --->   Operation 5100 'insertvalue' 'newret126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5101 [1/1] (0.00ns)   --->   "%newret128 = insertvalue i2880 %newret126, i16 %add_ln813_978"   --->   Operation 5101 'insertvalue' 'newret128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5102 [1/1] (0.00ns)   --->   "%newret130 = insertvalue i2880 %newret128, i16 %add_ln813_969"   --->   Operation 5102 'insertvalue' 'newret130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5103 [1/1] (0.00ns)   --->   "%newret132 = insertvalue i2880 %newret130, i16 %add_ln813_1039"   --->   Operation 5103 'insertvalue' 'newret132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5104 [1/1] (0.00ns)   --->   "%newret134 = insertvalue i2880 %newret132, i16 %add_ln813_989"   --->   Operation 5104 'insertvalue' 'newret134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5105 [1/1] (0.00ns)   --->   "%newret136 = insertvalue i2880 %newret134, i16 %add_ln813_1044"   --->   Operation 5105 'insertvalue' 'newret136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5106 [1/1] (0.00ns)   --->   "%newret138 = insertvalue i2880 %newret136, i16 %add_ln813_993"   --->   Operation 5106 'insertvalue' 'newret138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5107 [1/1] (0.00ns)   --->   "%newret140 = insertvalue i2880 %newret138, i16 %add_ln813_1048"   --->   Operation 5107 'insertvalue' 'newret140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5108 [1/1] (0.00ns)   --->   "%newret142 = insertvalue i2880 %newret140, i16 %add_ln813_982"   --->   Operation 5108 'insertvalue' 'newret142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5109 [1/1] (0.00ns)   --->   "%newret144 = insertvalue i2880 %newret142, i16 %add_ln813_1090"   --->   Operation 5109 'insertvalue' 'newret144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5110 [1/1] (0.00ns)   --->   "%newret146 = insertvalue i2880 %newret144, i16 %add_ln813_1054"   --->   Operation 5110 'insertvalue' 'newret146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5111 [1/1] (0.00ns)   --->   "%newret148 = insertvalue i2880 %newret146, i16 %add_ln813_1096"   --->   Operation 5111 'insertvalue' 'newret148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5112 [1/1] (0.00ns)   --->   "%newret150 = insertvalue i2880 %newret148, i16 %add_ln813_1064"   --->   Operation 5112 'insertvalue' 'newret150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5113 [1/1] (0.00ns)   --->   "%newret152 = insertvalue i2880 %newret150, i16 %add_ln813_1103"   --->   Operation 5113 'insertvalue' 'newret152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5114 [1/1] (0.00ns)   --->   "%newret154 = insertvalue i2880 %newret152, i16 %add_ln813_1108"   --->   Operation 5114 'insertvalue' 'newret154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5115 [1/1] (0.00ns)   --->   "%newret156 = insertvalue i2880 %newret154, i16 %add_ln813_1114"   --->   Operation 5115 'insertvalue' 'newret156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5116 [1/1] (0.00ns)   --->   "%newret158 = insertvalue i2880 %newret156, i16 %add_ln813_1118"   --->   Operation 5116 'insertvalue' 'newret158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5117 [1/1] (0.00ns)   --->   "%newret160 = insertvalue i2880 %newret158, i16 %add_ln813_1056"   --->   Operation 5117 'insertvalue' 'newret160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5118 [1/1] (0.00ns)   --->   "%newret162 = insertvalue i2880 %newret160, i16 %add_ln813_1126"   --->   Operation 5118 'insertvalue' 'newret162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5119 [1/1] (0.00ns)   --->   "%newret164 = insertvalue i2880 %newret162, i16 %add_ln813_1069"   --->   Operation 5119 'insertvalue' 'newret164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5120 [1/1] (0.00ns)   --->   "%newret166 = insertvalue i2880 %newret164, i16 %add_ln813_1060"   --->   Operation 5120 'insertvalue' 'newret166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5121 [1/1] (0.00ns)   --->   "%newret168 = insertvalue i2880 %newret166, i16 %add_ln813_1130"   --->   Operation 5121 'insertvalue' 'newret168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5122 [1/1] (0.00ns)   --->   "%newret170 = insertvalue i2880 %newret168, i16 %add_ln813_1080"   --->   Operation 5122 'insertvalue' 'newret170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5123 [1/1] (0.00ns)   --->   "%newret172 = insertvalue i2880 %newret170, i16 %add_ln813_1135"   --->   Operation 5123 'insertvalue' 'newret172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5124 [1/1] (0.00ns)   --->   "%newret174 = insertvalue i2880 %newret172, i16 %add_ln813_1084"   --->   Operation 5124 'insertvalue' 'newret174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5125 [1/1] (0.00ns)   --->   "%newret176 = insertvalue i2880 %newret174, i16 %add_ln813_1139"   --->   Operation 5125 'insertvalue' 'newret176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5126 [1/1] (0.00ns)   --->   "%newret178 = insertvalue i2880 %newret176, i16 %add_ln813_1073"   --->   Operation 5126 'insertvalue' 'newret178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5127 [1/1] (0.00ns)   --->   "%newret180 = insertvalue i2880 %newret178, i16 %add_ln813_1181"   --->   Operation 5127 'insertvalue' 'newret180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5128 [1/1] (0.00ns)   --->   "%newret181 = insertvalue i2880 %newret180, i16 %add_ln813_1145"   --->   Operation 5128 'insertvalue' 'newret181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5129 [1/1] (0.00ns)   --->   "%newret182 = insertvalue i2880 %newret181, i16 %add_ln813_1187"   --->   Operation 5129 'insertvalue' 'newret182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5130 [1/1] (0.00ns)   --->   "%newret183 = insertvalue i2880 %newret182, i16 %add_ln813_1155"   --->   Operation 5130 'insertvalue' 'newret183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5131 [1/1] (0.00ns)   --->   "%newret184 = insertvalue i2880 %newret183, i16 %add_ln813_1194"   --->   Operation 5131 'insertvalue' 'newret184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5132 [1/1] (0.00ns)   --->   "%newret185 = insertvalue i2880 %newret184, i16 %add_ln813_1199"   --->   Operation 5132 'insertvalue' 'newret185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5133 [1/1] (0.00ns)   --->   "%newret186 = insertvalue i2880 %newret185, i16 %add_ln813_1205"   --->   Operation 5133 'insertvalue' 'newret186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5134 [1/1] (0.00ns)   --->   "%newret187 = insertvalue i2880 %newret186, i16 %add_ln813_1209"   --->   Operation 5134 'insertvalue' 'newret187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5135 [1/1] (0.00ns)   --->   "%newret188 = insertvalue i2880 %newret187, i16 %add_ln813_1147"   --->   Operation 5135 'insertvalue' 'newret188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5136 [1/1] (0.00ns)   --->   "%newret189 = insertvalue i2880 %newret188, i16 %add_ln813_1217"   --->   Operation 5136 'insertvalue' 'newret189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5137 [1/1] (0.00ns)   --->   "%newret190 = insertvalue i2880 %newret189, i16 %add_ln813_1160"   --->   Operation 5137 'insertvalue' 'newret190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5138 [1/1] (0.00ns)   --->   "%newret191 = insertvalue i2880 %newret190, i16 %add_ln813_1151"   --->   Operation 5138 'insertvalue' 'newret191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5139 [1/1] (0.00ns)   --->   "%newret192 = insertvalue i2880 %newret191, i16 %add_ln813_1221"   --->   Operation 5139 'insertvalue' 'newret192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5140 [1/1] (0.00ns)   --->   "%newret193 = insertvalue i2880 %newret192, i16 %add_ln813_1171"   --->   Operation 5140 'insertvalue' 'newret193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5141 [1/1] (0.00ns)   --->   "%newret194 = insertvalue i2880 %newret193, i16 %add_ln813_1226"   --->   Operation 5141 'insertvalue' 'newret194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5142 [1/1] (0.00ns)   --->   "%newret195 = insertvalue i2880 %newret194, i16 %add_ln813_1175"   --->   Operation 5142 'insertvalue' 'newret195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5143 [1/1] (0.00ns)   --->   "%newret196 = insertvalue i2880 %newret195, i16 %add_ln813_1230"   --->   Operation 5143 'insertvalue' 'newret196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5144 [1/1] (0.00ns)   --->   "%newret197 = insertvalue i2880 %newret196, i16 %add_ln813_1164"   --->   Operation 5144 'insertvalue' 'newret197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5145 [1/1] (0.00ns)   --->   "%newret198 = insertvalue i2880 %newret197, i16 %add_ln813_1272"   --->   Operation 5145 'insertvalue' 'newret198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5146 [1/1] (0.00ns)   --->   "%newret199 = insertvalue i2880 %newret198, i16 %add_ln813_1236"   --->   Operation 5146 'insertvalue' 'newret199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5147 [1/1] (0.00ns)   --->   "%newret200 = insertvalue i2880 %newret199, i16 %add_ln813_1278"   --->   Operation 5147 'insertvalue' 'newret200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5148 [1/1] (0.00ns)   --->   "%newret201 = insertvalue i2880 %newret200, i16 %add_ln813_1246"   --->   Operation 5148 'insertvalue' 'newret201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5149 [1/1] (0.00ns)   --->   "%newret202 = insertvalue i2880 %newret201, i16 %add_ln813_1285"   --->   Operation 5149 'insertvalue' 'newret202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5150 [1/1] (0.00ns)   --->   "%newret203 = insertvalue i2880 %newret202, i16 %add_ln813_1290"   --->   Operation 5150 'insertvalue' 'newret203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5151 [1/1] (0.00ns)   --->   "%newret204 = insertvalue i2880 %newret203, i16 %add_ln813_1296"   --->   Operation 5151 'insertvalue' 'newret204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5152 [1/1] (0.00ns)   --->   "%newret205 = insertvalue i2880 %newret204, i16 %add_ln813_1300"   --->   Operation 5152 'insertvalue' 'newret205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5153 [1/1] (0.00ns)   --->   "%newret206 = insertvalue i2880 %newret205, i16 %add_ln813_1238"   --->   Operation 5153 'insertvalue' 'newret206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5154 [1/1] (0.00ns)   --->   "%newret207 = insertvalue i2880 %newret206, i16 %add_ln813_1308"   --->   Operation 5154 'insertvalue' 'newret207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5155 [1/1] (0.00ns)   --->   "%newret208 = insertvalue i2880 %newret207, i16 %add_ln813_1251"   --->   Operation 5155 'insertvalue' 'newret208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5156 [1/1] (0.00ns)   --->   "%newret209 = insertvalue i2880 %newret208, i16 %add_ln813_1242"   --->   Operation 5156 'insertvalue' 'newret209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5157 [1/1] (0.00ns)   --->   "%newret210 = insertvalue i2880 %newret209, i16 %add_ln813_1312"   --->   Operation 5157 'insertvalue' 'newret210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5158 [1/1] (0.00ns)   --->   "%newret211 = insertvalue i2880 %newret210, i16 %add_ln813_1262"   --->   Operation 5158 'insertvalue' 'newret211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5159 [1/1] (0.00ns)   --->   "%newret212 = insertvalue i2880 %newret211, i16 %add_ln813_1317"   --->   Operation 5159 'insertvalue' 'newret212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5160 [1/1] (0.00ns)   --->   "%newret213 = insertvalue i2880 %newret212, i16 %add_ln813_1266"   --->   Operation 5160 'insertvalue' 'newret213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5161 [1/1] (0.00ns)   --->   "%newret214 = insertvalue i2880 %newret213, i16 %add_ln813_1321"   --->   Operation 5161 'insertvalue' 'newret214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5162 [1/1] (0.00ns)   --->   "%newret215 = insertvalue i2880 %newret214, i16 %add_ln813_1255"   --->   Operation 5162 'insertvalue' 'newret215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5163 [1/1] (0.00ns)   --->   "%newret216 = insertvalue i2880 %newret215, i16 %add_ln813_1363"   --->   Operation 5163 'insertvalue' 'newret216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5164 [1/1] (0.00ns)   --->   "%newret217 = insertvalue i2880 %newret216, i16 %add_ln813_1327"   --->   Operation 5164 'insertvalue' 'newret217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5165 [1/1] (0.00ns)   --->   "%newret218 = insertvalue i2880 %newret217, i16 %add_ln813_1369"   --->   Operation 5165 'insertvalue' 'newret218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5166 [1/1] (0.00ns)   --->   "%newret219 = insertvalue i2880 %newret218, i16 %add_ln813_1337"   --->   Operation 5166 'insertvalue' 'newret219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5167 [1/1] (0.00ns)   --->   "%newret220 = insertvalue i2880 %newret219, i16 %add_ln813_1376"   --->   Operation 5167 'insertvalue' 'newret220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5168 [1/1] (0.00ns)   --->   "%newret221 = insertvalue i2880 %newret220, i16 %add_ln813_1381"   --->   Operation 5168 'insertvalue' 'newret221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5169 [1/1] (0.00ns)   --->   "%newret222 = insertvalue i2880 %newret221, i16 %add_ln813_1387"   --->   Operation 5169 'insertvalue' 'newret222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5170 [1/1] (0.00ns)   --->   "%newret223 = insertvalue i2880 %newret222, i16 %add_ln813_1391"   --->   Operation 5170 'insertvalue' 'newret223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5171 [1/1] (0.00ns)   --->   "%newret224 = insertvalue i2880 %newret223, i16 %add_ln813_1329"   --->   Operation 5171 'insertvalue' 'newret224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5172 [1/1] (0.00ns)   --->   "%newret225 = insertvalue i2880 %newret224, i16 %add_ln813_1399"   --->   Operation 5172 'insertvalue' 'newret225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5173 [1/1] (0.00ns)   --->   "%newret226 = insertvalue i2880 %newret225, i16 %add_ln813_1342"   --->   Operation 5173 'insertvalue' 'newret226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5174 [1/1] (0.00ns)   --->   "%newret227 = insertvalue i2880 %newret226, i16 %add_ln813_1333"   --->   Operation 5174 'insertvalue' 'newret227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5175 [1/1] (0.00ns)   --->   "%newret228 = insertvalue i2880 %newret227, i16 %add_ln813_1403"   --->   Operation 5175 'insertvalue' 'newret228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5176 [1/1] (0.00ns)   --->   "%newret229 = insertvalue i2880 %newret228, i16 %add_ln813_1353"   --->   Operation 5176 'insertvalue' 'newret229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5177 [1/1] (0.00ns)   --->   "%newret230 = insertvalue i2880 %newret229, i16 %add_ln813_1408"   --->   Operation 5177 'insertvalue' 'newret230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5178 [1/1] (0.00ns)   --->   "%newret231 = insertvalue i2880 %newret230, i16 %add_ln813_1357"   --->   Operation 5178 'insertvalue' 'newret231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5179 [1/1] (0.00ns)   --->   "%newret232 = insertvalue i2880 %newret231, i16 %add_ln813_1412"   --->   Operation 5179 'insertvalue' 'newret232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5180 [1/1] (0.00ns)   --->   "%newret233 = insertvalue i2880 %newret232, i16 %add_ln813_1346"   --->   Operation 5180 'insertvalue' 'newret233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5181 [1/1] (0.00ns)   --->   "%newret234 = insertvalue i2880 %newret233, i16 %add_ln813_1454"   --->   Operation 5181 'insertvalue' 'newret234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5182 [1/1] (0.00ns)   --->   "%newret235 = insertvalue i2880 %newret234, i16 %add_ln813_1418"   --->   Operation 5182 'insertvalue' 'newret235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5183 [1/1] (0.00ns)   --->   "%newret236 = insertvalue i2880 %newret235, i16 %add_ln813_1460"   --->   Operation 5183 'insertvalue' 'newret236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5184 [1/1] (0.00ns)   --->   "%newret237 = insertvalue i2880 %newret236, i16 %add_ln813_1428"   --->   Operation 5184 'insertvalue' 'newret237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5185 [1/1] (0.00ns)   --->   "%newret238 = insertvalue i2880 %newret237, i16 %add_ln813_1467"   --->   Operation 5185 'insertvalue' 'newret238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5186 [1/1] (0.00ns)   --->   "%newret239 = insertvalue i2880 %newret238, i16 %add_ln813_1472"   --->   Operation 5186 'insertvalue' 'newret239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5187 [1/1] (0.00ns)   --->   "%newret240 = insertvalue i2880 %newret239, i16 %add_ln813_1478"   --->   Operation 5187 'insertvalue' 'newret240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5188 [1/1] (0.00ns)   --->   "%newret241 = insertvalue i2880 %newret240, i16 %add_ln813_1482"   --->   Operation 5188 'insertvalue' 'newret241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5189 [1/1] (0.00ns)   --->   "%newret242 = insertvalue i2880 %newret241, i16 %add_ln813_1420"   --->   Operation 5189 'insertvalue' 'newret242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5190 [1/1] (0.00ns)   --->   "%newret243 = insertvalue i2880 %newret242, i16 %add_ln813_1490"   --->   Operation 5190 'insertvalue' 'newret243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5191 [1/1] (0.00ns)   --->   "%newret244 = insertvalue i2880 %newret243, i16 %add_ln813_1433"   --->   Operation 5191 'insertvalue' 'newret244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5192 [1/1] (0.00ns)   --->   "%newret245 = insertvalue i2880 %newret244, i16 %add_ln813_1424"   --->   Operation 5192 'insertvalue' 'newret245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5193 [1/1] (0.00ns)   --->   "%newret246 = insertvalue i2880 %newret245, i16 %add_ln813_1494"   --->   Operation 5193 'insertvalue' 'newret246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5194 [1/1] (0.00ns)   --->   "%newret247 = insertvalue i2880 %newret246, i16 %add_ln813_1444"   --->   Operation 5194 'insertvalue' 'newret247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5195 [1/1] (0.00ns)   --->   "%newret248 = insertvalue i2880 %newret247, i16 %add_ln813_1499"   --->   Operation 5195 'insertvalue' 'newret248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5196 [1/1] (0.00ns)   --->   "%newret249 = insertvalue i2880 %newret248, i16 %add_ln813_1448"   --->   Operation 5196 'insertvalue' 'newret249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5197 [1/1] (0.00ns)   --->   "%newret250 = insertvalue i2880 %newret249, i16 %add_ln813_1503"   --->   Operation 5197 'insertvalue' 'newret250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5198 [1/1] (0.00ns)   --->   "%newret251 = insertvalue i2880 %newret250, i16 %add_ln813_1437"   --->   Operation 5198 'insertvalue' 'newret251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5199 [1/1] (0.00ns)   --->   "%newret252 = insertvalue i2880 %newret251, i16 %add_ln813_1545"   --->   Operation 5199 'insertvalue' 'newret252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5200 [1/1] (0.00ns)   --->   "%newret253 = insertvalue i2880 %newret252, i16 %add_ln813_1509"   --->   Operation 5200 'insertvalue' 'newret253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5201 [1/1] (0.00ns)   --->   "%newret254 = insertvalue i2880 %newret253, i16 %add_ln813_1551"   --->   Operation 5201 'insertvalue' 'newret254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5202 [1/1] (0.00ns)   --->   "%newret255 = insertvalue i2880 %newret254, i16 %add_ln813_1519"   --->   Operation 5202 'insertvalue' 'newret255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5203 [1/1] (0.00ns)   --->   "%newret256 = insertvalue i2880 %newret255, i16 %add_ln813_1558"   --->   Operation 5203 'insertvalue' 'newret256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5204 [1/1] (0.00ns)   --->   "%newret257 = insertvalue i2880 %newret256, i16 %add_ln813_1563"   --->   Operation 5204 'insertvalue' 'newret257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5205 [1/1] (0.00ns)   --->   "%newret258 = insertvalue i2880 %newret257, i16 %add_ln813_1569"   --->   Operation 5205 'insertvalue' 'newret258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5206 [1/1] (0.00ns)   --->   "%newret259 = insertvalue i2880 %newret258, i16 %add_ln813_1573"   --->   Operation 5206 'insertvalue' 'newret259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5207 [1/1] (0.00ns)   --->   "%newret260 = insertvalue i2880 %newret259, i16 %add_ln813_1511"   --->   Operation 5207 'insertvalue' 'newret260' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5208 [1/1] (0.00ns)   --->   "%newret261 = insertvalue i2880 %newret260, i16 %add_ln813_1581"   --->   Operation 5208 'insertvalue' 'newret261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5209 [1/1] (0.00ns)   --->   "%newret262 = insertvalue i2880 %newret261, i16 %add_ln813_1524"   --->   Operation 5209 'insertvalue' 'newret262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5210 [1/1] (0.00ns)   --->   "%newret263 = insertvalue i2880 %newret262, i16 %add_ln813_1515"   --->   Operation 5210 'insertvalue' 'newret263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5211 [1/1] (0.00ns)   --->   "%newret264 = insertvalue i2880 %newret263, i16 %add_ln813_1585"   --->   Operation 5211 'insertvalue' 'newret264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5212 [1/1] (0.00ns)   --->   "%newret265 = insertvalue i2880 %newret264, i16 %add_ln813_1535"   --->   Operation 5212 'insertvalue' 'newret265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5213 [1/1] (0.00ns)   --->   "%newret266 = insertvalue i2880 %newret265, i16 %add_ln813_1590"   --->   Operation 5213 'insertvalue' 'newret266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5214 [1/1] (0.00ns)   --->   "%newret267 = insertvalue i2880 %newret266, i16 %add_ln813_1539"   --->   Operation 5214 'insertvalue' 'newret267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5215 [1/1] (0.00ns)   --->   "%newret268 = insertvalue i2880 %newret267, i16 %add_ln813_1594"   --->   Operation 5215 'insertvalue' 'newret268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5216 [1/1] (0.00ns)   --->   "%newret269 = insertvalue i2880 %newret268, i16 %add_ln813_1528"   --->   Operation 5216 'insertvalue' 'newret269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5217 [1/1] (0.00ns)   --->   "%ret_ln813 = ret i2880 %newret269"   --->   Operation 5217 'ret' 'ret_ln813' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.8ns, clock uncertainty: 0.35ns.

 <State 1>: 2.29ns
The critical path consists of the following:
	wire read operation ('Conv1D_1_input_read', firmware/nnet_utils/nnet_conv1d_latency.h:39) on port 'Conv1D_1_input' (firmware/nnet_utils/nnet_conv1d_latency.h:39) [4]  (0 ns)
	'call' operation ('call_ret', firmware/nnet_utils/nnet_conv1d_latency.h:39) to 'fill_buffer' [5]  (0 ns)
	'sub' operation ('r.V') [338]  (0.765 ns)
	'add' operation ('add_ln813_721') [555]  (0.755 ns)
	'add' operation ('add_ln813_722') [557]  (0.765 ns)

 <State 2>: 2.31ns
The critical path consists of the following:
	'sub' operation ('r.V') [254]  (0.765 ns)
	'add' operation ('add_ln813_695') [516]  (0.765 ns)
	'add' operation ('add_ln813_696') [518]  (0.775 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
