aag 793 30 49 1 714
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62 1
64 1271
66 1319
68 22
70 54
72 1333
74 1385
76 6
78 60
80 1399
82 28
84 1413
86 8
88 56
90 1431
92 1445
94 10
96 52
98 32
100 12
102 50
104 1459
106 36
108 4
110 14
112 1471
114 46
116 1485
118 48
120 40
122 16
124 44
126 1507
128 1521
130 42
132 1553
134 1559
136 2
138 1573
140 20
142 38
144 24
146 461
148 34
150 1587
152 26
154 18
156 30
158 58
1056
160 157 62
162 156 62
164 161 62
166 77 62
168 76 62
170 167 62
172 171 162
174 172 31
176 168 30
178 177 175
180 149 62
182 148 62
184 181 62
186 87 62
188 86 62
190 187 62
192 191 182
194 192 35
196 195 178
198 188 34
200 199 196
202 143 62
204 142 62
206 203 62
208 95 62
210 94 62
212 209 62
214 213 204
216 214 39
218 217 200
220 210 38
222 221 218
224 125 62
226 124 62
228 225 62
230 101 62
232 100 62
234 231 62
236 235 226
238 236 45
240 239 222
242 232 44
244 243 240
246 115 62
248 114 62
250 247 62
252 111 62
254 110 62
256 253 62
258 257 248
260 258 47
262 261 244
264 254 46
266 265 262
268 103 62
270 102 62
272 269 62
274 123 62
276 122 62
278 275 62
280 279 270
282 280 51
284 283 266
286 276 50
288 287 284
290 97 62
292 96 62
294 291 62
296 141 62
298 140 62
300 297 62
302 301 292
304 302 53
306 305 288
308 298 52
310 309 306
312 89 62
314 88 62
316 313 62
318 145 62
320 144 62
322 319 62
324 323 314
326 324 57
328 327 310
330 320 56
332 331 328
334 79 62
336 78 62
338 335 62
340 153 62
342 152 62
344 341 62
346 345 336
348 346 61
350 349 332
352 342 60
354 353 350
356 155 62
358 154 62
360 357 62
362 361 58
364 363 354
366 159 62
368 158 62
370 367 62
372 368 358
374 372 59
376 375 364
378 69 62
380 68 62
382 379 62
384 383 54
386 385 376
388 71 62
390 70 62
392 389 62
394 390 380
396 394 55
398 397 386
400 109 62
402 108 62
404 401 62
406 137 62
408 136 62
410 407 62
412 411 402
414 412 29
416 415 398
418 408 405
420 418 48
422 421 416
424 419 413
426 119 62
428 118 62
430 427 62
432 431 48
434 428 49
436 435 433
438 83 62
440 82 62
442 439 62
444 443 28
446 440 29
448 447 445
450 448 436
452 451 424
454 453 422
456 147 62
458 457 62
460 459 454
462 165 30
464 462 6
466 171 165
468 466 6
470 469 465
472 168 162
474 472 7
476 475 470
478 8 6
480 479 476
482 10 6
484 483 480
486 12 6
488 487 484
490 14 6
492 491 488
494 16 6
496 495 492
498 20 6
500 499 496
502 24 6
504 503 500
506 26 6
508 507 504
510 185 34
512 510 8
514 513 508
516 191 185
518 516 8
520 519 514
522 188 182
524 522 9
526 525 520
528 10 8
530 529 526
532 12 8
534 533 530
536 14 8
538 537 534
540 16 8
542 541 538
544 20 8
546 545 542
548 24 8
550 549 546
552 26 8
554 553 550
556 207 38
558 556 10
560 559 554
562 213 207
564 562 10
566 565 560
568 210 204
570 568 11
572 571 566
574 12 10
576 575 572
578 14 10
580 579 576
582 16 10
584 583 580
586 20 10
588 587 584
590 24 10
592 591 588
594 26 10
596 595 592
598 229 44
600 598 12
602 601 596
604 235 229
606 604 12
608 607 602
610 232 226
612 610 13
614 613 608
616 14 12
618 617 614
620 16 12
622 621 618
624 20 12
626 625 622
628 24 12
630 629 626
632 26 12
634 633 630
636 251 46
638 636 14
640 639 634
642 257 251
644 642 14
646 645 640
648 254 248
650 648 15
652 651 646
654 16 14
656 655 652
658 20 14
660 659 656
662 24 14
664 663 660
666 26 14
668 667 664
670 273 50
672 670 16
674 673 668
676 279 273
678 676 16
680 679 674
682 276 270
684 682 17
686 685 680
688 20 16
690 689 686
692 24 16
694 693 690
696 26 16
698 697 694
700 295 52
702 700 20
704 703 698
706 301 295
708 706 20
710 709 704
712 298 292
714 712 21
716 715 710
718 24 20
720 719 716
722 26 20
724 723 720
726 317 56
728 726 24
730 729 724
732 323 317
734 732 24
736 735 730
738 320 314
740 738 25
742 741 736
744 26 24
746 745 742
748 339 60
750 748 26
752 751 746
754 345 339
756 754 26
758 757 752
760 342 336
762 760 27
764 763 758
766 371 358
768 766 19
770 769 764
772 22 18
774 773 770
776 368 18
778 777 774
780 393 380
782 780 23
784 783 778
786 390 22
788 787 784
790 380 358
792 791 788
794 91 62
796 90 62
798 795 62
800 66 62
802 800 796
804 802 358
806 805 792
808 800 799
810 808 380
812 811 806
814 171 6
816 814 5
818 817 812
820 37 33
822 820 41
824 822 43
826 825 814
828 827 818
830 191 8
832 830 5
834 833 828
836 37 32
838 836 41
840 838 43
842 840 831
844 841 830
846 845 843
848 846 834
850 213 10
852 850 5
854 853 848
856 36 33
858 856 41
860 858 43
862 860 851
864 861 850
866 865 863
868 866 854
870 235 12
872 870 5
874 873 868
876 36 32
878 876 41
880 878 43
882 880 871
884 881 870
886 885 883
888 886 874
890 257 14
892 890 5
894 893 888
896 820 40
898 896 43
900 898 891
902 899 890
904 903 901
906 904 894
908 279 16
910 908 5
912 911 906
914 836 40
916 914 43
918 916 909
920 917 908
922 921 919
924 922 912
926 301 20
928 926 5
930 929 924
932 856 40
934 932 43
936 934 927
938 935 926
940 939 937
942 940 930
944 323 24
946 944 5
948 947 942
950 876 40
952 950 43
954 952 945
956 953 944
958 957 955
960 958 948
962 345 26
964 962 5
966 965 960
968 822 42
970 968 963
972 969 962
974 973 971
976 974 966
978 831 815
980 978 851
982 980 871
984 982 891
986 984 909
988 986 927
990 988 945
992 990 963
994 992 4
996 995 976
998 368 59
1000 998 3
1002 1001 996
1004 390 55
1006 1004 3
1008 1007 1002
1010 1005 999
1012 1010 2
1014 1013 1008
1016 48 3
1018 1016 4
1020 1019 1014
1022 29 2
1024 1023 1020
1026 135 62
1028 134 62
1030 1027 62
1032 133 62
1034 132 62
1036 1033 62
1038 1037 1031
1040 1039 1030
1042 1040 1036
1044 1036 1031
1046 1037 1028
1048 1047 1045
1050 1048 1036
1052 1051 1043
1054 1052 1024
1056 1055 460
1058 81 62
1060 80 62
1062 1059 62
1064 31 6
1066 30 7
1068 1067 1065
1070 1069 1063
1072 105 62
1074 104 62
1076 1073 62
1078 35 8
1080 34 9
1082 1081 1079
1084 1083 1077
1086 1085 1071
1088 151 62
1090 150 62
1092 1089 62
1094 39 10
1096 38 11
1098 1097 1095
1100 1099 1093
1102 1101 1086
1104 85 62
1106 84 62
1108 1105 62
1110 45 12
1112 44 13
1114 1113 1111
1116 1115 1109
1118 1117 1102
1120 129 62
1122 128 62
1124 1121 62
1126 47 14
1128 46 15
1130 1129 1127
1132 1131 1125
1134 1133 1118
1136 65 62
1138 64 62
1140 1137 62
1142 51 16
1144 50 17
1146 1145 1143
1148 1147 1141
1150 1149 1134
1152 93 62
1154 92 62
1156 1153 62
1158 53 20
1160 52 21
1162 1161 1159
1164 1163 1157
1166 1165 1150
1168 139 62
1170 138 62
1172 1169 62
1174 57 24
1176 56 25
1178 1177 1175
1180 1179 1173
1182 1181 1166
1184 73 62
1186 72 62
1188 1185 62
1190 61 26
1192 60 27
1194 1193 1191
1196 1195 1189
1198 1197 1182
1200 117 62
1202 116 62
1204 1201 62
1206 127 62
1208 126 62
1210 1207 62
1212 1208 1205
1214 1213 1198
1216 1068 1063
1218 1082 1077
1220 1219 1217
1222 1098 1093
1224 1223 1220
1226 1114 1109
1228 1227 1224
1230 1130 1125
1232 1231 1228
1234 1146 1141
1236 1235 1232
1238 1162 1157
1240 1239 1236
1242 1178 1173
1244 1243 1240
1246 1194 1189
1248 1247 1244
1250 1211 1205
1252 1251 1248
1254 1253 1215
1256 1255 1215
1258 1253 1149
1260 1252 1138
1262 1261 1259
1264 1263 1215
1266 1264 1257
1268 1256 1138
1270 1269 1267
1272 796 361
1274 1272 380
1276 799 358
1278 1276 383
1280 1272 383
1282 799 361
1284 1282 383
1286 1278 1275
1288 1287 1275
1290 1279 1275
1292 1290 1280
1294 1293 1288
1296 1290 1281
1298 1296 1284
1300 1299 1294
1302 1285 800
1304 1303 1285
1306 1305 1281
1308 1307 1281
1310 1309 1279
1312 1310 1275
1314 1312 1301
1316 1300 800
1318 1317 1315
1320 1253 1197
1322 1252 1186
1324 1323 1321
1326 1325 1215
1328 1326 1257
1330 1256 1186
1332 1331 1329
1334 113 62
1336 112 62
1338 1335 62
1340 58 19
1342 59 18
1344 1343 1341
1346 1345 1339
1348 75 62
1350 74 62
1352 1349 62
1354 54 23
1356 55 22
1358 1357 1355
1360 1359 1353
1362 1361 1347
1364 1252 1215
1366 1364 1362
1368 1367 1256
1370 1364 1363
1372 1371 1368
1374 1363 1361
1376 1374 1252
1378 1376 1215
1380 1378 1373
1382 1372 1350
1384 1383 1381
1386 1253 1071
1388 1252 1060
1390 1389 1387
1392 1391 1215
1394 1392 1257
1396 1256 1060
1398 1397 1395
1400 1253 1117
1402 1252 1106
1404 1403 1401
1406 1405 1215
1408 1406 1257
1410 1256 1106
1412 1411 1409
1414 1285 796
1416 1414 1281
1418 1417 1281
1420 1419 1279
1422 1421 1279
1424 1423 1275
1426 1424 1301
1428 1300 796
1430 1429 1427
1432 1253 1165
1434 1252 1154
1436 1435 1433
1438 1437 1215
1440 1438 1257
1442 1256 1154
1444 1443 1441
1446 1253 1085
1448 1252 1074
1450 1449 1447
1452 1451 1215
1454 1452 1257
1456 1256 1074
1458 1457 1455
1460 1363 1347
1462 1460 1252
1464 1462 1215
1466 1464 1373
1468 1372 1336
1470 1469 1467
1472 1253 1213
1474 1252 1202
1476 1475 1473
1478 1477 1215
1480 1478 1257
1482 1256 1202
1484 1483 1481
1486 1211 440
1488 1486 411
1490 1208 408
1492 1490 1489
1494 1493 1489
1496 1491 1208
1498 1496 1489
1500 1499 1489
1502 1501 1495
1504 1494 1208
1506 1505 1503
1508 1253 1133
1510 1252 1122
1512 1511 1509
1514 1513 1215
1516 1514 1257
1518 1256 1122
1520 1519 1517
1522 1362 1037
1524 1363 1034
1526 1525 1523
1528 1527 1252
1530 1528 1215
1532 1034 1031
1534 1035 1028
1536 1535 1533
1538 1537 1362
1540 1363 1028
1542 1541 1539
1544 1543 1252
1546 1544 1215
1548 1530 1369
1550 1368 1034
1552 1551 1549
1554 1546 1369
1556 1368 1028
1558 1557 1555
1560 1253 1181
1562 1252 1170
1564 1563 1561
1566 1565 1215
1568 1566 1257
1570 1256 1170
1572 1571 1569
1574 1253 1101
1576 1252 1090
1578 1577 1575
1580 1579 1215
1582 1580 1257
1584 1256 1090
1586 1585 1583
i0 controllable_DEQ
i1 controllable_ENQ
i2 controllable_BtoS_ACK0
i3 controllable_BtoS_ACK1
i4 controllable_BtoS_ACK2
i5 controllable_BtoS_ACK3
i6 controllable_BtoS_ACK4
i7 controllable_BtoS_ACK5
i8 controllable_BtoR_REQ0
i9 controllable_BtoS_ACK6
i10 controllable_BtoR_REQ1
i11 controllable_BtoS_ACK7
i12 controllable_BtoS_ACK8
i13 i_nEMPTY
i14 i_StoB_REQ0
i15 controllable_SLC0
i16 i_StoB_REQ1
i17 controllable_SLC1
i18 i_StoB_REQ2
i19 controllable_SLC2
i20 controllable_SLC3
i21 i_StoB_REQ3
i22 i_StoB_REQ4
i23 i_FULL
i24 i_StoB_REQ5
i25 i_StoB_REQ6
i26 i_RtoB_ACK1
i27 i_StoB_REQ7
i28 i_RtoB_ACK0
i29 i_StoB_REQ8
l0 n63
l1 sys_fair5done_out
l2 reg_stateG7_0_out
l3 reg_controllable_BtoR_REQ1_out
l4 reg_i_RtoB_ACK1_out
l5 sys_fair8done_out
l6 env_fair1done_out
l7 reg_controllable_BtoS_ACK0_out
l8 reg_i_StoB_REQ8_out
l9 sys_fair0done_out
l10 reg_i_nEMPTY_out
l11 sys_fair3done_out
l12 reg_controllable_BtoS_ACK1_out
l13 reg_i_StoB_REQ7_out
l14 reg_nstateG7_1_out
l15 sys_fair6done_out
l16 reg_controllable_BtoS_ACK2_out
l17 reg_i_StoB_REQ6_out
l18 reg_controllable_SLC0_out
l19 reg_controllable_BtoS_ACK3_out
l20 reg_i_StoB_REQ5_out
l21 sys_fair1done_out
l22 reg_controllable_SLC1_out
l23 reg_controllable_ENQ_out
l24 reg_controllable_BtoS_ACK4_out
l25 env_fair0done_out
l26 reg_i_StoB_REQ4_out
l27 sys_fair9done_out
l28 reg_i_FULL_out
l29 reg_controllable_SLC2_out
l30 reg_controllable_BtoS_ACK5_out
l31 reg_i_StoB_REQ3_out
l32 reg_stateG12_out
l33 sys_fair4done_out
l34 reg_controllable_SLC3_out
l35 fair_cnt<0>_out
l36 fair_cnt<1>_out
l37 reg_controllable_DEQ_out
l38 sys_fair7done_out
l39 reg_controllable_BtoS_ACK6_out
l40 reg_i_StoB_REQ2_out
l41 reg_controllable_BtoS_ACK7_out
l42 env_safe_err_happened_out
l43 reg_i_StoB_REQ1_out
l44 sys_fair2done_out
l45 reg_controllable_BtoS_ACK8_out
l46 reg_controllable_BtoR_REQ0_out
l47 reg_i_StoB_REQ0_out
l48 reg_i_RtoB_ACK0_out
o0 o_err
c
genbuf_9_new_3
This file was written by ABC on Sat Aug 31 20:25:07 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv genbuf9b3unreal.v   ---gives--> genbuf9b3unreal.mv
> abc -c "read_blif_mv genbuf9b3unreal.mv; write_aiger -s genbuf9b3unrealn.aig"   ---gives--> genbuf9b3unrealn.aig
> aigtoaig genbuf9b3unrealn.aig genbuf9b3unrealn.aag   ---gives--> genbuf9b3unrealn.aag (this file)
Content of genbuf9b3unreal.v:
module genbuf_9_new_3(
        o_err,
        i_clk,
        i_StoB_REQ0,
        controllable_BtoS_ACK0,
        i_StoB_REQ1,
        controllable_BtoS_ACK1,
        i_StoB_REQ2,
        controllable_BtoS_ACK2,
        i_StoB_REQ3,
        controllable_BtoS_ACK3,
        i_StoB_REQ4,
        controllable_BtoS_ACK4,
        i_StoB_REQ5,
        controllable_BtoS_ACK5,
        i_StoB_REQ6,
        controllable_BtoS_ACK6,
        i_StoB_REQ7,
        controllable_BtoS_ACK7,
        i_StoB_REQ8,
        controllable_BtoS_ACK8,
        i_RtoB_ACK0,
        controllable_BtoR_REQ0,
        i_RtoB_ACK1,
        controllable_BtoR_REQ1,
        i_FULL,
        i_nEMPTY,
        controllable_ENQ,
        controllable_DEQ,
        controllable_SLC0,
        controllable_SLC1,
        controllable_SLC2,
        controllable_SLC3);

input i_clk;
input i_StoB_REQ0;
input controllable_BtoS_ACK0;
input i_StoB_REQ1;
input controllable_BtoS_ACK1;
input i_StoB_REQ2;
input controllable_BtoS_ACK2;
input i_StoB_REQ3;
input controllable_BtoS_ACK3;
input i_StoB_REQ4;
input controllable_BtoS_ACK4;
input i_StoB_REQ5;
input controllable_BtoS_ACK5;
input i_StoB_REQ6;
input controllable_BtoS_ACK6;
input i_StoB_REQ7;
input controllable_BtoS_ACK7;
input i_StoB_REQ8;
input controllable_BtoS_ACK8;
input i_RtoB_ACK0;
input controllable_BtoR_REQ0;
input i_RtoB_ACK1;
input controllable_BtoR_REQ1;
input i_FULL;
input i_nEMPTY;
input controllable_ENQ;
input controllable_DEQ;
input controllable_SLC0;
input controllable_SLC1;
input controllable_SLC2;
input controllable_SLC3;
output o_err;

reg reg_i_StoB_REQ0;
reg reg_controllable_BtoS_ACK0;
reg reg_i_StoB_REQ1;
reg reg_controllable_BtoS_ACK1;
reg reg_i_StoB_REQ2;
reg reg_controllable_BtoS_ACK2;
reg reg_i_StoB_REQ3;
reg reg_controllable_BtoS_ACK3;
reg reg_i_StoB_REQ4;
reg reg_controllable_BtoS_ACK4;
reg reg_i_StoB_REQ5;
reg reg_controllable_BtoS_ACK5;
reg reg_i_StoB_REQ6;
reg reg_controllable_BtoS_ACK6;
reg reg_i_StoB_REQ7;
reg reg_controllable_BtoS_ACK7;
reg reg_i_StoB_REQ8;
reg reg_controllable_BtoS_ACK8;
reg reg_i_RtoB_ACK0;
reg reg_controllable_BtoR_REQ0;
reg reg_i_RtoB_ACK1;
reg reg_controllable_BtoR_REQ1;
reg reg_i_FULL;
reg reg_i_nEMPTY;
reg reg_controllable_ENQ;
reg reg_controllable_DEQ;
reg reg_controllable_SLC0;
reg reg_controllable_SLC1;
reg reg_controllable_SLC2;
reg reg_controllable_SLC3;
reg reg_stateG7_0;
reg reg_nstateG7_1;
reg reg_stateG12;
reg env_safe_err_happened;
reg env_fair0done;
reg env_fair1done;
reg sys_fair0done;
reg sys_fair1done;
reg sys_fair2done;
reg sys_fair3done;
reg sys_fair4done;
reg sys_fair5done;
reg sys_fair6done;
reg sys_fair7done;
reg sys_fair8done;
reg sys_fair9done;
reg [1:0] fair_cnt;

wire env_safe_err0;
wire env_safe_err1;
wire env_safe_err2;
wire env_safe_err3;
wire env_safe_err4;
wire env_safe_err5;
wire env_safe_err6;
wire env_safe_err7;
wire env_safe_err8;
wire env_safe_err9;
wire env_safe_err10;
wire env_safe_err11;
wire env_safe_err12;
wire env_safe_err13;
wire env_safe_err14;
wire env_safe_err15;
wire env_safe_err16;
wire env_safe_err17;
wire env_safe_err18;
wire env_safe_err19;
wire env_safe_err20;
wire env_safe_err21;
wire env_safe_err22;
wire env_safe_err23;
wire env_safe_err24;
wire env_safe_err;

wire sys_safe_err0;
wire sys_safe_err1;
wire sys_safe_err2;
wire sys_safe_err3;
wire sys_safe_err4;
wire sys_safe_err5;
wire sys_safe_err6;
wire sys_safe_err7;
wire sys_safe_err8;
wire sys_safe_err9;
wire sys_safe_err10;
wire sys_safe_err11;
wire sys_safe_err12;
wire sys_safe_err13;
wire sys_safe_err14;
wire sys_safe_err15;
wire sys_safe_err16;
wire sys_safe_err17;
wire sys_safe_err18;
wire sys_safe_err19;
wire sys_safe_err20;
wire sys_safe_err21;
wire sys_safe_err22;
wire sys_safe_err23;
wire sys_safe_err24;
wire sys_safe_err25;
wire sys_safe_err26;
wire sys_safe_err27;
wire sys_safe_err28;
wire sys_safe_err29;
wire sys_safe_err30;
wire sys_safe_err31;
wire sys_safe_err32;
wire sys_safe_err33;
wire sys_safe_err34;
wire sys_safe_err35;
wire sys_safe_err36;
wire sys_safe_err37;
wire sys_safe_err38;
wire sys_safe_err39;
wire sys_safe_err40;
wire sys_safe_err41;
wire sys_safe_err42;
wire sys_safe_err43;
wire sys_safe_err44;
wire sys_safe_err45;
wire sys_safe_err46;
wire sys_safe_err47;
wire sys_safe_err48;
wire sys_safe_err49;
wire sys_safe_err50;
wire sys_safe_err51;
wire sys_safe_err52;
wire sys_safe_err53;
wire sys_safe_err54;
wire sys_safe_err55;
wire sys_safe_err56;
wire sys_safe_err57;
wire sys_safe_err58;
wire sys_safe_err59;
wire sys_safe_err60;
wire sys_safe_err61;
wire sys_safe_err62;
wire sys_safe_err63;
wire sys_safe_err64;
wire sys_safe_err65;
wire sys_safe_err66;
wire sys_safe_err67;
wire sys_safe_err68;
wire sys_safe_err69;
wire sys_safe_err70;
wire sys_safe_err71;
wire sys_safe_err72;
wire sys_safe_err73;
wire sys_safe_err74;
wire sys_safe_err75;
wire sys_safe_err76;
wire sys_safe_err77;
wire sys_safe_err78;
wire sys_safe_err79;
wire sys_safe_err80;
wire sys_safe_err81;
wire sys_safe_err82;
wire sys_safe_err83;
wire sys_safe_err84;
wire sys_safe_err85;
wire sys_safe_err86;
wire sys_safe_err87;
wire sys_safe_err88;
wire sys_safe_err89;
wire sys_safe_err90;
wire sys_safe_err91;
wire sys_safe_err92;
wire sys_safe_err93;
wire sys_safe_err94;
wire sys_safe_err;

wire env_fair0;
wire env_fair1;

wire sys_fair0;
wire sys_fair1;
wire sys_fair2;
wire sys_fair3;
wire sys_fair4;
wire sys_fair5;
wire sys_fair6;
wire sys_fair7;
wire sys_fair8;
wire sys_fair9;
wire progress_in_sys_fair;
wire all_env_fair_fulfilled;
wire all_sys_fair_fulfilled;
wire fair_err;
wire o_err;

// =============================================================
//                        ENV_TRANSITION:
// =============================================================
// G((StoB_REQ0=1 * BtoS_ACK0=0) -> X(StoB_REQ0=1));	#A1
assign env_safe_err0 = ~((~(reg_i_StoB_REQ0 & ~reg_controllable_BtoS_ACK0)) | i_StoB_REQ0);

// G(BtoS_ACK0=1 -> X(StoB_REQ0=0));	#A1
assign env_safe_err1 = ~((~(reg_controllable_BtoS_ACK0)) | ~i_StoB_REQ0);

// G((StoB_REQ1=1 * BtoS_ACK1=0) -> X(StoB_REQ1=1));	#A1
assign env_safe_err2 = ~((~(reg_i_StoB_REQ1 & ~reg_controllable_BtoS_ACK1)) | i_StoB_REQ1);

// G(BtoS_ACK1=1 -> X(StoB_REQ1=0));	#A1
assign env_safe_err3 = ~((~(reg_controllable_BtoS_ACK1)) | ~i_StoB_REQ1);

// G((StoB_REQ2=1 * BtoS_ACK2=0) -> X(StoB_REQ2=1));	#A1
assign env_safe_err4 = ~((~(reg_i_StoB_REQ2 & ~reg_controllable_BtoS_ACK2)) | i_StoB_REQ2);

// G(BtoS_ACK2=1 -> X(StoB_REQ2=0));	#A1
assign env_safe_err5 = ~((~(reg_controllable_BtoS_ACK2)) | ~i_StoB_REQ2);

// G((StoB_REQ3=1 * BtoS_ACK3=0) -> X(StoB_REQ3=1));	#A1
assign env_safe_err6 = ~((~(reg_i_StoB_REQ3 & ~reg_controllable_BtoS_ACK3)) | i_StoB_REQ3);

// G(BtoS_ACK3=1 -> X(StoB_REQ3=0));	#A1
assign env_safe_err7 = ~((~(reg_controllable_BtoS_ACK3)) | ~i_StoB_REQ3);

// G((StoB_REQ4=1 * BtoS_ACK4=0) -> X(StoB_REQ4=1));	#A1
assign env_safe_err8 = ~((~(reg_i_StoB_REQ4 & ~reg_controllable_BtoS_ACK4)) | i_StoB_REQ4);

// G(BtoS_ACK4=1 -> X(StoB_REQ4=0));	#A1
assign env_safe_err9 = ~((~(reg_controllable_BtoS_ACK4)) | ~i_StoB_REQ4);

// G((StoB_REQ5=1 * BtoS_ACK5=0) -> X(StoB_REQ5=1));	#A1
assign env_safe_err10 = ~((~(reg_i_StoB_REQ5 & ~reg_controllable_BtoS_ACK5)) | i_StoB_REQ5);

// G(BtoS_ACK5=1 -> X(StoB_REQ5=0));	#A1
assign env_safe_err11 = ~((~(reg_controllable_BtoS_ACK5)) | ~i_StoB_REQ5);

// G((StoB_REQ6=1 * BtoS_ACK6=0) -> X(StoB_REQ6=1));	#A1
assign env_safe_err12 = ~((~(reg_i_StoB_REQ6 & ~reg_controllable_BtoS_ACK6)) | i_StoB_REQ6);

// G(BtoS_ACK6=1 -> X(StoB_REQ6=0));	#A1
assign env_safe_err13 = ~((~(reg_controllable_BtoS_ACK6)) | ~i_StoB_REQ6);

// G((StoB_REQ7=1 * BtoS_ACK7=0) -> X(StoB_REQ7=1));	#A1
assign env_safe_err14 = ~((~(reg_i_StoB_REQ7 & ~reg_controllable_BtoS_ACK7)) | i_StoB_REQ7);

// G(BtoS_ACK7=1 -> X(StoB_REQ7=0));	#A1
assign env_safe_err15 = ~((~(reg_controllable_BtoS_ACK7)) | ~i_StoB_REQ7);

// G((StoB_REQ8=1 * BtoS_ACK8=0) -> X(StoB_REQ8=1));	#A1
assign env_safe_err16 = ~((~(reg_i_StoB_REQ8 & ~reg_controllable_BtoS_ACK8)) | i_StoB_REQ8);

// G(BtoS_ACK8=1 -> X(StoB_REQ8=0));	#A1
assign env_safe_err17 = ~((~(reg_controllable_BtoS_ACK8)) | ~i_StoB_REQ8);

// G(BtoR_REQ0=0 -> X(RtoB_ACK0=0));	#A3
assign env_safe_err18 = ~(reg_controllable_BtoR_REQ0 | ~i_RtoB_ACK0);

// G((BtoR_REQ0=1 * RtoB_ACK0=1) -> X(RtoB_ACK0=1));	#A4
assign env_safe_err19 = ~((~(reg_controllable_BtoR_REQ0 & reg_i_RtoB_ACK0)) | i_RtoB_ACK0);

// G(BtoR_REQ1=0 -> X(RtoB_ACK1=0));	#A3
assign env_safe_err20 = ~(reg_controllable_BtoR_REQ1 | ~i_RtoB_ACK1);

// G((BtoR_REQ1=1 * RtoB_ACK1=1) -> X(RtoB_ACK1=1));	#A4
assign env_safe_err21 = ~((~(reg_controllable_BtoR_REQ1 & reg_i_RtoB_ACK1)) | i_RtoB_ACK1);

// G((ENQ=1 * DEQ=0) -> X(EMPTY=0));	#A4
assign env_safe_err22 = ~(~(reg_controllable_ENQ & ~reg_controllable_DEQ) | i_nEMPTY);

// G((DEQ=1 * ENQ=0) -> X(FULL=0));	#A4
assign env_safe_err23 = ~(~(reg_controllable_DEQ & ~reg_controllable_ENQ) | ~i_FULL);

// G((ENQ=1 <-> DEQ=1) -> ((FULL=1 <-> X(FULL=1)) *
//                         (EMPTY=1 <-> X(EMPTY=1))));	#A4
assign env_safe_err24 = ~(~(reg_controllable_ENQ ^~ reg_controllable_DEQ) | ((reg_i_FULL ^~ i_FULL) &  (reg_i_nEMPTY ^~ i_nEMPTY)) );

// collecting together the safety error bits:
assign env_safe_err = env_safe_err0 |
                      env_safe_err1 |
                      env_safe_err2 |
                      env_safe_err3 |
                      env_safe_err4 |
                      env_safe_err5 |
                      env_safe_err6 |
                      env_safe_err7 |
                      env_safe_err8 |
                      env_safe_err9 |
                      env_safe_err10 |
                      env_safe_err11 |
                      env_safe_err12 |
                      env_safe_err13 |
                      env_safe_err14 |
                      env_safe_err15 |
                      env_safe_err16 |
                      env_safe_err17 |
                      env_safe_err18 |
                      env_safe_err19 |
                      env_safe_err20 |
                      env_safe_err21 |
                      env_safe_err22 |
                      env_safe_err23 |
                      env_safe_err24;

// =============================================================
//                        SYS_TRANSITION:
// =============================================================
// G((StoB_REQ0=0 * X(StoB_REQ0=1)) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err0 = ~((~(~reg_i_StoB_REQ0 & i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=0 * StoB_REQ0=0) -> X(BtoS_ACK0=0));	#G2
assign sys_safe_err1 = ~((~(~reg_controllable_BtoS_ACK0 & ~reg_i_StoB_REQ0 )) | ~controllable_BtoS_ACK0);

// G((BtoS_ACK0=1 * StoB_REQ0=1) -> X(BtoS_ACK0=1));	#G4
assign sys_safe_err2 = ~((~(reg_controllable_BtoS_ACK0 & reg_i_StoB_REQ0 )) | controllable_BtoS_ACK0);

// G((BtoS_ACK0=0) + (BtoS_ACK1=0));	#G5
assign sys_safe_err3 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK1);

// G((BtoS_ACK0=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err4 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK0=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err5 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK0=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err6 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK0=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err7 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK0=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err8 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK0=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err9 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK0=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err10 = ~(~controllable_BtoS_ACK0 | ~controllable_BtoS_ACK8);

// G((StoB_REQ1=0 * X(StoB_REQ1=1)) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err11 = ~((~(~reg_i_StoB_REQ1 & i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=0 * StoB_REQ1=0) -> X(BtoS_ACK1=0));	#G2
assign sys_safe_err12 = ~((~(~reg_controllable_BtoS_ACK1 & ~reg_i_StoB_REQ1 )) | ~controllable_BtoS_ACK1);

// G((BtoS_ACK1=1 * StoB_REQ1=1) -> X(BtoS_ACK1=1));	#G4
assign sys_safe_err13 = ~((~(reg_controllable_BtoS_ACK1 & reg_i_StoB_REQ1 )) | controllable_BtoS_ACK1);

// G((BtoS_ACK1=0) + (BtoS_ACK2=0));	#G5
assign sys_safe_err14 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK2);

// G((BtoS_ACK1=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err15 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK1=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err16 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK1=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err17 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK1=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err18 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK1=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err19 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK1=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err20 = ~(~controllable_BtoS_ACK1 | ~controllable_BtoS_ACK8);

// G((StoB_REQ2=0 * X(StoB_REQ2=1)) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err21 = ~((~(~reg_i_StoB_REQ2 & i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=0 * StoB_REQ2=0) -> X(BtoS_ACK2=0));	#G2
assign sys_safe_err22 = ~((~(~reg_controllable_BtoS_ACK2 & ~reg_i_StoB_REQ2 )) | ~controllable_BtoS_ACK2);

// G((BtoS_ACK2=1 * StoB_REQ2=1) -> X(BtoS_ACK2=1));	#G4
assign sys_safe_err23 = ~((~(reg_controllable_BtoS_ACK2 & reg_i_StoB_REQ2 )) | controllable_BtoS_ACK2);

// G((BtoS_ACK2=0) + (BtoS_ACK3=0));	#G5
assign sys_safe_err24 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK3);

// G((BtoS_ACK2=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err25 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK2=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err26 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK2=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err27 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK2=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err28 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK2=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err29 = ~(~controllable_BtoS_ACK2 | ~controllable_BtoS_ACK8);

// G((StoB_REQ3=0 * X(StoB_REQ3=1)) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err30 = ~((~(~reg_i_StoB_REQ3 & i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=0 * StoB_REQ3=0) -> X(BtoS_ACK3=0));	#G2
assign sys_safe_err31 = ~((~(~reg_controllable_BtoS_ACK3 & ~reg_i_StoB_REQ3 )) | ~controllable_BtoS_ACK3);

// G((BtoS_ACK3=1 * StoB_REQ3=1) -> X(BtoS_ACK3=1));	#G4
assign sys_safe_err32 = ~((~(reg_controllable_BtoS_ACK3 & reg_i_StoB_REQ3 )) | controllable_BtoS_ACK3);

// G((BtoS_ACK3=0) + (BtoS_ACK4=0));	#G5
assign sys_safe_err33 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK4);

// G((BtoS_ACK3=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err34 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK3=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err35 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK3=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err36 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK3=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err37 = ~(~controllable_BtoS_ACK3 | ~controllable_BtoS_ACK8);

// G((StoB_REQ4=0 * X(StoB_REQ4=1)) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err38 = ~((~(~reg_i_StoB_REQ4 & i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=0 * StoB_REQ4=0) -> X(BtoS_ACK4=0));	#G2
assign sys_safe_err39 = ~((~(~reg_controllable_BtoS_ACK4 & ~reg_i_StoB_REQ4 )) | ~controllable_BtoS_ACK4);

// G((BtoS_ACK4=1 * StoB_REQ4=1) -> X(BtoS_ACK4=1));	#G4
assign sys_safe_err40 = ~((~(reg_controllable_BtoS_ACK4 & reg_i_StoB_REQ4 )) | controllable_BtoS_ACK4);

// G((BtoS_ACK4=0) + (BtoS_ACK5=0));	#G5
assign sys_safe_err41 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK5);

// G((BtoS_ACK4=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err42 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK4=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err43 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK4=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err44 = ~(~controllable_BtoS_ACK4 | ~controllable_BtoS_ACK8);

// G((StoB_REQ5=0 * X(StoB_REQ5=1)) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err45 = ~((~(~reg_i_StoB_REQ5 & i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=0 * StoB_REQ5=0) -> X(BtoS_ACK5=0));	#G2
assign sys_safe_err46 = ~((~(~reg_controllable_BtoS_ACK5 & ~reg_i_StoB_REQ5 )) | ~controllable_BtoS_ACK5);

// G((BtoS_ACK5=1 * StoB_REQ5=1) -> X(BtoS_ACK5=1));	#G4
assign sys_safe_err47 = ~((~(reg_controllable_BtoS_ACK5 & reg_i_StoB_REQ5 )) | controllable_BtoS_ACK5);

// G((BtoS_ACK5=0) + (BtoS_ACK6=0));	#G5
assign sys_safe_err48 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK6);

// G((BtoS_ACK5=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err49 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK5=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err50 = ~(~controllable_BtoS_ACK5 | ~controllable_BtoS_ACK8);

// G((StoB_REQ6=0 * X(StoB_REQ6=1)) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err51 = ~((~(~reg_i_StoB_REQ6 & i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=0 * StoB_REQ6=0) -> X(BtoS_ACK6=0));	#G2
assign sys_safe_err52 = ~((~(~reg_controllable_BtoS_ACK6 & ~reg_i_StoB_REQ6 )) | ~controllable_BtoS_ACK6);

// G((BtoS_ACK6=1 * StoB_REQ6=1) -> X(BtoS_ACK6=1));	#G4
assign sys_safe_err53 = ~((~(reg_controllable_BtoS_ACK6 & reg_i_StoB_REQ6 )) | controllable_BtoS_ACK6);

// G((BtoS_ACK6=0) + (BtoS_ACK7=0));	#G5
assign sys_safe_err54 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK7);

// G((BtoS_ACK6=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err55 = ~(~controllable_BtoS_ACK6 | ~controllable_BtoS_ACK8);

// G((StoB_REQ7=0 * X(StoB_REQ7=1)) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err56 = ~((~(~reg_i_StoB_REQ7 & i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=0 * StoB_REQ7=0) -> X(BtoS_ACK7=0));	#G2
assign sys_safe_err57 = ~((~(~reg_controllable_BtoS_ACK7 & ~reg_i_StoB_REQ7 )) | ~controllable_BtoS_ACK7);

// G((BtoS_ACK7=1 * StoB_REQ7=1) -> X(BtoS_ACK7=1));	#G4
assign sys_safe_err58 = ~((~(reg_controllable_BtoS_ACK7 & reg_i_StoB_REQ7 )) | controllable_BtoS_ACK7);

// G((BtoS_ACK7=0) + (BtoS_ACK8=0));	#G5
assign sys_safe_err59 = ~(~controllable_BtoS_ACK7 | ~controllable_BtoS_ACK8);

// G((StoB_REQ8=0 * X(StoB_REQ8=1)) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err60 = ~((~(~reg_i_StoB_REQ8 & i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=0 * StoB_REQ8=0) -> X(BtoS_ACK8=0));	#G2
assign sys_safe_err61 = ~((~(~reg_controllable_BtoS_ACK8 & ~reg_i_StoB_REQ8 )) | ~controllable_BtoS_ACK8);

// G((BtoS_ACK8=1 * StoB_REQ8=1) -> X(BtoS_ACK8=1));	#G4
assign sys_safe_err62 = ~((~(reg_controllable_BtoS_ACK8 & reg_i_StoB_REQ8 )) | controllable_BtoS_ACK8);

// G((BtoR_REQ0=1 * RtoB_ACK0=0) -> X(BtoR_REQ0=1));	#G6
assign sys_safe_err63 = ~((~(reg_controllable_BtoR_REQ0 & ~reg_i_RtoB_ACK0)) | controllable_BtoR_REQ0);

// G((BtoR_REQ0=0) + (BtoR_REQ1=0));	#G7
assign sys_safe_err64 = ~(~controllable_BtoR_REQ0 | ~controllable_BtoR_REQ1);

// G(RtoB_ACK0=1 -> X(BtoR_REQ0=0));	#G8
assign sys_safe_err65 = ~(~reg_i_RtoB_ACK0 | ~controllable_BtoR_REQ0);

// G((BtoR_REQ1=1 * RtoB_ACK1=0) -> X(BtoR_REQ1=1));	#G6
assign sys_safe_err66 = ~((~(reg_controllable_BtoR_REQ1 & ~reg_i_RtoB_ACK1)) | controllable_BtoR_REQ1);

// G(RtoB_ACK1=1 -> X(BtoR_REQ1=0));	#G8
assign sys_safe_err67 = ~(~reg_i_RtoB_ACK1 | ~controllable_BtoR_REQ1);

// G((BtoR_REQ0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err68 = reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1;

// G((stateG7_1=0 * stateG7_0=1 * BtoR_REQ0=1) -> FALSE);	#G7
assign sys_safe_err69 = reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ0;

// G((stateG7_1=1 * stateG7_0=1 * BtoR_REQ1=1) -> FALSE);	#G7
assign sys_safe_err70 = ~reg_nstateG7_1 & reg_stateG7_0 & reg_controllable_BtoR_REQ1;

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1)) -> X(ENQ=1));	#G9
assign sys_safe_err71 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | controllable_ENQ);

// G((BtoS_ACK0=0 * X(BtoS_ACK0=1))  -> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err72 = ~(~((~reg_controllable_BtoS_ACK0 & controllable_BtoS_ACK0)) | (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) -> X(ENQ=1));	#G9
assign sys_safe_err73 = ~(~((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) | controllable_ENQ);

// G((BtoS_ACK1=0 * X(BtoS_ACK1=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err74 = ~(((~reg_controllable_BtoS_ACK1 & controllable_BtoS_ACK1)) ^~ (controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) -> X(ENQ=1));	#G9
assign sys_safe_err75 = ~(~((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) | controllable_ENQ);

// G((BtoS_ACK2=0 * X(BtoS_ACK2=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err76 = ~(((~reg_controllable_BtoS_ACK2 & controllable_BtoS_ACK2)) ^~ (~controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) -> X(ENQ=1));	#G9
assign sys_safe_err77 = ~(~((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) | controllable_ENQ);

// G((BtoS_ACK3=0 * X(BtoS_ACK3=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=0 * SLC3=0));	#G9
assign sys_safe_err78 = ~(((~reg_controllable_BtoS_ACK3 & controllable_BtoS_ACK3)) ^~ (controllable_SLC0 & controllable_SLC1 & ~controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) -> X(ENQ=1));	#G9
assign sys_safe_err79 = ~(~((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) | controllable_ENQ);

// G((BtoS_ACK4=0 * X(BtoS_ACK4=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err80 = ~(((~reg_controllable_BtoS_ACK4 & controllable_BtoS_ACK4)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) -> X(ENQ=1));	#G9
assign sys_safe_err81 = ~(~((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) | controllable_ENQ);

// G((BtoS_ACK5=0 * X(BtoS_ACK5=1)) <-> X(SLC0=1 * SLC1=0 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err82 = ~(((~reg_controllable_BtoS_ACK5 & controllable_BtoS_ACK5)) ^~ (controllable_SLC0 & ~controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) -> X(ENQ=1));	#G9
assign sys_safe_err83 = ~(~((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) | controllable_ENQ);

// G((BtoS_ACK6=0 * X(BtoS_ACK6=1)) <-> X(SLC0=0 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err84 = ~(((~reg_controllable_BtoS_ACK6 & controllable_BtoS_ACK6)) ^~ (~controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) -> X(ENQ=1));	#G9
assign sys_safe_err85 = ~(~((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) | controllable_ENQ);

// G((BtoS_ACK7=0 * X(BtoS_ACK7=1)) <-> X(SLC0=1 * SLC1=1 * SLC2=1 * SLC3=0));	#G9
assign sys_safe_err86 = ~(((~reg_controllable_BtoS_ACK7 & controllable_BtoS_ACK7)) ^~ (controllable_SLC0 & controllable_SLC1 & controllable_SLC2 & ~controllable_SLC3));

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) -> X(ENQ=1));	#G9
assign sys_safe_err87 = ~(~((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) | controllable_ENQ);

// G((BtoS_ACK8=0 * X(BtoS_ACK8=1)) <-> X(SLC0=0 * SLC1=0 * SLC2=0 * SLC3=1));	#G9
assign sys_safe_err88 = ~(((~reg_controllable_BtoS_ACK8 & controllable_BtoS_ACK8)) ^~ (~controllable_SLC0 & ~controllable_SLC1 & ~controllable_SLC2 & controllable_SLC3));

// G(((BtoS_ACK0=1 + X(BtoS_ACK0=0)) * (BtoS_ACK1=1 + X(BtoS_ACK1=0)) * (BtoS_ACK2=1 + X(BtoS_ACK2=0)) * (BtoS_ACK3=1 + X(BtoS_ACK3=0)) * (BtoS_ACK4=1 + X(BtoS_ACK4=0)) * (BtoS_ACK5=1 + X(BtoS_ACK5=0)) * (BtoS_ACK6=1 + X(BtoS_ACK6=0)) * (BtoS_ACK7=1 + X(BtoS_ACK7=0)) * (BtoS_ACK8=1 + X(BtoS_ACK8=0))) -> X(ENQ=0));	#G9
assign sys_safe_err89 = ~(~((reg_controllable_BtoS_ACK0 | ~controllable_BtoS_ACK0) & (reg_controllable_BtoS_ACK1 | ~controllable_BtoS_ACK1) & (reg_controllable_BtoS_ACK2 | ~controllable_BtoS_ACK2) & (reg_controllable_BtoS_ACK3 | ~controllable_BtoS_ACK3) & (reg_controllable_BtoS_ACK4 | ~controllable_BtoS_ACK4) & (reg_controllable_BtoS_ACK5 | ~controllable_BtoS_ACK5) & (reg_controllable_BtoS_ACK6 | ~controllable_BtoS_ACK6) & (reg_controllable_BtoS_ACK7 | ~controllable_BtoS_ACK7) & (reg_controllable_BtoS_ACK8 | ~controllable_BtoS_ACK8)) | ~controllable_ENQ);

// G((RtoB_ACK0=1 * X(RtoB_ACK0=0)) -> X(DEQ=1));	#G10
assign sys_safe_err90 = ~(~(reg_i_RtoB_ACK0 & ~i_RtoB_ACK0) | controllable_DEQ);

// G((RtoB_ACK1=1 * X(RtoB_ACK1=0)) -> X(DEQ=1));	#G10
assign sys_safe_err91 = ~(~(reg_i_RtoB_ACK1 & ~i_RtoB_ACK1) | controllable_DEQ);

// G(((RtoB_ACK0=0 + X(RtoB_ACK0=1)) * (RtoB_ACK1=0 + X(RtoB_ACK1=1))) -> X(DEQ=0));	#G10
assign sys_safe_err92 = ~(~((~reg_i_RtoB_ACK0 | i_RtoB_ACK0) & (~reg_i_RtoB_ACK1 | i_RtoB_ACK1)) | ~controllable_DEQ);

// G((FULL=1 * DEQ=0) -> ENQ=0);	#G11
assign sys_safe_err93 = ~(~(i_FULL & ~controllable_DEQ) | ~controllable_ENQ);

// G(EMPTY=1 -> DEQ=0);	#G11
assign sys_safe_err94 = ~( i_nEMPTY | ~controllable_DEQ);

// collecting together the safety error bits:
assign sys_safe_err = sys_safe_err0 |
                      sys_safe_err1 |
                      sys_safe_err2 |
                      sys_safe_err3 |
                      sys_safe_err4 |
                      sys_safe_err5 |
                      sys_safe_err6 |
                      sys_safe_err7 |
                      sys_safe_err8 |
                      sys_safe_err9 |
                      sys_safe_err10 |
                      sys_safe_err11 |
                      sys_safe_err12 |
                      sys_safe_err13 |
                      sys_safe_err14 |
                      sys_safe_err15 |
                      sys_safe_err16 |
                      sys_safe_err17 |
                      sys_safe_err18 |
                      sys_safe_err19 |
                      sys_safe_err20 |
                      sys_safe_err21 |
                      sys_safe_err22 |
                      sys_safe_err23 |
                      sys_safe_err24 |
                      sys_safe_err25 |
                      sys_safe_err26 |
                      sys_safe_err27 |
                      sys_safe_err28 |
                      sys_safe_err29 |
                      sys_safe_err30 |
                      sys_safe_err31 |
                      sys_safe_err32 |
                      sys_safe_err33 |
                      sys_safe_err34 |
                      sys_safe_err35 |
                      sys_safe_err36 |
                      sys_safe_err37 |
                      sys_safe_err38 |
                      sys_safe_err39 |
                      sys_safe_err40 |
                      sys_safe_err41 |
                      sys_safe_err42 |
                      sys_safe_err43 |
                      sys_safe_err44 |
                      sys_safe_err45 |
                      sys_safe_err46 |
                      sys_safe_err47 |
                      sys_safe_err48 |
                      sys_safe_err49 |
                      sys_safe_err50 |
                      sys_safe_err51 |
                      sys_safe_err52 |
                      sys_safe_err53 |
                      sys_safe_err54 |
                      sys_safe_err55 |
                      sys_safe_err56 |
                      sys_safe_err57 |
                      sys_safe_err58 |
                      sys_safe_err59 |
                      sys_safe_err60 |
                      sys_safe_err61 |
                      sys_safe_err62 |
                      sys_safe_err63 |
                      sys_safe_err64 |
                      sys_safe_err65 |
                      sys_safe_err66 |
                      sys_safe_err67 |
                      sys_safe_err68 |
                      sys_safe_err69 |
                      sys_safe_err70 |
                      sys_safe_err71 |
                      sys_safe_err72 |
                      sys_safe_err73 |
                      sys_safe_err74 |
                      sys_safe_err75 |
                      sys_safe_err76 |
                      sys_safe_err77 |
                      sys_safe_err78 |
                      sys_safe_err79 |
                      sys_safe_err80 |
                      sys_safe_err81 |
                      sys_safe_err82 |
                      sys_safe_err83 |
                      sys_safe_err84 |
                      sys_safe_err85 |
                      sys_safe_err86 |
                      sys_safe_err87 |
                      sys_safe_err88 |
                      sys_safe_err89 |
                      sys_safe_err90 |
                      sys_safe_err91 |
                      sys_safe_err92 |
                      sys_safe_err93 |
                      sys_safe_err94;

// =============================================================
//                          ENV_FAIRNESS:
// =============================================================
// G(F(BtoR_REQ0=1 <-> RtoB_ACK0=1));	#A2
assign env_fair0 = controllable_BtoR_REQ0 ^~ i_RtoB_ACK0;

// G(F(BtoR_REQ1=1 <-> RtoB_ACK1=1));	#A2
assign env_fair1 = controllable_BtoR_REQ1 ^~ i_RtoB_ACK1;

assign all_env_fair_fulfilled = (env_fair0done | env_fair0) &
                                (env_fair1done | env_fair1);

// =============================================================
//                          SYS_FAIRNESS:
// =============================================================
// G(F(StoB_REQ0=1 <-> BtoS_ACK0=1));	#G1+G2
assign sys_fair0 = i_StoB_REQ0 ^~ controllable_BtoS_ACK0;

// G(F(StoB_REQ1=1 <-> BtoS_ACK1=1));	#G1+G2
assign sys_fair1 = i_StoB_REQ1 ^~ controllable_BtoS_ACK1;

// G(F(StoB_REQ2=1 <-> BtoS_ACK2=1));	#G1+G2
assign sys_fair2 = i_StoB_REQ2 ^~ controllable_BtoS_ACK2;

// G(F(StoB_REQ3=1 <-> BtoS_ACK3=1));	#G1+G2
assign sys_fair3 = i_StoB_REQ3 ^~ controllable_BtoS_ACK3;

// G(F(StoB_REQ4=1 <-> BtoS_ACK4=1));	#G1+G2
assign sys_fair4 = i_StoB_REQ4 ^~ controllable_BtoS_ACK4;

// G(F(StoB_REQ5=1 <-> BtoS_ACK5=1));	#G1+G2
assign sys_fair5 = i_StoB_REQ5 ^~ controllable_BtoS_ACK5;

// G(F(StoB_REQ6=1 <-> BtoS_ACK6=1));	#G1+G2
assign sys_fair6 = i_StoB_REQ6 ^~ controllable_BtoS_ACK6;

// G(F(StoB_REQ7=1 <-> BtoS_ACK7=1));	#G1+G2
assign sys_fair7 = i_StoB_REQ7 ^~ controllable_BtoS_ACK7;

// G(F(StoB_REQ8=1 <-> BtoS_ACK8=1));	#G1+G2
assign sys_fair8 = i_StoB_REQ8 ^~ controllable_BtoS_ACK8;

// G(F(stateG12=0));	#G12
assign sys_fair9 = ~reg_stateG12;

assign all_sys_fair_fulfilled = (sys_fair0done | sys_fair0) &
                                (sys_fair1done | sys_fair1) &
                                (sys_fair2done | sys_fair2) &
                                (sys_fair3done | sys_fair3) &
                                (sys_fair4done | sys_fair4) &
                                (sys_fair5done | sys_fair5) &
                                (sys_fair6done | sys_fair6) &
                                (sys_fair7done | sys_fair7) &
                                (sys_fair8done | sys_fair8) &
                                (sys_fair9done | sys_fair9);
assign fair_err = (fair_cnt >= 2'b11);

assign progress_in_sys_fair = (~sys_fair0done & sys_fair0) |
                                (~sys_fair1done & sys_fair1) |
                                (~sys_fair2done & sys_fair2) |
                                (~sys_fair3done & sys_fair3) |
                                (~sys_fair4done & sys_fair4) |
                                (~sys_fair5done & sys_fair5) |
                                (~sys_fair6done & sys_fair6) |
                                (~sys_fair7done & sys_fair7) |
                                (~sys_fair8done & sys_fair8) |
                                (~sys_fair9done & sys_fair9);
// computing the error output bit:
assign o_err = ~env_safe_err & ~env_safe_err_happened & (sys_safe_err | fair_err);
initial
 begin
  reg_i_StoB_REQ0 = 0;
  reg_controllable_BtoS_ACK0 = 0;
  reg_i_StoB_REQ1 = 0;
  reg_controllable_BtoS_ACK1 = 0;
  reg_i_StoB_REQ2 = 0;
  reg_controllable_BtoS_ACK2 = 0;
  reg_i_StoB_REQ3 = 0;
  reg_controllable_BtoS_ACK3 = 0;
  reg_i_StoB_REQ4 = 0;
  reg_controllable_BtoS_ACK4 = 0;
  reg_i_StoB_REQ5 = 0;
  reg_controllable_BtoS_ACK5 = 0;
  reg_i_StoB_REQ6 = 0;
  reg_controllable_BtoS_ACK6 = 0;
  reg_i_StoB_REQ7 = 0;
  reg_controllable_BtoS_ACK7 = 0;
  reg_i_StoB_REQ8 = 0;
  reg_controllable_BtoS_ACK8 = 0;
  reg_i_RtoB_ACK0 = 0;
  reg_controllable_BtoR_REQ0 = 0;
  reg_i_RtoB_ACK1 = 0;
  reg_controllable_BtoR_REQ1 = 0;
  reg_i_FULL = 0;
  reg_i_nEMPTY = 0;
  reg_controllable_ENQ = 0;
  reg_controllable_DEQ = 0;
  reg_controllable_SLC0 = 0;
  reg_controllable_SLC1 = 0;
  reg_controllable_SLC2 = 0;
  reg_controllable_SLC3 = 0;
  reg_stateG7_0 = 0;
  reg_nstateG7_1 = 0;
  reg_stateG12 = 0;
  env_safe_err_happened = 0;
  env_fair0done = 0;
  env_fair1done = 0;
  sys_fair0done = 0;
  sys_fair1done = 0;
  sys_fair2done = 0;
  sys_fair3done = 0;
  sys_fair4done = 0;
  sys_fair5done = 0;
  sys_fair6done = 0;
  sys_fair7done = 0;
  sys_fair8done = 0;
  sys_fair9done = 0;
  fair_cnt = 0;
 end


always @(posedge i_clk)
 begin
   // We remember if an environment error occurred:
   env_safe_err_happened = env_safe_err_happened | env_safe_err;

   // Updating the fairness counters: 
   if(all_sys_fair_fulfilled)
    begin
      env_fair0done = 0;
      env_fair1done = 0;
      sys_fair0done = 0;
      sys_fair1done = 0;
      sys_fair2done = 0;
      sys_fair3done = 0;
      sys_fair4done = 0;
      sys_fair5done = 0;
      sys_fair6done = 0;
      sys_fair7done = 0;
      sys_fair8done = 0;
      sys_fair9done = 0;
      fair_cnt = 0;
    end
   else
    begin
      if(progress_in_sys_fair)
       begin
         env_fair0done = 0;
         env_fair1done = 0;
         fair_cnt = 0;
         sys_fair0done = sys_fair0done | sys_fair0;
         sys_fair1done = sys_fair1done | sys_fair1;
         sys_fair2done = sys_fair2done | sys_fair2;
         sys_fair3done = sys_fair3done | sys_fair3;
         sys_fair4done = sys_fair4done | sys_fair4;
         sys_fair5done = sys_fair5done | sys_fair5;
         sys_fair6done = sys_fair6done | sys_fair6;
         sys_fair7done = sys_fair7done | sys_fair7;
         sys_fair8done = sys_fair8done | sys_fair8;
         sys_fair9done = sys_fair9done | sys_fair9;
       end
      else
       begin
         if(all_env_fair_fulfilled)
          begin
            env_fair0done = 0;
            env_fair1done = 0;
            fair_cnt = fair_cnt + 1;
          end
         else
          begin
            env_fair0done = env_fair0done | env_fair0;
            env_fair1done = env_fair1done | env_fair1;
          end
       end
    end

   // Updating the automata: 
   // Automaton G7: 
   if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b0;
    end
   else if(~reg_nstateG7_1 & reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b0;
    end
   else if(reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b1;
      reg_stateG7_0 = 1'b1;
    end
   else if(~reg_nstateG7_1 & ~reg_controllable_BtoR_REQ0 & ~reg_controllable_BtoR_REQ1)
    begin
      reg_nstateG7_1 = 1'b0;
      reg_stateG7_0 = 1'b1;
    end

   // Automaton G12: 
   if(~reg_stateG12 & reg_i_nEMPTY & ~reg_controllable_DEQ)
      reg_stateG12 = 1'b1;
   else if(reg_stateG12 & reg_controllable_DEQ)
      reg_stateG12 = 1'b0;

   // Latching the previous input:
   reg_i_StoB_REQ0 =  i_StoB_REQ0;
   reg_controllable_BtoS_ACK0 =  controllable_BtoS_ACK0;
   reg_i_StoB_REQ1 =  i_StoB_REQ1;
   reg_controllable_BtoS_ACK1 =  controllable_BtoS_ACK1;
   reg_i_StoB_REQ2 =  i_StoB_REQ2;
   reg_controllable_BtoS_ACK2 =  controllable_BtoS_ACK2;
   reg_i_StoB_REQ3 =  i_StoB_REQ3;
   reg_controllable_BtoS_ACK3 =  controllable_BtoS_ACK3;
   reg_i_StoB_REQ4 =  i_StoB_REQ4;
   reg_controllable_BtoS_ACK4 =  controllable_BtoS_ACK4;
   reg_i_StoB_REQ5 =  i_StoB_REQ5;
   reg_controllable_BtoS_ACK5 =  controllable_BtoS_ACK5;
   reg_i_StoB_REQ6 =  i_StoB_REQ6;
   reg_controllable_BtoS_ACK6 =  controllable_BtoS_ACK6;
   reg_i_StoB_REQ7 =  i_StoB_REQ7;
   reg_controllable_BtoS_ACK7 =  controllable_BtoS_ACK7;
   reg_i_StoB_REQ8 =  i_StoB_REQ8;
   reg_controllable_BtoS_ACK8 =  controllable_BtoS_ACK8;
   reg_i_RtoB_ACK0 =  i_RtoB_ACK0;
   reg_controllable_BtoR_REQ0 =  controllable_BtoR_REQ0;
   reg_i_RtoB_ACK1 =  i_RtoB_ACK1;
   reg_controllable_BtoR_REQ1 =  controllable_BtoR_REQ1;
   reg_i_FULL =  i_FULL;
   reg_i_nEMPTY =  i_nEMPTY;
   reg_controllable_ENQ =  controllable_ENQ;
   reg_controllable_DEQ =  controllable_DEQ;
   reg_controllable_SLC0 =  controllable_SLC0;
   reg_controllable_SLC1 =  controllable_SLC1;
   reg_controllable_SLC2 =  controllable_SLC2;
   reg_controllable_SLC3 =  controllable_SLC3;

 end
endmodule

-------------------------------
#!SYNTCOMP
STATUS : unrealizable
SOLVED_BY : 7/8 [SYNTCOMP2014-RealSeq]
SOLVED_IN : 1.13607 [SYNTCOMP2014-RealSeq]
#.
