
---------- Begin Simulation Statistics ----------
final_tick                                 4241182000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 174949                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724076                       # Number of bytes of host memory used
host_op_rate                                   342861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.19                       # Real time elapsed on the host
host_tick_rate                               63126766                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11753987                       # Number of instructions simulated
sim_ops                                      23035158                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004241                       # Number of seconds simulated
sim_ticks                                  4241182000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12220936                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9780375                       # number of cc regfile writes
system.cpu.committedInsts                    11753987                       # Number of Instructions Simulated
system.cpu.committedOps                      23035158                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.721659                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.721659                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463212                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4331638                       # number of floating regfile writes
system.cpu.idleCycles                          242419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121936                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2433356                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.994819                       # Inst execution rate
system.cpu.iew.exec_refs                      4903985                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     533262                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  699102                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4694387                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                192                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13439                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               714776                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27253331                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4370723                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            277516                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25403152                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4535                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                209971                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116784                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                220276                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            276                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        41414                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80522                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33803518                       # num instructions consuming a value
system.cpu.iew.wb_count                      25237510                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.628182                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21234750                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.975292                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25279479                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31860270                       # number of integer regfile reads
system.cpu.int_regfile_writes                19215816                       # number of integer regfile writes
system.cpu.ipc                               1.385697                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.385697                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            166469      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17441073     67.92%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                19014      0.07%     68.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630604      2.46%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              197947      0.77%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               323954      1.26%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11156      0.04%     73.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55455      0.22%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667729      6.49%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98668      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49203      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49153      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2551694      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              369097      1.44%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866897      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178877      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25680668                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4665790                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9189129                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4509966                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5039646                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      307821                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011986                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  131884     42.84%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     42.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    281      0.09%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     42.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     42.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   129      0.04%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               128      0.04%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  31078     10.10%     53.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1267      0.41%     53.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            139299     45.25%     98.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3669      1.19%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21156230                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50733007                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20727544                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26432087                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27251095                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25680668                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2236                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4218167                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             13033                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2037                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6342580                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8239946                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.116606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.487698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2211312     26.84%     26.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              472329      5.73%     32.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              591258      7.18%     39.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1206691     14.64%     54.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1247819     15.14%     69.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              850902     10.33%     79.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              817738      9.92%     89.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              481640      5.85%     95.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              360257      4.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8239946                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.027536                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            282650                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           234034                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4694387                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              714776                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9770483                       # number of misc regfile reads
system.cpu.numCycles                          8482365                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            7598                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         8076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18239                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       157373                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2025                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       315259                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2026                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               6602                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2757                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5319                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3561                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3561                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6602                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        28402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        28402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  28402                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       826880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       826880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  826880                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             10163                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   10163    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               10163                       # Request fanout histogram
system.membus.reqLayer2.occupancy            32007500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           53926500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            139716                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       109181                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14121                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           44142                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18169                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18169                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14378                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       125339                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        42874                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       430268                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                473142                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1823744                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15995648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               17819392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           10073                       # Total snoops (count)
system.tol2bus.snoopTraffic                    176576                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           167957                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012092                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.109353                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 165927     98.79%     98.79% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2029      1.21%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             167957                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          278174500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         215263497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21580470                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                11777                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               135942                       # number of demand (read+write) hits
system.l2.demand_hits::total                   147719                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               11777                       # number of overall hits
system.l2.overall_hits::.cpu.data              135942                       # number of overall hits
system.l2.overall_hits::total                  147719                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2599                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               7566                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10165                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2599                       # number of overall misses
system.l2.overall_misses::.cpu.data              7566                       # number of overall misses
system.l2.overall_misses::total                 10165                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    210200500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    590321000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        800521500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    210200500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    590321000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       800521500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            14376                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           143508                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157884                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           14376                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          143508                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157884                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.180787                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.052722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064383                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.180787                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.052722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064383                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80877.452866                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78022.865451                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78752.729956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80877.452866                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78022.865451                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78752.729956                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2757                       # number of writebacks
system.l2.writebacks::total                      2757                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          2599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          7565                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         7565                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10164                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    184220500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    514611500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    698832000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    184220500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    514611500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    698832000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.180787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.052715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064376                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.180787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.052715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064376                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70881.300500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68025.313946                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68755.608028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70881.300500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68025.313946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68755.608028                       # average overall mshr miss latency
system.l2.replacements                          10071                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       106424                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           106424                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       106424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       106424                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14118                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14118                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14118                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14118                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            31                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             14608                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14608                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3561                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3561                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    275524500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     275524500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.195993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.195993                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77372.788543                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77372.788543                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3561                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    239914500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    239914500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.195993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.195993                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67372.788543                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67372.788543                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          11777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11777                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2599                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    210200500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    210200500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        14376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14376                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.180787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.180787                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80877.452866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80877.452866                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2599                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    184220500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    184220500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.180787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.180787                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70881.300500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70881.300500                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        121334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            121334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4005                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    314796500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    314796500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       125339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        125339                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78600.873908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78600.873908                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4004                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    274697000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    274697000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68605.644356                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68605.644356                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1994.584835                       # Cycle average of tags in use
system.l2.tags.total_refs                      315220                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     12119                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     26.010397                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     152.792292                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       313.587618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1528.204924                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.074606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.153119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.746194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973918                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          183                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1798                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1273131                       # Number of tag accesses
system.l2.tags.data_accesses                  1273131                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2701.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7339.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004882806750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          159                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          159                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               23293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2524                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       10163                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2757                       # Number of write requests accepted
system.mem_ctrls.readBursts                     10163                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2757                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    226                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    56                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 10163                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2757                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8524                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     246                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      62.465409                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.011294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    248.938500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           152     95.60%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      1.89%     97.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      1.26%     98.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.63%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.63%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           159                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          159                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.874214                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.832969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.210409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               97     61.01%     61.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      5.66%     66.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34     21.38%     88.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      9.43%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      1.89%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.63%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           159                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   14464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  650432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               176448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    153.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    4241093000                       # Total gap between requests
system.mem_ctrls.avgGap                     328257.97                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       166272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       469696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       171712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 39204165.253931574523                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 110746485.295844420791                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 40486826.549768440425                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2598                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         7565                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2757                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     77288250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    205977750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 102653360500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29749.13                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27227.73                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  37233717.99                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       166272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       484160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        650432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       166272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       166272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       176448                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       176448                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2598                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         7565                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          10163                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2757                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2757                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     39204165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    114156855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        153361021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     39204165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     39204165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     41603496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        41603496                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     41603496                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     39204165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    114156855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       194964517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 9937                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2683                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          806                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          734                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          251                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          238                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          344                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          150                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          148                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          217                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                96947250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              49685000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          283266000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9756.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28506.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                7506                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2181                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            75.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.29                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2921                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   275.982198                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   187.070239                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   269.640054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          704     24.10%     24.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1116     38.21%     62.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          400     13.69%     76.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          214      7.33%     83.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          119      4.07%     87.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           89      3.05%     90.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           56      1.92%     92.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           37      1.27%     93.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          186      6.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2921                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                635968                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             171712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              149.950651                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               40.486827                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.49                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8846460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4675440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       30687720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5872500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 334364160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    995737560                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    790098240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    2170282080                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   511.716328                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2044611000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    141440000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2055131000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        12095160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6409755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       40262460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8132760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 334364160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1028952600                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    762127680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    2192344575                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   516.918297                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1971459250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    141440000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2128282750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116784                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1412988                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1048695                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            546                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4195268                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1465665                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28260473                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  6301                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 552696                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 306876                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 430725                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27292                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37051978                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68904355                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36579912                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6941851                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30398901                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6653071                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  11                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2921783                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       733965                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           733965                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       733965                       # number of overall hits
system.cpu.icache.overall_hits::total          733965                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15709                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15709                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15709                       # number of overall misses
system.cpu.icache.overall_misses::total         15709                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    428962500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    428962500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    428962500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    428962500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       749674                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       749674                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       749674                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       749674                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.020954                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020954                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.020954                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020954                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 27306.798650                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 27306.798650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 27306.798650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 27306.798650                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1340                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    60.909091                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        14121                       # number of writebacks
system.cpu.icache.writebacks::total             14121                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1331                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1331                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1331                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1331                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        14378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14378                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    357001500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    357001500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    357001500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    357001500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019179                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019179                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019179                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019179                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24829.705105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24829.705105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24829.705105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24829.705105                       # average overall mshr miss latency
system.cpu.icache.replacements                  14121                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       733965                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          733965                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15709                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15709                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    428962500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    428962500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       749674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       749674                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.020954                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020954                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 27306.798650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 27306.798650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1331                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1331                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    357001500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    357001500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019179                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24829.705105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24829.705105                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.120883                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              748342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14377                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.051332                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.120883                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996566                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           82                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1513725                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1513725                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       71898                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  609302                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  454                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 276                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 260187                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  207                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    640                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4462538                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533932                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           297                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           258                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      750443                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           926                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1073791                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2455619                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3955761                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                637991                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116784                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2388534                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2760                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28844957                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11154                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32554048                       # The number of ROB reads
system.cpu.rob.writes                        55005584                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3709562                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3709562                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3711657                       # number of overall hits
system.cpu.dcache.overall_hits::total         3711657                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1133029                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1133029                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1133656                       # number of overall misses
system.cpu.dcache.overall_misses::total       1133656                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12846378921                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12846378921                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12846378921                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12846378921                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4842591                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4842591                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4845313                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4845313                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.233972                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.233972                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.233970                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.233970                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11338.084834                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11338.084834                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11331.813990                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11331.813990                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10432                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           30                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               779                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.391528                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       106424                       # number of writebacks
system.cpu.dcache.writebacks::total            106424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       989934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       989934                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       989934                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       989934                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       143095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       143095                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       143508                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       143508                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2237789421                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2237789421                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2248492921                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2248492921                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029549                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029549                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15638.487865                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15638.487865                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15668.066735                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15668.066735                       # average overall mshr miss latency
system.cpu.dcache.replacements                 143252                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3272476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3272476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1114858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1114858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  12368626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12368626000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4387334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4387334                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.254108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 11094.351029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11094.351029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       989931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       989931                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       124927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       124927                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1778297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1778297500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028474                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14234.693061                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14234.693061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       437086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18171                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    477752921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    477752921                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039914                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26292.054427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26292.054427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18168                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    459491921                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    459491921                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039907                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25291.277026                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25291.277026                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2095                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2095                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          627                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          627                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2722                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2722                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230345                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          413                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10703500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10703500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.151727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.151727                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 25916.464891                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 25916.464891                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.192931                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3855165                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            143508                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.863764                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.192931                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992941                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9834134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9834134                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   4241182000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3085782                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2924805                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            117046                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2545663                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2542196                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.863808                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36479                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11606                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8575                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3031                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          458                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4172140                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            115084                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7651918                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.010377                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.500600                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         3381323     44.19%     44.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          844093     11.03%     55.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          418361      5.47%     60.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          257644      3.37%     64.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          258964      3.38%     67.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56936      0.74%     68.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           66894      0.87%     69.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           82113      1.07%     70.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2285590     29.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7651918                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11753987                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035158                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539674                       # Number of memory references committed
system.cpu.commit.loads                       4085085                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257303                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468261                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15318919     66.50%     67.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245183      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286838      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035158                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2285590                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11753987                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035158                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1112066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15939328                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3085782                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2587250                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       7003033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  238900                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  754                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4572                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    749676                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21781                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            8239946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.688596                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.456915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2724015     33.06%     33.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66554      0.81%     33.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1837532     22.30%     56.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   128364      1.56%     57.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   168509      2.05%     59.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113319      1.38%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   187112      2.27%     63.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212512      2.58%     65.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2802029     34.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              8239946                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.363788                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.879114                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
