.git/
.nyc_output/
.vscode/
.vscode-test/
build/
dist/**/*.LICENSE.txt
dist/**/*.map
out/
resources/
!resources/sys_verilog_logo.png
src/
syntaxes/systemverilog.tmLanguage.yaml
verilog-examples/
.gitignore
.eslintignore
.eslintrc
.prettierignore
.prettierrc
.vscodeignore
package-lock.json
tsconfig.json
results.xml
*.vsix
