{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602296155861 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602296155864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 09 23:15:55 2020 " "Processing started: Fri Oct 09 23:15:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602296155864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296155864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296155864 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602296156942 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602296156942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTModule " "Found entity 1: UARTModule" {  } { { "uart/UARTModule.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/uart/UARTModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTController " "Found entity 1: UARTController" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/uart/UARTController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartclockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartclockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTClockGenerator " "Found entity 1: UARTClockGenerator" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/uart/UARTClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rxsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/rxsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXSampler " "Found entity 1: RXSampler" {  } { { "uart/RXSampler.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/uart/RXSampler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "lcd/Reset_Delay.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_display_string.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd_display_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_display_string " "Found entity 1: LCD_display_string" {  } { { "lcd/LCD_display_string.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/lcd/LCD_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd/LCD_Display.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/lcd/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "lcd/LCD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/lcd/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_26_32.v 1 1 " "Found 1 design units, including 1 entities, in source file se_26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_26_32 " "Found entity 1: SE_26_32" {  } { { "SE_26_32.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/SE_26_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file se_16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_16_32 " "Found entity 1: SE_16_32" {  } { { "SE_16_32.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/SE_16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164202 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dunidade dUnidade output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dunidade\" differs only in case from object \"dUnidade\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602296164210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ddezena dDezena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"ddezena\" differs only in case from object \"dDezena\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602296164210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcentena dCentena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dcentena\" differs only in case from object \"dCentena\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602296164210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmil dMil output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmil\" differs only in case from object \"dMil\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602296164210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmilhao dMilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmilhao\" differs only in case from object \"dMilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602296164210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dbilhao dBilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dbilhao\" differs only in case from object \"dBilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602296164210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dtrilhao dTrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dtrilhao\" differs only in case from object \"dTrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602296164210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dquatrilhao dQuatrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dquatrilhao\" differs only in case from object \"dQuatrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602296164210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdest.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_regdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_REGDEST " "Found entity 1: MUX_REGDEST" {  } { { "MUX_REGDEST.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_REGDEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pre_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_pre_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PRE_JUMP " "Found entity 1: MUX_PRE_JUMP" {  } { { "MUX_PRE_JUMP.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_PRE_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MEM " "Found entity 1: MUX_MEM" {  } { { "MUX_MEM.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JUMP " "Found entity 1: MUX_JUMP" {  } { { "MUX_JUMP.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JR " "Found entity 1: MUX_JR" {  } { { "MUX_JR.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_JR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_input.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_INPUT " "Found entity 1: MUX_INPUT" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALU " "Found entity 1: MUX_ALU" {  } { { "MUX_ALU.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/InstructionMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debouncer.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/debouncer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164317 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMem.v(12) " "Verilog HDL information at DataMem.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "DataMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/DataMem.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602296164324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/DataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoREG " "Found entity 1: BancoREG" {  } { { "BancoREG.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/BancoREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "adder.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaestados.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstados " "Found entity 1: maquinaEstados" {  } { { "maquinaEstados.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/maquinaEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios.v 1 1 " "Found 1 design units, including 1 entities, in source file bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bios.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_BIOS " "Found entity 1: MUX_BIOS" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd.v 1 1 " "Found 1 design units, including 1 entities, in source file hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HD " "Found entity 1: HD" {  } { { "HD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164449 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "INTERRUPTION_MODULE.v(10) " "Verilog HDL information at INTERRUPTION_MODULE.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "INTERRUPTION_MODULE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/INTERRUPTION_MODULE.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602296164456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruption_module.v 1 1 " "Found 1 design units, including 1 entities, in source file interruption_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTERRUPTION_MODULE " "Found entity 1: INTERRUPTION_MODULE" {  } { { "INTERRUPTION_MODULE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/INTERRUPTION_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_HD " "Found entity 1: MUX_HD" {  } { { "MUX_HD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_SHIFTER " "Found entity 1: MEM_SHIFTER" {  } { { "MEM_SHIFTER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MEM_SHIFTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_set.v 1 1 " "Found 1 design units, including 1 entities, in source file address_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_SET " "Found entity 1: ADDRESS_SET" {  } { { "ADDRESS_SET.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/ADDRESS_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file process_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_DECODE " "Found entity 1: PROCESS_DECODE" {  } { { "PROCESS_DECODE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/PROCESS_DECODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_keeper.v 1 1 " "Found 1 design units, including 1 entities, in source file process_keeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_KEEPER " "Found entity 1: PROCESS_KEEPER" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/PROCESS_KEEPER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file uartdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTDecoder " "Found entity 1: UARTDecoder" {  } { { "UARTDecoder.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/UARTDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_arch.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_arch.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_arch " "Found entity 1: top_level_arch" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/top_level_arch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestadosuart.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaestadosuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstadosUART " "Found entity 1: maquinaEstadosUART" {  } { { "maquinaEstadosUART.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/maquinaEstadosUART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296164551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164551 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wb_flag top_level_arch.v(48) " "Verilog HDL Implicit Net warning at top_level_arch.v(48): created implicit net for \"wb_flag\"" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/top_level_arch.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "core " "Elaborating entity \"core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602296164896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Temporizador:temp " "Elaborating entity \"Temporizador\" for hierarchy \"Temporizador:temp\"" {  } { { "core.v" "temp" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaEstadosUART maquinaEstadosUART:estados " "Elaborating entity \"maquinaEstadosUART\" for hierarchy \"maquinaEstadosUART:estados\"" {  } { { "core.v" "estados" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERRUPTION_MODULE INTERRUPTION_MODULE:int_module " "Elaborating entity \"INTERRUPTION_MODULE\" for hierarchy \"INTERRUPTION_MODULE:int_module\"" {  } { { "core.v" "int_module" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_KEEPER PROCESS_KEEPER:keeper " "Elaborating entity \"PROCESS_KEEPER\" for hierarchy \"PROCESS_KEEPER:keeper\"" {  } { { "core.v" "keeper" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_DECODE PROCESS_DECODE:pdecoder " "Elaborating entity \"PROCESS_DECODE\" for hierarchy \"PROCESS_DECODE:pdecoder\"" {  } { { "core.v" "pdecoder" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_SET ADDRESS_SET:address_set " "Elaborating entity \"ADDRESS_SET\" for hierarchy \"ADDRESS_SET:address_set\"" {  } { { "core.v" "address_set" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:PC " "Elaborating entity \"pc\" for hierarchy \"pc:PC\"" {  } { { "core.v" "PC" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HD HD:hd " "Elaborating entity \"HD\" for hierarchy \"HD:hd\"" {  } { { "core.v" "hd" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS BIOS:bios " "Elaborating entity \"BIOS\" for hierarchy \"BIOS:bios\"" {  } { { "core.v" "bios" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164950 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.data_a 0 BIOS.v(7) " "Net \"bios.data_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602296164957 "|core|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.waddr_a 0 BIOS.v(7) " "Net \"bios.waddr_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602296164957 "|core|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.we_a 0 BIOS.v(7) " "Net \"bios.we_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602296164957 "|core|BIOS:bios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem InstructionMem:instmem " "Elaborating entity \"InstructionMem\" for hierarchy \"InstructionMem:instmem\"" {  } { { "core.v" "instmem" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_BIOS MUX_BIOS:mux_bios " "Elaborating entity \"MUX_BIOS\" for hierarchy \"MUX_BIOS:mux_bios\"" {  } { { "core.v" "mux_bios" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "core.v" "control" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164983 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead controlUnit.v(41) " "Verilog HDL Always Construct warning at controlUnit.v(41): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/controlUnit.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602296164984 "|core|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead controlUnit.v(41) " "Inferred latch for \"memRead\" at controlUnit.v(41)" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/controlUnit.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164984 "|core|controlUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_INPUT MUX_INPUT:input_mux " "Elaborating entity \"MUX_INPUT\" for hierarchy \"MUX_INPUT:input_mux\"" {  } { { "core.v" "input_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164987 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida MUX_INPUT.v(8) " "Verilog HDL Always Construct warning at MUX_INPUT.v(8): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[0\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[1\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[2\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[3\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[4\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[5\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[6\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[7\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[8\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[9\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[10\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[11\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[12\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[13\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164988 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[14\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[15\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[16\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[17\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[18\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[19\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[20\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[21\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[22\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[23\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[24\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[25\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[26\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[27\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[28\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[29\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[30\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] MUX_INPUT.v(14) " "Inferred latch for \"saida\[31\]\" at MUX_INPUT.v(14)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296164989 "|core|MUX_INPUT:input_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_16_32 SE_16_32:extender_16_32 " "Elaborating entity \"SE_16_32\" for hierarchy \"SE_16_32:extender_16_32\"" {  } { { "core.v" "extender_16_32" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_REGDEST MUX_REGDEST:mux_regdest " "Elaborating entity \"MUX_REGDEST\" for hierarchy \"MUX_REGDEST:mux_regdest\"" {  } { { "core.v" "mux_regdest" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296164995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_HD MUX_HD:mux_hd " "Elaborating entity \"MUX_HD\" for hierarchy \"MUX_HD:mux_hd\"" {  } { { "core.v" "mux_hd" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoREG BancoREG:breg " "Elaborating entity \"BancoREG\" for hierarchy \"BancoREG:breg\"" {  } { { "core.v" "breg" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_26_32 SE_26_32:estensor_26_32 " "Elaborating entity \"SE_26_32\" for hierarchy \"SE_26_32:estensor_26_32\"" {  } { { "core.v" "estensor_26_32" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALU MUX_ALU:mux_alu " "Elaborating entity \"MUX_ALU\" for hierarchy \"MUX_ALU:mux_alu\"" {  } { { "core.v" "mux_alu" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ula " "Elaborating entity \"alu\" for hierarchy \"alu:ula\"" {  } { { "core.v" "ula" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_SHIFTER MEM_SHIFTER:mem_shifter " "Elaborating entity \"MEM_SHIFTER\" for hierarchy \"MEM_SHIFTER:mem_shifter\"" {  } { { "core.v" "mem_shifter" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem DataMem:dmem " "Elaborating entity \"DataMem\" for hierarchy \"DataMem:dmem\"" {  } { { "core.v" "dmem" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MEM MUX_MEM:mem_mux " "Elaborating entity \"MUX_MEM\" for hierarchy \"MUX_MEM:mem_mux\"" {  } { { "core.v" "mem_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:adder " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:adder\"" {  } { { "core.v" "adder" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_PRE_JUMP MUX_PRE_JUMP:pre_jump_mux " "Elaborating entity \"MUX_PRE_JUMP\" for hierarchy \"MUX_PRE_JUMP:pre_jump_mux\"" {  } { { "core.v" "pre_jump_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JUMP MUX_JUMP:jump_mux " "Elaborating entity \"MUX_JUMP\" for hierarchy \"MUX_JUMP:jump_mux\"" {  } { { "core.v" "jump_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JR MUX_JR:jr_mux " "Elaborating entity \"MUX_JR\" for hierarchy \"MUX_JR:jr_mux\"" {  } { { "core.v" "jr_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296165065 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[0\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[0\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[1\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[1\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[2\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[2\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[3\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[3\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[4\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[4\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[5\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[5\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[6\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[6\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[7\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[7\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[8\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[8\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165343 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[9\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[9\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[10\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[10\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[11\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[11\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[12\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[12\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[13\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[13\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[14\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[14\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165344 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "MUX_INPUT:input_mux\|saida\[15\] " "LATCH primitive \"MUX_INPUT:input_mux\|saida\[15\]\" is permanently enabled" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/MUX_INPUT.v" 14 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1602296165344 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "InstructionMem:instmem\|ROM_PROC_rtl_0 " "Inferred dual-clock RAM node \"InstructionMem:instmem\|ROM_PROC_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602296166009 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred dual-clock RAM node \"InstructionMem:instmem\|ROM_OS_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602296166009 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMem:dmem\|MEMORIA_rtl_0 " "Inferred dual-clock RAM node \"DataMem:dmem\|MEMORIA_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602296166010 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstructionMem:instmem\|ROM_PROC_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstructionMem:instmem\|ROM_PROC_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1025 " "Parameter NUMWORDS_A set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1025 " "Parameter NUMWORDS_B set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"InstructionMem:instmem\|ROM_OS_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1025 " "Parameter NUMWORDS_A set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1025 " "Parameter NUMWORDS_B set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BIOS:bios\|bios_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BIOS:bios\|bios_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_BIOS_23f85c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMem:dmem\|MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMem:dmem\|MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "HD:hd\|hd_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"HD:hd\|hd_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_HD_91e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602296167551 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602296167551 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602296167551 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ula\|Div0\"" {  } { { "alu.v" "Div0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296167553 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:ula\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:ula\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296167553 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:ula\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296167553 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602296167553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0 " "Elaborated megafunction instantiation \"InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296167723 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0 " "Instantiated megafunction \"InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1025 " "Parameter \"NUMWORDS_A\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1025 " "Parameter \"NUMWORDS_B\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167723 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602296167723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8d1 " "Found entity 1: altsyncram_k8d1" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/altsyncram_k8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296167809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296167809 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BIOS:bios\|altsyncram:bios_rtl_0 " "Elaborated megafunction instantiation \"BIOS:bios\|altsyncram:bios_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296167877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BIOS:bios\|altsyncram:bios_rtl_0 " "Instantiated megafunction \"BIOS:bios\|altsyncram:bios_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_BIOS_23f85c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296167877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602296167877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ub61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub61 " "Found entity 1: altsyncram_ub61" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/altsyncram_ub61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296167962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296167962 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1602296167972 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1602296167977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"DataMem:dmem\|altsyncram:MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296168132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Instantiated megafunction \"DataMem:dmem\|altsyncram:MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168132 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602296168132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9d1 " "Found entity 1: altsyncram_g9d1" {  } { { "db/altsyncram_g9d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/altsyncram_g9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HD:hd\|altsyncram:hd_rtl_0 " "Elaborated megafunction instantiation \"HD:hd\|altsyncram:hd_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296168240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HD:hd\|altsyncram:hd_rtl_0 " "Instantiated megafunction \"HD:hd\|altsyncram:hd_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_HD_91e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168241 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602296168241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7361 " "Found entity 1: altsyncram_7361" {  } { { "db/altsyncram_7361.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/altsyncram_7361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296168451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_divide:Div0 " "Instantiated megafunction \"alu:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168451 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602296168451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168777 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296168812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_divide:Mod0 " "Instantiated megafunction \"alu:ula\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296168812 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602296168812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296168927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296168927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296169023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296169023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:ula\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296169218 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602296169218 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/alu.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602296169218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602296169301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296169301 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602296170371 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602296173208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_files/MBCORE.map.smsg " "Generated suppressed messages file D:/maira/Documents/LAB REDES/TRABSON/mirCore/output_files/MBCORE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296176938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602296177514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602296177514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[0\] " "No output dependent on input pin \"UART_in\[0\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[1\] " "No output dependent on input pin \"UART_in\[1\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[2\] " "No output dependent on input pin \"UART_in\[2\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[3\] " "No output dependent on input pin \"UART_in\[3\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[4\] " "No output dependent on input pin \"UART_in\[4\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[5\] " "No output dependent on input pin \"UART_in\[5\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[6\] " "No output dependent on input pin \"UART_in\[6\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[7\] " "No output dependent on input pin \"UART_in\[7\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[8\] " "No output dependent on input pin \"UART_in\[8\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[9\] " "No output dependent on input pin \"UART_in\[9\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[10\] " "No output dependent on input pin \"UART_in\[10\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[11\] " "No output dependent on input pin \"UART_in\[11\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[12\] " "No output dependent on input pin \"UART_in\[12\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[13\] " "No output dependent on input pin \"UART_in\[13\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[14\] " "No output dependent on input pin \"UART_in\[14\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[15\] " "No output dependent on input pin \"UART_in\[15\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[16\] " "No output dependent on input pin \"UART_in\[16\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[17\] " "No output dependent on input pin \"UART_in\[17\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[18\] " "No output dependent on input pin \"UART_in\[18\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[19\] " "No output dependent on input pin \"UART_in\[19\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[20\] " "No output dependent on input pin \"UART_in\[20\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[21\] " "No output dependent on input pin \"UART_in\[21\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[22\] " "No output dependent on input pin \"UART_in\[22\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[23\] " "No output dependent on input pin \"UART_in\[23\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[24\] " "No output dependent on input pin \"UART_in\[24\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[25\] " "No output dependent on input pin \"UART_in\[25\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[26\] " "No output dependent on input pin \"UART_in\[26\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[27\] " "No output dependent on input pin \"UART_in\[27\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[28\] " "No output dependent on input pin \"UART_in\[28\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[29\] " "No output dependent on input pin \"UART_in\[29\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[30\] " "No output dependent on input pin \"UART_in\[30\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_in\[31\] " "No output dependent on input pin \"UART_in\[31\]\"" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mirCore/core.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1602296177945 "|core|UART_in[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1602296177945 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7635 " "Implemented 7635 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602296177945 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602296177945 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7312 " "Implemented 7312 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602296177945 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1602296177945 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1602296177945 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602296177945 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4886 " "Peak virtual memory: 4886 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602296177995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 09 23:16:17 2020 " "Processing ended: Fri Oct 09 23:16:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602296177995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602296177995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602296177995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602296177995 ""}
