#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 22 19:34:22 2024
# Process ID: 12592
# Current directory: E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1
# Command line: vivado.exe -log top_ddr3_hdmi.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_ddr3_hdmi.tcl -notrace
# Log file: E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/top_ddr3_hdmi.vdi
# Journal file: E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_ddr3_hdmi.tcl -notrace
Command: link_design -top top_ddr3_hdmi -part xc7a35tfgg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.dcp' for cell 'ddr3_clk_gen_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen.dcp' for cell 'hdmi_clk_gen_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_cmd_fifo_ctrl/rd_cmd_fifo_ctrl.dcp' for cell 'rd_cmd_fifo_ctrl'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_data_fifo_ctrl/rd_data_fifo_ctrl.dcp' for cell 'rd_data_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_cmd_fifo_ctrl/wr_cmd_fifo_ctrl.dcp' for cell 'wr_cmd_fifo_ctrl_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_data_fifo_ctrl/wr_data_fifo_ctrl.dcp' for cell 'wr_data_fifo_ctrl_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/fifo_wr16x1024_rd128x128/fifo_wr16x1024_rd128x128.dcp' for cell 'inst_bit8to128/uart_buffer_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr8x8192/afifo_wr8x8192.dcp' for cell 'inst_rx_filter_buffer/rx_buffer'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr16x64/afifo_wr16x64.dcp' for cell 'inst_rx_filter_buffer/rx_sta_buffer'
INFO: [Project 1-454] Reading design checkpoint 'e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/asfifo_wr128x512_rd16x4096/asfifo_wr128x512_rd16x4096.dcp' for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.305 . Memory (MB): peak = 805.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. hdmi_clk_gen_inst/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'hdmi_clk_gen_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/constraints/ddr3_ctrl.xdc] for cell 'u_ddr3_ctrl'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ddr3_ctrl/ddr3_ctrl/user_design/constraints/ddr3_ctrl.xdc] for cell 'u_ddr3_ctrl'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_cmd_fifo_ctrl/wr_cmd_fifo_ctrl.xdc] for cell 'wr_cmd_fifo_ctrl_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_cmd_fifo_ctrl/wr_cmd_fifo_ctrl.xdc] for cell 'wr_cmd_fifo_ctrl_inst/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/asfifo_wr128x512_rd16x4096/asfifo_wr128x512_rd16x4096.xdc] for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/asfifo_wr128x512_rd16x4096/asfifo_wr128x512_rd16x4096.xdc] for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr16x64/afifo_wr16x64.xdc] for cell 'inst_rx_filter_buffer/rx_sta_buffer/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr16x64/afifo_wr16x64.xdc] for cell 'inst_rx_filter_buffer/rx_sta_buffer/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen_board.xdc] for cell 'clk_125_gen_inst/inst'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen_board.xdc] for cell 'clk_125_gen_inst/inst'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xdc] for cell 'clk_125_gen_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1543.703 ; gain = 555.922
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/clk_125_gen/clk_125_gen.xdc] for cell 'clk_125_gen_inst/inst'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr8x8192/afifo_wr8x8192.xdc] for cell 'inst_rx_filter_buffer/rx_buffer/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr8x8192/afifo_wr8x8192.xdc] for cell 'inst_rx_filter_buffer/rx_buffer/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_board.xdc] for cell 'ddr3_clk_gen_inst/inst'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen_board.xdc] for cell 'ddr3_clk_gen_inst/inst'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xdc] for cell 'ddr3_clk_gen_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xdc:57]
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/ddr3_clk_gen/ddr3_clk_gen.xdc] for cell 'ddr3_clk_gen_inst/inst'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen_board.xdc] for cell 'hdmi_clk_gen_inst/inst'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen_board.xdc] for cell 'hdmi_clk_gen_inst/inst'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen.xdc] for cell 'hdmi_clk_gen_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen.xdc:57]
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/hdmi_clk_gen/hdmi_clk_gen.xdc] for cell 'hdmi_clk_gen_inst/inst'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_data_fifo_ctrl/rd_data_fifo_ctrl.xdc] for cell 'rd_data_fifo_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_data_fifo_ctrl/rd_data_fifo_ctrl.xdc] for cell 'rd_data_fifo_inst/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_cmd_fifo_ctrl/rd_cmd_fifo_ctrl.xdc] for cell 'rd_cmd_fifo_ctrl/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_cmd_fifo_ctrl/rd_cmd_fifo_ctrl.xdc] for cell 'rd_cmd_fifo_ctrl/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_data_fifo_ctrl/wr_data_fifo_ctrl.xdc] for cell 'wr_data_fifo_ctrl_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_data_fifo_ctrl/wr_data_fifo_ctrl.xdc] for cell 'wr_data_fifo_ctrl_inst/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/fifo_wr16x1024_rd128x128/fifo_wr16x1024_rd128x128.xdc] for cell 'inst_bit8to128/uart_buffer_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/fifo_wr16x1024_rd128x128/fifo_wr16x1024_rd128x128.xdc] for cell 'inst_bit8to128/uart_buffer_inst/U0'
Parsing XDC File [E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/constrs_1/new/top.xdc]
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_cmd_fifo_ctrl/wr_cmd_fifo_ctrl_clocks.xdc] for cell 'wr_cmd_fifo_ctrl_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_cmd_fifo_ctrl/wr_cmd_fifo_ctrl_clocks.xdc] for cell 'wr_cmd_fifo_ctrl_inst/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/asfifo_wr128x512_rd16x4096/asfifo_wr128x512_rd16x4096_clocks.xdc] for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/asfifo_wr128x512_rd16x4096/asfifo_wr128x512_rd16x4096_clocks.xdc] for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr16x64/afifo_wr16x64_clocks.xdc] for cell 'inst_rx_filter_buffer/rx_sta_buffer/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr16x64/afifo_wr16x64_clocks.xdc] for cell 'inst_rx_filter_buffer/rx_sta_buffer/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr8x8192/afifo_wr8x8192_clocks.xdc] for cell 'inst_rx_filter_buffer/rx_buffer/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/afifo_wr8x8192/afifo_wr8x8192_clocks.xdc] for cell 'inst_rx_filter_buffer/rx_buffer/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_data_fifo_ctrl/rd_data_fifo_ctrl_clocks.xdc] for cell 'rd_data_fifo_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_data_fifo_ctrl/rd_data_fifo_ctrl_clocks.xdc] for cell 'rd_data_fifo_inst/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_cmd_fifo_ctrl/rd_cmd_fifo_ctrl_clocks.xdc] for cell 'rd_cmd_fifo_ctrl/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/rd_cmd_fifo_ctrl/rd_cmd_fifo_ctrl_clocks.xdc] for cell 'rd_cmd_fifo_ctrl/U0'
Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_data_fifo_ctrl/wr_data_fifo_ctrl_clocks.xdc] for cell 'wr_data_fifo_ctrl_inst/U0'
Finished Parsing XDC File [e:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.srcs/sources_1/ip/wr_data_fifo_ctrl/wr_data_fifo_ctrl_clocks.xdc] for cell 'wr_data_fifo_ctrl_inst/U0'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1543.703 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 156 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS: 4 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 133 instances

25 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1543.703 ; gain = 1053.742
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.601 . Memory (MB): peak = 1543.703 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ca59a3e8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.348 . Memory (MB): peak = 1543.703 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2145bebba

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.529 . Memory (MB): peak = 1700.191 ; gain = 0.254
INFO: [Opt 31-389] Phase Retarget created 10 cells and removed 81 cells
INFO: [Opt 31-1021] In phase Retarget, 31 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18a04a349

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.605 . Memory (MB): peak = 1700.191 ; gain = 0.254
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 26 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16f7aba8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.812 . Memory (MB): peak = 1700.191 ; gain = 0.254
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 213 cells
INFO: [Opt 31-1021] In phase Sweep, 218 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 10d36b0e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1700.191 ; gain = 0.254
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10d36b0e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1700.191 ; gain = 0.254
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16f7aba8d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1700.191 ; gain = 0.254
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 61 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              10  |              81  |                                             31  |
|  Constant propagation         |               0  |               0  |                                             26  |
|  Sweep                        |               0  |             213  |                                            218  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             61  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1700.191 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 12f35177b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1700.191 ; gain = 0.254

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.754 | TNS=-386.757 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 13 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 7 newly gated: 0 Total Ports: 26
Ending PowerOpt Patch Enables Task | Checksum: 12e39a5f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2015.184 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12e39a5f6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.184 ; gain = 314.992

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 184991c09

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.781 . Memory (MB): peak = 2015.184 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 184991c09

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.184 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.184 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 184991c09

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.184 ; gain = 471.480
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/top_ddr3_hdmi_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_ddr3_hdmi_drc_opted.rpt -pb top_ddr3_hdmi_drc_opted.pb -rpx top_ddr3_hdmi_drc_opted.rpx
Command: report_drc -file top_ddr3_hdmi_drc_opted.rpt -pb top_ddr3_hdmi_drc_opted.pb -rpx top_ddr3_hdmi_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/top_ddr3_hdmi_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_top_hdmi/inst_VGA_TIMING/h_active_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_top_hdmi/inst_VGA_TIMING/h_active_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bcc89310

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2015.184 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	clk_125_gen_inst/inst/clkin1_ibufg (IBUF.O) is locked to IOB_X0Y42
	clk_125_gen_inst/inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y1
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1107f09c2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.901 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1561b8ff5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1561b8ff5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1561b8ff5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 199d791d4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 760 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 334 nets or cells. Created 0 new cell, deleted 334 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2015.184 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            334  |                   334  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            334  |                   334  |           0  |           7  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1989612c4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 185697504

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 2 Global Placement | Checksum: 185697504

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f7c2b864

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17dbba544

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1497be5c2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a25a07c4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19023b199

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: dcc6508d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c9c303fb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 185087460

Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11cdd1cf5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11cdd1cf5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 78d6ec88

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 78d6ec88

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.279. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9e0d96d6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 9e0d96d6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9e0d96d6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9e0d96d6

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 131b1e877

Time (s): cpu = 00:00:52 ; elapsed = 00:00:42 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 131b1e877

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2015.184 ; gain = 0.000
Ending Placer Task | Checksum: 102f963e4

Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2015.184 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.576 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/top_ddr3_hdmi_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_ddr3_hdmi_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_ddr3_hdmi_utilization_placed.rpt -pb top_ddr3_hdmi_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_ddr3_hdmi_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2015.184 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.184 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-338.156 |
Phase 1 Physical Synthesis Initialization | Checksum: 18cab4f43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-338.156 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 18cab4f43

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-338.156 |
INFO: [Physopt 32-663] Processed net inst_user_wr_ctrl/din[1].  Re-placed instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[10]
INFO: [Physopt 32-735] Processed net inst_user_wr_ctrl/din[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-337.990 |
INFO: [Physopt 32-663] Processed net inst_user_wr_ctrl/din[2].  Re-placed instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[11]
INFO: [Physopt 32-735] Processed net inst_user_wr_ctrl/din[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-337.824 |
INFO: [Physopt 32-663] Processed net inst_user_wr_ctrl/din[3].  Re-placed instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[12]
INFO: [Physopt 32-735] Processed net inst_user_wr_ctrl/din[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.279 | TNS=-337.658 |
INFO: [Physopt 32-663] Processed net inst_user_wr_ctrl/din[0].  Re-placed instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[9]
INFO: [Physopt 32-735] Processed net inst_user_wr_ctrl/din[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.233 | TNS=-337.492 |
INFO: [Physopt 32-663] Processed net inst_user_wr_ctrl/din[4].  Re-placed instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[13]
INFO: [Physopt 32-735] Processed net inst_user_wr_ctrl/din[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.233 | TNS=-337.401 |
INFO: [Physopt 32-663] Processed net inst_user_wr_ctrl/din[5].  Re-placed instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[14]
INFO: [Physopt 32-735] Processed net inst_user_wr_ctrl/din[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.233 | TNS=-337.310 |
INFO: [Physopt 32-663] Processed net inst_user_wr_ctrl/din[6].  Re-placed instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[15]
INFO: [Physopt 32-735] Processed net inst_user_wr_ctrl/din[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.233 | TNS=-337.219 |
INFO: [Physopt 32-663] Processed net inst_user_wr_ctrl/din[7].  Re-placed instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[16]
INFO: [Physopt 32-735] Processed net inst_user_wr_ctrl/din[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.231 | TNS=-337.128 |
INFO: [Physopt 32-662] Processed net inst_bit8to128/rd_cnt_reg[5].  Did not re-place instance inst_bit8to128/rd_cnt_reg[5]
INFO: [Physopt 32-702] Processed net inst_bit8to128/rd_cnt_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33].  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg
INFO: [Physopt 32-81] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.220 | TNS=-336.442 |
INFO: [Physopt 32-662] Processed net inst_user_wr_ctrl/din[8].  Did not re-place instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[17]
INFO: [Physopt 32-702] Processed net inst_user_wr_ctrl/din[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33].  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg
INFO: [Physopt 32-572] Net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0.  Did not re-place instance inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1
INFO: [Physopt 32-572] Net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0.  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep
INFO: [Physopt 32-81] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.220 | TNS=-335.285 |
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN.  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica
INFO: [Physopt 32-572] Net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_user_wr_ctrl/din[8].  Did not re-place instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[17]
INFO: [Physopt 32-702] Processed net inst_user_wr_ctrl/din[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33].  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0.  Did not re-place instance inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1
INFO: [Physopt 32-702] Processed net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN.  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.220 | TNS=-335.285 |
Phase 3 Critical Path Optimization | Checksum: 18cab4f43

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.220 | TNS=-335.285 |
INFO: [Physopt 32-662] Processed net inst_user_wr_ctrl/din[8].  Did not re-place instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[17]
INFO: [Physopt 32-702] Processed net inst_user_wr_ctrl/din[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33].  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg
INFO: [Physopt 32-572] Net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-572] Net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-662] Processed net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0.  Did not re-place instance inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1
INFO: [Physopt 32-572] Net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN.  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica
INFO: [Physopt 32-572] Net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_user_wr_ctrl/din[8].  Did not re-place instance inst_user_wr_ctrl/wr_cmd_addr_r_reg[17]
INFO: [Physopt 32-702] Processed net inst_user_wr_ctrl/din[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33].  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_dout[33]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0.  Did not re-place instance inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1
INFO: [Physopt 32-702] Processed net inst_user_wr_ctrl/wr_cmd_addr_r[9]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN.  Did not re-place instance u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_replica
INFO: [Physopt 32-702] Processed net u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.220 | TNS=-335.285 |
Phase 4 Critical Path Optimization | Checksum: 18cab4f43

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.184 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.220 | TNS=-335.285 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.059  |          2.871  |            3  |              0  |                    10  |           0  |           2  |  00:00:02  |
|  Total          |          0.059  |          2.871  |            3  |              0  |                    10  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2015.184 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 18cab4f43

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
193 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.838 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/top_ddr3_hdmi_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PLCK-23] Clock Placer Checks: Sub-optimal placement for a clock-capable IO pin and MMCM pair. 
Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
 This is normally an ERROR but the CLOCK_DEDICATED_ROUTE constraint is set to FALSE allowing your design to continue. The use of this override is highly discouraged as it may lead to very poor timing results. It is recommended that this error condition be corrected in the design.

	clk_125_gen_inst/inst/clkin1_ibufg (IBUF.O) is locked to IOB_X0Y42
	clk_125_gen_inst/inst/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X0Y1
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b31e0b30 ConstDB: 0 ShapeSum: 6873a790 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 9acb7ca2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2015.184 ; gain = 0.000
Post Restoration Checksum: NetGraph: 626873ea NumContArr: 386308b8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 9acb7ca2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 9acb7ca2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.184 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 9acb7ca2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2015.184 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ad67dca1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.338 | TNS=-352.803| WHS=-1.329 | THS=-610.748|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 19690a33a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.184 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.338 | TNS=-352.685| WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1d817720f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.184 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 19a368325

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2015.184 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00191342 %
  Global Horizontal Routing Utilization  = 0.000130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 11788
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 11788
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 266830265

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2033.742 ; gain = 18.559
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                clk_pll_i |     clk1x_hdmi_clk_gen_1 |                                                         inst_top_hdmi/inst_hdmi_buffer/hdmi_rst_n_r_reg/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 957
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.736 | TNS=-402.038| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 141de1d7c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 2040.211 ; gain = 25.027

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.246 | TNS=-469.540| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1ffd8968a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.211 ; gain = 25.027
Phase 4 Rip-up And Reroute | Checksum: 1ffd8968a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.211 ; gain = 25.027

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 242f8ccea

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.211 ; gain = 25.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.736 | TNS=-402.038| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1e2f2e2aa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.211 ; gain = 25.027

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1e2f2e2aa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.211 ; gain = 25.027
Phase 5 Delay and Skew Optimization | Checksum: 1e2f2e2aa

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2040.211 ; gain = 25.027

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 201f75fe7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.211 ; gain = 25.027
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.736 | TNS=-402.037| WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 223c6491b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.211 ; gain = 25.027
Phase 6 Post Hold Fix | Checksum: 223c6491b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.211 ; gain = 25.027

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.30144 %
  Global Horizontal Routing Utilization  = 4.25104 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1cb5cf9ac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.211 ; gain = 25.027

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1cb5cf9ac

Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.211 ; gain = 25.027

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 191949508

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.211 ; gain = 25.027

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-2.736 | TNS=-402.037| WHS=0.045  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 191949508

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.211 ; gain = 25.027
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.211 ; gain = 25.027

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
213 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:23 . Memory (MB): peak = 2040.211 ; gain = 25.027
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2040.211 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.763 . Memory (MB): peak = 2040.211 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/top_ddr3_hdmi_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_ddr3_hdmi_drc_routed.rpt -pb top_ddr3_hdmi_drc_routed.pb -rpx top_ddr3_hdmi_drc_routed.rpx
Command: report_drc -file top_ddr3_hdmi_drc_routed.rpt -pb top_ddr3_hdmi_drc_routed.pb -rpx top_ddr3_hdmi_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/top_ddr3_hdmi_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_ddr3_hdmi_methodology_drc_routed.rpt -pb top_ddr3_hdmi_methodology_drc_routed.pb -rpx top_ddr3_hdmi_methodology_drc_routed.rpx
Command: report_methodology -file top_ddr3_hdmi_methodology_drc_routed.rpt -pb top_ddr3_hdmi_methodology_drc_routed.pb -rpx top_ddr3_hdmi_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/fpga_image/vivadoproject_2019.2/GiGe_HDMI/GiGe_HDMI.runs/impl_1/top_ddr3_hdmi_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_ddr3_hdmi_power_routed.rpt -pb top_ddr3_hdmi_power_summary_routed.pb -rpx top_ddr3_hdmi_power_routed.rpx
Command: report_power -file top_ddr3_hdmi_power_routed.rpt -pb top_ddr3_hdmi_power_summary_routed.pb -rpx top_ddr3_hdmi_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
225 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_ddr3_hdmi_route_status.rpt -pb top_ddr3_hdmi_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_ddr3_hdmi_timing_summary_routed.rpt -pb top_ddr3_hdmi_timing_summary_routed.pb -rpx top_ddr3_hdmi_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_ddr3_hdmi_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_ddr3_hdmi_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_ddr3_hdmi_bus_skew_routed.rpt -pb top_ddr3_hdmi_bus_skew_routed.pb -rpx top_ddr3_hdmi_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force top_ddr3_hdmi.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer u_ddr3_ctrl/u_ddr3_ctrl_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS_0 has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/pll_clk3_out on the u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of u_ddr3_ctrl/u_ddr3_ctrl_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_top_hdmi/inst_VGA_TIMING/h_active_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_top_hdmi/inst_VGA_TIMING/h_active_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ram_rd_en_i) which is driven by a register (inst_top_hdmi/inst_VGA_TIMING/v_active_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 60 net(s) have no routable loads. The problem bus(es) and/or net(s) are rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rd_cmd_fifo_ctrl/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, wr_cmd_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, inst_rx_filter_buffer/rx_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, wr_data_fifo_ctrl_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, inst_top_hdmi/inst_hdmi_buffer/hdmi_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, inst_bit8to128/uart_buffer_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, rd_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i... and (the first 15 of 44 listed).
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (inst_rx_filter_buffer/rx_sta_buffer/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_ddr3_hdmi.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
245 Infos, 23 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2506.402 ; gain = 447.699
INFO: [Common 17-206] Exiting Vivado at Thu Aug 22 19:36:37 2024...
