//! **************************************************************************
// Written by: Map P.20131013 on Tue Jan 17 17:02:47 2017
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "i2c_sda" LOCATE = SITE "AB9" LEVEL 1;
COMP "i2c_scl" LOCATE = SITE "Y9" LEVEL 1;
COMP "mcb3_dram_a<0>" LOCATE = SITE "H2" LEVEL 1;
COMP "mcb3_dram_a<1>" LOCATE = SITE "H1" LEVEL 1;
COMP "mcb3_dram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "mcb3_dram_a<3>" LOCATE = SITE "K6" LEVEL 1;
COMP "mcb3_dram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "mcb3_dram_a<5>" LOCATE = SITE "K3" LEVEL 1;
COMP "mcb3_dram_a<6>" LOCATE = SITE "J4" LEVEL 1;
COMP "mcb3_dram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "mcb3_dram_a<8>" LOCATE = SITE "E3" LEVEL 1;
COMP "mcb3_dram_a<9>" LOCATE = SITE "E1" LEVEL 1;
COMP "hi_inout<0>" LOCATE = SITE "AB12" LEVEL 1;
COMP "hi_inout<1>" LOCATE = SITE "AA12" LEVEL 1;
COMP "hi_inout<2>" LOCATE = SITE "Y13" LEVEL 1;
COMP "hi_inout<3>" LOCATE = SITE "AB18" LEVEL 1;
COMP "hi_inout<4>" LOCATE = SITE "AA18" LEVEL 1;
COMP "hi_inout<5>" LOCATE = SITE "V15" LEVEL 1;
COMP "hi_inout<6>" LOCATE = SITE "AB2" LEVEL 1;
COMP "hi_inout<7>" LOCATE = SITE "AA2" LEVEL 1;
COMP "hi_inout<8>" LOCATE = SITE "Y7" LEVEL 1;
COMP "hi_inout<9>" LOCATE = SITE "Y4" LEVEL 1;
COMP "mcb3_dram_ck_n" LOCATE = SITE "H3" LEVEL 1;
COMP "mcb3_dram_cs_n" LOCATE = SITE "C3" LEVEL 1;
COMP "mcb3_dram_we_n" LOCATE = SITE "F2" LEVEL 1;
COMP "mcb3_dram_udqs" LOCATE = SITE "T2" LEVEL 1;
COMP "serial_CLK" LOCATE = SITE "H18" LEVEL 1;
COMP "sample_CLK_out" LOCATE = SITE "G16" LEVEL 1;
COMP "clk1_in" LOCATE = SITE "AB13" LEVEL 1;
COMP "TTL_in_direct_1" LOCATE = SITE "B18" LEVEL 1;
COMP "TTL_in_direct_2" LOCATE = SITE "A16" LEVEL 1;
COMP "hi_out<0>" LOCATE = SITE "Y19" LEVEL 1;
COMP "hi_out<1>" LOCATE = SITE "AA8" LEVEL 1;
COMP "mcb3_dram_ck" LOCATE = SITE "H4" LEVEL 1;
COMP "mcb3_dram_dm" LOCATE = SITE "L4" LEVEL 1;
COMP "mcb3_dram_a<10>" LOCATE = SITE "G4" LEVEL 1;
COMP "mcb3_dram_a<11>" LOCATE = SITE "C1" LEVEL 1;
COMP "mcb3_dram_a<12>" LOCATE = SITE "D1" LEVEL 1;
COMP "hi_aa" LOCATE = SITE "W11" LEVEL 1;
COMP "hi_muxsel" LOCATE = SITE "AA22" LEVEL 1;
COMP "mcb3_dram_ba<0>" LOCATE = SITE "G3" LEVEL 1;
COMP "mcb3_dram_ba<1>" LOCATE = SITE "G1" LEVEL 1;
COMP "mcb3_dram_ba<2>" LOCATE = SITE "F1" LEVEL 1;
COMP "hi_inout<10>" LOCATE = SITE "W4" LEVEL 1;
COMP "hi_inout<11>" LOCATE = SITE "AB6" LEVEL 1;
COMP "hi_inout<12>" LOCATE = SITE "AA6" LEVEL 1;
COMP "hi_inout<13>" LOCATE = SITE "U13" LEVEL 1;
COMP "hi_inout<14>" LOCATE = SITE "U14" LEVEL 1;
COMP "hi_inout<15>" LOCATE = SITE "AA20" LEVEL 1;
COMP "mcb3_dram_dq<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "mcb3_dram_dq<1>" LOCATE = SITE "N1" LEVEL 1;
COMP "mcb3_dram_dq<2>" LOCATE = SITE "M2" LEVEL 1;
COMP "mcb3_dram_dq<3>" LOCATE = SITE "M1" LEVEL 1;
COMP "mcb3_dram_dq<4>" LOCATE = SITE "J3" LEVEL 1;
COMP "mcb3_dram_dq<5>" LOCATE = SITE "J1" LEVEL 1;
COMP "mcb3_dram_dq<6>" LOCATE = SITE "K2" LEVEL 1;
COMP "mcb3_dram_dq<7>" LOCATE = SITE "K1" LEVEL 1;
COMP "mcb3_dram_dq<8>" LOCATE = SITE "P2" LEVEL 1;
COMP "mcb3_dram_dq<9>" LOCATE = SITE "P1" LEVEL 1;
COMP "mcb3_dram_cas_n" LOCATE = SITE "K4" LEVEL 1;
COMP "mcb3_dram_dqs_n" LOCATE = SITE "L1" LEVEL 1;
COMP "mcb3_dram_ras_n" LOCATE = SITE "K5" LEVEL 1;
COMP "spare_1" LOCATE = SITE "A3" LEVEL 1;
COMP "serial_LOAD" LOCATE = SITE "H19" LEVEL 1;
COMP "ADC_CS" LOCATE = SITE "W20" LEVEL 1;
COMP "status_LEDs<0>" LOCATE = SITE "A18" LEVEL 1;
COMP "status_LEDs<1>" LOCATE = SITE "A17" LEVEL 1;
COMP "status_LEDs<2>" LOCATE = SITE "C17" LEVEL 1;
COMP "TTL_out_direct<10>" LOCATE = SITE "C16" LEVEL 1;
COMP "TTL_out_direct<11>" LOCATE = SITE "B6" LEVEL 1;
COMP "TTL_out_direct<12>" LOCATE = SITE "A6" LEVEL 1;
COMP "TTL_out_direct<13>" LOCATE = SITE "C7" LEVEL 1;
COMP "TTL_out_direct<14>" LOCATE = SITE "A7" LEVEL 1;
COMP "TTL_out_direct<15>" LOCATE = SITE "C9" LEVEL 1;
COMP "CS_b_A" LOCATE = SITE "G19" LEVEL 1;
COMP "CS_b_B" LOCATE = SITE "F18" LEVEL 1;
COMP "CS_b_C" LOCATE = SITE "U20" LEVEL 1;
COMP "CS_b_D" LOCATE = SITE "M20" LEVEL 1;
COMP "CS_b_E" LOCATE = SITE "E20" LEVEL 1;
COMP "CS_b_F" LOCATE = SITE "J20" LEVEL 1;
COMP "CS_b_G" LOCATE = SITE "F22" LEVEL 1;
COMP "CS_b_H" LOCATE = SITE "M22" LEVEL 1;
COMP "SCLK_A" LOCATE = SITE "F20" LEVEL 1;
COMP "SCLK_B" LOCATE = SITE "F19" LEVEL 1;
COMP "SCLK_C" LOCATE = SITE "U22" LEVEL 1;
COMP "SCLK_D" LOCATE = SITE "L19" LEVEL 1;
COMP "SCLK_E" LOCATE = SITE "E22" LEVEL 1;
COMP "SCLK_F" LOCATE = SITE "A21" LEVEL 1;
COMP "SCLK_G" LOCATE = SITE "F21" LEVEL 1;
COMP "SCLK_H" LOCATE = SITE "M21" LEVEL 1;
COMP "DAC_DIN_1" LOCATE = SITE "A8" LEVEL 1;
COMP "DAC_DIN_2" LOCATE = SITE "B8" LEVEL 1;
COMP "DAC_DIN_3" LOCATE = SITE "A4" LEVEL 1;
COMP "DAC_DIN_4" LOCATE = SITE "D8" LEVEL 1;
COMP "DAC_DIN_5" LOCATE = SITE "D7" LEVEL 1;
COMP "DAC_DIN_6" LOCATE = SITE "C14" LEVEL 1;
COMP "DAC_DIN_7" LOCATE = SITE "D14" LEVEL 1;
COMP "DAC_DIN_8" LOCATE = SITE "V20" LEVEL 1;
COMP "mcb3_zio" LOCATE = SITE "Y2" LEVEL 1;
COMP "mcb3_rzq" LOCATE = SITE "K7" LEVEL 1;
COMP "mcb3_dram_cke" LOCATE = SITE "D2" LEVEL 1;
COMP "mcb3_dram_dqs" LOCATE = SITE "L3" LEVEL 1;
COMP "mcb3_dram_odt" LOCATE = SITE "J6" LEVEL 1;
COMP "mcb3_dram_udm" LOCATE = SITE "M3" LEVEL 1;
COMP "hi_in<0>" LOCATE = SITE "Y12" LEVEL 1;
COMP "hi_in<1>" LOCATE = SITE "AB20" LEVEL 1;
COMP "hi_in<2>" LOCATE = SITE "AB7" LEVEL 1;
COMP "hi_in<3>" LOCATE = SITE "AB8" LEVEL 1;
COMP "hi_in<4>" LOCATE = SITE "AA4" LEVEL 1;
COMP "hi_in<5>" LOCATE = SITE "AB4" LEVEL 1;
COMP "hi_in<6>" LOCATE = SITE "Y3" LEVEL 1;
COMP "hi_in<7>" LOCATE = SITE "AB3" LEVEL 1;
COMP "TTL_in_serial" LOCATE = SITE "A13" LEVEL 1;
COMP "led<0>" LOCATE = SITE "Y17" LEVEL 1;
COMP "led<1>" LOCATE = SITE "AB17" LEVEL 1;
COMP "led<2>" LOCATE = SITE "AA14" LEVEL 1;
COMP "led<3>" LOCATE = SITE "AB14" LEVEL 1;
COMP "led<4>" LOCATE = SITE "AA16" LEVEL 1;
COMP "led<5>" LOCATE = SITE "AB16" LEVEL 1;
COMP "led<6>" LOCATE = SITE "AA10" LEVEL 1;
COMP "led<7>" LOCATE = SITE "AB10" LEVEL 1;
COMP "SPI_port_LEDs<0>" LOCATE = SITE "V22" LEVEL 1;
COMP "SPI_port_LEDs<1>" LOCATE = SITE "V21" LEVEL 1;
COMP "SPI_port_LEDs<2>" LOCATE = SITE "J16" LEVEL 1;
COMP "SPI_port_LEDs<3>" LOCATE = SITE "K16" LEVEL 1;
COMP "SPI_port_LEDs<4>" LOCATE = SITE "K17" LEVEL 1;
COMP "SPI_port_LEDs<5>" LOCATE = SITE "J17" LEVEL 1;
COMP "SPI_port_LEDs<6>" LOCATE = SITE "F17" LEVEL 1;
COMP "SPI_port_LEDs<7>" LOCATE = SITE "F16" LEVEL 1;
COMP "mcb3_dram_dq<10>" LOCATE = SITE "R3" LEVEL 1;
COMP "mcb3_dram_dq<11>" LOCATE = SITE "R1" LEVEL 1;
COMP "mcb3_dram_dq<12>" LOCATE = SITE "U3" LEVEL 1;
COMP "mcb3_dram_dq<13>" LOCATE = SITE "U1" LEVEL 1;
COMP "mcb3_dram_dq<14>" LOCATE = SITE "V2" LEVEL 1;
COMP "mcb3_dram_dq<15>" LOCATE = SITE "V1" LEVEL 1;
COMP "expander_ID_1" LOCATE = SITE "C15" LEVEL 1;
COMP "board_mode<0>" LOCATE = SITE "D9" LEVEL 1;
COMP "board_mode<1>" LOCATE = SITE "C8" LEVEL 1;
COMP "board_mode<2>" LOCATE = SITE "D10" LEVEL 1;
COMP "board_mode<3>" LOCATE = SITE "C10" LEVEL 1;
COMP "mark_out" LOCATE = SITE "G17" LEVEL 1;
COMP "TTL_out_direct<0>" LOCATE = SITE "T20" LEVEL 1;
COMP "TTL_out_direct<1>" LOCATE = SITE "P17" LEVEL 1;
COMP "TTL_out_direct<2>" LOCATE = SITE "N16" LEVEL 1;
COMP "TTL_out_direct<3>" LOCATE = SITE "M17" LEVEL 1;
COMP "TTL_out_direct<4>" LOCATE = SITE "M18" LEVEL 1;
COMP "TTL_out_direct<5>" LOCATE = SITE "P18" LEVEL 1;
COMP "TTL_out_direct<6>" LOCATE = SITE "R19" LEVEL 1;
COMP "TTL_out_direct<7>" LOCATE = SITE "D11" LEVEL 1;
COMP "TTL_out_direct<8>" LOCATE = SITE "C12" LEVEL 1;
COMP "TTL_out_direct<9>" LOCATE = SITE "D15" LEVEL 1;
COMP "ADC_SCLK" LOCATE = SITE "T19" LEVEL 1;
COMP "DAC_SCLK" LOCATE = SITE "W22" LEVEL 1;
COMP "DAC_SYNC" LOCATE = SITE "U19" LEVEL 1;
COMP "mcb3_dram_udqs_n" LOCATE = SITE "T1" LEVEL 1;
COMP "TTL_in_serial_exp" LOCATE = SITE "C13" LEVEL 1;
COMP "I2C_SDA" LOCATE = SITE "C11" LEVEL 1;
COMP "I2C_SCK" LOCATE = SITE "A11" LEVEL 1;
COMP "expander_detect" LOCATE = SITE "A15" LEVEL 1;
COMP "MISO1_A" LOCATE = SITE "D19" LEVEL 1;
COMP "MISO1_B" LOCATE = SITE "K20" LEVEL 1;
COMP "MISO1_C" LOCATE = SITE "N20" LEVEL 1;
COMP "MISO1_D" LOCATE = SITE "G20" LEVEL 1;
COMP "MISO1_E" LOCATE = SITE "A20" LEVEL 1;
COMP "MISO2_A" LOCATE = SITE "D20" LEVEL 1;
COMP "MISO1_F" LOCATE = SITE "D22" LEVEL 1;
COMP "MISO2_B" LOCATE = SITE "K19" LEVEL 1;
COMP "MISO1_G" LOCATE = SITE "L22" LEVEL 1;
COMP "MISO2_C" LOCATE = SITE "N22" LEVEL 1;
COMP "MISO1_H" LOCATE = SITE "T22" LEVEL 1;
COMP "MISO2_D" LOCATE = SITE "G22" LEVEL 1;
COMP "MISO2_E" LOCATE = SITE "J22" LEVEL 1;
COMP "MISO2_F" LOCATE = SITE "D21" LEVEL 1;
COMP "MISO2_G" LOCATE = SITE "L20" LEVEL 1;
COMP "MISO2_H" LOCATE = SITE "T21" LEVEL 1;
COMP "MOSI1_A" LOCATE = SITE "H20" LEVEL 1;
COMP "MOSI1_B" LOCATE = SITE "M16" LEVEL 1;
COMP "MOSI1_C" LOCATE = SITE "R20" LEVEL 1;
COMP "MOSI1_D" LOCATE = SITE "K21" LEVEL 1;
COMP "MOSI1_E" LOCATE = SITE "C20" LEVEL 1;
COMP "MOSI2_A" LOCATE = SITE "J19" LEVEL 1;
COMP "MOSI1_F" LOCATE = SITE "B22" LEVEL 1;
COMP "MOSI2_B" LOCATE = SITE "L15" LEVEL 1;
COMP "MOSI1_G" LOCATE = SITE "H22" LEVEL 1;
COMP "MOSI2_C" LOCATE = SITE "R22" LEVEL 1;
COMP "MOSI1_H" LOCATE = SITE "P22" LEVEL 1;
COMP "MOSI2_D" LOCATE = SITE "K22" LEVEL 1;
COMP "MOSI2_E" LOCATE = SITE "C22" LEVEL 1;
COMP "MOSI2_F" LOCATE = SITE "B21" LEVEL 1;
COMP "MOSI2_G" LOCATE = SITE "H21" LEVEL 1;
COMP "MOSI2_H" LOCATE = SITE "P21" LEVEL 1;
COMP "ADC_DOUT_1" LOCATE = SITE "A10" LEVEL 1;
COMP "LVDS_4_n" LOCATE = SITE "C6" LEVEL 1;
COMP "ADC_DOUT_2" LOCATE = SITE "B10" LEVEL 1;
COMP "ADC_DOUT_3" LOCATE = SITE "B16" LEVEL 1;
COMP "LVDS_4_p" LOCATE = SITE "D6" LEVEL 1;
COMP "ADC_DOUT_4" LOCATE = SITE "A14" LEVEL 1;
COMP "ADC_DOUT_5" LOCATE = SITE "B14" LEVEL 1;
COMP "ADC_DOUT_6" LOCATE = SITE "A12" LEVEL 1;
COMP "ADC_DOUT_7" LOCATE = SITE "B12" LEVEL 1;
COMP "ADC_DOUT_8" LOCATE = SITE "A9" LEVEL 1;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKB;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKB;
PIN
        SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN DAC_output_1/multiplier_1/blk00000003_pins<92> = BEL
        "DAC_output_1/multiplier_1/blk00000003" PINNAME CLK;
PIN DAC_output_2/multiplier_1/blk00000003_pins<92> = BEL
        "DAC_output_2/multiplier_1/blk00000003" PINNAME CLK;
PIN DAC_output_3/multiplier_1/blk00000003_pins<92> = BEL
        "DAC_output_3/multiplier_1/blk00000003" PINNAME CLK;
PIN DAC_output_4/multiplier_1/blk00000003_pins<92> = BEL
        "DAC_output_4/multiplier_1/blk00000003" PINNAME CLK;
PIN DAC_output_5/multiplier_1/blk00000003_pins<92> = BEL
        "DAC_output_5/multiplier_1/blk00000003" PINNAME CLK;
PIN DAC_output_6/multiplier_1/blk00000003_pins<92> = BEL
        "DAC_output_6/multiplier_1/blk00000003" PINNAME CLK;
PIN DAC_output_7/multiplier_1/blk00000003_pins<92> = BEL
        "DAC_output_7/multiplier_1/blk00000003" PINNAME CLK;
PIN DAC_output_8/multiplier_1/blk00000003_pins<92> = BEL
        "DAC_output_8/multiplier_1/blk00000003" PINNAME CLK;
TIMEGRP CustomClk = BEL "sample_CLK_out" BEL "max_timestep_0" BEL
        "max_timestep_1" BEL "max_timestep_2" BEL "max_timestep_3" BEL
        "max_timestep_4" BEL "max_timestep_5" BEL "max_timestep_6" BEL
        "max_timestep_7" BEL "max_timestep_8" BEL "max_timestep_9" BEL
        "max_timestep_10" BEL "max_timestep_11" BEL "max_timestep_12" BEL
        "max_timestep_13" BEL "max_timestep_14" BEL "max_timestep_15" BEL
        "max_timestep_16" BEL "max_timestep_17" BEL "max_timestep_18" BEL
        "max_timestep_19" BEL "max_timestep_20" BEL "max_timestep_21" BEL
        "max_timestep_22" BEL "max_timestep_23" BEL "max_timestep_24" BEL
        "max_timestep_25" BEL "max_timestep_26" BEL "max_timestep_27" BEL
        "max_timestep_28" BEL "max_timestep_29" BEL "max_timestep_30" BEL
        "max_timestep_31" BEL "timestamp_0" BEL "timestamp_1" BEL
        "timestamp_2" BEL "timestamp_3" BEL "timestamp_4" BEL "timestamp_5"
        BEL "timestamp_6" BEL "timestamp_7" BEL "timestamp_8" BEL
        "timestamp_9" BEL "timestamp_10" BEL "timestamp_11" BEL "timestamp_12"
        BEL "timestamp_13" BEL "timestamp_14" BEL "timestamp_15" BEL
        "timestamp_16" BEL "timestamp_17" BEL "timestamp_18" BEL
        "timestamp_19" BEL "timestamp_20" BEL "timestamp_21" BEL
        "timestamp_22" BEL "timestamp_23" BEL "timestamp_24" BEL
        "timestamp_25" BEL "timestamp_26" BEL "timestamp_27" BEL
        "timestamp_28" BEL "timestamp_29" BEL "timestamp_30" BEL
        "timestamp_31" BEL "channel_0" BEL "channel_1" BEL "channel_2" BEL
        "channel_3" BEL "channel_4" BEL "channel_5" BEL "SCLK" BEL "MOSI_A1"
        BEL "MOSI_B1" BEL "MOSI_A2" BEL "MOSI_C1" BEL "MOSI_D1" BEL "MOSI_B2"
        BEL "MOSI_C2" BEL "MOSI_D2" BEL "FIFO_data_in_0" BEL "FIFO_data_in_1"
        BEL "FIFO_data_in_2" BEL "FIFO_data_in_3" BEL "FIFO_data_in_4" BEL
        "FIFO_data_in_5" BEL "FIFO_data_in_6" BEL "FIFO_data_in_7" BEL
        "FIFO_data_in_8" BEL "FIFO_data_in_9" BEL "FIFO_data_in_10" BEL
        "FIFO_data_in_11" BEL "FIFO_data_in_12" BEL "FIFO_data_in_13" BEL
        "FIFO_data_in_14" BEL "FIFO_data_in_15" BEL "CS_b" BEL "FIFO_write_to"
        BEL "shutdown" BEL "channel_MISO_0" BEL "channel_MISO_1" BEL
        "channel_MISO_2" BEL "channel_MISO_3" BEL "channel_MISO_4" BEL
        "channel_MISO_5" BEL "aux_cmd_index_1_0" BEL "aux_cmd_index_1_1" BEL
        "aux_cmd_index_1_2" BEL "aux_cmd_index_1_3" BEL "aux_cmd_index_1_4"
        BEL "aux_cmd_index_1_5" BEL "aux_cmd_index_1_6" BEL
        "aux_cmd_index_1_7" BEL "aux_cmd_index_1_8" BEL "aux_cmd_index_1_9"
        BEL "aux_cmd_index_1_10" BEL "aux_cmd_index_1_11" BEL
        "aux_cmd_index_1_12" BEL "aux_cmd_index_2_0" BEL "aux_cmd_index_2_1"
        BEL "aux_cmd_index_2_2" BEL "aux_cmd_index_2_3" BEL
        "aux_cmd_index_2_4" BEL "aux_cmd_index_2_5" BEL "aux_cmd_index_2_6"
        BEL "aux_cmd_index_2_7" BEL "aux_cmd_index_2_8" BEL
        "aux_cmd_index_2_9" BEL "aux_cmd_index_2_10" BEL "aux_cmd_index_2_11"
        BEL "aux_cmd_index_2_12" BEL "aux_cmd_index_3_0" BEL
        "aux_cmd_index_3_1" BEL "aux_cmd_index_3_2" BEL "aux_cmd_index_3_3"
        BEL "aux_cmd_index_3_4" BEL "aux_cmd_index_3_5" BEL
        "aux_cmd_index_3_6" BEL "aux_cmd_index_3_7" BEL "aux_cmd_index_3_8"
        BEL "aux_cmd_index_3_9" BEL "aux_cmd_index_3_10" BEL
        "aux_cmd_index_3_11" BEL "aux_cmd_index_3_12" BEL
        "max_aux_cmd_index_2_0" BEL "max_aux_cmd_index_2_1" BEL
        "max_aux_cmd_index_2_2" BEL "max_aux_cmd_index_2_3" BEL
        "max_aux_cmd_index_2_4" BEL "max_aux_cmd_index_2_5" BEL
        "max_aux_cmd_index_2_6" BEL "max_aux_cmd_index_2_7" BEL
        "max_aux_cmd_index_2_8" BEL "max_aux_cmd_index_2_9" BEL
        "max_aux_cmd_index_2_10" BEL "max_aux_cmd_index_2_11" BEL
        "max_aux_cmd_index_2_12" BEL "aux_cmd_index_4_0" BEL
        "aux_cmd_index_4_1" BEL "aux_cmd_index_4_2" BEL "aux_cmd_index_4_3"
        BEL "aux_cmd_index_4_4" BEL "aux_cmd_index_4_5" BEL
        "aux_cmd_index_4_6" BEL "aux_cmd_index_4_7" BEL "aux_cmd_index_4_8"
        BEL "aux_cmd_index_4_9" BEL "aux_cmd_index_4_10" BEL
        "aux_cmd_index_4_11" BEL "aux_cmd_index_4_12" BEL
        "max_aux_cmd_index_1_0" BEL "max_aux_cmd_index_1_1" BEL
        "max_aux_cmd_index_1_2" BEL "max_aux_cmd_index_1_3" BEL
        "max_aux_cmd_index_1_4" BEL "max_aux_cmd_index_1_5" BEL
        "max_aux_cmd_index_1_6" BEL "max_aux_cmd_index_1_7" BEL
        "max_aux_cmd_index_1_8" BEL "max_aux_cmd_index_1_9" BEL
        "max_aux_cmd_index_1_10" BEL "max_aux_cmd_index_1_11" BEL
        "max_aux_cmd_index_1_12" BEL "max_aux_cmd_index_3_0" BEL
        "max_aux_cmd_index_3_1" BEL "max_aux_cmd_index_3_2" BEL
        "max_aux_cmd_index_3_3" BEL "max_aux_cmd_index_3_4" BEL
        "max_aux_cmd_index_3_5" BEL "max_aux_cmd_index_3_6" BEL
        "max_aux_cmd_index_3_7" BEL "max_aux_cmd_index_3_8" BEL
        "max_aux_cmd_index_3_9" BEL "max_aux_cmd_index_3_10" BEL
        "max_aux_cmd_index_3_11" BEL "max_aux_cmd_index_3_12" BEL
        "max_aux_cmd_index_4_0" BEL "max_aux_cmd_index_4_1" BEL
        "max_aux_cmd_index_4_2" BEL "max_aux_cmd_index_4_3" BEL
        "max_aux_cmd_index_4_4" BEL "max_aux_cmd_index_4_5" BEL
        "max_aux_cmd_index_4_6" BEL "max_aux_cmd_index_4_7" BEL
        "max_aux_cmd_index_4_8" BEL "max_aux_cmd_index_4_9" BEL
        "max_aux_cmd_index_4_10" BEL "max_aux_cmd_index_4_11" BEL
        "max_aux_cmd_index_4_12" BEL "DAC_pre_register_1_0" BEL
        "DAC_pre_register_1_1" BEL "DAC_pre_register_1_2" BEL
        "DAC_pre_register_1_3" BEL "DAC_pre_register_1_4" BEL
        "DAC_pre_register_1_5" BEL "DAC_pre_register_1_6" BEL
        "DAC_pre_register_1_7" BEL "DAC_pre_register_1_8" BEL
        "DAC_pre_register_1_9" BEL "DAC_pre_register_1_10" BEL
        "DAC_pre_register_1_11" BEL "DAC_pre_register_1_12" BEL
        "DAC_pre_register_1_13" BEL "DAC_pre_register_1_14" BEL
        "DAC_pre_register_1_15" BEL "DAC_pre_register_4_0" BEL
        "DAC_pre_register_4_1" BEL "DAC_pre_register_4_2" BEL
        "DAC_pre_register_4_3" BEL "DAC_pre_register_4_4" BEL
        "DAC_pre_register_4_5" BEL "DAC_pre_register_4_6" BEL
        "DAC_pre_register_4_7" BEL "DAC_pre_register_4_8" BEL
        "DAC_pre_register_4_9" BEL "DAC_pre_register_4_10" BEL
        "DAC_pre_register_4_11" BEL "DAC_pre_register_4_12" BEL
        "DAC_pre_register_4_13" BEL "DAC_pre_register_4_14" BEL
        "DAC_pre_register_4_15" BEL "DAC_pre_register_2_0" BEL
        "DAC_pre_register_2_1" BEL "DAC_pre_register_2_2" BEL
        "DAC_pre_register_2_3" BEL "DAC_pre_register_2_4" BEL
        "DAC_pre_register_2_5" BEL "DAC_pre_register_2_6" BEL
        "DAC_pre_register_2_7" BEL "DAC_pre_register_2_8" BEL
        "DAC_pre_register_2_9" BEL "DAC_pre_register_2_10" BEL
        "DAC_pre_register_2_11" BEL "DAC_pre_register_2_12" BEL
        "DAC_pre_register_2_13" BEL "DAC_pre_register_2_14" BEL
        "DAC_pre_register_2_15" BEL "DAC_pre_register_3_0" BEL
        "DAC_pre_register_3_1" BEL "DAC_pre_register_3_2" BEL
        "DAC_pre_register_3_3" BEL "DAC_pre_register_3_4" BEL
        "DAC_pre_register_3_5" BEL "DAC_pre_register_3_6" BEL
        "DAC_pre_register_3_7" BEL "DAC_pre_register_3_8" BEL
        "DAC_pre_register_3_9" BEL "DAC_pre_register_3_10" BEL
        "DAC_pre_register_3_11" BEL "DAC_pre_register_3_12" BEL
        "DAC_pre_register_3_13" BEL "DAC_pre_register_3_14" BEL
        "DAC_pre_register_3_15" BEL "DAC_pre_register_5_0" BEL
        "DAC_pre_register_5_1" BEL "DAC_pre_register_5_2" BEL
        "DAC_pre_register_5_3" BEL "DAC_pre_register_5_4" BEL
        "DAC_pre_register_5_5" BEL "DAC_pre_register_5_6" BEL
        "DAC_pre_register_5_7" BEL "DAC_pre_register_5_8" BEL
        "DAC_pre_register_5_9" BEL "DAC_pre_register_5_10" BEL
        "DAC_pre_register_5_11" BEL "DAC_pre_register_5_12" BEL
        "DAC_pre_register_5_13" BEL "DAC_pre_register_5_14" BEL
        "DAC_pre_register_5_15" BEL "DAC_pre_register_6_0" BEL
        "DAC_pre_register_6_1" BEL "DAC_pre_register_6_2" BEL
        "DAC_pre_register_6_3" BEL "DAC_pre_register_6_4" BEL
        "DAC_pre_register_6_5" BEL "DAC_pre_register_6_6" BEL
        "DAC_pre_register_6_7" BEL "DAC_pre_register_6_8" BEL
        "DAC_pre_register_6_9" BEL "DAC_pre_register_6_10" BEL
        "DAC_pre_register_6_11" BEL "DAC_pre_register_6_12" BEL
        "DAC_pre_register_6_13" BEL "DAC_pre_register_6_14" BEL
        "DAC_pre_register_6_15" BEL "DAC_pre_register_7_0" BEL
        "DAC_pre_register_7_1" BEL "DAC_pre_register_7_2" BEL
        "DAC_pre_register_7_3" BEL "DAC_pre_register_7_4" BEL
        "DAC_pre_register_7_5" BEL "DAC_pre_register_7_6" BEL
        "DAC_pre_register_7_7" BEL "DAC_pre_register_7_8" BEL
        "DAC_pre_register_7_9" BEL "DAC_pre_register_7_10" BEL
        "DAC_pre_register_7_11" BEL "DAC_pre_register_7_12" BEL
        "DAC_pre_register_7_13" BEL "DAC_pre_register_7_14" BEL
        "DAC_pre_register_7_15" BEL "DAC_pre_register_8_0" BEL
        "DAC_pre_register_8_1" BEL "DAC_pre_register_8_2" BEL
        "DAC_pre_register_8_3" BEL "DAC_pre_register_8_4" BEL
        "DAC_pre_register_8_5" BEL "DAC_pre_register_8_6" BEL
        "DAC_pre_register_8_7" BEL "DAC_pre_register_8_8" BEL
        "DAC_pre_register_8_9" BEL "DAC_pre_register_8_10" BEL
        "DAC_pre_register_8_11" BEL "DAC_pre_register_8_12" BEL
        "DAC_pre_register_8_13" BEL "DAC_pre_register_8_14" BEL
        "DAC_pre_register_8_15" BEL "SPI_running" BEL
        "DAC_reref_pre_register_0" BEL "DAC_reref_pre_register_1" BEL
        "DAC_reref_pre_register_2" BEL "DAC_reref_pre_register_3" BEL
        "DAC_reref_pre_register_4" BEL "DAC_reref_pre_register_5" BEL
        "DAC_reref_pre_register_6" BEL "DAC_reref_pre_register_7" BEL
        "DAC_reref_pre_register_8" BEL "DAC_reref_pre_register_9" BEL
        "DAC_reref_pre_register_10" BEL "DAC_reref_pre_register_11" BEL
        "DAC_reref_pre_register_12" BEL "DAC_reref_pre_register_13" BEL
        "DAC_reref_pre_register_14" BEL "DAC_reref_pre_register_15" BEL
        "extra_state_counter_0" BEL "extra_state_counter_1" BEL
        "extra_state_counter_2" BEL "extra_state_counter_3" BEL
        "extra_state_counter_4" BEL "extra_state_counter_5" BEL
        "extra_state_counter_6" BEL "extra_state_counter_7" BEL
        "extra_state_counter_8" BEL "extra_state_counter_9" BEL
        "extra_state_counter_10" BEL "extra_state_counter_11" BEL
        "extra_state_counter_12" BEL "extra_state_counter_13" BEL
        "extra_state_counter_14" BEL "extra_state_counter_15" BEL "in4x_A1_0"
        BEL "in4x_A1_1" BEL "in4x_A1_2" BEL "in4x_A1_3" BEL "in4x_A1_4" BEL
        "in4x_A1_5" BEL "in4x_A1_6" BEL "in4x_A1_7" BEL "in4x_A1_8" BEL
        "in4x_A1_9" BEL "in4x_A1_10" BEL "in4x_A1_11" BEL "in4x_A1_12" BEL
        "in4x_A1_13" BEL "in4x_A1_14" BEL "in4x_A1_15" BEL "in4x_A1_16" BEL
        "in4x_A1_17" BEL "in4x_A1_18" BEL "in4x_A1_19" BEL "in4x_A1_20" BEL
        "in4x_A1_21" BEL "in4x_A1_22" BEL "in4x_A1_23" BEL "in4x_A1_24" BEL
        "in4x_A1_25" BEL "in4x_A1_26" BEL "in4x_A1_27" BEL "in4x_A1_28" BEL
        "in4x_A1_29" BEL "in4x_A1_30" BEL "in4x_A1_31" BEL "in4x_A1_32" BEL
        "in4x_A1_33" BEL "in4x_A1_34" BEL "in4x_A1_35" BEL "in4x_A1_36" BEL
        "in4x_A1_37" BEL "in4x_A1_38" BEL "in4x_A1_39" BEL "in4x_A1_40" BEL
        "in4x_A1_41" BEL "in4x_A1_42" BEL "in4x_A1_43" BEL "in4x_A1_44" BEL
        "in4x_A1_45" BEL "in4x_A1_46" BEL "in4x_A1_47" BEL "in4x_A1_48" BEL
        "in4x_A1_49" BEL "in4x_A1_50" BEL "in4x_A1_51" BEL "in4x_A1_52" BEL
        "in4x_A1_53" BEL "in4x_A1_54" BEL "in4x_A1_55" BEL "in4x_A1_56" BEL
        "in4x_A1_57" BEL "in4x_A1_58" BEL "in4x_A1_59" BEL "in4x_A1_60" BEL
        "in4x_A1_61" BEL "in4x_A1_62" BEL "in4x_A1_63" BEL "in4x_A1_64" BEL
        "in4x_A1_65" BEL "in4x_A1_66" BEL "in4x_A1_67" BEL "in4x_A1_68" BEL
        "in4x_A1_69" BEL "in4x_A1_70" BEL "in4x_A1_71" BEL "in4x_A1_72" BEL
        "in4x_A1_73" BEL "in4x_A1_74" BEL "in4x_A1_75" BEL "in4x_A1_76" BEL
        "in4x_A1_77" BEL "in4x_A1_78" BEL "in4x_A1_79" BEL "in4x_A1_80" BEL
        "in4x_A1_81" BEL "in4x_A1_82" BEL "in4x_A1_83" BEL "in4x_A1_84" BEL
        "in4x_A1_85" BEL "in4x_A1_86" BEL "in4x_A1_87" BEL "in4x_A1_88" BEL
        "in4x_A1_89" BEL "in4x_A1_90" BEL "in4x_A1_91" BEL "in4x_A1_92" BEL
        "in4x_A1_93" BEL "in4x_A1_94" BEL "in4x_A1_95" BEL "in4x_A1_96" BEL
        "in4x_A1_97" BEL "in4x_A1_98" BEL "in4x_A1_99" BEL "in4x_A1_100" BEL
        "in4x_A1_101" BEL "in4x_A1_102" BEL "in4x_A1_103" BEL "in4x_A1_104"
        BEL "in4x_A1_105" BEL "in4x_A1_106" BEL "in4x_A1_107" BEL
        "in4x_A1_108" BEL "in4x_A1_109" BEL "in4x_A1_110" BEL "in4x_A1_111"
        BEL "in4x_A1_112" BEL "in4x_A1_113" BEL "in4x_A1_114" BEL
        "in4x_A1_115" BEL "in4x_A1_116" BEL "in4x_A1_117" BEL "in4x_A1_118"
        BEL "in4x_A1_119" BEL "in4x_A1_120" BEL "in4x_A1_121" BEL
        "in4x_A1_122" BEL "in4x_A1_123" BEL "in4x_A1_124" BEL "in4x_A1_125"
        BEL "in4x_A1_126" BEL "in4x_A1_127" BEL "in4x_A1_128" BEL
        "in4x_A1_129" BEL "in4x_A1_130" BEL "in4x_A1_131" BEL "in4x_A1_132"
        BEL "in4x_A1_133" BEL "in4x_A2_0" BEL "in4x_A2_1" BEL "in4x_A2_2" BEL
        "in4x_A2_3" BEL "in4x_A2_4" BEL "in4x_A2_5" BEL "in4x_A2_6" BEL
        "in4x_A2_7" BEL "in4x_A2_8" BEL "in4x_A2_9" BEL "in4x_A2_10" BEL
        "in4x_A2_11" BEL "in4x_A2_12" BEL "in4x_A2_13" BEL "in4x_A2_14" BEL
        "in4x_A2_15" BEL "in4x_A2_16" BEL "in4x_A2_17" BEL "in4x_A2_18" BEL
        "in4x_A2_19" BEL "in4x_A2_20" BEL "in4x_A2_21" BEL "in4x_A2_22" BEL
        "in4x_A2_23" BEL "in4x_A2_24" BEL "in4x_A2_25" BEL "in4x_A2_26" BEL
        "in4x_A2_27" BEL "in4x_A2_28" BEL "in4x_A2_29" BEL "in4x_A2_30" BEL
        "in4x_A2_31" BEL "in4x_A2_32" BEL "in4x_A2_33" BEL "in4x_A2_34" BEL
        "in4x_A2_35" BEL "in4x_A2_36" BEL "in4x_A2_37" BEL "in4x_A2_38" BEL
        "in4x_A2_39" BEL "in4x_A2_40" BEL "in4x_A2_41" BEL "in4x_A2_42" BEL
        "in4x_A2_43" BEL "in4x_A2_44" BEL "in4x_A2_45" BEL "in4x_A2_46" BEL
        "in4x_A2_47" BEL "in4x_A2_48" BEL "in4x_A2_49" BEL "in4x_A2_50" BEL
        "in4x_A2_51" BEL "in4x_A2_52" BEL "in4x_A2_53" BEL "in4x_A2_54" BEL
        "in4x_A2_55" BEL "in4x_A2_56" BEL "in4x_A2_57" BEL "in4x_A2_58" BEL
        "in4x_A2_59" BEL "in4x_A2_60" BEL "in4x_A2_61" BEL "in4x_A2_62" BEL
        "in4x_A2_63" BEL "in4x_A2_64" BEL "in4x_A2_65" BEL "in4x_A2_66" BEL
        "in4x_A2_67" BEL "in4x_A2_68" BEL "in4x_A2_69" BEL "in4x_A2_70" BEL
        "in4x_A2_71" BEL "in4x_A2_72" BEL "in4x_A2_73" BEL "in4x_A2_74" BEL
        "in4x_A2_75" BEL "in4x_A2_76" BEL "in4x_A2_77" BEL "in4x_A2_78" BEL
        "in4x_A2_79" BEL "in4x_A2_80" BEL "in4x_A2_81" BEL "in4x_A2_82" BEL
        "in4x_A2_83" BEL "in4x_A2_84" BEL "in4x_A2_85" BEL "in4x_A2_86" BEL
        "in4x_A2_87" BEL "in4x_A2_88" BEL "in4x_A2_89" BEL "in4x_A2_90" BEL
        "in4x_A2_91" BEL "in4x_A2_92" BEL "in4x_A2_93" BEL "in4x_A2_94" BEL
        "in4x_A2_95" BEL "in4x_A2_96" BEL "in4x_A2_97" BEL "in4x_A2_98" BEL
        "in4x_A2_99" BEL "in4x_A2_100" BEL "in4x_A2_101" BEL "in4x_A2_102" BEL
        "in4x_A2_103" BEL "in4x_A2_104" BEL "in4x_A2_105" BEL "in4x_A2_106"
        BEL "in4x_A2_107" BEL "in4x_A2_108" BEL "in4x_A2_109" BEL
        "in4x_A2_110" BEL "in4x_A2_111" BEL "in4x_A2_112" BEL "in4x_A2_113"
        BEL "in4x_A2_114" BEL "in4x_A2_115" BEL "in4x_A2_116" BEL
        "in4x_A2_117" BEL "in4x_A2_118" BEL "in4x_A2_119" BEL "in4x_A2_120"
        BEL "in4x_A2_121" BEL "in4x_A2_122" BEL "in4x_A2_123" BEL
        "in4x_A2_124" BEL "in4x_A2_125" BEL "in4x_A2_126" BEL "in4x_A2_127"
        BEL "in4x_A2_128" BEL "in4x_A2_129" BEL "in4x_A2_130" BEL
        "in4x_A2_131" BEL "in4x_A2_132" BEL "in4x_A2_133" BEL "in4x_B1_0" BEL
        "in4x_B1_1" BEL "in4x_B1_2" BEL "in4x_B1_3" BEL "in4x_B1_4" BEL
        "in4x_B1_5" BEL "in4x_B1_6" BEL "in4x_B1_7" BEL "in4x_B1_8" BEL
        "in4x_B1_9" BEL "in4x_B1_10" BEL "in4x_B1_11" BEL "in4x_B1_12" BEL
        "in4x_B1_13" BEL "in4x_B1_14" BEL "in4x_B1_15" BEL "in4x_B1_16" BEL
        "in4x_B1_17" BEL "in4x_B1_18" BEL "in4x_B1_19" BEL "in4x_B1_20" BEL
        "in4x_B1_21" BEL "in4x_B1_22" BEL "in4x_B1_23" BEL "in4x_B1_24" BEL
        "in4x_B1_25" BEL "in4x_B1_26" BEL "in4x_B1_27" BEL "in4x_B1_28" BEL
        "in4x_B1_29" BEL "in4x_B1_30" BEL "in4x_B1_31" BEL "in4x_B1_32" BEL
        "in4x_B1_33" BEL "in4x_B1_34" BEL "in4x_B1_35" BEL "in4x_B1_36" BEL
        "in4x_B1_37" BEL "in4x_B1_38" BEL "in4x_B1_39" BEL "in4x_B1_40" BEL
        "in4x_B1_41" BEL "in4x_B1_42" BEL "in4x_B1_43" BEL "in4x_B1_44" BEL
        "in4x_B1_45" BEL "in4x_B1_46" BEL "in4x_B1_47" BEL "in4x_B1_48" BEL
        "in4x_B1_49" BEL "in4x_B1_50" BEL "in4x_B1_51" BEL "in4x_B1_52" BEL
        "in4x_B1_53" BEL "in4x_B1_54" BEL "in4x_B1_55" BEL "in4x_B1_56" BEL
        "in4x_B1_57" BEL "in4x_B1_58" BEL "in4x_B1_59" BEL "in4x_B1_60" BEL
        "in4x_B1_61" BEL "in4x_B1_62" BEL "in4x_B1_63" BEL "in4x_B1_64" BEL
        "in4x_B1_65" BEL "in4x_B1_66" BEL "in4x_B1_67" BEL "in4x_B1_68" BEL
        "in4x_B1_69" BEL "in4x_B1_70" BEL "in4x_B1_71" BEL "in4x_B1_72" BEL
        "in4x_B1_73" BEL "in4x_B1_74" BEL "in4x_B1_75" BEL "in4x_B1_76" BEL
        "in4x_B1_77" BEL "in4x_B1_78" BEL "in4x_B1_79" BEL "in4x_B1_80" BEL
        "in4x_B1_81" BEL "in4x_B1_82" BEL "in4x_B1_83" BEL "in4x_B1_84" BEL
        "in4x_B1_85" BEL "in4x_B1_86" BEL "in4x_B1_87" BEL "in4x_B1_88" BEL
        "in4x_B1_89" BEL "in4x_B1_90" BEL "in4x_B1_91" BEL "in4x_B1_92" BEL
        "in4x_B1_93" BEL "in4x_B1_94" BEL "in4x_B1_95" BEL "in4x_B1_96" BEL
        "in4x_B1_97" BEL "in4x_B1_98" BEL "in4x_B1_99" BEL "in4x_B1_100" BEL
        "in4x_B1_101" BEL "in4x_B1_102" BEL "in4x_B1_103" BEL "in4x_B1_104"
        BEL "in4x_B1_105" BEL "in4x_B1_106" BEL "in4x_B1_107" BEL
        "in4x_B1_108" BEL "in4x_B1_109" BEL "in4x_B1_110" BEL "in4x_B1_111"
        BEL "in4x_B1_112" BEL "in4x_B1_113" BEL "in4x_B1_114" BEL
        "in4x_B1_115" BEL "in4x_B1_116" BEL "in4x_B1_117" BEL "in4x_B1_118"
        BEL "in4x_B1_119" BEL "in4x_B1_120" BEL "in4x_B1_121" BEL
        "in4x_B1_122" BEL "in4x_B1_123" BEL "in4x_B1_124" BEL "in4x_B1_125"
        BEL "in4x_B1_126" BEL "in4x_B1_127" BEL "in4x_B1_128" BEL
        "in4x_B1_129" BEL "in4x_B1_130" BEL "in4x_B1_131" BEL "in4x_B1_132"
        BEL "in4x_B1_133" BEL "in4x_B2_0" BEL "in4x_B2_1" BEL "in4x_B2_2" BEL
        "in4x_B2_3" BEL "in4x_B2_4" BEL "in4x_B2_5" BEL "in4x_B2_6" BEL
        "in4x_B2_7" BEL "in4x_B2_8" BEL "in4x_B2_9" BEL "in4x_B2_10" BEL
        "in4x_B2_11" BEL "in4x_B2_12" BEL "in4x_B2_13" BEL "in4x_B2_14" BEL
        "in4x_B2_15" BEL "in4x_B2_16" BEL "in4x_B2_17" BEL "in4x_B2_18" BEL
        "in4x_B2_19" BEL "in4x_B2_20" BEL "in4x_B2_21" BEL "in4x_B2_22" BEL
        "in4x_B2_23" BEL "in4x_B2_24" BEL "in4x_B2_25" BEL "in4x_B2_26" BEL
        "in4x_B2_27" BEL "in4x_B2_28" BEL "in4x_B2_29" BEL "in4x_B2_30" BEL
        "in4x_B2_31" BEL "in4x_B2_32" BEL "in4x_B2_33" BEL "in4x_B2_34" BEL
        "in4x_B2_35" BEL "in4x_B2_36" BEL "in4x_B2_37" BEL "in4x_B2_38" BEL
        "in4x_B2_39" BEL "in4x_B2_40" BEL "in4x_B2_41" BEL "in4x_B2_42" BEL
        "in4x_B2_43" BEL "in4x_B2_44" BEL "in4x_B2_45" BEL "in4x_B2_46" BEL
        "in4x_B2_47" BEL "in4x_B2_48" BEL "in4x_B2_49" BEL "in4x_B2_50" BEL
        "in4x_B2_51" BEL "in4x_B2_52" BEL "in4x_B2_53" BEL "in4x_B2_54" BEL
        "in4x_B2_55" BEL "in4x_B2_56" BEL "in4x_B2_57" BEL "in4x_B2_58" BEL
        "in4x_B2_59" BEL "in4x_B2_60" BEL "in4x_B2_61" BEL "in4x_B2_62" BEL
        "in4x_B2_63" BEL "in4x_B2_64" BEL "in4x_B2_65" BEL "in4x_B2_66" BEL
        "in4x_B2_67" BEL "in4x_B2_68" BEL "in4x_B2_69" BEL "in4x_B2_70" BEL
        "in4x_B2_71" BEL "in4x_B2_72" BEL "in4x_B2_73" BEL "in4x_B2_74" BEL
        "in4x_B2_75" BEL "in4x_B2_76" BEL "in4x_B2_77" BEL "in4x_B2_78" BEL
        "in4x_B2_79" BEL "in4x_B2_80" BEL "in4x_B2_81" BEL "in4x_B2_82" BEL
        "in4x_B2_83" BEL "in4x_B2_84" BEL "in4x_B2_85" BEL "in4x_B2_86" BEL
        "in4x_B2_87" BEL "in4x_B2_88" BEL "in4x_B2_89" BEL "in4x_B2_90" BEL
        "in4x_B2_91" BEL "in4x_B2_92" BEL "in4x_B2_93" BEL "in4x_B2_94" BEL
        "in4x_B2_95" BEL "in4x_B2_96" BEL "in4x_B2_97" BEL "in4x_B2_98" BEL
        "in4x_B2_99" BEL "in4x_B2_100" BEL "in4x_B2_101" BEL "in4x_B2_102" BEL
        "in4x_B2_103" BEL "in4x_B2_104" BEL "in4x_B2_105" BEL "in4x_B2_106"
        BEL "in4x_B2_107" BEL "in4x_B2_108" BEL "in4x_B2_109" BEL
        "in4x_B2_110" BEL "in4x_B2_111" BEL "in4x_B2_112" BEL "in4x_B2_113"
        BEL "in4x_B2_114" BEL "in4x_B2_115" BEL "in4x_B2_116" BEL
        "in4x_B2_117" BEL "in4x_B2_118" BEL "in4x_B2_119" BEL "in4x_B2_120"
        BEL "in4x_B2_121" BEL "in4x_B2_122" BEL "in4x_B2_123" BEL
        "in4x_B2_124" BEL "in4x_B2_125" BEL "in4x_B2_126" BEL "in4x_B2_127"
        BEL "in4x_B2_128" BEL "in4x_B2_129" BEL "in4x_B2_130" BEL
        "in4x_B2_131" BEL "in4x_B2_132" BEL "in4x_B2_133" BEL "in4x_C1_0" BEL
        "in4x_C1_1" BEL "in4x_C1_2" BEL "in4x_C1_3" BEL "in4x_C1_4" BEL
        "in4x_C1_5" BEL "in4x_C1_6" BEL "in4x_C1_7" BEL "in4x_C1_8" BEL
        "in4x_C1_9" BEL "in4x_C1_10" BEL "in4x_C1_11" BEL "in4x_C1_12" BEL
        "in4x_C1_13" BEL "in4x_C1_14" BEL "in4x_C1_15" BEL "in4x_C1_16" BEL
        "in4x_C1_17" BEL "in4x_C1_18" BEL "in4x_C1_19" BEL "in4x_C1_20" BEL
        "in4x_C1_21" BEL "in4x_C1_22" BEL "in4x_C1_23" BEL "in4x_C1_24" BEL
        "in4x_C1_25" BEL "in4x_C1_26" BEL "in4x_C1_27" BEL "in4x_C1_28" BEL
        "in4x_C1_29" BEL "in4x_C1_30" BEL "in4x_C1_31" BEL "in4x_C1_32" BEL
        "in4x_C1_33" BEL "in4x_C1_34" BEL "in4x_C1_35" BEL "in4x_C1_36" BEL
        "in4x_C1_37" BEL "in4x_C1_38" BEL "in4x_C1_39" BEL "in4x_C1_40" BEL
        "in4x_C1_41" BEL "in4x_C1_42" BEL "in4x_C1_43" BEL "in4x_C1_44" BEL
        "in4x_C1_45" BEL "in4x_C1_46" BEL "in4x_C1_47" BEL "in4x_C1_48" BEL
        "in4x_C1_49" BEL "in4x_C1_50" BEL "in4x_C1_51" BEL "in4x_C1_52" BEL
        "in4x_C1_53" BEL "in4x_C1_54" BEL "in4x_C1_55" BEL "in4x_C1_56" BEL
        "in4x_C1_57" BEL "in4x_C1_58" BEL "in4x_C1_59" BEL "in4x_C1_60" BEL
        "in4x_C1_61" BEL "in4x_C1_62" BEL "in4x_C1_63" BEL "in4x_C1_64" BEL
        "in4x_C1_65" BEL "in4x_C1_66" BEL "in4x_C1_67" BEL "in4x_C1_68" BEL
        "in4x_C1_69" BEL "in4x_C1_70" BEL "in4x_C1_71" BEL "in4x_C1_72" BEL
        "in4x_C1_73" BEL "in4x_C1_74" BEL "in4x_C1_75" BEL "in4x_C1_76" BEL
        "in4x_C1_77" BEL "in4x_C1_78" BEL "in4x_C1_79" BEL "in4x_C1_80" BEL
        "in4x_C1_81" BEL "in4x_C1_82" BEL "in4x_C1_83" BEL "in4x_C1_84" BEL
        "in4x_C1_85" BEL "in4x_C1_86" BEL "in4x_C1_87" BEL "in4x_C1_88" BEL
        "in4x_C1_89" BEL "in4x_C1_90" BEL "in4x_C1_91" BEL "in4x_C1_92" BEL
        "in4x_C1_93" BEL "in4x_C1_94" BEL "in4x_C1_95" BEL "in4x_C1_96" BEL
        "in4x_C1_97" BEL "in4x_C1_98" BEL "in4x_C1_99" BEL "in4x_C1_100" BEL
        "in4x_C1_101" BEL "in4x_C1_102" BEL "in4x_C1_103" BEL "in4x_C1_104"
        BEL "in4x_C1_105" BEL "in4x_C1_106" BEL "in4x_C1_107" BEL
        "in4x_C1_108" BEL "in4x_C1_109" BEL "in4x_C1_110" BEL "in4x_C1_111"
        BEL "in4x_C1_112" BEL "in4x_C1_113" BEL "in4x_C1_114" BEL
        "in4x_C1_115" BEL "in4x_C1_116" BEL "in4x_C1_117" BEL "in4x_C1_118"
        BEL "in4x_C1_119" BEL "in4x_C1_120" BEL "in4x_C1_121" BEL
        "in4x_C1_122" BEL "in4x_C1_123" BEL "in4x_C1_124" BEL "in4x_C1_125"
        BEL "in4x_C1_126" BEL "in4x_C1_127" BEL "in4x_C1_128" BEL
        "in4x_C1_129" BEL "in4x_C1_130" BEL "in4x_C1_131" BEL "in4x_C1_132"
        BEL "in4x_C1_133" BEL "in4x_C2_0" BEL "in4x_C2_1" BEL "in4x_C2_2" BEL
        "in4x_C2_3" BEL "in4x_C2_4" BEL "in4x_C2_5" BEL "in4x_C2_6" BEL
        "in4x_C2_7" BEL "in4x_C2_8" BEL "in4x_C2_9" BEL "in4x_C2_10" BEL
        "in4x_C2_11" BEL "in4x_C2_12" BEL "in4x_C2_13" BEL "in4x_C2_14" BEL
        "in4x_C2_15" BEL "in4x_C2_16" BEL "in4x_C2_17" BEL "in4x_C2_18" BEL
        "in4x_C2_19" BEL "in4x_C2_20" BEL "in4x_C2_21" BEL "in4x_C2_22" BEL
        "in4x_C2_23" BEL "in4x_C2_24" BEL "in4x_C2_25" BEL "in4x_C2_26" BEL
        "in4x_C2_27" BEL "in4x_C2_28" BEL "in4x_C2_29" BEL "in4x_C2_30" BEL
        "in4x_C2_31" BEL "in4x_C2_32" BEL "in4x_C2_33" BEL "in4x_C2_34" BEL
        "in4x_C2_35" BEL "in4x_C2_36" BEL "in4x_C2_37" BEL "in4x_C2_38" BEL
        "in4x_C2_39" BEL "in4x_C2_40" BEL "in4x_C2_41" BEL "in4x_C2_42" BEL
        "in4x_C2_43" BEL "in4x_C2_44" BEL "in4x_C2_45" BEL "in4x_C2_46" BEL
        "in4x_C2_47" BEL "in4x_C2_48" BEL "in4x_C2_49" BEL "in4x_C2_50" BEL
        "in4x_C2_51" BEL "in4x_C2_52" BEL "in4x_C2_53" BEL "in4x_C2_54" BEL
        "in4x_C2_55" BEL "in4x_C2_56" BEL "in4x_C2_57" BEL "in4x_C2_58" BEL
        "in4x_C2_59" BEL "in4x_C2_60" BEL "in4x_C2_61" BEL "in4x_C2_62" BEL
        "in4x_C2_63" BEL "in4x_C2_64" BEL "in4x_C2_65" BEL "in4x_C2_66" BEL
        "in4x_C2_67" BEL "in4x_C2_68" BEL "in4x_C2_69" BEL "in4x_C2_70" BEL
        "in4x_C2_71" BEL "in4x_C2_72" BEL "in4x_C2_73" BEL "in4x_C2_74" BEL
        "in4x_C2_75" BEL "in4x_C2_76" BEL "in4x_C2_77" BEL "in4x_C2_78" BEL
        "in4x_C2_79" BEL "in4x_C2_80" BEL "in4x_C2_81" BEL "in4x_C2_82" BEL
        "in4x_C2_83" BEL "in4x_C2_84" BEL "in4x_C2_85" BEL "in4x_C2_86" BEL
        "in4x_C2_87" BEL "in4x_C2_88" BEL "in4x_C2_89" BEL "in4x_C2_90" BEL
        "in4x_C2_91" BEL "in4x_C2_92" BEL "in4x_C2_93" BEL "in4x_C2_94" BEL
        "in4x_C2_95" BEL "in4x_C2_96" BEL "in4x_C2_97" BEL "in4x_C2_98" BEL
        "in4x_C2_99" BEL "in4x_C2_100" BEL "in4x_C2_101" BEL "in4x_C2_102" BEL
        "in4x_C2_103" BEL "in4x_C2_104" BEL "in4x_C2_105" BEL "in4x_C2_106"
        BEL "in4x_C2_107" BEL "in4x_C2_108" BEL "in4x_C2_109" BEL
        "in4x_C2_110" BEL "in4x_C2_111" BEL "in4x_C2_112" BEL "in4x_C2_113"
        BEL "in4x_C2_114" BEL "in4x_C2_115" BEL "in4x_C2_116" BEL
        "in4x_C2_117" BEL "in4x_C2_118" BEL "in4x_C2_119" BEL "in4x_C2_120"
        BEL "in4x_C2_121" BEL "in4x_C2_122" BEL "in4x_C2_123" BEL
        "in4x_C2_124" BEL "in4x_C2_125" BEL "in4x_C2_126" BEL "in4x_C2_127"
        BEL "in4x_C2_128" BEL "in4x_C2_129" BEL "in4x_C2_130" BEL
        "in4x_C2_131" BEL "in4x_C2_132" BEL "in4x_C2_133" BEL "in4x_D1_0" BEL
        "in4x_D1_1" BEL "in4x_D1_2" BEL "in4x_D1_3" BEL "in4x_D1_4" BEL
        "in4x_D1_5" BEL "in4x_D1_6" BEL "in4x_D1_7" BEL "in4x_D1_8" BEL
        "in4x_D1_9" BEL "in4x_D1_10" BEL "in4x_D1_11" BEL "in4x_D1_12" BEL
        "in4x_D1_13" BEL "in4x_D1_14" BEL "in4x_D1_15" BEL "in4x_D1_16" BEL
        "in4x_D1_17" BEL "in4x_D1_18" BEL "in4x_D1_19" BEL "in4x_D1_20" BEL
        "in4x_D1_21" BEL "in4x_D1_22" BEL "in4x_D1_23" BEL "in4x_D1_24" BEL
        "in4x_D1_25" BEL "in4x_D1_26" BEL "in4x_D1_27" BEL "in4x_D1_28" BEL
        "in4x_D1_29" BEL "in4x_D1_30" BEL "in4x_D1_31" BEL "in4x_D1_32" BEL
        "in4x_D1_33" BEL "in4x_D1_34" BEL "in4x_D1_35" BEL "in4x_D1_36" BEL
        "in4x_D1_37" BEL "in4x_D1_38" BEL "in4x_D1_39" BEL "in4x_D1_40" BEL
        "in4x_D1_41" BEL "in4x_D1_42" BEL "in4x_D1_43" BEL "in4x_D1_44" BEL
        "in4x_D1_45" BEL "in4x_D1_46" BEL "in4x_D1_47" BEL "in4x_D1_48" BEL
        "in4x_D1_49" BEL "in4x_D1_50" BEL "in4x_D1_51" BEL "in4x_D1_52" BEL
        "in4x_D1_53" BEL "in4x_D1_54" BEL "in4x_D1_55" BEL "in4x_D1_56" BEL
        "in4x_D1_57" BEL "in4x_D1_58" BEL "in4x_D1_59" BEL "in4x_D1_60" BEL
        "in4x_D1_61" BEL "in4x_D1_62" BEL "in4x_D1_63" BEL "in4x_D1_64" BEL
        "in4x_D1_65" BEL "in4x_D1_66" BEL "in4x_D1_67" BEL "in4x_D1_68" BEL
        "in4x_D1_69" BEL "in4x_D1_70" BEL "in4x_D1_71" BEL "in4x_D1_72" BEL
        "in4x_D1_73" BEL "in4x_D1_74" BEL "in4x_D1_75" BEL "in4x_D1_76" BEL
        "in4x_D1_77" BEL "in4x_D1_78" BEL "in4x_D1_79" BEL "in4x_D1_80" BEL
        "in4x_D1_81" BEL "in4x_D1_82" BEL "in4x_D1_83" BEL "in4x_D1_84" BEL
        "in4x_D1_85" BEL "in4x_D1_86" BEL "in4x_D1_87" BEL "in4x_D1_88" BEL
        "in4x_D1_89" BEL "in4x_D1_90" BEL "in4x_D1_91" BEL "in4x_D1_92" BEL
        "in4x_D1_93" BEL "in4x_D1_94" BEL "in4x_D1_95" BEL "in4x_D1_96" BEL
        "in4x_D1_97" BEL "in4x_D1_98" BEL "in4x_D1_99" BEL "in4x_D1_100" BEL
        "in4x_D1_101" BEL "in4x_D1_102" BEL "in4x_D1_103" BEL "in4x_D1_104"
        BEL "in4x_D1_105" BEL "in4x_D1_106" BEL "in4x_D1_107" BEL
        "in4x_D1_108" BEL "in4x_D1_109" BEL "in4x_D1_110" BEL "in4x_D1_111"
        BEL "in4x_D1_112" BEL "in4x_D1_113" BEL "in4x_D1_114" BEL
        "in4x_D1_115" BEL "in4x_D1_116" BEL "in4x_D1_117" BEL "in4x_D1_118"
        BEL "in4x_D1_119" BEL "in4x_D1_120" BEL "in4x_D1_121" BEL
        "in4x_D1_122" BEL "in4x_D1_123" BEL "in4x_D1_124" BEL "in4x_D1_125"
        BEL "in4x_D1_126" BEL "in4x_D1_127" BEL "in4x_D1_128" BEL
        "in4x_D1_129" BEL "in4x_D1_130" BEL "in4x_D1_131" BEL "in4x_D1_132"
        BEL "in4x_D1_133" BEL "in4x_D2_0" BEL "in4x_D2_1" BEL "in4x_D2_2" BEL
        "in4x_D2_3" BEL "in4x_D2_4" BEL "in4x_D2_5" BEL "in4x_D2_6" BEL
        "in4x_D2_7" BEL "in4x_D2_8" BEL "in4x_D2_9" BEL "in4x_D2_10" BEL
        "in4x_D2_11" BEL "in4x_D2_12" BEL "in4x_D2_13" BEL "in4x_D2_14" BEL
        "in4x_D2_15" BEL "in4x_D2_16" BEL "in4x_D2_17" BEL "in4x_D2_18" BEL
        "in4x_D2_19" BEL "in4x_D2_20" BEL "in4x_D2_21" BEL "in4x_D2_22" BEL
        "in4x_D2_23" BEL "in4x_D2_24" BEL "in4x_D2_25" BEL "in4x_D2_26" BEL
        "in4x_D2_27" BEL "in4x_D2_28" BEL "in4x_D2_29" BEL "in4x_D2_30" BEL
        "in4x_D2_31" BEL "in4x_D2_32" BEL "in4x_D2_33" BEL "in4x_D2_34" BEL
        "in4x_D2_35" BEL "in4x_D2_36" BEL "in4x_D2_37" BEL "in4x_D2_38" BEL
        "in4x_D2_39" BEL "in4x_D2_40" BEL "in4x_D2_41" BEL "in4x_D2_42" BEL
        "in4x_D2_43" BEL "in4x_D2_44" BEL "in4x_D2_45" BEL "in4x_D2_46" BEL
        "in4x_D2_47" BEL "in4x_D2_48" BEL "in4x_D2_49" BEL "in4x_D2_50" BEL
        "in4x_D2_51" BEL "in4x_D2_52" BEL "in4x_D2_53" BEL "in4x_D2_54" BEL
        "in4x_D2_55" BEL "in4x_D2_56" BEL "in4x_D2_57" BEL "in4x_D2_58" BEL
        "in4x_D2_59" BEL "in4x_D2_60" BEL "in4x_D2_61" BEL "in4x_D2_62" BEL
        "in4x_D2_63" BEL "in4x_D2_64" BEL "in4x_D2_65" BEL "in4x_D2_66" BEL
        "in4x_D2_67" BEL "in4x_D2_68" BEL "in4x_D2_69" BEL "in4x_D2_70" BEL
        "in4x_D2_71" BEL "in4x_D2_72" BEL "in4x_D2_73" BEL "in4x_D2_74" BEL
        "in4x_D2_75" BEL "in4x_D2_76" BEL "in4x_D2_77" BEL "in4x_D2_78" BEL
        "in4x_D2_79" BEL "in4x_D2_80" BEL "in4x_D2_81" BEL "in4x_D2_82" BEL
        "in4x_D2_83" BEL "in4x_D2_84" BEL "in4x_D2_85" BEL "in4x_D2_86" BEL
        "in4x_D2_87" BEL "in4x_D2_88" BEL "in4x_D2_89" BEL "in4x_D2_90" BEL
        "in4x_D2_91" BEL "in4x_D2_92" BEL "in4x_D2_93" BEL "in4x_D2_94" BEL
        "in4x_D2_95" BEL "in4x_D2_96" BEL "in4x_D2_97" BEL "in4x_D2_98" BEL
        "in4x_D2_99" BEL "in4x_D2_100" BEL "in4x_D2_101" BEL "in4x_D2_102" BEL
        "in4x_D2_103" BEL "in4x_D2_104" BEL "in4x_D2_105" BEL "in4x_D2_106"
        BEL "in4x_D2_107" BEL "in4x_D2_108" BEL "in4x_D2_109" BEL
        "in4x_D2_110" BEL "in4x_D2_111" BEL "in4x_D2_112" BEL "in4x_D2_113"
        BEL "in4x_D2_114" BEL "in4x_D2_115" BEL "in4x_D2_116" BEL
        "in4x_D2_117" BEL "in4x_D2_118" BEL "in4x_D2_119" BEL "in4x_D2_120"
        BEL "in4x_D2_121" BEL "in4x_D2_122" BEL "in4x_D2_123" BEL
        "in4x_D2_124" BEL "in4x_D2_125" BEL "in4x_D2_126" BEL "in4x_D2_127"
        BEL "in4x_D2_128" BEL "in4x_D2_129" BEL "in4x_D2_130" BEL
        "in4x_D2_131" BEL "in4x_D2_132" BEL "in4x_D2_133" BEL
        "DAC_register_1_0" BEL "DAC_register_1_1" BEL "DAC_register_1_2" BEL
        "DAC_register_1_3" BEL "DAC_register_1_4" BEL "DAC_register_1_5" BEL
        "DAC_register_1_6" BEL "DAC_register_1_7" BEL "DAC_register_1_8" BEL
        "DAC_register_1_9" BEL "DAC_register_1_10" BEL "DAC_register_1_11" BEL
        "DAC_register_1_12" BEL "DAC_register_1_13" BEL "DAC_register_1_14"
        BEL "DAC_register_1_15" BEL "DAC_register_2_0" BEL "DAC_register_2_1"
        BEL "DAC_register_2_2" BEL "DAC_register_2_3" BEL "DAC_register_2_4"
        BEL "DAC_register_2_5" BEL "DAC_register_2_6" BEL "DAC_register_2_7"
        BEL "DAC_register_2_8" BEL "DAC_register_2_9" BEL "DAC_register_2_10"
        BEL "DAC_register_2_11" BEL "DAC_register_2_12" BEL
        "DAC_register_2_13" BEL "DAC_register_2_14" BEL "DAC_register_2_15"
        BEL "DAC_register_5_0" BEL "DAC_register_5_1" BEL "DAC_register_5_2"
        BEL "DAC_register_5_3" BEL "DAC_register_5_4" BEL "DAC_register_5_5"
        BEL "DAC_register_5_6" BEL "DAC_register_5_7" BEL "DAC_register_5_8"
        BEL "DAC_register_5_9" BEL "DAC_register_5_10" BEL "DAC_register_5_11"
        BEL "DAC_register_5_12" BEL "DAC_register_5_13" BEL
        "DAC_register_5_14" BEL "DAC_register_5_15" BEL "DAC_register_3_0" BEL
        "DAC_register_3_1" BEL "DAC_register_3_2" BEL "DAC_register_3_3" BEL
        "DAC_register_3_4" BEL "DAC_register_3_5" BEL "DAC_register_3_6" BEL
        "DAC_register_3_7" BEL "DAC_register_3_8" BEL "DAC_register_3_9" BEL
        "DAC_register_3_10" BEL "DAC_register_3_11" BEL "DAC_register_3_12"
        BEL "DAC_register_3_13" BEL "DAC_register_3_14" BEL
        "DAC_register_3_15" BEL "DAC_register_4_0" BEL "DAC_register_4_1" BEL
        "DAC_register_4_2" BEL "DAC_register_4_3" BEL "DAC_register_4_4" BEL
        "DAC_register_4_5" BEL "DAC_register_4_6" BEL "DAC_register_4_7" BEL
        "DAC_register_4_8" BEL "DAC_register_4_9" BEL "DAC_register_4_10" BEL
        "DAC_register_4_11" BEL "DAC_register_4_12" BEL "DAC_register_4_13"
        BEL "DAC_register_4_14" BEL "DAC_register_4_15" BEL "DAC_register_6_0"
        BEL "DAC_register_6_1" BEL "DAC_register_6_2" BEL "DAC_register_6_3"
        BEL "DAC_register_6_4" BEL "DAC_register_6_5" BEL "DAC_register_6_6"
        BEL "DAC_register_6_7" BEL "DAC_register_6_8" BEL "DAC_register_6_9"
        BEL "DAC_register_6_10" BEL "DAC_register_6_11" BEL
        "DAC_register_6_12" BEL "DAC_register_6_13" BEL "DAC_register_6_14"
        BEL "DAC_register_6_15" BEL "DAC_register_7_0" BEL "DAC_register_7_1"
        BEL "DAC_register_7_2" BEL "DAC_register_7_3" BEL "DAC_register_7_4"
        BEL "DAC_register_7_5" BEL "DAC_register_7_6" BEL "DAC_register_7_7"
        BEL "DAC_register_7_8" BEL "DAC_register_7_9" BEL "DAC_register_7_10"
        BEL "DAC_register_7_11" BEL "DAC_register_7_12" BEL
        "DAC_register_7_13" BEL "DAC_register_7_14" BEL "DAC_register_7_15"
        BEL "DAC_register_8_0" BEL "DAC_register_8_1" BEL "DAC_register_8_2"
        BEL "DAC_register_8_3" BEL "DAC_register_8_4" BEL "DAC_register_8_5"
        BEL "DAC_register_8_6" BEL "DAC_register_8_7" BEL "DAC_register_8_8"
        BEL "DAC_register_8_9" BEL "DAC_register_8_10" BEL "DAC_register_8_11"
        BEL "DAC_register_8_12" BEL "DAC_register_8_13" BEL
        "DAC_register_8_14" BEL "DAC_register_8_15" BEL "DAC_reref_register_0"
        BEL "DAC_reref_register_1" BEL "DAC_reref_register_2" BEL
        "DAC_reref_register_3" BEL "DAC_reref_register_4" BEL
        "DAC_reref_register_5" BEL "DAC_reref_register_6" BEL
        "DAC_reref_register_7" BEL "DAC_reref_register_8" BEL
        "DAC_reref_register_9" BEL "DAC_reref_register_10" BEL
        "DAC_reref_register_11" BEL "DAC_reref_register_12" BEL
        "DAC_reref_register_13" BEL "DAC_reref_register_14" BEL
        "DAC_reref_register_15" BEL "data_stream_TTL_in_0" BEL
        "data_stream_TTL_in_1" BEL "data_stream_TTL_in_2" BEL
        "data_stream_TTL_in_3" BEL "data_stream_TTL_in_4" BEL
        "data_stream_TTL_in_5" BEL "data_stream_TTL_in_6" BEL
        "data_stream_TTL_in_7" BEL "data_stream_TTL_in_8" BEL
        "data_stream_TTL_in_9" BEL "data_stream_TTL_in_10" BEL
        "data_stream_TTL_in_11" BEL "data_stream_TTL_in_12" BEL
        "data_stream_TTL_in_13" BEL "data_stream_TTL_in_14" BEL
        "data_stream_TTL_in_15" BEL "RAM_addr_rd_0" BEL "RAM_addr_rd_1" BEL
        "RAM_addr_rd_2" BEL "RAM_addr_rd_3" BEL "RAM_addr_rd_4" BEL
        "RAM_addr_rd_5" BEL "RAM_addr_rd_6" BEL "RAM_addr_rd_7" BEL
        "RAM_addr_rd_8" BEL "RAM_addr_rd_9" BEL "RAM_addr_rd_10" BEL
        "RAM_addr_rd_11" BEL "RAM_addr_rd_12" BEL "DAC_manual_0" BEL
        "DAC_manual_1" BEL "DAC_manual_2" BEL "DAC_manual_3" BEL
        "DAC_manual_4" BEL "DAC_manual_5" BEL "DAC_manual_6" BEL
        "DAC_manual_7" BEL "DAC_manual_8" BEL "DAC_manual_9" BEL
        "DAC_manual_10" BEL "DAC_manual_11" BEL "DAC_manual_12" BEL
        "DAC_manual_13" BEL "DAC_manual_14" BEL "DAC_manual_15" BEL
        "data_stream_1_en" BEL "data_stream_2_en" BEL "data_stream_5_en" BEL
        "data_stream_3_en" BEL "data_stream_4_en" BEL "data_stream_6_en" BEL
        "data_stream_7_en" BEL "data_stream_8_en" BEL "result_A1_0" BEL
        "result_A1_1" BEL "result_A1_2" BEL "result_A1_3" BEL "result_A1_4"
        BEL "result_A1_5" BEL "result_A1_6" BEL "result_A1_7" BEL
        "result_A1_8" BEL "result_A1_9" BEL "result_A1_10" BEL "result_A1_11"
        BEL "result_A1_12" BEL "result_A1_13" BEL "result_A1_14" BEL
        "result_A1_15" BEL "result_A1_16" BEL "result_A1_17" BEL
        "result_A1_18" BEL "result_A1_19" BEL "result_A1_20" BEL
        "result_A1_21" BEL "result_A1_22" BEL "result_A1_23" BEL
        "result_A1_24" BEL "result_A1_25" BEL "result_A1_26" BEL
        "result_A1_27" BEL "result_A1_28" BEL "result_A1_29" BEL
        "result_A1_30" BEL "result_A1_31" BEL "result_A2_0" BEL "result_A2_1"
        BEL "result_A2_2" BEL "result_A2_3" BEL "result_A2_4" BEL
        "result_A2_5" BEL "result_A2_6" BEL "result_A2_7" BEL "result_A2_8"
        BEL "result_A2_9" BEL "result_A2_10" BEL "result_A2_11" BEL
        "result_A2_12" BEL "result_A2_13" BEL "result_A2_14" BEL
        "result_A2_15" BEL "result_A2_16" BEL "result_A2_17" BEL
        "result_A2_18" BEL "result_A2_19" BEL "result_A2_20" BEL
        "result_A2_21" BEL "result_A2_22" BEL "result_A2_23" BEL
        "result_A2_24" BEL "result_A2_25" BEL "result_A2_26" BEL
        "result_A2_27" BEL "result_A2_28" BEL "result_A2_29" BEL
        "result_A2_30" BEL "result_A2_31" BEL "result_B1_0" BEL "result_B1_1"
        BEL "result_B1_2" BEL "result_B1_3" BEL "result_B1_4" BEL
        "result_B1_5" BEL "result_B1_6" BEL "result_B1_7" BEL "result_B1_8"
        BEL "result_B1_9" BEL "result_B1_10" BEL "result_B1_11" BEL
        "result_B1_12" BEL "result_B1_13" BEL "result_B1_14" BEL
        "result_B1_15" BEL "result_B1_16" BEL "result_B1_17" BEL
        "result_B1_18" BEL "result_B1_19" BEL "result_B1_20" BEL
        "result_B1_21" BEL "result_B1_22" BEL "result_B1_23" BEL
        "result_B1_24" BEL "result_B1_25" BEL "result_B1_26" BEL
        "result_B1_27" BEL "result_B1_28" BEL "result_B1_29" BEL
        "result_B1_30" BEL "result_B1_31" BEL "result_B2_0" BEL "result_B2_1"
        BEL "result_B2_2" BEL "result_B2_3" BEL "result_B2_4" BEL
        "result_B2_5" BEL "result_B2_6" BEL "result_B2_7" BEL "result_B2_8"
        BEL "result_B2_9" BEL "result_B2_10" BEL "result_B2_11" BEL
        "result_B2_12" BEL "result_B2_13" BEL "result_B2_14" BEL
        "result_B2_15" BEL "result_B2_16" BEL "result_B2_17" BEL
        "result_B2_18" BEL "result_B2_19" BEL "result_B2_20" BEL
        "result_B2_21" BEL "result_B2_22" BEL "result_B2_23" BEL
        "result_B2_24" BEL "result_B2_25" BEL "result_B2_26" BEL
        "result_B2_27" BEL "result_B2_28" BEL "result_B2_29" BEL
        "result_B2_30" BEL "result_B2_31" BEL "result_C1_0" BEL "result_C1_1"
        BEL "result_C1_2" BEL "result_C1_3" BEL "result_C1_4" BEL
        "result_C1_5" BEL "result_C1_6" BEL "result_C1_7" BEL "result_C1_8"
        BEL "result_C1_9" BEL "result_C1_10" BEL "result_C1_11" BEL
        "result_C1_12" BEL "result_C1_13" BEL "result_C1_14" BEL
        "result_C1_15" BEL "result_C1_16" BEL "result_C1_17" BEL
        "result_C1_18" BEL "result_C1_19" BEL "result_C1_20" BEL
        "result_C1_21" BEL "result_C1_22" BEL "result_C1_23" BEL
        "result_C1_24" BEL "result_C1_25" BEL "result_C1_26" BEL
        "result_C1_27" BEL "result_C1_28" BEL "result_C1_29" BEL
        "result_C1_30" BEL "result_C1_31" BEL "result_D2_0" BEL "result_D2_1"
        BEL "result_D2_2" BEL "result_D2_3" BEL "result_D2_4" BEL
        "result_D2_5" BEL "result_D2_6" BEL "result_D2_7" BEL "result_D2_8"
        BEL "result_D2_9" BEL "result_D2_10" BEL "result_D2_11" BEL
        "result_D2_12" BEL "result_D2_13" BEL "result_D2_14" BEL
        "result_D2_15" BEL "result_D2_16" BEL "result_D2_17" BEL
        "result_D2_18" BEL "result_D2_19" BEL "result_D2_20" BEL
        "result_D2_21" BEL "result_D2_22" BEL "result_D2_23" BEL
        "result_D2_24" BEL "result_D2_25" BEL "result_D2_26" BEL
        "result_D2_27" BEL "result_D2_28" BEL "result_D2_29" BEL
        "result_D2_30" BEL "result_D2_31" BEL "result_C2_0" BEL "result_C2_1"
        BEL "result_C2_2" BEL "result_C2_3" BEL "result_C2_4" BEL
        "result_C2_5" BEL "result_C2_6" BEL "result_C2_7" BEL "result_C2_8"
        BEL "result_C2_9" BEL "result_C2_10" BEL "result_C2_11" BEL
        "result_C2_12" BEL "result_C2_13" BEL "result_C2_14" BEL
        "result_C2_15" BEL "result_C2_16" BEL "result_C2_17" BEL
        "result_C2_18" BEL "result_C2_19" BEL "result_C2_20" BEL
        "result_C2_21" BEL "result_C2_22" BEL "result_C2_23" BEL
        "result_C2_24" BEL "result_C2_25" BEL "result_C2_26" BEL
        "result_C2_27" BEL "result_C2_28" BEL "result_C2_29" BEL
        "result_C2_30" BEL "result_C2_31" BEL "result_D1_0" BEL "result_D1_1"
        BEL "result_D1_2" BEL "result_D1_3" BEL "result_D1_4" BEL
        "result_D1_5" BEL "result_D1_6" BEL "result_D1_7" BEL "result_D1_8"
        BEL "result_D1_9" BEL "result_D1_10" BEL "result_D1_11" BEL
        "result_D1_12" BEL "result_D1_13" BEL "result_D1_14" BEL
        "result_D1_15" BEL "result_D1_16" BEL "result_D1_17" BEL
        "result_D1_18" BEL "result_D1_19" BEL "result_D1_20" BEL
        "result_D1_21" BEL "result_D1_22" BEL "result_D1_23" BEL
        "result_D1_24" BEL "result_D1_25" BEL "result_D1_26" BEL
        "result_D1_27" BEL "result_D1_28" BEL "result_D1_29" BEL
        "result_D1_30" BEL "result_D1_31" BEL "ADC_triggers_0" BEL
        "ADC_triggers_1" BEL "ADC_triggers_2" BEL "ADC_triggers_3" BEL
        "ADC_triggers_4" BEL "ADC_triggers_5" BEL "ADC_triggers_6" BEL
        "ADC_triggers_7" BEL "data_stream_TTL_out_0" BEL
        "data_stream_TTL_out_1" BEL "data_stream_TTL_out_2" BEL
        "data_stream_TTL_out_3" BEL "data_stream_TTL_out_4" BEL
        "data_stream_TTL_out_5" BEL "data_stream_TTL_out_6" BEL
        "data_stream_TTL_out_7" BEL "data_stream_TTL_out_8" BEL
        "data_stream_TTL_out_9" BEL "data_stream_TTL_out_10" BEL
        "data_stream_TTL_out_11" BEL "data_stream_TTL_out_12" BEL
        "data_stream_TTL_out_13" BEL "data_stream_TTL_out_14" BEL
        "data_stream_TTL_out_15" BEL "aux_cmd_0" BEL "aux_cmd_1" BEL
        "aux_cmd_2" BEL "aux_cmd_3" BEL "aux_cmd_4" BEL "aux_cmd_5" BEL
        "aux_cmd_6" BEL "aux_cmd_7" BEL "aux_cmd_8" BEL "aux_cmd_9" BEL
        "aux_cmd_10" BEL "aux_cmd_11" BEL "aux_cmd_12" BEL "aux_cmd_13" BEL
        "aux_cmd_14" BEL "aux_cmd_15" BEL "aux_cmd_16" BEL "aux_cmd_17" BEL
        "aux_cmd_18" BEL "aux_cmd_19" BEL "aux_cmd_20" BEL "aux_cmd_21" BEL
        "aux_cmd_22" BEL "aux_cmd_23" BEL "aux_cmd_24" BEL "aux_cmd_25" BEL
        "aux_cmd_26" BEL "aux_cmd_27" BEL "aux_cmd_28" BEL "aux_cmd_29" BEL
        "aux_cmd_30" BEL "aux_cmd_31" BEL "MOSI_cmd_A1_0" BEL "MOSI_cmd_A1_1"
        BEL "MOSI_cmd_A1_2" BEL "MOSI_cmd_A1_3" BEL "MOSI_cmd_A1_4" BEL
        "MOSI_cmd_A1_5" BEL "MOSI_cmd_A1_6" BEL "MOSI_cmd_A1_7" BEL
        "MOSI_cmd_A1_8" BEL "MOSI_cmd_A1_9" BEL "MOSI_cmd_A1_10" BEL
        "MOSI_cmd_A1_11" BEL "MOSI_cmd_A1_12" BEL "MOSI_cmd_A1_13" BEL
        "MOSI_cmd_A1_14" BEL "MOSI_cmd_A1_15" BEL "MOSI_cmd_A1_16" BEL
        "MOSI_cmd_A1_17" BEL "MOSI_cmd_A1_18" BEL "MOSI_cmd_A1_19" BEL
        "MOSI_cmd_A1_20" BEL "MOSI_cmd_A1_21" BEL "MOSI_cmd_A1_22" BEL
        "MOSI_cmd_A1_23" BEL "MOSI_cmd_A1_24" BEL "MOSI_cmd_A1_25" BEL
        "MOSI_cmd_A1_26" BEL "MOSI_cmd_A1_27" BEL "MOSI_cmd_A1_28" BEL
        "MOSI_cmd_A1_29" BEL "MOSI_cmd_A1_30" BEL "MOSI_cmd_A1_31" BEL
        "MOSI_cmd_B1_0" BEL "MOSI_cmd_B1_1" BEL "MOSI_cmd_B1_2" BEL
        "MOSI_cmd_B1_3" BEL "MOSI_cmd_B1_4" BEL "MOSI_cmd_B1_5" BEL
        "MOSI_cmd_B1_6" BEL "MOSI_cmd_B1_7" BEL "MOSI_cmd_B1_8" BEL
        "MOSI_cmd_B1_9" BEL "MOSI_cmd_B1_10" BEL "MOSI_cmd_B1_11" BEL
        "MOSI_cmd_B1_12" BEL "MOSI_cmd_B1_13" BEL "MOSI_cmd_B1_14" BEL
        "MOSI_cmd_B1_15" BEL "MOSI_cmd_B1_16" BEL "MOSI_cmd_B1_17" BEL
        "MOSI_cmd_B1_18" BEL "MOSI_cmd_B1_19" BEL "MOSI_cmd_B1_20" BEL
        "MOSI_cmd_B1_21" BEL "MOSI_cmd_B1_22" BEL "MOSI_cmd_B1_23" BEL
        "MOSI_cmd_B1_24" BEL "MOSI_cmd_B1_25" BEL "MOSI_cmd_B1_26" BEL
        "MOSI_cmd_B1_27" BEL "MOSI_cmd_B1_28" BEL "MOSI_cmd_B1_29" BEL
        "MOSI_cmd_B1_30" BEL "MOSI_cmd_B1_31" BEL "MOSI_cmd_C1_0" BEL
        "MOSI_cmd_C1_1" BEL "MOSI_cmd_C1_2" BEL "MOSI_cmd_C1_3" BEL
        "MOSI_cmd_C1_4" BEL "MOSI_cmd_C1_5" BEL "MOSI_cmd_C1_6" BEL
        "MOSI_cmd_C1_7" BEL "MOSI_cmd_C1_8" BEL "MOSI_cmd_C1_9" BEL
        "MOSI_cmd_C1_10" BEL "MOSI_cmd_C1_11" BEL "MOSI_cmd_C1_12" BEL
        "MOSI_cmd_C1_13" BEL "MOSI_cmd_C1_14" BEL "MOSI_cmd_C1_15" BEL
        "MOSI_cmd_C1_16" BEL "MOSI_cmd_C1_17" BEL "MOSI_cmd_C1_18" BEL
        "MOSI_cmd_C1_19" BEL "MOSI_cmd_C1_20" BEL "MOSI_cmd_C1_21" BEL
        "MOSI_cmd_C1_22" BEL "MOSI_cmd_C1_23" BEL "MOSI_cmd_C1_24" BEL
        "MOSI_cmd_C1_25" BEL "MOSI_cmd_C1_26" BEL "MOSI_cmd_C1_27" BEL
        "MOSI_cmd_C1_28" BEL "MOSI_cmd_C1_29" BEL "MOSI_cmd_C1_30" BEL
        "MOSI_cmd_C1_31" BEL "MOSI_cmd_D1_0" BEL "MOSI_cmd_D1_1" BEL
        "MOSI_cmd_D1_2" BEL "MOSI_cmd_D1_3" BEL "MOSI_cmd_D1_4" BEL
        "MOSI_cmd_D1_5" BEL "MOSI_cmd_D1_6" BEL "MOSI_cmd_D1_7" BEL
        "MOSI_cmd_D1_8" BEL "MOSI_cmd_D1_9" BEL "MOSI_cmd_D1_10" BEL
        "MOSI_cmd_D1_11" BEL "MOSI_cmd_D1_12" BEL "MOSI_cmd_D1_13" BEL
        "MOSI_cmd_D1_14" BEL "MOSI_cmd_D1_15" BEL "MOSI_cmd_D1_16" BEL
        "MOSI_cmd_D1_17" BEL "MOSI_cmd_D1_18" BEL "MOSI_cmd_D1_19" BEL
        "MOSI_cmd_D1_20" BEL "MOSI_cmd_D1_21" BEL "MOSI_cmd_D1_22" BEL
        "MOSI_cmd_D1_23" BEL "MOSI_cmd_D1_24" BEL "MOSI_cmd_D1_25" BEL
        "MOSI_cmd_D1_26" BEL "MOSI_cmd_D1_27" BEL "MOSI_cmd_D1_28" BEL
        "MOSI_cmd_D1_29" BEL "MOSI_cmd_D1_30" BEL "MOSI_cmd_D1_31" BEL
        "MOSI_cmd_C2_0" BEL "MOSI_cmd_C2_1" BEL "MOSI_cmd_C2_2" BEL
        "MOSI_cmd_C2_3" BEL "MOSI_cmd_C2_4" BEL "MOSI_cmd_C2_5" BEL
        "MOSI_cmd_C2_6" BEL "MOSI_cmd_C2_7" BEL "MOSI_cmd_C2_8" BEL
        "MOSI_cmd_C2_9" BEL "MOSI_cmd_C2_10" BEL "MOSI_cmd_C2_11" BEL
        "MOSI_cmd_C2_12" BEL "MOSI_cmd_C2_13" BEL "MOSI_cmd_C2_14" BEL
        "MOSI_cmd_C2_15" BEL "MOSI_cmd_C2_16" BEL "MOSI_cmd_C2_17" BEL
        "MOSI_cmd_C2_18" BEL "MOSI_cmd_C2_19" BEL "MOSI_cmd_C2_20" BEL
        "MOSI_cmd_C2_21" BEL "MOSI_cmd_C2_22" BEL "MOSI_cmd_C2_23" BEL
        "MOSI_cmd_C2_24" BEL "MOSI_cmd_C2_25" BEL "MOSI_cmd_C2_26" BEL
        "MOSI_cmd_C2_27" BEL "MOSI_cmd_C2_28" BEL "MOSI_cmd_C2_29" BEL
        "MOSI_cmd_C2_30" BEL "MOSI_cmd_C2_31" BEL "MOSI_cmd_A2_0" BEL
        "MOSI_cmd_A2_1" BEL "MOSI_cmd_A2_2" BEL "MOSI_cmd_A2_3" BEL
        "MOSI_cmd_A2_4" BEL "MOSI_cmd_A2_5" BEL "MOSI_cmd_A2_6" BEL
        "MOSI_cmd_A2_7" BEL "MOSI_cmd_A2_8" BEL "MOSI_cmd_A2_9" BEL
        "MOSI_cmd_A2_10" BEL "MOSI_cmd_A2_11" BEL "MOSI_cmd_A2_12" BEL
        "MOSI_cmd_A2_13" BEL "MOSI_cmd_A2_14" BEL "MOSI_cmd_A2_15" BEL
        "MOSI_cmd_A2_16" BEL "MOSI_cmd_A2_17" BEL "MOSI_cmd_A2_18" BEL
        "MOSI_cmd_A2_19" BEL "MOSI_cmd_A2_20" BEL "MOSI_cmd_A2_21" BEL
        "MOSI_cmd_A2_22" BEL "MOSI_cmd_A2_23" BEL "MOSI_cmd_A2_24" BEL
        "MOSI_cmd_A2_25" BEL "MOSI_cmd_A2_26" BEL "MOSI_cmd_A2_27" BEL
        "MOSI_cmd_A2_28" BEL "MOSI_cmd_A2_29" BEL "MOSI_cmd_A2_30" BEL
        "MOSI_cmd_A2_31" BEL "MOSI_cmd_B2_0" BEL "MOSI_cmd_B2_1" BEL
        "MOSI_cmd_B2_2" BEL "MOSI_cmd_B2_3" BEL "MOSI_cmd_B2_4" BEL
        "MOSI_cmd_B2_5" BEL "MOSI_cmd_B2_6" BEL "MOSI_cmd_B2_7" BEL
        "MOSI_cmd_B2_8" BEL "MOSI_cmd_B2_9" BEL "MOSI_cmd_B2_10" BEL
        "MOSI_cmd_B2_11" BEL "MOSI_cmd_B2_12" BEL "MOSI_cmd_B2_13" BEL
        "MOSI_cmd_B2_14" BEL "MOSI_cmd_B2_15" BEL "MOSI_cmd_B2_16" BEL
        "MOSI_cmd_B2_17" BEL "MOSI_cmd_B2_18" BEL "MOSI_cmd_B2_19" BEL
        "MOSI_cmd_B2_20" BEL "MOSI_cmd_B2_21" BEL "MOSI_cmd_B2_22" BEL
        "MOSI_cmd_B2_23" BEL "MOSI_cmd_B2_24" BEL "MOSI_cmd_B2_25" BEL
        "MOSI_cmd_B2_26" BEL "MOSI_cmd_B2_27" BEL "MOSI_cmd_B2_28" BEL
        "MOSI_cmd_B2_29" BEL "MOSI_cmd_B2_30" BEL "MOSI_cmd_B2_31" BEL
        "MOSI_cmd_D2_0" BEL "MOSI_cmd_D2_1" BEL "MOSI_cmd_D2_2" BEL
        "MOSI_cmd_D2_3" BEL "MOSI_cmd_D2_4" BEL "MOSI_cmd_D2_5" BEL
        "MOSI_cmd_D2_6" BEL "MOSI_cmd_D2_7" BEL "MOSI_cmd_D2_8" BEL
        "MOSI_cmd_D2_9" BEL "MOSI_cmd_D2_10" BEL "MOSI_cmd_D2_11" BEL
        "MOSI_cmd_D2_12" BEL "MOSI_cmd_D2_13" BEL "MOSI_cmd_D2_14" BEL
        "MOSI_cmd_D2_15" BEL "MOSI_cmd_D2_16" BEL "MOSI_cmd_D2_17" BEL
        "MOSI_cmd_D2_18" BEL "MOSI_cmd_D2_19" BEL "MOSI_cmd_D2_20" BEL
        "MOSI_cmd_D2_21" BEL "MOSI_cmd_D2_22" BEL "MOSI_cmd_D2_23" BEL
        "MOSI_cmd_D2_24" BEL "MOSI_cmd_D2_25" BEL "MOSI_cmd_D2_26" BEL
        "MOSI_cmd_D2_27" BEL "MOSI_cmd_D2_28" BEL "MOSI_cmd_D2_29" BEL
        "MOSI_cmd_D2_30" BEL "MOSI_cmd_D2_31" BEL
        "ADC_inout_8/ADC_register_15" BEL "ADC_inout_8/ADC_register_14" BEL
        "ADC_inout_8/ADC_register_13" BEL "ADC_inout_8/ADC_register_12" BEL
        "ADC_inout_8/ADC_register_11" BEL "ADC_inout_8/ADC_register_10" BEL
        "ADC_inout_8/ADC_register_9" BEL "ADC_inout_8/ADC_register_8" BEL
        "ADC_inout_8/ADC_register_7" BEL "ADC_inout_8/ADC_register_6" BEL
        "ADC_inout_8/ADC_register_5" BEL "ADC_inout_8/ADC_register_4" BEL
        "ADC_inout_8/ADC_register_3" BEL "ADC_inout_8/ADC_register_2" BEL
        "ADC_inout_8/ADC_register_1" BEL "ADC_inout_8/ADC_register_0" BEL
        "ADC_inout_7/ADC_register_15" BEL "ADC_inout_7/ADC_register_14" BEL
        "ADC_inout_7/ADC_register_13" BEL "ADC_inout_7/ADC_register_12" BEL
        "ADC_inout_7/ADC_register_11" BEL "ADC_inout_7/ADC_register_10" BEL
        "ADC_inout_7/ADC_register_9" BEL "ADC_inout_7/ADC_register_8" BEL
        "ADC_inout_7/ADC_register_7" BEL "ADC_inout_7/ADC_register_6" BEL
        "ADC_inout_7/ADC_register_5" BEL "ADC_inout_7/ADC_register_4" BEL
        "ADC_inout_7/ADC_register_3" BEL "ADC_inout_7/ADC_register_2" BEL
        "ADC_inout_7/ADC_register_1" BEL "ADC_inout_7/ADC_register_0" BEL
        "ADC_inout_6/ADC_register_15" BEL "ADC_inout_6/ADC_register_14" BEL
        "ADC_inout_6/ADC_register_13" BEL "ADC_inout_6/ADC_register_12" BEL
        "ADC_inout_6/ADC_register_11" BEL "ADC_inout_6/ADC_register_10" BEL
        "ADC_inout_6/ADC_register_9" BEL "ADC_inout_6/ADC_register_8" BEL
        "ADC_inout_6/ADC_register_7" BEL "ADC_inout_6/ADC_register_6" BEL
        "ADC_inout_6/ADC_register_5" BEL "ADC_inout_6/ADC_register_4" BEL
        "ADC_inout_6/ADC_register_3" BEL "ADC_inout_6/ADC_register_2" BEL
        "ADC_inout_6/ADC_register_1" BEL "ADC_inout_6/ADC_register_0" BEL
        "ADC_inout_5/ADC_register_15" BEL "ADC_inout_5/ADC_register_14" BEL
        "ADC_inout_5/ADC_register_13" BEL "ADC_inout_5/ADC_register_12" BEL
        "ADC_inout_5/ADC_register_11" BEL "ADC_inout_5/ADC_register_10" BEL
        "ADC_inout_5/ADC_register_9" BEL "ADC_inout_5/ADC_register_8" BEL
        "ADC_inout_5/ADC_register_7" BEL "ADC_inout_5/ADC_register_6" BEL
        "ADC_inout_5/ADC_register_5" BEL "ADC_inout_5/ADC_register_4" BEL
        "ADC_inout_5/ADC_register_3" BEL "ADC_inout_5/ADC_register_2" BEL
        "ADC_inout_5/ADC_register_1" BEL "ADC_inout_5/ADC_register_0" BEL
        "ADC_inout_4/ADC_register_15" BEL "ADC_inout_4/ADC_register_14" BEL
        "ADC_inout_4/ADC_register_13" BEL "ADC_inout_4/ADC_register_12" BEL
        "ADC_inout_4/ADC_register_11" BEL "ADC_inout_4/ADC_register_10" BEL
        "ADC_inout_4/ADC_register_9" BEL "ADC_inout_4/ADC_register_8" BEL
        "ADC_inout_4/ADC_register_7" BEL "ADC_inout_4/ADC_register_6" BEL
        "ADC_inout_4/ADC_register_5" BEL "ADC_inout_4/ADC_register_4" BEL
        "ADC_inout_4/ADC_register_3" BEL "ADC_inout_4/ADC_register_2" BEL
        "ADC_inout_4/ADC_register_1" BEL "ADC_inout_4/ADC_register_0" BEL
        "ADC_inout_3/ADC_register_15" BEL "ADC_inout_3/ADC_register_14" BEL
        "ADC_inout_3/ADC_register_13" BEL "ADC_inout_3/ADC_register_12" BEL
        "ADC_inout_3/ADC_register_11" BEL "ADC_inout_3/ADC_register_10" BEL
        "ADC_inout_3/ADC_register_9" BEL "ADC_inout_3/ADC_register_8" BEL
        "ADC_inout_3/ADC_register_7" BEL "ADC_inout_3/ADC_register_6" BEL
        "ADC_inout_3/ADC_register_5" BEL "ADC_inout_3/ADC_register_4" BEL
        "ADC_inout_3/ADC_register_3" BEL "ADC_inout_3/ADC_register_2" BEL
        "ADC_inout_3/ADC_register_1" BEL "ADC_inout_3/ADC_register_0" BEL
        "ADC_inout_2/ADC_register_15" BEL "ADC_inout_2/ADC_register_14" BEL
        "ADC_inout_2/ADC_register_13" BEL "ADC_inout_2/ADC_register_12" BEL
        "ADC_inout_2/ADC_register_11" BEL "ADC_inout_2/ADC_register_10" BEL
        "ADC_inout_2/ADC_register_9" BEL "ADC_inout_2/ADC_register_8" BEL
        "ADC_inout_2/ADC_register_7" BEL "ADC_inout_2/ADC_register_6" BEL
        "ADC_inout_2/ADC_register_5" BEL "ADC_inout_2/ADC_register_4" BEL
        "ADC_inout_2/ADC_register_3" BEL "ADC_inout_2/ADC_register_2" BEL
        "ADC_inout_2/ADC_register_1" BEL "ADC_inout_2/ADC_register_0" BEL
        "ADC_inout_1/ADC_register_15" BEL "ADC_inout_1/ADC_register_14" BEL
        "ADC_inout_1/ADC_register_13" BEL "ADC_inout_1/ADC_register_12" BEL
        "ADC_inout_1/ADC_register_11" BEL "ADC_inout_1/ADC_register_10" BEL
        "ADC_inout_1/ADC_register_9" BEL "ADC_inout_1/ADC_register_8" BEL
        "ADC_inout_1/ADC_register_7" BEL "ADC_inout_1/ADC_register_6" BEL
        "ADC_inout_1/ADC_register_5" BEL "ADC_inout_1/ADC_register_4" BEL
        "ADC_inout_1/ADC_register_3" BEL "ADC_inout_1/ADC_register_2" BEL
        "ADC_inout_1/ADC_register_1" BEL "ADC_inout_1/ADC_register_0" BEL
        "ADC_inout_1/ADC_CS" BEL "ADC_inout_1/ADC_SCLK" BEL
        "stim_sequencer_A1/trigger_in_15" BEL
        "stim_sequencer_A1/trigger_in_14" BEL
        "stim_sequencer_A1/trigger_in_13" BEL
        "stim_sequencer_A1/trigger_in_12" BEL
        "stim_sequencer_A1/trigger_in_11" BEL
        "stim_sequencer_A1/trigger_in_10" BEL "stim_sequencer_A1/trigger_in_9"
        BEL "stim_sequencer_A1/trigger_in_8" BEL
        "stim_sequencer_A1/trigger_in_7" BEL "stim_sequencer_A1/trigger_in_6"
        BEL "stim_sequencer_A1/trigger_in_5" BEL
        "stim_sequencer_A1/trigger_in_4" BEL "stim_sequencer_A1/trigger_in_3"
        BEL "stim_sequencer_A1/trigger_in_2" BEL
        "stim_sequencer_A1/trigger_in_1" BEL "stim_sequencer_A1/trigger_in_0"
        BEL "stim_sequencer_A1/waiting_for_trigger_15" BEL
        "stim_sequencer_A1/waiting_for_trigger_14" BEL
        "stim_sequencer_A1/waiting_for_trigger_13" BEL
        "stim_sequencer_A1/waiting_for_trigger_12" BEL
        "stim_sequencer_A1/waiting_for_trigger_11" BEL
        "stim_sequencer_A1/waiting_for_trigger_10" BEL
        "stim_sequencer_A1/waiting_for_trigger_9" BEL
        "stim_sequencer_A1/waiting_for_trigger_8" BEL
        "stim_sequencer_A1/waiting_for_trigger_7" BEL
        "stim_sequencer_A1/waiting_for_trigger_6" BEL
        "stim_sequencer_A1/waiting_for_trigger_5" BEL
        "stim_sequencer_A1/waiting_for_trigger_4" BEL
        "stim_sequencer_A1/waiting_for_trigger_3" BEL
        "stim_sequencer_A1/waiting_for_trigger_2" BEL
        "stim_sequencer_A1/waiting_for_trigger_1" BEL
        "stim_sequencer_A1/waiting_for_trigger_0" BEL
        "stim_sequencer_A1/amp_settle_changed" BEL
        "stim_sequencer_A1/waiting_for_edge_15" BEL
        "stim_sequencer_A1/waiting_for_edge_14" BEL
        "stim_sequencer_A1/waiting_for_edge_13" BEL
        "stim_sequencer_A1/waiting_for_edge_12" BEL
        "stim_sequencer_A1/waiting_for_edge_11" BEL
        "stim_sequencer_A1/waiting_for_edge_10" BEL
        "stim_sequencer_A1/waiting_for_edge_9" BEL
        "stim_sequencer_A1/waiting_for_edge_8" BEL
        "stim_sequencer_A1/waiting_for_edge_7" BEL
        "stim_sequencer_A1/waiting_for_edge_6" BEL
        "stim_sequencer_A1/waiting_for_edge_5" BEL
        "stim_sequencer_A1/waiting_for_edge_4" BEL
        "stim_sequencer_A1/waiting_for_edge_3" BEL
        "stim_sequencer_A1/waiting_for_edge_2" BEL
        "stim_sequencer_A1/waiting_for_edge_1" BEL
        "stim_sequencer_A1/waiting_for_edge_0" BEL
        "stim_sequencer_A1/amp_settle_15" BEL
        "stim_sequencer_A1/amp_settle_14" BEL
        "stim_sequencer_A1/amp_settle_13" BEL
        "stim_sequencer_A1/amp_settle_12" BEL
        "stim_sequencer_A1/amp_settle_11" BEL
        "stim_sequencer_A1/amp_settle_10" BEL "stim_sequencer_A1/amp_settle_9"
        BEL "stim_sequencer_A1/amp_settle_8" BEL
        "stim_sequencer_A1/amp_settle_7" BEL "stim_sequencer_A1/amp_settle_6"
        BEL "stim_sequencer_A1/amp_settle_5" BEL
        "stim_sequencer_A1/amp_settle_4" BEL "stim_sequencer_A1/amp_settle_3"
        BEL "stim_sequencer_A1/amp_settle_2" BEL
        "stim_sequencer_A1/amp_settle_1" BEL "stim_sequencer_A1/amp_settle_0"
        BEL "stim_sequencer_A1/stim_pol_15" BEL
        "stim_sequencer_A1/stim_pol_14" BEL "stim_sequencer_A1/stim_pol_13"
        BEL "stim_sequencer_A1/stim_pol_12" BEL
        "stim_sequencer_A1/stim_pol_11" BEL "stim_sequencer_A1/stim_pol_10"
        BEL "stim_sequencer_A1/stim_pol_9" BEL "stim_sequencer_A1/stim_pol_8"
        BEL "stim_sequencer_A1/stim_pol_7" BEL "stim_sequencer_A1/stim_pol_6"
        BEL "stim_sequencer_A1/stim_pol_5" BEL "stim_sequencer_A1/stim_pol_4"
        BEL "stim_sequencer_A1/stim_pol_3" BEL "stim_sequencer_A1/stim_pol_2"
        BEL "stim_sequencer_A1/stim_pol_1" BEL "stim_sequencer_A1/stim_pol_0"
        BEL "stim_sequencer_A1/charge_recov_15" BEL
        "stim_sequencer_A1/charge_recov_14" BEL
        "stim_sequencer_A1/charge_recov_13" BEL
        "stim_sequencer_A1/charge_recov_12" BEL
        "stim_sequencer_A1/charge_recov_11" BEL
        "stim_sequencer_A1/charge_recov_10" BEL
        "stim_sequencer_A1/charge_recov_9" BEL
        "stim_sequencer_A1/charge_recov_8" BEL
        "stim_sequencer_A1/charge_recov_7" BEL
        "stim_sequencer_A1/charge_recov_6" BEL
        "stim_sequencer_A1/charge_recov_5" BEL
        "stim_sequencer_A1/charge_recov_4" BEL
        "stim_sequencer_A1/charge_recov_3" BEL
        "stim_sequencer_A1/charge_recov_2" BEL
        "stim_sequencer_A1/charge_recov_1" BEL
        "stim_sequencer_A1/charge_recov_0" BEL "stim_sequencer_A1/stim_on_15"
        BEL "stim_sequencer_A1/stim_on_14" BEL "stim_sequencer_A1/stim_on_13"
        BEL "stim_sequencer_A1/stim_on_12" BEL "stim_sequencer_A1/stim_on_11"
        BEL "stim_sequencer_A1/stim_on_10" BEL "stim_sequencer_A1/stim_on_9"
        BEL "stim_sequencer_A1/stim_on_8" BEL "stim_sequencer_A1/stim_on_7"
        BEL "stim_sequencer_A1/stim_on_6" BEL "stim_sequencer_A1/stim_on_5"
        BEL "stim_sequencer_A1/stim_on_4" BEL "stim_sequencer_A1/stim_on_3"
        BEL "stim_sequencer_A1/stim_on_2" BEL "stim_sequencer_A1/stim_on_1"
        BEL "stim_sequencer_A1/stim_on_0" BEL
        "stim_sequencer_A2/trigger_in_15" BEL
        "stim_sequencer_A2/trigger_in_14" BEL
        "stim_sequencer_A2/trigger_in_13" BEL
        "stim_sequencer_A2/trigger_in_12" BEL
        "stim_sequencer_A2/trigger_in_11" BEL
        "stim_sequencer_A2/trigger_in_10" BEL "stim_sequencer_A2/trigger_in_9"
        BEL "stim_sequencer_A2/trigger_in_8" BEL
        "stim_sequencer_A2/trigger_in_7" BEL "stim_sequencer_A2/trigger_in_6"
        BEL "stim_sequencer_A2/trigger_in_5" BEL
        "stim_sequencer_A2/trigger_in_4" BEL "stim_sequencer_A2/trigger_in_3"
        BEL "stim_sequencer_A2/trigger_in_2" BEL
        "stim_sequencer_A2/trigger_in_1" BEL "stim_sequencer_A2/trigger_in_0"
        BEL "stim_sequencer_A2/waiting_for_trigger_15" BEL
        "stim_sequencer_A2/waiting_for_trigger_14" BEL
        "stim_sequencer_A2/waiting_for_trigger_13" BEL
        "stim_sequencer_A2/waiting_for_trigger_12" BEL
        "stim_sequencer_A2/waiting_for_trigger_11" BEL
        "stim_sequencer_A2/waiting_for_trigger_10" BEL
        "stim_sequencer_A2/waiting_for_trigger_9" BEL
        "stim_sequencer_A2/waiting_for_trigger_8" BEL
        "stim_sequencer_A2/waiting_for_trigger_7" BEL
        "stim_sequencer_A2/waiting_for_trigger_6" BEL
        "stim_sequencer_A2/waiting_for_trigger_5" BEL
        "stim_sequencer_A2/waiting_for_trigger_4" BEL
        "stim_sequencer_A2/waiting_for_trigger_3" BEL
        "stim_sequencer_A2/waiting_for_trigger_2" BEL
        "stim_sequencer_A2/waiting_for_trigger_1" BEL
        "stim_sequencer_A2/waiting_for_trigger_0" BEL
        "stim_sequencer_A2/amp_settle_changed" BEL
        "stim_sequencer_A2/waiting_for_edge_15" BEL
        "stim_sequencer_A2/waiting_for_edge_14" BEL
        "stim_sequencer_A2/waiting_for_edge_13" BEL
        "stim_sequencer_A2/waiting_for_edge_12" BEL
        "stim_sequencer_A2/waiting_for_edge_11" BEL
        "stim_sequencer_A2/waiting_for_edge_10" BEL
        "stim_sequencer_A2/waiting_for_edge_9" BEL
        "stim_sequencer_A2/waiting_for_edge_8" BEL
        "stim_sequencer_A2/waiting_for_edge_7" BEL
        "stim_sequencer_A2/waiting_for_edge_6" BEL
        "stim_sequencer_A2/waiting_for_edge_5" BEL
        "stim_sequencer_A2/waiting_for_edge_4" BEL
        "stim_sequencer_A2/waiting_for_edge_3" BEL
        "stim_sequencer_A2/waiting_for_edge_2" BEL
        "stim_sequencer_A2/waiting_for_edge_1" BEL
        "stim_sequencer_A2/waiting_for_edge_0" BEL
        "stim_sequencer_A2/amp_settle_15" BEL
        "stim_sequencer_A2/amp_settle_14" BEL
        "stim_sequencer_A2/amp_settle_13" BEL
        "stim_sequencer_A2/amp_settle_12" BEL
        "stim_sequencer_A2/amp_settle_11" BEL
        "stim_sequencer_A2/amp_settle_10" BEL "stim_sequencer_A2/amp_settle_9"
        BEL "stim_sequencer_A2/amp_settle_8" BEL
        "stim_sequencer_A2/amp_settle_7" BEL "stim_sequencer_A2/amp_settle_6"
        BEL "stim_sequencer_A2/amp_settle_5" BEL
        "stim_sequencer_A2/amp_settle_4" BEL "stim_sequencer_A2/amp_settle_3"
        BEL "stim_sequencer_A2/amp_settle_2" BEL
        "stim_sequencer_A2/amp_settle_1" BEL "stim_sequencer_A2/amp_settle_0"
        BEL "stim_sequencer_A2/stim_pol_15" BEL
        "stim_sequencer_A2/stim_pol_14" BEL "stim_sequencer_A2/stim_pol_13"
        BEL "stim_sequencer_A2/stim_pol_12" BEL
        "stim_sequencer_A2/stim_pol_11" BEL "stim_sequencer_A2/stim_pol_10"
        BEL "stim_sequencer_A2/stim_pol_9" BEL "stim_sequencer_A2/stim_pol_8"
        BEL "stim_sequencer_A2/stim_pol_7" BEL "stim_sequencer_A2/stim_pol_6"
        BEL "stim_sequencer_A2/stim_pol_5" BEL "stim_sequencer_A2/stim_pol_4"
        BEL "stim_sequencer_A2/stim_pol_3" BEL "stim_sequencer_A2/stim_pol_2"
        BEL "stim_sequencer_A2/stim_pol_1" BEL "stim_sequencer_A2/stim_pol_0"
        BEL "stim_sequencer_A2/charge_recov_15" BEL
        "stim_sequencer_A2/charge_recov_14" BEL
        "stim_sequencer_A2/charge_recov_13" BEL
        "stim_sequencer_A2/charge_recov_12" BEL
        "stim_sequencer_A2/charge_recov_11" BEL
        "stim_sequencer_A2/charge_recov_10" BEL
        "stim_sequencer_A2/charge_recov_9" BEL
        "stim_sequencer_A2/charge_recov_8" BEL
        "stim_sequencer_A2/charge_recov_7" BEL
        "stim_sequencer_A2/charge_recov_6" BEL
        "stim_sequencer_A2/charge_recov_5" BEL
        "stim_sequencer_A2/charge_recov_4" BEL
        "stim_sequencer_A2/charge_recov_3" BEL
        "stim_sequencer_A2/charge_recov_2" BEL
        "stim_sequencer_A2/charge_recov_1" BEL
        "stim_sequencer_A2/charge_recov_0" BEL "stim_sequencer_A2/stim_on_15"
        BEL "stim_sequencer_A2/stim_on_14" BEL "stim_sequencer_A2/stim_on_13"
        BEL "stim_sequencer_A2/stim_on_12" BEL "stim_sequencer_A2/stim_on_11"
        BEL "stim_sequencer_A2/stim_on_10" BEL "stim_sequencer_A2/stim_on_9"
        BEL "stim_sequencer_A2/stim_on_8" BEL "stim_sequencer_A2/stim_on_7"
        BEL "stim_sequencer_A2/stim_on_6" BEL "stim_sequencer_A2/stim_on_5"
        BEL "stim_sequencer_A2/stim_on_4" BEL "stim_sequencer_A2/stim_on_3"
        BEL "stim_sequencer_A2/stim_on_2" BEL "stim_sequencer_A2/stim_on_1"
        BEL "stim_sequencer_A2/stim_on_0" BEL
        "stim_sequencer_B1/trigger_in_15" BEL
        "stim_sequencer_B1/trigger_in_14" BEL
        "stim_sequencer_B1/trigger_in_13" BEL
        "stim_sequencer_B1/trigger_in_12" BEL
        "stim_sequencer_B1/trigger_in_11" BEL
        "stim_sequencer_B1/trigger_in_10" BEL "stim_sequencer_B1/trigger_in_9"
        BEL "stim_sequencer_B1/trigger_in_8" BEL
        "stim_sequencer_B1/trigger_in_7" BEL "stim_sequencer_B1/trigger_in_6"
        BEL "stim_sequencer_B1/trigger_in_5" BEL
        "stim_sequencer_B1/trigger_in_4" BEL "stim_sequencer_B1/trigger_in_3"
        BEL "stim_sequencer_B1/trigger_in_2" BEL
        "stim_sequencer_B1/trigger_in_1" BEL "stim_sequencer_B1/trigger_in_0"
        BEL "stim_sequencer_B1/waiting_for_trigger_15" BEL
        "stim_sequencer_B1/waiting_for_trigger_14" BEL
        "stim_sequencer_B1/waiting_for_trigger_13" BEL
        "stim_sequencer_B1/waiting_for_trigger_12" BEL
        "stim_sequencer_B1/waiting_for_trigger_11" BEL
        "stim_sequencer_B1/waiting_for_trigger_10" BEL
        "stim_sequencer_B1/waiting_for_trigger_9" BEL
        "stim_sequencer_B1/waiting_for_trigger_8" BEL
        "stim_sequencer_B1/waiting_for_trigger_7" BEL
        "stim_sequencer_B1/waiting_for_trigger_6" BEL
        "stim_sequencer_B1/waiting_for_trigger_5" BEL
        "stim_sequencer_B1/waiting_for_trigger_4" BEL
        "stim_sequencer_B1/waiting_for_trigger_3" BEL
        "stim_sequencer_B1/waiting_for_trigger_2" BEL
        "stim_sequencer_B1/waiting_for_trigger_1" BEL
        "stim_sequencer_B1/waiting_for_trigger_0" BEL
        "stim_sequencer_B1/amp_settle_changed" BEL
        "stim_sequencer_B1/waiting_for_edge_15" BEL
        "stim_sequencer_B1/waiting_for_edge_14" BEL
        "stim_sequencer_B1/waiting_for_edge_13" BEL
        "stim_sequencer_B1/waiting_for_edge_12" BEL
        "stim_sequencer_B1/waiting_for_edge_11" BEL
        "stim_sequencer_B1/waiting_for_edge_10" BEL
        "stim_sequencer_B1/waiting_for_edge_9" BEL
        "stim_sequencer_B1/waiting_for_edge_8" BEL
        "stim_sequencer_B1/waiting_for_edge_7" BEL
        "stim_sequencer_B1/waiting_for_edge_6" BEL
        "stim_sequencer_B1/waiting_for_edge_5" BEL
        "stim_sequencer_B1/waiting_for_edge_4" BEL
        "stim_sequencer_B1/waiting_for_edge_3" BEL
        "stim_sequencer_B1/waiting_for_edge_2" BEL
        "stim_sequencer_B1/waiting_for_edge_1" BEL
        "stim_sequencer_B1/waiting_for_edge_0" BEL
        "stim_sequencer_B1/amp_settle_15" BEL
        "stim_sequencer_B1/amp_settle_14" BEL
        "stim_sequencer_B1/amp_settle_13" BEL
        "stim_sequencer_B1/amp_settle_12" BEL
        "stim_sequencer_B1/amp_settle_11" BEL
        "stim_sequencer_B1/amp_settle_10" BEL "stim_sequencer_B1/amp_settle_9"
        BEL "stim_sequencer_B1/amp_settle_8" BEL
        "stim_sequencer_B1/amp_settle_7" BEL "stim_sequencer_B1/amp_settle_6"
        BEL "stim_sequencer_B1/amp_settle_5" BEL
        "stim_sequencer_B1/amp_settle_4" BEL "stim_sequencer_B1/amp_settle_3"
        BEL "stim_sequencer_B1/amp_settle_2" BEL
        "stim_sequencer_B1/amp_settle_1" BEL "stim_sequencer_B1/amp_settle_0"
        BEL "stim_sequencer_B1/stim_pol_15" BEL
        "stim_sequencer_B1/stim_pol_14" BEL "stim_sequencer_B1/stim_pol_13"
        BEL "stim_sequencer_B1/stim_pol_12" BEL
        "stim_sequencer_B1/stim_pol_11" BEL "stim_sequencer_B1/stim_pol_10"
        BEL "stim_sequencer_B1/stim_pol_9" BEL "stim_sequencer_B1/stim_pol_8"
        BEL "stim_sequencer_B1/stim_pol_7" BEL "stim_sequencer_B1/stim_pol_6"
        BEL "stim_sequencer_B1/stim_pol_5" BEL "stim_sequencer_B1/stim_pol_4"
        BEL "stim_sequencer_B1/stim_pol_3" BEL "stim_sequencer_B1/stim_pol_2"
        BEL "stim_sequencer_B1/stim_pol_1" BEL "stim_sequencer_B1/stim_pol_0"
        BEL "stim_sequencer_B1/charge_recov_15" BEL
        "stim_sequencer_B1/charge_recov_14" BEL
        "stim_sequencer_B1/charge_recov_13" BEL
        "stim_sequencer_B1/charge_recov_12" BEL
        "stim_sequencer_B1/charge_recov_11" BEL
        "stim_sequencer_B1/charge_recov_10" BEL
        "stim_sequencer_B1/charge_recov_9" BEL
        "stim_sequencer_B1/charge_recov_8" BEL
        "stim_sequencer_B1/charge_recov_7" BEL
        "stim_sequencer_B1/charge_recov_6" BEL
        "stim_sequencer_B1/charge_recov_5" BEL
        "stim_sequencer_B1/charge_recov_4" BEL
        "stim_sequencer_B1/charge_recov_3" BEL
        "stim_sequencer_B1/charge_recov_2" BEL
        "stim_sequencer_B1/charge_recov_1" BEL
        "stim_sequencer_B1/charge_recov_0" BEL "stim_sequencer_B1/stim_on_15"
        BEL "stim_sequencer_B1/stim_on_14" BEL "stim_sequencer_B1/stim_on_13"
        BEL "stim_sequencer_B1/stim_on_12" BEL "stim_sequencer_B1/stim_on_11"
        BEL "stim_sequencer_B1/stim_on_10" BEL "stim_sequencer_B1/stim_on_9"
        BEL "stim_sequencer_B1/stim_on_8" BEL "stim_sequencer_B1/stim_on_7"
        BEL "stim_sequencer_B1/stim_on_6" BEL "stim_sequencer_B1/stim_on_5"
        BEL "stim_sequencer_B1/stim_on_4" BEL "stim_sequencer_B1/stim_on_3"
        BEL "stim_sequencer_B1/stim_on_2" BEL "stim_sequencer_B1/stim_on_1"
        BEL "stim_sequencer_B1/stim_on_0" BEL
        "stim_sequencer_B2/trigger_in_15" BEL
        "stim_sequencer_B2/trigger_in_14" BEL
        "stim_sequencer_B2/trigger_in_13" BEL
        "stim_sequencer_B2/trigger_in_12" BEL
        "stim_sequencer_B2/trigger_in_11" BEL
        "stim_sequencer_B2/trigger_in_10" BEL "stim_sequencer_B2/trigger_in_9"
        BEL "stim_sequencer_B2/trigger_in_8" BEL
        "stim_sequencer_B2/trigger_in_7" BEL "stim_sequencer_B2/trigger_in_6"
        BEL "stim_sequencer_B2/trigger_in_5" BEL
        "stim_sequencer_B2/trigger_in_4" BEL "stim_sequencer_B2/trigger_in_3"
        BEL "stim_sequencer_B2/trigger_in_2" BEL
        "stim_sequencer_B2/trigger_in_1" BEL "stim_sequencer_B2/trigger_in_0"
        BEL "stim_sequencer_B2/waiting_for_trigger_15" BEL
        "stim_sequencer_B2/waiting_for_trigger_14" BEL
        "stim_sequencer_B2/waiting_for_trigger_13" BEL
        "stim_sequencer_B2/waiting_for_trigger_12" BEL
        "stim_sequencer_B2/waiting_for_trigger_11" BEL
        "stim_sequencer_B2/waiting_for_trigger_10" BEL
        "stim_sequencer_B2/waiting_for_trigger_9" BEL
        "stim_sequencer_B2/waiting_for_trigger_8" BEL
        "stim_sequencer_B2/waiting_for_trigger_7" BEL
        "stim_sequencer_B2/waiting_for_trigger_6" BEL
        "stim_sequencer_B2/waiting_for_trigger_5" BEL
        "stim_sequencer_B2/waiting_for_trigger_4" BEL
        "stim_sequencer_B2/waiting_for_trigger_3" BEL
        "stim_sequencer_B2/waiting_for_trigger_2" BEL
        "stim_sequencer_B2/waiting_for_trigger_1" BEL
        "stim_sequencer_B2/waiting_for_trigger_0" BEL
        "stim_sequencer_B2/amp_settle_changed" BEL
        "stim_sequencer_B2/waiting_for_edge_15" BEL
        "stim_sequencer_B2/waiting_for_edge_14" BEL
        "stim_sequencer_B2/waiting_for_edge_13" BEL
        "stim_sequencer_B2/waiting_for_edge_12" BEL
        "stim_sequencer_B2/waiting_for_edge_11" BEL
        "stim_sequencer_B2/waiting_for_edge_10" BEL
        "stim_sequencer_B2/waiting_for_edge_9" BEL
        "stim_sequencer_B2/waiting_for_edge_8" BEL
        "stim_sequencer_B2/waiting_for_edge_7" BEL
        "stim_sequencer_B2/waiting_for_edge_6" BEL
        "stim_sequencer_B2/waiting_for_edge_5" BEL
        "stim_sequencer_B2/waiting_for_edge_4" BEL
        "stim_sequencer_B2/waiting_for_edge_3" BEL
        "stim_sequencer_B2/waiting_for_edge_2" BEL
        "stim_sequencer_B2/waiting_for_edge_1" BEL
        "stim_sequencer_B2/waiting_for_edge_0" BEL
        "stim_sequencer_B2/amp_settle_15" BEL
        "stim_sequencer_B2/amp_settle_14" BEL
        "stim_sequencer_B2/amp_settle_13" BEL
        "stim_sequencer_B2/amp_settle_12" BEL
        "stim_sequencer_B2/amp_settle_11" BEL
        "stim_sequencer_B2/amp_settle_10" BEL "stim_sequencer_B2/amp_settle_9"
        BEL "stim_sequencer_B2/amp_settle_8" BEL
        "stim_sequencer_B2/amp_settle_7" BEL "stim_sequencer_B2/amp_settle_6"
        BEL "stim_sequencer_B2/amp_settle_5" BEL
        "stim_sequencer_B2/amp_settle_4" BEL "stim_sequencer_B2/amp_settle_3"
        BEL "stim_sequencer_B2/amp_settle_2" BEL
        "stim_sequencer_B2/amp_settle_1" BEL "stim_sequencer_B2/amp_settle_0"
        BEL "stim_sequencer_B2/stim_pol_15" BEL
        "stim_sequencer_B2/stim_pol_14" BEL "stim_sequencer_B2/stim_pol_13"
        BEL "stim_sequencer_B2/stim_pol_12" BEL
        "stim_sequencer_B2/stim_pol_11" BEL "stim_sequencer_B2/stim_pol_10"
        BEL "stim_sequencer_B2/stim_pol_9" BEL "stim_sequencer_B2/stim_pol_8"
        BEL "stim_sequencer_B2/stim_pol_7" BEL "stim_sequencer_B2/stim_pol_6"
        BEL "stim_sequencer_B2/stim_pol_5" BEL "stim_sequencer_B2/stim_pol_4"
        BEL "stim_sequencer_B2/stim_pol_3" BEL "stim_sequencer_B2/stim_pol_2"
        BEL "stim_sequencer_B2/stim_pol_1" BEL "stim_sequencer_B2/stim_pol_0"
        BEL "stim_sequencer_B2/charge_recov_15" BEL
        "stim_sequencer_B2/charge_recov_14" BEL
        "stim_sequencer_B2/charge_recov_13" BEL
        "stim_sequencer_B2/charge_recov_12" BEL
        "stim_sequencer_B2/charge_recov_11" BEL
        "stim_sequencer_B2/charge_recov_10" BEL
        "stim_sequencer_B2/charge_recov_9" BEL
        "stim_sequencer_B2/charge_recov_8" BEL
        "stim_sequencer_B2/charge_recov_7" BEL
        "stim_sequencer_B2/charge_recov_6" BEL
        "stim_sequencer_B2/charge_recov_5" BEL
        "stim_sequencer_B2/charge_recov_4" BEL
        "stim_sequencer_B2/charge_recov_3" BEL
        "stim_sequencer_B2/charge_recov_2" BEL
        "stim_sequencer_B2/charge_recov_1" BEL
        "stim_sequencer_B2/charge_recov_0" BEL "stim_sequencer_B2/stim_on_15"
        BEL "stim_sequencer_B2/stim_on_14" BEL "stim_sequencer_B2/stim_on_13"
        BEL "stim_sequencer_B2/stim_on_12" BEL "stim_sequencer_B2/stim_on_11"
        BEL "stim_sequencer_B2/stim_on_10" BEL "stim_sequencer_B2/stim_on_9"
        BEL "stim_sequencer_B2/stim_on_8" BEL "stim_sequencer_B2/stim_on_7"
        BEL "stim_sequencer_B2/stim_on_6" BEL "stim_sequencer_B2/stim_on_5"
        BEL "stim_sequencer_B2/stim_on_4" BEL "stim_sequencer_B2/stim_on_3"
        BEL "stim_sequencer_B2/stim_on_2" BEL "stim_sequencer_B2/stim_on_1"
        BEL "stim_sequencer_B2/stim_on_0" BEL
        "stim_sequencer_C1/trigger_in_15" BEL
        "stim_sequencer_C1/trigger_in_14" BEL
        "stim_sequencer_C1/trigger_in_13" BEL
        "stim_sequencer_C1/trigger_in_12" BEL
        "stim_sequencer_C1/trigger_in_11" BEL
        "stim_sequencer_C1/trigger_in_10" BEL "stim_sequencer_C1/trigger_in_9"
        BEL "stim_sequencer_C1/trigger_in_8" BEL
        "stim_sequencer_C1/trigger_in_7" BEL "stim_sequencer_C1/trigger_in_6"
        BEL "stim_sequencer_C1/trigger_in_5" BEL
        "stim_sequencer_C1/trigger_in_4" BEL "stim_sequencer_C1/trigger_in_3"
        BEL "stim_sequencer_C1/trigger_in_2" BEL
        "stim_sequencer_C1/trigger_in_1" BEL "stim_sequencer_C1/trigger_in_0"
        BEL "stim_sequencer_C1/waiting_for_trigger_15" BEL
        "stim_sequencer_C1/waiting_for_trigger_14" BEL
        "stim_sequencer_C1/waiting_for_trigger_13" BEL
        "stim_sequencer_C1/waiting_for_trigger_12" BEL
        "stim_sequencer_C1/waiting_for_trigger_11" BEL
        "stim_sequencer_C1/waiting_for_trigger_10" BEL
        "stim_sequencer_C1/waiting_for_trigger_9" BEL
        "stim_sequencer_C1/waiting_for_trigger_8" BEL
        "stim_sequencer_C1/waiting_for_trigger_7" BEL
        "stim_sequencer_C1/waiting_for_trigger_6" BEL
        "stim_sequencer_C1/waiting_for_trigger_5" BEL
        "stim_sequencer_C1/waiting_for_trigger_4" BEL
        "stim_sequencer_C1/waiting_for_trigger_3" BEL
        "stim_sequencer_C1/waiting_for_trigger_2" BEL
        "stim_sequencer_C1/waiting_for_trigger_1" BEL
        "stim_sequencer_C1/waiting_for_trigger_0" BEL
        "stim_sequencer_C1/amp_settle_changed" BEL
        "stim_sequencer_C1/waiting_for_edge_15" BEL
        "stim_sequencer_C1/waiting_for_edge_14" BEL
        "stim_sequencer_C1/waiting_for_edge_13" BEL
        "stim_sequencer_C1/waiting_for_edge_12" BEL
        "stim_sequencer_C1/waiting_for_edge_11" BEL
        "stim_sequencer_C1/waiting_for_edge_10" BEL
        "stim_sequencer_C1/waiting_for_edge_9" BEL
        "stim_sequencer_C1/waiting_for_edge_8" BEL
        "stim_sequencer_C1/waiting_for_edge_7" BEL
        "stim_sequencer_C1/waiting_for_edge_6" BEL
        "stim_sequencer_C1/waiting_for_edge_5" BEL
        "stim_sequencer_C1/waiting_for_edge_4" BEL
        "stim_sequencer_C1/waiting_for_edge_3" BEL
        "stim_sequencer_C1/waiting_for_edge_2" BEL
        "stim_sequencer_C1/waiting_for_edge_1" BEL
        "stim_sequencer_C1/waiting_for_edge_0" BEL
        "stim_sequencer_C1/amp_settle_15" BEL
        "stim_sequencer_C1/amp_settle_14" BEL
        "stim_sequencer_C1/amp_settle_13" BEL
        "stim_sequencer_C1/amp_settle_12" BEL
        "stim_sequencer_C1/amp_settle_11" BEL
        "stim_sequencer_C1/amp_settle_10" BEL "stim_sequencer_C1/amp_settle_9"
        BEL "stim_sequencer_C1/amp_settle_8" BEL
        "stim_sequencer_C1/amp_settle_7" BEL "stim_sequencer_C1/amp_settle_6"
        BEL "stim_sequencer_C1/amp_settle_5" BEL
        "stim_sequencer_C1/amp_settle_4" BEL "stim_sequencer_C1/amp_settle_3"
        BEL "stim_sequencer_C1/amp_settle_2" BEL
        "stim_sequencer_C1/amp_settle_1" BEL "stim_sequencer_C1/amp_settle_0"
        BEL "stim_sequencer_C1/stim_pol_15" BEL
        "stim_sequencer_C1/stim_pol_14" BEL "stim_sequencer_C1/stim_pol_13"
        BEL "stim_sequencer_C1/stim_pol_12" BEL
        "stim_sequencer_C1/stim_pol_11" BEL "stim_sequencer_C1/stim_pol_10"
        BEL "stim_sequencer_C1/stim_pol_9" BEL "stim_sequencer_C1/stim_pol_8"
        BEL "stim_sequencer_C1/stim_pol_7" BEL "stim_sequencer_C1/stim_pol_6"
        BEL "stim_sequencer_C1/stim_pol_5" BEL "stim_sequencer_C1/stim_pol_4"
        BEL "stim_sequencer_C1/stim_pol_3" BEL "stim_sequencer_C1/stim_pol_2"
        BEL "stim_sequencer_C1/stim_pol_1" BEL "stim_sequencer_C1/stim_pol_0"
        BEL "stim_sequencer_C1/charge_recov_15" BEL
        "stim_sequencer_C1/charge_recov_14" BEL
        "stim_sequencer_C1/charge_recov_13" BEL
        "stim_sequencer_C1/charge_recov_12" BEL
        "stim_sequencer_C1/charge_recov_11" BEL
        "stim_sequencer_C1/charge_recov_10" BEL
        "stim_sequencer_C1/charge_recov_9" BEL
        "stim_sequencer_C1/charge_recov_8" BEL
        "stim_sequencer_C1/charge_recov_7" BEL
        "stim_sequencer_C1/charge_recov_6" BEL
        "stim_sequencer_C1/charge_recov_5" BEL
        "stim_sequencer_C1/charge_recov_4" BEL
        "stim_sequencer_C1/charge_recov_3" BEL
        "stim_sequencer_C1/charge_recov_2" BEL
        "stim_sequencer_C1/charge_recov_1" BEL
        "stim_sequencer_C1/charge_recov_0" BEL "stim_sequencer_C1/stim_on_15"
        BEL "stim_sequencer_C1/stim_on_14" BEL "stim_sequencer_C1/stim_on_13"
        BEL "stim_sequencer_C1/stim_on_12" BEL "stim_sequencer_C1/stim_on_11"
        BEL "stim_sequencer_C1/stim_on_10" BEL "stim_sequencer_C1/stim_on_9"
        BEL "stim_sequencer_C1/stim_on_8" BEL "stim_sequencer_C1/stim_on_7"
        BEL "stim_sequencer_C1/stim_on_6" BEL "stim_sequencer_C1/stim_on_5"
        BEL "stim_sequencer_C1/stim_on_4" BEL "stim_sequencer_C1/stim_on_3"
        BEL "stim_sequencer_C1/stim_on_2" BEL "stim_sequencer_C1/stim_on_1"
        BEL "stim_sequencer_C1/stim_on_0" BEL
        "stim_sequencer_C2/trigger_in_15" BEL
        "stim_sequencer_C2/trigger_in_14" BEL
        "stim_sequencer_C2/trigger_in_13" BEL
        "stim_sequencer_C2/trigger_in_12" BEL
        "stim_sequencer_C2/trigger_in_11" BEL
        "stim_sequencer_C2/trigger_in_10" BEL "stim_sequencer_C2/trigger_in_9"
        BEL "stim_sequencer_C2/trigger_in_8" BEL
        "stim_sequencer_C2/trigger_in_7" BEL "stim_sequencer_C2/trigger_in_6"
        BEL "stim_sequencer_C2/trigger_in_5" BEL
        "stim_sequencer_C2/trigger_in_4" BEL "stim_sequencer_C2/trigger_in_3"
        BEL "stim_sequencer_C2/trigger_in_2" BEL
        "stim_sequencer_C2/trigger_in_1" BEL "stim_sequencer_C2/trigger_in_0"
        BEL "stim_sequencer_C2/waiting_for_trigger_15" BEL
        "stim_sequencer_C2/waiting_for_trigger_14" BEL
        "stim_sequencer_C2/waiting_for_trigger_13" BEL
        "stim_sequencer_C2/waiting_for_trigger_12" BEL
        "stim_sequencer_C2/waiting_for_trigger_11" BEL
        "stim_sequencer_C2/waiting_for_trigger_10" BEL
        "stim_sequencer_C2/waiting_for_trigger_9" BEL
        "stim_sequencer_C2/waiting_for_trigger_8" BEL
        "stim_sequencer_C2/waiting_for_trigger_7" BEL
        "stim_sequencer_C2/waiting_for_trigger_6" BEL
        "stim_sequencer_C2/waiting_for_trigger_5" BEL
        "stim_sequencer_C2/waiting_for_trigger_4" BEL
        "stim_sequencer_C2/waiting_for_trigger_3" BEL
        "stim_sequencer_C2/waiting_for_trigger_2" BEL
        "stim_sequencer_C2/waiting_for_trigger_1" BEL
        "stim_sequencer_C2/waiting_for_trigger_0" BEL
        "stim_sequencer_C2/amp_settle_changed" BEL
        "stim_sequencer_C2/waiting_for_edge_15" BEL
        "stim_sequencer_C2/waiting_for_edge_14" BEL
        "stim_sequencer_C2/waiting_for_edge_13" BEL
        "stim_sequencer_C2/waiting_for_edge_12" BEL
        "stim_sequencer_C2/waiting_for_edge_11" BEL
        "stim_sequencer_C2/waiting_for_edge_10" BEL
        "stim_sequencer_C2/waiting_for_edge_9" BEL
        "stim_sequencer_C2/waiting_for_edge_8" BEL
        "stim_sequencer_C2/waiting_for_edge_7" BEL
        "stim_sequencer_C2/waiting_for_edge_6" BEL
        "stim_sequencer_C2/waiting_for_edge_5" BEL
        "stim_sequencer_C2/waiting_for_edge_4" BEL
        "stim_sequencer_C2/waiting_for_edge_3" BEL
        "stim_sequencer_C2/waiting_for_edge_2" BEL
        "stim_sequencer_C2/waiting_for_edge_1" BEL
        "stim_sequencer_C2/waiting_for_edge_0" BEL
        "stim_sequencer_C2/amp_settle_15" BEL
        "stim_sequencer_C2/amp_settle_14" BEL
        "stim_sequencer_C2/amp_settle_13" BEL
        "stim_sequencer_C2/amp_settle_12" BEL
        "stim_sequencer_C2/amp_settle_11" BEL
        "stim_sequencer_C2/amp_settle_10" BEL "stim_sequencer_C2/amp_settle_9"
        BEL "stim_sequencer_C2/amp_settle_8" BEL
        "stim_sequencer_C2/amp_settle_7" BEL "stim_sequencer_C2/amp_settle_6"
        BEL "stim_sequencer_C2/amp_settle_5" BEL
        "stim_sequencer_C2/amp_settle_4" BEL "stim_sequencer_C2/amp_settle_3"
        BEL "stim_sequencer_C2/amp_settle_2" BEL
        "stim_sequencer_C2/amp_settle_1" BEL "stim_sequencer_C2/amp_settle_0"
        BEL "stim_sequencer_C2/stim_pol_15" BEL
        "stim_sequencer_C2/stim_pol_14" BEL "stim_sequencer_C2/stim_pol_13"
        BEL "stim_sequencer_C2/stim_pol_12" BEL
        "stim_sequencer_C2/stim_pol_11" BEL "stim_sequencer_C2/stim_pol_10"
        BEL "stim_sequencer_C2/stim_pol_9" BEL "stim_sequencer_C2/stim_pol_8"
        BEL "stim_sequencer_C2/stim_pol_7" BEL "stim_sequencer_C2/stim_pol_6"
        BEL "stim_sequencer_C2/stim_pol_5" BEL "stim_sequencer_C2/stim_pol_4"
        BEL "stim_sequencer_C2/stim_pol_3" BEL "stim_sequencer_C2/stim_pol_2"
        BEL "stim_sequencer_C2/stim_pol_1" BEL "stim_sequencer_C2/stim_pol_0"
        BEL "stim_sequencer_C2/charge_recov_15" BEL
        "stim_sequencer_C2/charge_recov_14" BEL
        "stim_sequencer_C2/charge_recov_13" BEL
        "stim_sequencer_C2/charge_recov_12" BEL
        "stim_sequencer_C2/charge_recov_11" BEL
        "stim_sequencer_C2/charge_recov_10" BEL
        "stim_sequencer_C2/charge_recov_9" BEL
        "stim_sequencer_C2/charge_recov_8" BEL
        "stim_sequencer_C2/charge_recov_7" BEL
        "stim_sequencer_C2/charge_recov_6" BEL
        "stim_sequencer_C2/charge_recov_5" BEL
        "stim_sequencer_C2/charge_recov_4" BEL
        "stim_sequencer_C2/charge_recov_3" BEL
        "stim_sequencer_C2/charge_recov_2" BEL
        "stim_sequencer_C2/charge_recov_1" BEL
        "stim_sequencer_C2/charge_recov_0" BEL "stim_sequencer_C2/stim_on_15"
        BEL "stim_sequencer_C2/stim_on_14" BEL "stim_sequencer_C2/stim_on_13"
        BEL "stim_sequencer_C2/stim_on_12" BEL "stim_sequencer_C2/stim_on_11"
        BEL "stim_sequencer_C2/stim_on_10" BEL "stim_sequencer_C2/stim_on_9"
        BEL "stim_sequencer_C2/stim_on_8" BEL "stim_sequencer_C2/stim_on_7"
        BEL "stim_sequencer_C2/stim_on_6" BEL "stim_sequencer_C2/stim_on_5"
        BEL "stim_sequencer_C2/stim_on_4" BEL "stim_sequencer_C2/stim_on_3"
        BEL "stim_sequencer_C2/stim_on_2" BEL "stim_sequencer_C2/stim_on_1"
        BEL "stim_sequencer_C2/stim_on_0" BEL
        "stim_sequencer_D1/trigger_in_15" BEL
        "stim_sequencer_D1/trigger_in_14" BEL
        "stim_sequencer_D1/trigger_in_13" BEL
        "stim_sequencer_D1/trigger_in_12" BEL
        "stim_sequencer_D1/trigger_in_11" BEL
        "stim_sequencer_D1/trigger_in_10" BEL "stim_sequencer_D1/trigger_in_9"
        BEL "stim_sequencer_D1/trigger_in_8" BEL
        "stim_sequencer_D1/trigger_in_7" BEL "stim_sequencer_D1/trigger_in_6"
        BEL "stim_sequencer_D1/trigger_in_5" BEL
        "stim_sequencer_D1/trigger_in_4" BEL "stim_sequencer_D1/trigger_in_3"
        BEL "stim_sequencer_D1/trigger_in_2" BEL
        "stim_sequencer_D1/trigger_in_1" BEL "stim_sequencer_D1/trigger_in_0"
        BEL "stim_sequencer_D1/waiting_for_trigger_15" BEL
        "stim_sequencer_D1/waiting_for_trigger_14" BEL
        "stim_sequencer_D1/waiting_for_trigger_13" BEL
        "stim_sequencer_D1/waiting_for_trigger_12" BEL
        "stim_sequencer_D1/waiting_for_trigger_11" BEL
        "stim_sequencer_D1/waiting_for_trigger_10" BEL
        "stim_sequencer_D1/waiting_for_trigger_9" BEL
        "stim_sequencer_D1/waiting_for_trigger_8" BEL
        "stim_sequencer_D1/waiting_for_trigger_7" BEL
        "stim_sequencer_D1/waiting_for_trigger_6" BEL
        "stim_sequencer_D1/waiting_for_trigger_5" BEL
        "stim_sequencer_D1/waiting_for_trigger_4" BEL
        "stim_sequencer_D1/waiting_for_trigger_3" BEL
        "stim_sequencer_D1/waiting_for_trigger_2" BEL
        "stim_sequencer_D1/waiting_for_trigger_1" BEL
        "stim_sequencer_D1/waiting_for_trigger_0" BEL
        "stim_sequencer_D1/amp_settle_changed" BEL
        "stim_sequencer_D1/waiting_for_edge_15" BEL
        "stim_sequencer_D1/waiting_for_edge_14" BEL
        "stim_sequencer_D1/waiting_for_edge_13" BEL
        "stim_sequencer_D1/waiting_for_edge_12" BEL
        "stim_sequencer_D1/waiting_for_edge_11" BEL
        "stim_sequencer_D1/waiting_for_edge_10" BEL
        "stim_sequencer_D1/waiting_for_edge_9" BEL
        "stim_sequencer_D1/waiting_for_edge_8" BEL
        "stim_sequencer_D1/waiting_for_edge_7" BEL
        "stim_sequencer_D1/waiting_for_edge_6" BEL
        "stim_sequencer_D1/waiting_for_edge_5" BEL
        "stim_sequencer_D1/waiting_for_edge_4" BEL
        "stim_sequencer_D1/waiting_for_edge_3" BEL
        "stim_sequencer_D1/waiting_for_edge_2" BEL
        "stim_sequencer_D1/waiting_for_edge_1" BEL
        "stim_sequencer_D1/waiting_for_edge_0" BEL
        "stim_sequencer_D1/amp_settle_15" BEL
        "stim_sequencer_D1/amp_settle_14" BEL
        "stim_sequencer_D1/amp_settle_13" BEL
        "stim_sequencer_D1/amp_settle_12" BEL
        "stim_sequencer_D1/amp_settle_11" BEL
        "stim_sequencer_D1/amp_settle_10" BEL "stim_sequencer_D1/amp_settle_9"
        BEL "stim_sequencer_D1/amp_settle_8" BEL
        "stim_sequencer_D1/amp_settle_7" BEL "stim_sequencer_D1/amp_settle_6"
        BEL "stim_sequencer_D1/amp_settle_5" BEL
        "stim_sequencer_D1/amp_settle_4" BEL "stim_sequencer_D1/amp_settle_3"
        BEL "stim_sequencer_D1/amp_settle_2" BEL
        "stim_sequencer_D1/amp_settle_1" BEL "stim_sequencer_D1/amp_settle_0"
        BEL "stim_sequencer_D1/stim_pol_15" BEL
        "stim_sequencer_D1/stim_pol_14" BEL "stim_sequencer_D1/stim_pol_13"
        BEL "stim_sequencer_D1/stim_pol_12" BEL
        "stim_sequencer_D1/stim_pol_11" BEL "stim_sequencer_D1/stim_pol_10"
        BEL "stim_sequencer_D1/stim_pol_9" BEL "stim_sequencer_D1/stim_pol_8"
        BEL "stim_sequencer_D1/stim_pol_7" BEL "stim_sequencer_D1/stim_pol_6"
        BEL "stim_sequencer_D1/stim_pol_5" BEL "stim_sequencer_D1/stim_pol_4"
        BEL "stim_sequencer_D1/stim_pol_3" BEL "stim_sequencer_D1/stim_pol_2"
        BEL "stim_sequencer_D1/stim_pol_1" BEL "stim_sequencer_D1/stim_pol_0"
        BEL "stim_sequencer_D1/charge_recov_15" BEL
        "stim_sequencer_D1/charge_recov_14" BEL
        "stim_sequencer_D1/charge_recov_13" BEL
        "stim_sequencer_D1/charge_recov_12" BEL
        "stim_sequencer_D1/charge_recov_11" BEL
        "stim_sequencer_D1/charge_recov_10" BEL
        "stim_sequencer_D1/charge_recov_9" BEL
        "stim_sequencer_D1/charge_recov_8" BEL
        "stim_sequencer_D1/charge_recov_7" BEL
        "stim_sequencer_D1/charge_recov_6" BEL
        "stim_sequencer_D1/charge_recov_5" BEL
        "stim_sequencer_D1/charge_recov_4" BEL
        "stim_sequencer_D1/charge_recov_3" BEL
        "stim_sequencer_D1/charge_recov_2" BEL
        "stim_sequencer_D1/charge_recov_1" BEL
        "stim_sequencer_D1/charge_recov_0" BEL "stim_sequencer_D1/stim_on_15"
        BEL "stim_sequencer_D1/stim_on_14" BEL "stim_sequencer_D1/stim_on_13"
        BEL "stim_sequencer_D1/stim_on_12" BEL "stim_sequencer_D1/stim_on_11"
        BEL "stim_sequencer_D1/stim_on_10" BEL "stim_sequencer_D1/stim_on_9"
        BEL "stim_sequencer_D1/stim_on_8" BEL "stim_sequencer_D1/stim_on_7"
        BEL "stim_sequencer_D1/stim_on_6" BEL "stim_sequencer_D1/stim_on_5"
        BEL "stim_sequencer_D1/stim_on_4" BEL "stim_sequencer_D1/stim_on_3"
        BEL "stim_sequencer_D1/stim_on_2" BEL "stim_sequencer_D1/stim_on_1"
        BEL "stim_sequencer_D1/stim_on_0" BEL
        "stim_sequencer_D2/trigger_in_15" BEL
        "stim_sequencer_D2/trigger_in_14" BEL
        "stim_sequencer_D2/trigger_in_13" BEL
        "stim_sequencer_D2/trigger_in_12" BEL
        "stim_sequencer_D2/trigger_in_11" BEL
        "stim_sequencer_D2/trigger_in_10" BEL "stim_sequencer_D2/trigger_in_9"
        BEL "stim_sequencer_D2/trigger_in_8" BEL
        "stim_sequencer_D2/trigger_in_7" BEL "stim_sequencer_D2/trigger_in_6"
        BEL "stim_sequencer_D2/trigger_in_5" BEL
        "stim_sequencer_D2/trigger_in_4" BEL "stim_sequencer_D2/trigger_in_3"
        BEL "stim_sequencer_D2/trigger_in_2" BEL
        "stim_sequencer_D2/trigger_in_1" BEL "stim_sequencer_D2/trigger_in_0"
        BEL "stim_sequencer_D2/waiting_for_trigger_15" BEL
        "stim_sequencer_D2/waiting_for_trigger_14" BEL
        "stim_sequencer_D2/waiting_for_trigger_13" BEL
        "stim_sequencer_D2/waiting_for_trigger_12" BEL
        "stim_sequencer_D2/waiting_for_trigger_11" BEL
        "stim_sequencer_D2/waiting_for_trigger_10" BEL
        "stim_sequencer_D2/waiting_for_trigger_9" BEL
        "stim_sequencer_D2/waiting_for_trigger_8" BEL
        "stim_sequencer_D2/waiting_for_trigger_7" BEL
        "stim_sequencer_D2/waiting_for_trigger_6" BEL
        "stim_sequencer_D2/waiting_for_trigger_5" BEL
        "stim_sequencer_D2/waiting_for_trigger_4" BEL
        "stim_sequencer_D2/waiting_for_trigger_3" BEL
        "stim_sequencer_D2/waiting_for_trigger_2" BEL
        "stim_sequencer_D2/waiting_for_trigger_1" BEL
        "stim_sequencer_D2/waiting_for_trigger_0" BEL
        "stim_sequencer_D2/amp_settle_changed" BEL
        "stim_sequencer_D2/waiting_for_edge_15" BEL
        "stim_sequencer_D2/waiting_for_edge_14" BEL
        "stim_sequencer_D2/waiting_for_edge_13" BEL
        "stim_sequencer_D2/waiting_for_edge_12" BEL
        "stim_sequencer_D2/waiting_for_edge_11" BEL
        "stim_sequencer_D2/waiting_for_edge_10" BEL
        "stim_sequencer_D2/waiting_for_edge_9" BEL
        "stim_sequencer_D2/waiting_for_edge_8" BEL
        "stim_sequencer_D2/waiting_for_edge_7" BEL
        "stim_sequencer_D2/waiting_for_edge_6" BEL
        "stim_sequencer_D2/waiting_for_edge_5" BEL
        "stim_sequencer_D2/waiting_for_edge_4" BEL
        "stim_sequencer_D2/waiting_for_edge_3" BEL
        "stim_sequencer_D2/waiting_for_edge_2" BEL
        "stim_sequencer_D2/waiting_for_edge_1" BEL
        "stim_sequencer_D2/waiting_for_edge_0" BEL
        "stim_sequencer_D2/amp_settle_15" BEL
        "stim_sequencer_D2/amp_settle_14" BEL
        "stim_sequencer_D2/amp_settle_13" BEL
        "stim_sequencer_D2/amp_settle_12" BEL
        "stim_sequencer_D2/amp_settle_11" BEL
        "stim_sequencer_D2/amp_settle_10" BEL "stim_sequencer_D2/amp_settle_9"
        BEL "stim_sequencer_D2/amp_settle_8" BEL
        "stim_sequencer_D2/amp_settle_7" BEL "stim_sequencer_D2/amp_settle_6"
        BEL "stim_sequencer_D2/amp_settle_5" BEL
        "stim_sequencer_D2/amp_settle_4" BEL "stim_sequencer_D2/amp_settle_3"
        BEL "stim_sequencer_D2/amp_settle_2" BEL
        "stim_sequencer_D2/amp_settle_1" BEL "stim_sequencer_D2/amp_settle_0"
        BEL "stim_sequencer_D2/stim_pol_15" BEL
        "stim_sequencer_D2/stim_pol_14" BEL "stim_sequencer_D2/stim_pol_13"
        BEL "stim_sequencer_D2/stim_pol_12" BEL
        "stim_sequencer_D2/stim_pol_11" BEL "stim_sequencer_D2/stim_pol_10"
        BEL "stim_sequencer_D2/stim_pol_9" BEL "stim_sequencer_D2/stim_pol_8"
        BEL "stim_sequencer_D2/stim_pol_7" BEL "stim_sequencer_D2/stim_pol_6"
        BEL "stim_sequencer_D2/stim_pol_5" BEL "stim_sequencer_D2/stim_pol_4"
        BEL "stim_sequencer_D2/stim_pol_3" BEL "stim_sequencer_D2/stim_pol_2"
        BEL "stim_sequencer_D2/stim_pol_1" BEL "stim_sequencer_D2/stim_pol_0"
        BEL "stim_sequencer_D2/charge_recov_15" BEL
        "stim_sequencer_D2/charge_recov_14" BEL
        "stim_sequencer_D2/charge_recov_13" BEL
        "stim_sequencer_D2/charge_recov_12" BEL
        "stim_sequencer_D2/charge_recov_11" BEL
        "stim_sequencer_D2/charge_recov_10" BEL
        "stim_sequencer_D2/charge_recov_9" BEL
        "stim_sequencer_D2/charge_recov_8" BEL
        "stim_sequencer_D2/charge_recov_7" BEL
        "stim_sequencer_D2/charge_recov_6" BEL
        "stim_sequencer_D2/charge_recov_5" BEL
        "stim_sequencer_D2/charge_recov_4" BEL
        "stim_sequencer_D2/charge_recov_3" BEL
        "stim_sequencer_D2/charge_recov_2" BEL
        "stim_sequencer_D2/charge_recov_1" BEL
        "stim_sequencer_D2/charge_recov_0" BEL "stim_sequencer_D2/stim_on_15"
        BEL "stim_sequencer_D2/stim_on_14" BEL "stim_sequencer_D2/stim_on_13"
        BEL "stim_sequencer_D2/stim_on_12" BEL "stim_sequencer_D2/stim_on_11"
        BEL "stim_sequencer_D2/stim_on_10" BEL "stim_sequencer_D2/stim_on_9"
        BEL "stim_sequencer_D2/stim_on_8" BEL "stim_sequencer_D2/stim_on_7"
        BEL "stim_sequencer_D2/stim_on_6" BEL "stim_sequencer_D2/stim_on_5"
        BEL "stim_sequencer_D2/stim_on_4" BEL "stim_sequencer_D2/stim_on_3"
        BEL "stim_sequencer_D2/stim_on_2" BEL "stim_sequencer_D2/stim_on_1"
        BEL "stim_sequencer_D2/stim_on_0" BEL
        "stim_sequencer_A1/Mram_stim_counter1" BEL
        "stim_sequencer_A1/Mram_stim_counter2" BEL
        "stim_sequencer_A1/Mram_stim_counter5" BEL
        "stim_sequencer_A1/Mram_stim_counter3" BEL
        "stim_sequencer_A1/Mram_stim_counter4" BEL
        "stim_sequencer_A1/Mram_stim_counter6" BEL
        "stim_sequencer_A1/Mram_stim_counter7" BEL
        "stim_sequencer_A1/Mram_stim_counter8" BEL
        "stim_sequencer_A1/Mram_counter1" BEL
        "stim_sequencer_A1/Mram_counter2" BEL
        "stim_sequencer_A1/Mram_counter3" BEL
        "stim_sequencer_A1/Mram_counter6" BEL
        "stim_sequencer_A1/Mram_counter4" BEL
        "stim_sequencer_A1/Mram_counter5" BEL
        "stim_sequencer_A1/Mram_counter7" BEL
        "stim_sequencer_A1/Mram_counter8" BEL
        "stim_sequencer_A1/Mram_counter9" BEL
        "stim_sequencer_A1/Mram_counter10" BEL
        "stim_sequencer_A1/Mram_counter11" BEL
        "stim_sequencer_A1/Mram_counter12" BEL
        "stim_sequencer_A1/Mram_counter15" BEL
        "stim_sequencer_A1/Mram_counter13" BEL
        "stim_sequencer_A1/Mram_counter14" BEL
        "stim_sequencer_A1/Mram_counter16" BEL
        "stim_sequencer_A2/Mram_stim_counter1" BEL
        "stim_sequencer_A2/Mram_stim_counter2" BEL
        "stim_sequencer_A2/Mram_stim_counter3" BEL
        "stim_sequencer_A2/Mram_stim_counter4" BEL
        "stim_sequencer_A2/Mram_stim_counter5" BEL
        "stim_sequencer_A2/Mram_stim_counter8" BEL
        "stim_sequencer_A2/Mram_stim_counter6" BEL
        "stim_sequencer_A2/Mram_stim_counter7" BEL
        "stim_sequencer_A2/Mram_counter1" BEL
        "stim_sequencer_A2/Mram_counter2" BEL
        "stim_sequencer_A2/Mram_counter3" BEL
        "stim_sequencer_A2/Mram_counter4" BEL
        "stim_sequencer_A2/Mram_counter5" BEL
        "stim_sequencer_A2/Mram_counter6" BEL
        "stim_sequencer_A2/Mram_counter9" BEL
        "stim_sequencer_A2/Mram_counter7" BEL
        "stim_sequencer_A2/Mram_counter8" BEL
        "stim_sequencer_A2/Mram_counter10" BEL
        "stim_sequencer_A2/Mram_counter11" BEL
        "stim_sequencer_A2/Mram_counter14" BEL
        "stim_sequencer_A2/Mram_counter12" BEL
        "stim_sequencer_A2/Mram_counter13" BEL
        "stim_sequencer_A2/Mram_counter15" BEL
        "stim_sequencer_A2/Mram_counter16" BEL
        "stim_sequencer_B1/Mram_stim_counter3" BEL
        "stim_sequencer_B1/Mram_stim_counter1" BEL
        "stim_sequencer_B1/Mram_stim_counter2" BEL
        "stim_sequencer_B1/Mram_stim_counter4" BEL
        "stim_sequencer_B1/Mram_stim_counter5" BEL
        "stim_sequencer_B1/Mram_stim_counter6" BEL
        "stim_sequencer_B1/Mram_stim_counter7" BEL
        "stim_sequencer_B1/Mram_stim_counter8" BEL
        "stim_sequencer_B1/Mram_counter1" BEL
        "stim_sequencer_B1/Mram_counter4" BEL
        "stim_sequencer_B1/Mram_counter2" BEL
        "stim_sequencer_B1/Mram_counter3" BEL
        "stim_sequencer_B1/Mram_counter5" BEL
        "stim_sequencer_B1/Mram_counter6" BEL
        "stim_sequencer_B1/Mram_counter7" BEL
        "stim_sequencer_B1/Mram_counter8" BEL
        "stim_sequencer_B1/Mram_counter9" BEL
        "stim_sequencer_B1/Mram_counter10" BEL
        "stim_sequencer_B1/Mram_counter13" BEL
        "stim_sequencer_B1/Mram_counter11" BEL
        "stim_sequencer_B1/Mram_counter12" BEL
        "stim_sequencer_B1/Mram_counter14" BEL
        "stim_sequencer_B1/Mram_counter15" BEL
        "stim_sequencer_B1/Mram_counter16" BEL
        "stim_sequencer_B2/Mram_stim_counter1" BEL
        "stim_sequencer_B2/Mram_stim_counter2" BEL
        "stim_sequencer_B2/Mram_stim_counter3" BEL
        "stim_sequencer_B2/Mram_stim_counter6" BEL
        "stim_sequencer_B2/Mram_stim_counter4" BEL
        "stim_sequencer_B2/Mram_stim_counter5" BEL
        "stim_sequencer_B2/Mram_stim_counter7" BEL
        "stim_sequencer_B2/Mram_stim_counter8" BEL
        "stim_sequencer_B2/Mram_counter3" BEL
        "stim_sequencer_B2/Mram_counter1" BEL
        "stim_sequencer_B2/Mram_counter2" BEL
        "stim_sequencer_B2/Mram_counter4" BEL
        "stim_sequencer_B2/Mram_counter5" BEL
        "stim_sequencer_B2/Mram_counter8" BEL
        "stim_sequencer_B2/Mram_counter6" BEL
        "stim_sequencer_B2/Mram_counter7" BEL
        "stim_sequencer_B2/Mram_counter9" BEL
        "stim_sequencer_B2/Mram_counter10" BEL
        "stim_sequencer_B2/Mram_counter11" BEL
        "stim_sequencer_B2/Mram_counter12" BEL
        "stim_sequencer_B2/Mram_counter13" BEL
        "stim_sequencer_B2/Mram_counter14" BEL
        "stim_sequencer_C1/Mram_stim_counter1" BEL
        "stim_sequencer_B2/Mram_counter15" BEL
        "stim_sequencer_B2/Mram_counter16" BEL
        "stim_sequencer_C1/Mram_stim_counter2" BEL
        "stim_sequencer_C1/Mram_stim_counter3" BEL
        "stim_sequencer_C1/Mram_stim_counter4" BEL
        "stim_sequencer_C1/Mram_stim_counter5" BEL
        "stim_sequencer_C1/Mram_stim_counter6" BEL
        "stim_sequencer_C1/Mram_stim_counter7" BEL
        "stim_sequencer_C1/Mram_counter2" BEL
        "stim_sequencer_C1/Mram_stim_counter8" BEL
        "stim_sequencer_C1/Mram_counter1" BEL
        "stim_sequencer_C1/Mram_counter3" BEL
        "stim_sequencer_C1/Mram_counter4" BEL
        "stim_sequencer_C1/Mram_counter5" BEL
        "stim_sequencer_C1/Mram_counter6" BEL
        "stim_sequencer_C1/Mram_counter7" BEL
        "stim_sequencer_C1/Mram_counter8" BEL
        "stim_sequencer_C1/Mram_counter11" BEL
        "stim_sequencer_C1/Mram_counter9" BEL
        "stim_sequencer_C1/Mram_counter10" BEL
        "stim_sequencer_C1/Mram_counter12" BEL
        "stim_sequencer_C1/Mram_counter13" BEL
        "stim_sequencer_C1/Mram_counter16" BEL
        "stim_sequencer_C1/Mram_counter14" BEL
        "stim_sequencer_C1/Mram_counter15" BEL
        "stim_sequencer_C2/Mram_stim_counter1" BEL
        "stim_sequencer_C2/Mram_stim_counter2" BEL
        "stim_sequencer_C2/Mram_stim_counter5" BEL
        "stim_sequencer_C2/Mram_stim_counter3" BEL
        "stim_sequencer_C2/Mram_stim_counter4" BEL
        "stim_sequencer_C2/Mram_stim_counter6" BEL
        "stim_sequencer_C2/Mram_stim_counter7" BEL
        "stim_sequencer_C2/Mram_stim_counter8" BEL
        "stim_sequencer_C2/Mram_counter1" BEL
        "stim_sequencer_C2/Mram_counter2" BEL
        "stim_sequencer_C2/Mram_counter3" BEL
        "stim_sequencer_C2/Mram_counter6" BEL
        "stim_sequencer_C2/Mram_counter4" BEL
        "stim_sequencer_C2/Mram_counter5" BEL
        "stim_sequencer_C2/Mram_counter7" BEL
        "stim_sequencer_C2/Mram_counter8" BEL
        "stim_sequencer_C2/Mram_counter9" BEL
        "stim_sequencer_C2/Mram_counter10" BEL
        "stim_sequencer_C2/Mram_counter11" BEL
        "stim_sequencer_C2/Mram_counter12" BEL
        "stim_sequencer_C2/Mram_counter15" BEL
        "stim_sequencer_C2/Mram_counter13" BEL
        "stim_sequencer_C2/Mram_counter14" BEL
        "stim_sequencer_C2/Mram_counter16" BEL
        "stim_sequencer_D1/Mram_stim_counter1" BEL
        "stim_sequencer_D1/Mram_stim_counter2" BEL
        "stim_sequencer_D1/Mram_stim_counter3" BEL
        "stim_sequencer_D1/Mram_stim_counter4" BEL
        "stim_sequencer_D1/Mram_stim_counter5" BEL
        "stim_sequencer_D1/Mram_stim_counter8" BEL
        "stim_sequencer_D1/Mram_stim_counter6" BEL
        "stim_sequencer_D1/Mram_stim_counter7" BEL
        "stim_sequencer_D1/Mram_counter1" BEL
        "stim_sequencer_D1/Mram_counter2" BEL
        "stim_sequencer_D1/Mram_counter5" BEL
        "stim_sequencer_D1/Mram_counter3" BEL
        "stim_sequencer_D1/Mram_counter4" BEL
        "stim_sequencer_D1/Mram_counter6" BEL
        "stim_sequencer_D1/Mram_counter7" BEL
        "stim_sequencer_D1/Mram_counter10" BEL
        "stim_sequencer_D1/Mram_counter8" BEL
        "stim_sequencer_D1/Mram_counter9" BEL
        "stim_sequencer_D1/Mram_counter11" BEL
        "stim_sequencer_D1/Mram_counter12" BEL
        "stim_sequencer_D1/Mram_counter13" BEL
        "stim_sequencer_D1/Mram_counter14" BEL
        "stim_sequencer_D1/Mram_counter15" BEL
        "stim_sequencer_D1/Mram_counter16" BEL
        "stim_sequencer_D2/Mram_stim_counter3" BEL
        "stim_sequencer_D2/Mram_stim_counter1" BEL
        "stim_sequencer_D2/Mram_stim_counter2" BEL
        "stim_sequencer_D2/Mram_stim_counter4" BEL
        "stim_sequencer_D2/Mram_stim_counter5" BEL
        "stim_sequencer_D2/Mram_stim_counter6" BEL
        "stim_sequencer_D2/Mram_stim_counter7" BEL
        "stim_sequencer_D2/Mram_stim_counter8" BEL
        "stim_sequencer_D2/Mram_counter1" BEL
        "stim_sequencer_D2/Mram_counter4" BEL
        "stim_sequencer_D2/Mram_counter2" BEL
        "stim_sequencer_D2/Mram_counter3" BEL
        "stim_sequencer_D2/Mram_counter5" BEL
        "stim_sequencer_D2/Mram_counter6" BEL
        "stim_sequencer_D2/Mram_counter7" BEL
        "stim_sequencer_D2/Mram_counter8" BEL
        "stim_sequencer_D2/Mram_counter9" BEL
        "stim_sequencer_D2/Mram_counter10" BEL
        "stim_sequencer_D2/Mram_counter13" BEL
        "stim_sequencer_D2/Mram_counter11" BEL
        "stim_sequencer_D2/Mram_counter12" BEL
        "stim_sequencer_D2/Mram_counter14" BEL
        "stim_sequencer_D2/Mram_counter15" BEL
        "stim_sequencer_D2/Mram_counter16" BEL "main_state_FSM_FFd141" BEL
        "main_state_FSM_FFd140" BEL "main_state_FSM_FFd139" BEL
        "main_state_FSM_FFd138" BEL "main_state_FSM_FFd137" BEL
        "main_state_FSM_FFd136" BEL "main_state_FSM_FFd135" BEL
        "main_state_FSM_FFd134" BEL "main_state_FSM_FFd133" BEL
        "main_state_FSM_FFd132" BEL "main_state_FSM_FFd131" BEL
        "main_state_FSM_FFd130" BEL "main_state_FSM_FFd129" BEL
        "main_state_FSM_FFd128" BEL "main_state_FSM_FFd127" BEL
        "main_state_FSM_FFd126" BEL "main_state_FSM_FFd125" BEL
        "main_state_FSM_FFd124" BEL "main_state_FSM_FFd123" BEL
        "main_state_FSM_FFd122" BEL "main_state_FSM_FFd121" BEL
        "main_state_FSM_FFd120" BEL "main_state_FSM_FFd119" BEL
        "main_state_FSM_FFd118" BEL "main_state_FSM_FFd117" BEL
        "main_state_FSM_FFd116" BEL "main_state_FSM_FFd115" BEL
        "main_state_FSM_FFd114" BEL "main_state_FSM_FFd113" BEL
        "main_state_FSM_FFd112" BEL "main_state_FSM_FFd111" BEL
        "main_state_FSM_FFd110" BEL "main_state_FSM_FFd109" BEL
        "main_state_FSM_FFd108" BEL "main_state_FSM_FFd107" BEL
        "main_state_FSM_FFd106" BEL "main_state_FSM_FFd105" BEL
        "main_state_FSM_FFd104" BEL "main_state_FSM_FFd103" BEL
        "main_state_FSM_FFd102" BEL "main_state_FSM_FFd101" BEL
        "main_state_FSM_FFd100" BEL "main_state_FSM_FFd99" BEL
        "main_state_FSM_FFd98" BEL "main_state_FSM_FFd97" BEL
        "main_state_FSM_FFd96" BEL "main_state_FSM_FFd95" BEL
        "main_state_FSM_FFd94" BEL "main_state_FSM_FFd93" BEL
        "main_state_FSM_FFd92" BEL "main_state_FSM_FFd91" BEL
        "main_state_FSM_FFd90" BEL "main_state_FSM_FFd89" BEL
        "main_state_FSM_FFd88" BEL "main_state_FSM_FFd87" BEL
        "main_state_FSM_FFd86" BEL "main_state_FSM_FFd85" BEL
        "main_state_FSM_FFd84" BEL "main_state_FSM_FFd83" BEL
        "main_state_FSM_FFd82" BEL "main_state_FSM_FFd81" BEL
        "main_state_FSM_FFd80" BEL "main_state_FSM_FFd79" BEL
        "main_state_FSM_FFd78" BEL "main_state_FSM_FFd77" BEL
        "main_state_FSM_FFd76" BEL "main_state_FSM_FFd75" BEL
        "main_state_FSM_FFd74" BEL "main_state_FSM_FFd73" BEL
        "main_state_FSM_FFd72" BEL "main_state_FSM_FFd71" BEL
        "main_state_FSM_FFd70" BEL "main_state_FSM_FFd69" BEL
        "main_state_FSM_FFd68" BEL "main_state_FSM_FFd67" BEL
        "main_state_FSM_FFd66" BEL "main_state_FSM_FFd65" BEL
        "main_state_FSM_FFd64" BEL "main_state_FSM_FFd63" BEL
        "main_state_FSM_FFd62" BEL "main_state_FSM_FFd61" BEL
        "main_state_FSM_FFd60" BEL "main_state_FSM_FFd59" BEL
        "main_state_FSM_FFd58" BEL "main_state_FSM_FFd57" BEL
        "main_state_FSM_FFd56" BEL "main_state_FSM_FFd55" BEL
        "main_state_FSM_FFd54" BEL "main_state_FSM_FFd53" BEL
        "main_state_FSM_FFd52" BEL "main_state_FSM_FFd51" BEL
        "main_state_FSM_FFd50" BEL "main_state_FSM_FFd49" BEL
        "main_state_FSM_FFd48" BEL "main_state_FSM_FFd47" BEL
        "main_state_FSM_FFd46" BEL "main_state_FSM_FFd45" BEL
        "main_state_FSM_FFd44" BEL "main_state_FSM_FFd43" BEL
        "main_state_FSM_FFd42" BEL "main_state_FSM_FFd41" BEL
        "main_state_FSM_FFd40" BEL "main_state_FSM_FFd39" BEL
        "main_state_FSM_FFd38" BEL "main_state_FSM_FFd37" BEL
        "main_state_FSM_FFd36" BEL "main_state_FSM_FFd35" BEL
        "main_state_FSM_FFd34" BEL "main_state_FSM_FFd33" BEL
        "main_state_FSM_FFd32" BEL "main_state_FSM_FFd31" BEL
        "main_state_FSM_FFd30" BEL "main_state_FSM_FFd29" BEL
        "main_state_FSM_FFd28" BEL "main_state_FSM_FFd27" BEL
        "main_state_FSM_FFd26" BEL "main_state_FSM_FFd25" BEL
        "main_state_FSM_FFd24" BEL "main_state_FSM_FFd23" BEL
        "main_state_FSM_FFd22" BEL "main_state_FSM_FFd21" BEL
        "main_state_FSM_FFd20" BEL "main_state_FSM_FFd19" BEL
        "main_state_FSM_FFd18" BEL "main_state_FSM_FFd17" BEL
        "main_state_FSM_FFd16" BEL "main_state_FSM_FFd15" BEL
        "main_state_FSM_FFd14" BEL "main_state_FSM_FFd13" BEL
        "main_state_FSM_FFd12" BEL "main_state_FSM_FFd11" BEL
        "main_state_FSM_FFd10" BEL "main_state_FSM_FFd9" BEL
        "main_state_FSM_FFd8" BEL "main_state_FSM_FFd7" BEL
        "main_state_FSM_FFd6" BEL "main_state_FSM_FFd5" BEL
        "main_state_FSM_FFd4" BEL "main_state_FSM_FFd3" BEL
        "main_state_FSM_FFd2" BEL "main_state_FSM_FFd1" BEL
        "deserializer/TTL_parallel_exp_15" BEL
        "deserializer/TTL_parallel_exp_14" BEL
        "deserializer/TTL_parallel_exp_13" BEL
        "deserializer/TTL_parallel_exp_12" BEL
        "deserializer/TTL_parallel_exp_11" BEL
        "deserializer/TTL_parallel_exp_10" BEL
        "deserializer/TTL_parallel_exp_9" BEL
        "deserializer/TTL_parallel_exp_8" BEL
        "deserializer/TTL_parallel_exp_7" BEL
        "deserializer/TTL_parallel_exp_6" BEL
        "deserializer/TTL_parallel_exp_5" BEL
        "deserializer/TTL_parallel_exp_4" BEL
        "deserializer/TTL_parallel_exp_3" BEL
        "deserializer/TTL_parallel_exp_2" BEL
        "deserializer/TTL_parallel_exp_1" BEL
        "deserializer/TTL_parallel_exp_0" BEL "deserializer/TTL_save_exp_15"
        BEL "deserializer/TTL_save_exp_14" BEL "deserializer/TTL_save_exp_13"
        BEL "deserializer/TTL_save_exp_12" BEL "deserializer/TTL_save_exp_11"
        BEL "deserializer/TTL_save_exp_10" BEL "deserializer/TTL_save_exp_9"
        BEL "deserializer/TTL_save_exp_8" BEL "deserializer/TTL_save_exp_7"
        BEL "deserializer/TTL_save_exp_6" BEL "deserializer/TTL_save_exp_5"
        BEL "deserializer/TTL_save_exp_4" BEL "deserializer/TTL_save_exp_3"
        BEL "deserializer/TTL_save_exp_2" BEL "deserializer/TTL_save_exp_1"
        BEL "deserializer/TTL_save_exp_0" BEL "deserializer/serial_LOAD" BEL
        "deserializer/serial_CLK" BEL "analog_out_sequencer_1/trigger_in" BEL
        "analog_out_sequencer_1/DAC_out_15" BEL
        "analog_out_sequencer_1/DAC_out_14" BEL
        "analog_out_sequencer_1/DAC_out_13" BEL
        "analog_out_sequencer_1/DAC_out_12" BEL
        "analog_out_sequencer_1/DAC_out_11" BEL
        "analog_out_sequencer_1/DAC_out_10" BEL
        "analog_out_sequencer_1/DAC_out_9" BEL
        "analog_out_sequencer_1/DAC_out_8" BEL
        "analog_out_sequencer_1/DAC_out_7" BEL
        "analog_out_sequencer_1/DAC_out_6" BEL
        "analog_out_sequencer_1/DAC_out_5" BEL
        "analog_out_sequencer_1/DAC_out_4" BEL
        "analog_out_sequencer_1/DAC_out_3" BEL
        "analog_out_sequencer_1/DAC_out_2" BEL
        "analog_out_sequencer_1/DAC_out_1" BEL
        "analog_out_sequencer_1/DAC_out_0" BEL
        "analog_out_sequencer_1/stim_counter_7" BEL
        "analog_out_sequencer_1/stim_counter_6" BEL
        "analog_out_sequencer_1/stim_counter_5" BEL
        "analog_out_sequencer_1/stim_counter_4" BEL
        "analog_out_sequencer_1/stim_counter_3" BEL
        "analog_out_sequencer_1/stim_counter_2" BEL
        "analog_out_sequencer_1/stim_counter_1" BEL
        "analog_out_sequencer_1/stim_counter_0" BEL
        "analog_out_sequencer_1/counter_15" BEL
        "analog_out_sequencer_1/counter_14" BEL
        "analog_out_sequencer_1/counter_13" BEL
        "analog_out_sequencer_1/counter_12" BEL
        "analog_out_sequencer_1/counter_11" BEL
        "analog_out_sequencer_1/counter_10" BEL
        "analog_out_sequencer_1/counter_9" BEL
        "analog_out_sequencer_1/counter_8" BEL
        "analog_out_sequencer_1/counter_7" BEL
        "analog_out_sequencer_1/counter_6" BEL
        "analog_out_sequencer_1/counter_5" BEL
        "analog_out_sequencer_1/counter_4" BEL
        "analog_out_sequencer_1/counter_3" BEL
        "analog_out_sequencer_1/counter_2" BEL
        "analog_out_sequencer_1/counter_1" BEL
        "analog_out_sequencer_1/counter_0" BEL
        "analog_out_sequencer_1/waiting_for_edge" BEL
        "analog_out_sequencer_1/waiting_for_trigger" BEL
        "analog_out_sequencer_2/trigger_in" BEL
        "analog_out_sequencer_2/DAC_out_15" BEL
        "analog_out_sequencer_2/DAC_out_14" BEL
        "analog_out_sequencer_2/DAC_out_13" BEL
        "analog_out_sequencer_2/DAC_out_12" BEL
        "analog_out_sequencer_2/DAC_out_11" BEL
        "analog_out_sequencer_2/DAC_out_10" BEL
        "analog_out_sequencer_2/DAC_out_9" BEL
        "analog_out_sequencer_2/DAC_out_8" BEL
        "analog_out_sequencer_2/DAC_out_7" BEL
        "analog_out_sequencer_2/DAC_out_6" BEL
        "analog_out_sequencer_2/DAC_out_5" BEL
        "analog_out_sequencer_2/DAC_out_4" BEL
        "analog_out_sequencer_2/DAC_out_3" BEL
        "analog_out_sequencer_2/DAC_out_2" BEL
        "analog_out_sequencer_2/DAC_out_1" BEL
        "analog_out_sequencer_2/DAC_out_0" BEL
        "analog_out_sequencer_2/stim_counter_7" BEL
        "analog_out_sequencer_2/stim_counter_6" BEL
        "analog_out_sequencer_2/stim_counter_5" BEL
        "analog_out_sequencer_2/stim_counter_4" BEL
        "analog_out_sequencer_2/stim_counter_3" BEL
        "analog_out_sequencer_2/stim_counter_2" BEL
        "analog_out_sequencer_2/stim_counter_1" BEL
        "analog_out_sequencer_2/stim_counter_0" BEL
        "analog_out_sequencer_2/counter_15" BEL
        "analog_out_sequencer_2/counter_14" BEL
        "analog_out_sequencer_2/counter_13" BEL
        "analog_out_sequencer_2/counter_12" BEL
        "analog_out_sequencer_2/counter_11" BEL
        "analog_out_sequencer_2/counter_10" BEL
        "analog_out_sequencer_2/counter_9" BEL
        "analog_out_sequencer_2/counter_8" BEL
        "analog_out_sequencer_2/counter_7" BEL
        "analog_out_sequencer_2/counter_6" BEL
        "analog_out_sequencer_2/counter_5" BEL
        "analog_out_sequencer_2/counter_4" BEL
        "analog_out_sequencer_2/counter_3" BEL
        "analog_out_sequencer_2/counter_2" BEL
        "analog_out_sequencer_2/counter_1" BEL
        "analog_out_sequencer_2/counter_0" BEL
        "analog_out_sequencer_2/waiting_for_edge" BEL
        "analog_out_sequencer_2/waiting_for_trigger" BEL
        "analog_out_sequencer_3/trigger_in" BEL
        "analog_out_sequencer_3/DAC_out_15" BEL
        "analog_out_sequencer_3/DAC_out_14" BEL
        "analog_out_sequencer_3/DAC_out_13" BEL
        "analog_out_sequencer_3/DAC_out_12" BEL
        "analog_out_sequencer_3/DAC_out_11" BEL
        "analog_out_sequencer_3/DAC_out_10" BEL
        "analog_out_sequencer_3/DAC_out_9" BEL
        "analog_out_sequencer_3/DAC_out_8" BEL
        "analog_out_sequencer_3/DAC_out_7" BEL
        "analog_out_sequencer_3/DAC_out_6" BEL
        "analog_out_sequencer_3/DAC_out_5" BEL
        "analog_out_sequencer_3/DAC_out_4" BEL
        "analog_out_sequencer_3/DAC_out_3" BEL
        "analog_out_sequencer_3/DAC_out_2" BEL
        "analog_out_sequencer_3/DAC_out_1" BEL
        "analog_out_sequencer_3/DAC_out_0" BEL
        "analog_out_sequencer_3/stim_counter_7" BEL
        "analog_out_sequencer_3/stim_counter_6" BEL
        "analog_out_sequencer_3/stim_counter_5" BEL
        "analog_out_sequencer_3/stim_counter_4" BEL
        "analog_out_sequencer_3/stim_counter_3" BEL
        "analog_out_sequencer_3/stim_counter_2" BEL
        "analog_out_sequencer_3/stim_counter_1" BEL
        "analog_out_sequencer_3/stim_counter_0" BEL
        "analog_out_sequencer_3/counter_15" BEL
        "analog_out_sequencer_3/counter_14" BEL
        "analog_out_sequencer_3/counter_13" BEL
        "analog_out_sequencer_3/counter_12" BEL
        "analog_out_sequencer_3/counter_11" BEL
        "analog_out_sequencer_3/counter_10" BEL
        "analog_out_sequencer_3/counter_9" BEL
        "analog_out_sequencer_3/counter_8" BEL
        "analog_out_sequencer_3/counter_7" BEL
        "analog_out_sequencer_3/counter_6" BEL
        "analog_out_sequencer_3/counter_5" BEL
        "analog_out_sequencer_3/counter_4" BEL
        "analog_out_sequencer_3/counter_3" BEL
        "analog_out_sequencer_3/counter_2" BEL
        "analog_out_sequencer_3/counter_1" BEL
        "analog_out_sequencer_3/counter_0" BEL
        "analog_out_sequencer_3/waiting_for_edge" BEL
        "analog_out_sequencer_3/waiting_for_trigger" BEL
        "analog_out_sequencer_4/trigger_in" BEL
        "analog_out_sequencer_4/DAC_out_15" BEL
        "analog_out_sequencer_4/DAC_out_14" BEL
        "analog_out_sequencer_4/DAC_out_13" BEL
        "analog_out_sequencer_4/DAC_out_12" BEL
        "analog_out_sequencer_4/DAC_out_11" BEL
        "analog_out_sequencer_4/DAC_out_10" BEL
        "analog_out_sequencer_4/DAC_out_9" BEL
        "analog_out_sequencer_4/DAC_out_8" BEL
        "analog_out_sequencer_4/DAC_out_7" BEL
        "analog_out_sequencer_4/DAC_out_6" BEL
        "analog_out_sequencer_4/DAC_out_5" BEL
        "analog_out_sequencer_4/DAC_out_4" BEL
        "analog_out_sequencer_4/DAC_out_3" BEL
        "analog_out_sequencer_4/DAC_out_2" BEL
        "analog_out_sequencer_4/DAC_out_1" BEL
        "analog_out_sequencer_4/DAC_out_0" BEL
        "analog_out_sequencer_4/stim_counter_7" BEL
        "analog_out_sequencer_4/stim_counter_6" BEL
        "analog_out_sequencer_4/stim_counter_5" BEL
        "analog_out_sequencer_4/stim_counter_4" BEL
        "analog_out_sequencer_4/stim_counter_3" BEL
        "analog_out_sequencer_4/stim_counter_2" BEL
        "analog_out_sequencer_4/stim_counter_1" BEL
        "analog_out_sequencer_4/stim_counter_0" BEL
        "analog_out_sequencer_4/counter_15" BEL
        "analog_out_sequencer_4/counter_14" BEL
        "analog_out_sequencer_4/counter_13" BEL
        "analog_out_sequencer_4/counter_12" BEL
        "analog_out_sequencer_4/counter_11" BEL
        "analog_out_sequencer_4/counter_10" BEL
        "analog_out_sequencer_4/counter_9" BEL
        "analog_out_sequencer_4/counter_8" BEL
        "analog_out_sequencer_4/counter_7" BEL
        "analog_out_sequencer_4/counter_6" BEL
        "analog_out_sequencer_4/counter_5" BEL
        "analog_out_sequencer_4/counter_4" BEL
        "analog_out_sequencer_4/counter_3" BEL
        "analog_out_sequencer_4/counter_2" BEL
        "analog_out_sequencer_4/counter_1" BEL
        "analog_out_sequencer_4/counter_0" BEL
        "analog_out_sequencer_4/waiting_for_edge" BEL
        "analog_out_sequencer_4/waiting_for_trigger" BEL
        "analog_out_sequencer_5/trigger_in" BEL
        "analog_out_sequencer_5/DAC_out_15" BEL
        "analog_out_sequencer_5/DAC_out_14" BEL
        "analog_out_sequencer_5/DAC_out_13" BEL
        "analog_out_sequencer_5/DAC_out_12" BEL
        "analog_out_sequencer_5/DAC_out_11" BEL
        "analog_out_sequencer_5/DAC_out_10" BEL
        "analog_out_sequencer_5/DAC_out_9" BEL
        "analog_out_sequencer_5/DAC_out_8" BEL
        "analog_out_sequencer_5/DAC_out_7" BEL
        "analog_out_sequencer_5/DAC_out_6" BEL
        "analog_out_sequencer_5/DAC_out_5" BEL
        "analog_out_sequencer_5/DAC_out_4" BEL
        "analog_out_sequencer_5/DAC_out_3" BEL
        "analog_out_sequencer_5/DAC_out_2" BEL
        "analog_out_sequencer_5/DAC_out_1" BEL
        "analog_out_sequencer_5/DAC_out_0" BEL
        "analog_out_sequencer_5/stim_counter_7" BEL
        "analog_out_sequencer_5/stim_counter_6" BEL
        "analog_out_sequencer_5/stim_counter_5" BEL
        "analog_out_sequencer_5/stim_counter_4" BEL
        "analog_out_sequencer_5/stim_counter_3" BEL
        "analog_out_sequencer_5/stim_counter_2" BEL
        "analog_out_sequencer_5/stim_counter_1" BEL
        "analog_out_sequencer_5/stim_counter_0" BEL
        "analog_out_sequencer_5/counter_15" BEL
        "analog_out_sequencer_5/counter_14" BEL
        "analog_out_sequencer_5/counter_13" BEL
        "analog_out_sequencer_5/counter_12" BEL
        "analog_out_sequencer_5/counter_11" BEL
        "analog_out_sequencer_5/counter_10" BEL
        "analog_out_sequencer_5/counter_9" BEL
        "analog_out_sequencer_5/counter_8" BEL
        "analog_out_sequencer_5/counter_7" BEL
        "analog_out_sequencer_5/counter_6" BEL
        "analog_out_sequencer_5/counter_5" BEL
        "analog_out_sequencer_5/counter_4" BEL
        "analog_out_sequencer_5/counter_3" BEL
        "analog_out_sequencer_5/counter_2" BEL
        "analog_out_sequencer_5/counter_1" BEL
        "analog_out_sequencer_5/counter_0" BEL
        "analog_out_sequencer_5/waiting_for_edge" BEL
        "analog_out_sequencer_5/waiting_for_trigger" BEL
        "analog_out_sequencer_6/trigger_in" BEL
        "analog_out_sequencer_6/DAC_out_15" BEL
        "analog_out_sequencer_6/DAC_out_14" BEL
        "analog_out_sequencer_6/DAC_out_13" BEL
        "analog_out_sequencer_6/DAC_out_12" BEL
        "analog_out_sequencer_6/DAC_out_11" BEL
        "analog_out_sequencer_6/DAC_out_10" BEL
        "analog_out_sequencer_6/DAC_out_9" BEL
        "analog_out_sequencer_6/DAC_out_8" BEL
        "analog_out_sequencer_6/DAC_out_7" BEL
        "analog_out_sequencer_6/DAC_out_6" BEL
        "analog_out_sequencer_6/DAC_out_5" BEL
        "analog_out_sequencer_6/DAC_out_4" BEL
        "analog_out_sequencer_6/DAC_out_3" BEL
        "analog_out_sequencer_6/DAC_out_2" BEL
        "analog_out_sequencer_6/DAC_out_1" BEL
        "analog_out_sequencer_6/DAC_out_0" BEL
        "analog_out_sequencer_6/stim_counter_7" BEL
        "analog_out_sequencer_6/stim_counter_6" BEL
        "analog_out_sequencer_6/stim_counter_5" BEL
        "analog_out_sequencer_6/stim_counter_4" BEL
        "analog_out_sequencer_6/stim_counter_3" BEL
        "analog_out_sequencer_6/stim_counter_2" BEL
        "analog_out_sequencer_6/stim_counter_1" BEL
        "analog_out_sequencer_6/stim_counter_0" BEL
        "analog_out_sequencer_6/counter_15" BEL
        "analog_out_sequencer_6/counter_14" BEL
        "analog_out_sequencer_6/counter_13" BEL
        "analog_out_sequencer_6/counter_12" BEL
        "analog_out_sequencer_6/counter_11" BEL
        "analog_out_sequencer_6/counter_10" BEL
        "analog_out_sequencer_6/counter_9" BEL
        "analog_out_sequencer_6/counter_8" BEL
        "analog_out_sequencer_6/counter_7" BEL
        "analog_out_sequencer_6/counter_6" BEL
        "analog_out_sequencer_6/counter_5" BEL
        "analog_out_sequencer_6/counter_4" BEL
        "analog_out_sequencer_6/counter_3" BEL
        "analog_out_sequencer_6/counter_2" BEL
        "analog_out_sequencer_6/counter_1" BEL
        "analog_out_sequencer_6/counter_0" BEL
        "analog_out_sequencer_6/waiting_for_edge" BEL
        "analog_out_sequencer_6/waiting_for_trigger" BEL
        "analog_out_sequencer_7/trigger_in" BEL
        "analog_out_sequencer_7/DAC_out_15" BEL
        "analog_out_sequencer_7/DAC_out_14" BEL
        "analog_out_sequencer_7/DAC_out_13" BEL
        "analog_out_sequencer_7/DAC_out_12" BEL
        "analog_out_sequencer_7/DAC_out_11" BEL
        "analog_out_sequencer_7/DAC_out_10" BEL
        "analog_out_sequencer_7/DAC_out_9" BEL
        "analog_out_sequencer_7/DAC_out_8" BEL
        "analog_out_sequencer_7/DAC_out_7" BEL
        "analog_out_sequencer_7/DAC_out_6" BEL
        "analog_out_sequencer_7/DAC_out_5" BEL
        "analog_out_sequencer_7/DAC_out_4" BEL
        "analog_out_sequencer_7/DAC_out_3" BEL
        "analog_out_sequencer_7/DAC_out_2" BEL
        "analog_out_sequencer_7/DAC_out_1" BEL
        "analog_out_sequencer_7/DAC_out_0" BEL
        "analog_out_sequencer_7/stim_counter_7" BEL
        "analog_out_sequencer_7/stim_counter_6" BEL
        "analog_out_sequencer_7/stim_counter_5" BEL
        "analog_out_sequencer_7/stim_counter_4" BEL
        "analog_out_sequencer_7/stim_counter_3" BEL
        "analog_out_sequencer_7/stim_counter_2" BEL
        "analog_out_sequencer_7/stim_counter_1" BEL
        "analog_out_sequencer_7/stim_counter_0" BEL
        "analog_out_sequencer_7/counter_15" BEL
        "analog_out_sequencer_7/counter_14" BEL
        "analog_out_sequencer_7/counter_13" BEL
        "analog_out_sequencer_7/counter_12" BEL
        "analog_out_sequencer_7/counter_11" BEL
        "analog_out_sequencer_7/counter_10" BEL
        "analog_out_sequencer_7/counter_9" BEL
        "analog_out_sequencer_7/counter_8" BEL
        "analog_out_sequencer_7/counter_7" BEL
        "analog_out_sequencer_7/counter_6" BEL
        "analog_out_sequencer_7/counter_5" BEL
        "analog_out_sequencer_7/counter_4" BEL
        "analog_out_sequencer_7/counter_3" BEL
        "analog_out_sequencer_7/counter_2" BEL
        "analog_out_sequencer_7/counter_1" BEL
        "analog_out_sequencer_7/counter_0" BEL
        "analog_out_sequencer_7/waiting_for_edge" BEL
        "analog_out_sequencer_7/waiting_for_trigger" BEL
        "analog_out_sequencer_8/trigger_in" BEL
        "analog_out_sequencer_8/DAC_out_15" BEL
        "analog_out_sequencer_8/DAC_out_14" BEL
        "analog_out_sequencer_8/DAC_out_13" BEL
        "analog_out_sequencer_8/DAC_out_12" BEL
        "analog_out_sequencer_8/DAC_out_11" BEL
        "analog_out_sequencer_8/DAC_out_10" BEL
        "analog_out_sequencer_8/DAC_out_9" BEL
        "analog_out_sequencer_8/DAC_out_8" BEL
        "analog_out_sequencer_8/DAC_out_7" BEL
        "analog_out_sequencer_8/DAC_out_6" BEL
        "analog_out_sequencer_8/DAC_out_5" BEL
        "analog_out_sequencer_8/DAC_out_4" BEL
        "analog_out_sequencer_8/DAC_out_3" BEL
        "analog_out_sequencer_8/DAC_out_2" BEL
        "analog_out_sequencer_8/DAC_out_1" BEL
        "analog_out_sequencer_8/DAC_out_0" BEL
        "analog_out_sequencer_8/stim_counter_7" BEL
        "analog_out_sequencer_8/stim_counter_6" BEL
        "analog_out_sequencer_8/stim_counter_5" BEL
        "analog_out_sequencer_8/stim_counter_4" BEL
        "analog_out_sequencer_8/stim_counter_3" BEL
        "analog_out_sequencer_8/stim_counter_2" BEL
        "analog_out_sequencer_8/stim_counter_1" BEL
        "analog_out_sequencer_8/stim_counter_0" BEL
        "analog_out_sequencer_8/counter_15" BEL
        "analog_out_sequencer_8/counter_14" BEL
        "analog_out_sequencer_8/counter_13" BEL
        "analog_out_sequencer_8/counter_12" BEL
        "analog_out_sequencer_8/counter_11" BEL
        "analog_out_sequencer_8/counter_10" BEL
        "analog_out_sequencer_8/counter_9" BEL
        "analog_out_sequencer_8/counter_8" BEL
        "analog_out_sequencer_8/counter_7" BEL
        "analog_out_sequencer_8/counter_6" BEL
        "analog_out_sequencer_8/counter_5" BEL
        "analog_out_sequencer_8/counter_4" BEL
        "analog_out_sequencer_8/counter_3" BEL
        "analog_out_sequencer_8/counter_2" BEL
        "analog_out_sequencer_8/counter_1" BEL
        "analog_out_sequencer_8/counter_0" BEL
        "analog_out_sequencer_8/waiting_for_edge" BEL
        "analog_out_sequencer_8/waiting_for_trigger" BEL
        "digout_sequencer_1/Mram_counter16" BEL
        "digout_sequencer_1/Mram_counter15" BEL
        "digout_sequencer_1/Mram_counter13" BEL
        "digout_sequencer_1/Mram_counter12" BEL
        "digout_sequencer_1/Mram_counter14" BEL
        "digout_sequencer_1/Mram_counter11" BEL
        "digout_sequencer_1/Mram_counter10" BEL
        "digout_sequencer_1/Mram_counter8" BEL
        "digout_sequencer_1/Mram_counter7" BEL
        "digout_sequencer_1/Mram_counter9" BEL
        "digout_sequencer_1/Mram_counter6" BEL
        "digout_sequencer_1/Mram_counter5" BEL
        "digout_sequencer_1/Mram_counter3" BEL
        "digout_sequencer_1/Mram_counter2" BEL
        "digout_sequencer_1/Mram_counter4" BEL
        "digout_sequencer_1/Mram_counter1" BEL
        "digout_sequencer_1/Mram_stim_counter8" BEL
        "digout_sequencer_1/Mram_stim_counter7" BEL
        "digout_sequencer_1/Mram_stim_counter6" BEL
        "digout_sequencer_1/Mram_stim_counter4" BEL
        "digout_sequencer_1/Mram_stim_counter3" BEL
        "digout_sequencer_1/Mram_stim_counter5" BEL
        "digout_sequencer_1/Mram_stim_counter2" BEL
        "digout_sequencer_1/Mram_stim_counter1" BEL
        "digout_sequencer_1/trigger_in_15" BEL
        "digout_sequencer_1/trigger_in_14" BEL
        "digout_sequencer_1/trigger_in_13" BEL
        "digout_sequencer_1/trigger_in_12" BEL
        "digout_sequencer_1/trigger_in_11" BEL
        "digout_sequencer_1/trigger_in_10" BEL
        "digout_sequencer_1/trigger_in_9" BEL
        "digout_sequencer_1/trigger_in_8" BEL
        "digout_sequencer_1/trigger_in_7" BEL
        "digout_sequencer_1/trigger_in_6" BEL
        "digout_sequencer_1/trigger_in_5" BEL
        "digout_sequencer_1/trigger_in_4" BEL
        "digout_sequencer_1/trigger_in_3" BEL
        "digout_sequencer_1/trigger_in_2" BEL
        "digout_sequencer_1/trigger_in_1" BEL
        "digout_sequencer_1/trigger_in_0" BEL
        "digout_sequencer_1/waiting_for_edge_15" BEL
        "digout_sequencer_1/waiting_for_edge_14" BEL
        "digout_sequencer_1/waiting_for_edge_13" BEL
        "digout_sequencer_1/waiting_for_edge_12" BEL
        "digout_sequencer_1/waiting_for_edge_11" BEL
        "digout_sequencer_1/waiting_for_edge_10" BEL
        "digout_sequencer_1/waiting_for_edge_9" BEL
        "digout_sequencer_1/waiting_for_edge_8" BEL
        "digout_sequencer_1/waiting_for_edge_7" BEL
        "digout_sequencer_1/waiting_for_edge_6" BEL
        "digout_sequencer_1/waiting_for_edge_5" BEL
        "digout_sequencer_1/waiting_for_edge_4" BEL
        "digout_sequencer_1/waiting_for_edge_3" BEL
        "digout_sequencer_1/waiting_for_edge_2" BEL
        "digout_sequencer_1/waiting_for_edge_1" BEL
        "digout_sequencer_1/waiting_for_edge_0" BEL
        "digout_sequencer_1/waiting_for_trigger_15" BEL
        "digout_sequencer_1/waiting_for_trigger_14" BEL
        "digout_sequencer_1/waiting_for_trigger_13" BEL
        "digout_sequencer_1/waiting_for_trigger_12" BEL
        "digout_sequencer_1/waiting_for_trigger_11" BEL
        "digout_sequencer_1/waiting_for_trigger_10" BEL
        "digout_sequencer_1/waiting_for_trigger_9" BEL
        "digout_sequencer_1/waiting_for_trigger_8" BEL
        "digout_sequencer_1/waiting_for_trigger_7" BEL
        "digout_sequencer_1/waiting_for_trigger_6" BEL
        "digout_sequencer_1/waiting_for_trigger_5" BEL
        "digout_sequencer_1/waiting_for_trigger_4" BEL
        "digout_sequencer_1/waiting_for_trigger_3" BEL
        "digout_sequencer_1/waiting_for_trigger_2" BEL
        "digout_sequencer_1/waiting_for_trigger_1" BEL
        "digout_sequencer_1/waiting_for_trigger_0" BEL
        "digout_sequencer_1/digout_15" BEL "digout_sequencer_1/digout_14" BEL
        "digout_sequencer_1/digout_13" BEL "digout_sequencer_1/digout_12" BEL
        "digout_sequencer_1/digout_11" BEL "digout_sequencer_1/digout_10" BEL
        "digout_sequencer_1/digout_9" BEL "digout_sequencer_1/digout_8" BEL
        "digout_sequencer_1/digout_7" BEL "digout_sequencer_1/digout_6" BEL
        "digout_sequencer_1/digout_5" BEL "digout_sequencer_1/digout_4" BEL
        "digout_sequencer_1/digout_3" BEL "digout_sequencer_1/digout_2" BEL
        "digout_sequencer_1/digout_1" BEL "digout_sequencer_1/digout_0" BEL
        "DAC_output_8/state_clk" BEL "DAC_output_8/DAC_DIN" BEL
        "DAC_output_7/DAC_DIN" BEL "DAC_output_6/DAC_DIN" BEL
        "DAC_output_5/DAC_DIN" BEL "DAC_output_4/DAC_DIN" BEL
        "DAC_output_3/DAC_DIN" BEL "DAC_output_2/DAC_DIN" BEL
        "DAC_output_1/DAC_SYNC" BEL "DAC_output_1/DAC_DIN" BEL
        "DAC_output_1/DAC_SCLK" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" BEL
        "ti41/trigff0_0" BEL "ti41/trigff0_1" BEL "ti41/trigff1_0" BEL
        "ti41/trigff1_1" BEL "ti41/ep_trigger_0" BEL "ti41/ep_trigger_1" BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        PIN
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN "DAC_output_1/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_2/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_3/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_4/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_5/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_6/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_7/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_8/multiplier_1/blk00000003_pins<92>";
TIMEGRP variable_freq_clk_generator_inst_clkout_i = BEL "sample_CLK_out" BEL
        "max_timestep_0" BEL "max_timestep_1" BEL "max_timestep_2" BEL
        "max_timestep_3" BEL "max_timestep_4" BEL "max_timestep_5" BEL
        "max_timestep_6" BEL "max_timestep_7" BEL "max_timestep_8" BEL
        "max_timestep_9" BEL "max_timestep_10" BEL "max_timestep_11" BEL
        "max_timestep_12" BEL "max_timestep_13" BEL "max_timestep_14" BEL
        "max_timestep_15" BEL "max_timestep_16" BEL "max_timestep_17" BEL
        "max_timestep_18" BEL "max_timestep_19" BEL "max_timestep_20" BEL
        "max_timestep_21" BEL "max_timestep_22" BEL "max_timestep_23" BEL
        "max_timestep_24" BEL "max_timestep_25" BEL "max_timestep_26" BEL
        "max_timestep_27" BEL "max_timestep_28" BEL "max_timestep_29" BEL
        "max_timestep_30" BEL "max_timestep_31" BEL "timestamp_0" BEL
        "timestamp_1" BEL "timestamp_2" BEL "timestamp_3" BEL "timestamp_4"
        BEL "timestamp_5" BEL "timestamp_6" BEL "timestamp_7" BEL
        "timestamp_8" BEL "timestamp_9" BEL "timestamp_10" BEL "timestamp_11"
        BEL "timestamp_12" BEL "timestamp_13" BEL "timestamp_14" BEL
        "timestamp_15" BEL "timestamp_16" BEL "timestamp_17" BEL
        "timestamp_18" BEL "timestamp_19" BEL "timestamp_20" BEL
        "timestamp_21" BEL "timestamp_22" BEL "timestamp_23" BEL
        "timestamp_24" BEL "timestamp_25" BEL "timestamp_26" BEL
        "timestamp_27" BEL "timestamp_28" BEL "timestamp_29" BEL
        "timestamp_30" BEL "timestamp_31" BEL "channel_0" BEL "channel_1" BEL
        "channel_2" BEL "channel_3" BEL "channel_4" BEL "channel_5" BEL "SCLK"
        BEL "MOSI_A1" BEL "MOSI_B1" BEL "MOSI_A2" BEL "MOSI_C1" BEL "MOSI_D1"
        BEL "MOSI_B2" BEL "MOSI_C2" BEL "MOSI_D2" BEL "FIFO_data_in_0" BEL
        "FIFO_data_in_1" BEL "FIFO_data_in_2" BEL "FIFO_data_in_3" BEL
        "FIFO_data_in_4" BEL "FIFO_data_in_5" BEL "FIFO_data_in_6" BEL
        "FIFO_data_in_7" BEL "FIFO_data_in_8" BEL "FIFO_data_in_9" BEL
        "FIFO_data_in_10" BEL "FIFO_data_in_11" BEL "FIFO_data_in_12" BEL
        "FIFO_data_in_13" BEL "FIFO_data_in_14" BEL "FIFO_data_in_15" BEL
        "CS_b" BEL "FIFO_write_to" BEL "shutdown" BEL "channel_MISO_0" BEL
        "channel_MISO_1" BEL "channel_MISO_2" BEL "channel_MISO_3" BEL
        "channel_MISO_4" BEL "channel_MISO_5" BEL "aux_cmd_index_1_0" BEL
        "aux_cmd_index_1_1" BEL "aux_cmd_index_1_2" BEL "aux_cmd_index_1_3"
        BEL "aux_cmd_index_1_4" BEL "aux_cmd_index_1_5" BEL
        "aux_cmd_index_1_6" BEL "aux_cmd_index_1_7" BEL "aux_cmd_index_1_8"
        BEL "aux_cmd_index_1_9" BEL "aux_cmd_index_1_10" BEL
        "aux_cmd_index_1_11" BEL "aux_cmd_index_1_12" BEL "aux_cmd_index_2_0"
        BEL "aux_cmd_index_2_1" BEL "aux_cmd_index_2_2" BEL
        "aux_cmd_index_2_3" BEL "aux_cmd_index_2_4" BEL "aux_cmd_index_2_5"
        BEL "aux_cmd_index_2_6" BEL "aux_cmd_index_2_7" BEL
        "aux_cmd_index_2_8" BEL "aux_cmd_index_2_9" BEL "aux_cmd_index_2_10"
        BEL "aux_cmd_index_2_11" BEL "aux_cmd_index_2_12" BEL
        "aux_cmd_index_3_0" BEL "aux_cmd_index_3_1" BEL "aux_cmd_index_3_2"
        BEL "aux_cmd_index_3_3" BEL "aux_cmd_index_3_4" BEL
        "aux_cmd_index_3_5" BEL "aux_cmd_index_3_6" BEL "aux_cmd_index_3_7"
        BEL "aux_cmd_index_3_8" BEL "aux_cmd_index_3_9" BEL
        "aux_cmd_index_3_10" BEL "aux_cmd_index_3_11" BEL "aux_cmd_index_3_12"
        BEL "max_aux_cmd_index_2_0" BEL "max_aux_cmd_index_2_1" BEL
        "max_aux_cmd_index_2_2" BEL "max_aux_cmd_index_2_3" BEL
        "max_aux_cmd_index_2_4" BEL "max_aux_cmd_index_2_5" BEL
        "max_aux_cmd_index_2_6" BEL "max_aux_cmd_index_2_7" BEL
        "max_aux_cmd_index_2_8" BEL "max_aux_cmd_index_2_9" BEL
        "max_aux_cmd_index_2_10" BEL "max_aux_cmd_index_2_11" BEL
        "max_aux_cmd_index_2_12" BEL "aux_cmd_index_4_0" BEL
        "aux_cmd_index_4_1" BEL "aux_cmd_index_4_2" BEL "aux_cmd_index_4_3"
        BEL "aux_cmd_index_4_4" BEL "aux_cmd_index_4_5" BEL
        "aux_cmd_index_4_6" BEL "aux_cmd_index_4_7" BEL "aux_cmd_index_4_8"
        BEL "aux_cmd_index_4_9" BEL "aux_cmd_index_4_10" BEL
        "aux_cmd_index_4_11" BEL "aux_cmd_index_4_12" BEL
        "max_aux_cmd_index_1_0" BEL "max_aux_cmd_index_1_1" BEL
        "max_aux_cmd_index_1_2" BEL "max_aux_cmd_index_1_3" BEL
        "max_aux_cmd_index_1_4" BEL "max_aux_cmd_index_1_5" BEL
        "max_aux_cmd_index_1_6" BEL "max_aux_cmd_index_1_7" BEL
        "max_aux_cmd_index_1_8" BEL "max_aux_cmd_index_1_9" BEL
        "max_aux_cmd_index_1_10" BEL "max_aux_cmd_index_1_11" BEL
        "max_aux_cmd_index_1_12" BEL "max_aux_cmd_index_3_0" BEL
        "max_aux_cmd_index_3_1" BEL "max_aux_cmd_index_3_2" BEL
        "max_aux_cmd_index_3_3" BEL "max_aux_cmd_index_3_4" BEL
        "max_aux_cmd_index_3_5" BEL "max_aux_cmd_index_3_6" BEL
        "max_aux_cmd_index_3_7" BEL "max_aux_cmd_index_3_8" BEL
        "max_aux_cmd_index_3_9" BEL "max_aux_cmd_index_3_10" BEL
        "max_aux_cmd_index_3_11" BEL "max_aux_cmd_index_3_12" BEL
        "max_aux_cmd_index_4_0" BEL "max_aux_cmd_index_4_1" BEL
        "max_aux_cmd_index_4_2" BEL "max_aux_cmd_index_4_3" BEL
        "max_aux_cmd_index_4_4" BEL "max_aux_cmd_index_4_5" BEL
        "max_aux_cmd_index_4_6" BEL "max_aux_cmd_index_4_7" BEL
        "max_aux_cmd_index_4_8" BEL "max_aux_cmd_index_4_9" BEL
        "max_aux_cmd_index_4_10" BEL "max_aux_cmd_index_4_11" BEL
        "max_aux_cmd_index_4_12" BEL "DAC_pre_register_1_0" BEL
        "DAC_pre_register_1_1" BEL "DAC_pre_register_1_2" BEL
        "DAC_pre_register_1_3" BEL "DAC_pre_register_1_4" BEL
        "DAC_pre_register_1_5" BEL "DAC_pre_register_1_6" BEL
        "DAC_pre_register_1_7" BEL "DAC_pre_register_1_8" BEL
        "DAC_pre_register_1_9" BEL "DAC_pre_register_1_10" BEL
        "DAC_pre_register_1_11" BEL "DAC_pre_register_1_12" BEL
        "DAC_pre_register_1_13" BEL "DAC_pre_register_1_14" BEL
        "DAC_pre_register_1_15" BEL "DAC_pre_register_4_0" BEL
        "DAC_pre_register_4_1" BEL "DAC_pre_register_4_2" BEL
        "DAC_pre_register_4_3" BEL "DAC_pre_register_4_4" BEL
        "DAC_pre_register_4_5" BEL "DAC_pre_register_4_6" BEL
        "DAC_pre_register_4_7" BEL "DAC_pre_register_4_8" BEL
        "DAC_pre_register_4_9" BEL "DAC_pre_register_4_10" BEL
        "DAC_pre_register_4_11" BEL "DAC_pre_register_4_12" BEL
        "DAC_pre_register_4_13" BEL "DAC_pre_register_4_14" BEL
        "DAC_pre_register_4_15" BEL "DAC_pre_register_2_0" BEL
        "DAC_pre_register_2_1" BEL "DAC_pre_register_2_2" BEL
        "DAC_pre_register_2_3" BEL "DAC_pre_register_2_4" BEL
        "DAC_pre_register_2_5" BEL "DAC_pre_register_2_6" BEL
        "DAC_pre_register_2_7" BEL "DAC_pre_register_2_8" BEL
        "DAC_pre_register_2_9" BEL "DAC_pre_register_2_10" BEL
        "DAC_pre_register_2_11" BEL "DAC_pre_register_2_12" BEL
        "DAC_pre_register_2_13" BEL "DAC_pre_register_2_14" BEL
        "DAC_pre_register_2_15" BEL "DAC_pre_register_3_0" BEL
        "DAC_pre_register_3_1" BEL "DAC_pre_register_3_2" BEL
        "DAC_pre_register_3_3" BEL "DAC_pre_register_3_4" BEL
        "DAC_pre_register_3_5" BEL "DAC_pre_register_3_6" BEL
        "DAC_pre_register_3_7" BEL "DAC_pre_register_3_8" BEL
        "DAC_pre_register_3_9" BEL "DAC_pre_register_3_10" BEL
        "DAC_pre_register_3_11" BEL "DAC_pre_register_3_12" BEL
        "DAC_pre_register_3_13" BEL "DAC_pre_register_3_14" BEL
        "DAC_pre_register_3_15" BEL "DAC_pre_register_5_0" BEL
        "DAC_pre_register_5_1" BEL "DAC_pre_register_5_2" BEL
        "DAC_pre_register_5_3" BEL "DAC_pre_register_5_4" BEL
        "DAC_pre_register_5_5" BEL "DAC_pre_register_5_6" BEL
        "DAC_pre_register_5_7" BEL "DAC_pre_register_5_8" BEL
        "DAC_pre_register_5_9" BEL "DAC_pre_register_5_10" BEL
        "DAC_pre_register_5_11" BEL "DAC_pre_register_5_12" BEL
        "DAC_pre_register_5_13" BEL "DAC_pre_register_5_14" BEL
        "DAC_pre_register_5_15" BEL "DAC_pre_register_6_0" BEL
        "DAC_pre_register_6_1" BEL "DAC_pre_register_6_2" BEL
        "DAC_pre_register_6_3" BEL "DAC_pre_register_6_4" BEL
        "DAC_pre_register_6_5" BEL "DAC_pre_register_6_6" BEL
        "DAC_pre_register_6_7" BEL "DAC_pre_register_6_8" BEL
        "DAC_pre_register_6_9" BEL "DAC_pre_register_6_10" BEL
        "DAC_pre_register_6_11" BEL "DAC_pre_register_6_12" BEL
        "DAC_pre_register_6_13" BEL "DAC_pre_register_6_14" BEL
        "DAC_pre_register_6_15" BEL "DAC_pre_register_7_0" BEL
        "DAC_pre_register_7_1" BEL "DAC_pre_register_7_2" BEL
        "DAC_pre_register_7_3" BEL "DAC_pre_register_7_4" BEL
        "DAC_pre_register_7_5" BEL "DAC_pre_register_7_6" BEL
        "DAC_pre_register_7_7" BEL "DAC_pre_register_7_8" BEL
        "DAC_pre_register_7_9" BEL "DAC_pre_register_7_10" BEL
        "DAC_pre_register_7_11" BEL "DAC_pre_register_7_12" BEL
        "DAC_pre_register_7_13" BEL "DAC_pre_register_7_14" BEL
        "DAC_pre_register_7_15" BEL "DAC_pre_register_8_0" BEL
        "DAC_pre_register_8_1" BEL "DAC_pre_register_8_2" BEL
        "DAC_pre_register_8_3" BEL "DAC_pre_register_8_4" BEL
        "DAC_pre_register_8_5" BEL "DAC_pre_register_8_6" BEL
        "DAC_pre_register_8_7" BEL "DAC_pre_register_8_8" BEL
        "DAC_pre_register_8_9" BEL "DAC_pre_register_8_10" BEL
        "DAC_pre_register_8_11" BEL "DAC_pre_register_8_12" BEL
        "DAC_pre_register_8_13" BEL "DAC_pre_register_8_14" BEL
        "DAC_pre_register_8_15" BEL "SPI_running" BEL
        "DAC_reref_pre_register_0" BEL "DAC_reref_pre_register_1" BEL
        "DAC_reref_pre_register_2" BEL "DAC_reref_pre_register_3" BEL
        "DAC_reref_pre_register_4" BEL "DAC_reref_pre_register_5" BEL
        "DAC_reref_pre_register_6" BEL "DAC_reref_pre_register_7" BEL
        "DAC_reref_pre_register_8" BEL "DAC_reref_pre_register_9" BEL
        "DAC_reref_pre_register_10" BEL "DAC_reref_pre_register_11" BEL
        "DAC_reref_pre_register_12" BEL "DAC_reref_pre_register_13" BEL
        "DAC_reref_pre_register_14" BEL "DAC_reref_pre_register_15" BEL
        "extra_state_counter_0" BEL "extra_state_counter_1" BEL
        "extra_state_counter_2" BEL "extra_state_counter_3" BEL
        "extra_state_counter_4" BEL "extra_state_counter_5" BEL
        "extra_state_counter_6" BEL "extra_state_counter_7" BEL
        "extra_state_counter_8" BEL "extra_state_counter_9" BEL
        "extra_state_counter_10" BEL "extra_state_counter_11" BEL
        "extra_state_counter_12" BEL "extra_state_counter_13" BEL
        "extra_state_counter_14" BEL "extra_state_counter_15" BEL "in4x_A1_0"
        BEL "in4x_A1_1" BEL "in4x_A1_2" BEL "in4x_A1_3" BEL "in4x_A1_4" BEL
        "in4x_A1_5" BEL "in4x_A1_6" BEL "in4x_A1_7" BEL "in4x_A1_8" BEL
        "in4x_A1_9" BEL "in4x_A1_10" BEL "in4x_A1_11" BEL "in4x_A1_12" BEL
        "in4x_A1_13" BEL "in4x_A1_14" BEL "in4x_A1_15" BEL "in4x_A1_16" BEL
        "in4x_A1_17" BEL "in4x_A1_18" BEL "in4x_A1_19" BEL "in4x_A1_20" BEL
        "in4x_A1_21" BEL "in4x_A1_22" BEL "in4x_A1_23" BEL "in4x_A1_24" BEL
        "in4x_A1_25" BEL "in4x_A1_26" BEL "in4x_A1_27" BEL "in4x_A1_28" BEL
        "in4x_A1_29" BEL "in4x_A1_30" BEL "in4x_A1_31" BEL "in4x_A1_32" BEL
        "in4x_A1_33" BEL "in4x_A1_34" BEL "in4x_A1_35" BEL "in4x_A1_36" BEL
        "in4x_A1_37" BEL "in4x_A1_38" BEL "in4x_A1_39" BEL "in4x_A1_40" BEL
        "in4x_A1_41" BEL "in4x_A1_42" BEL "in4x_A1_43" BEL "in4x_A1_44" BEL
        "in4x_A1_45" BEL "in4x_A1_46" BEL "in4x_A1_47" BEL "in4x_A1_48" BEL
        "in4x_A1_49" BEL "in4x_A1_50" BEL "in4x_A1_51" BEL "in4x_A1_52" BEL
        "in4x_A1_53" BEL "in4x_A1_54" BEL "in4x_A1_55" BEL "in4x_A1_56" BEL
        "in4x_A1_57" BEL "in4x_A1_58" BEL "in4x_A1_59" BEL "in4x_A1_60" BEL
        "in4x_A1_61" BEL "in4x_A1_62" BEL "in4x_A1_63" BEL "in4x_A1_64" BEL
        "in4x_A1_65" BEL "in4x_A1_66" BEL "in4x_A1_67" BEL "in4x_A1_68" BEL
        "in4x_A1_69" BEL "in4x_A1_70" BEL "in4x_A1_71" BEL "in4x_A1_72" BEL
        "in4x_A1_73" BEL "in4x_A1_74" BEL "in4x_A1_75" BEL "in4x_A1_76" BEL
        "in4x_A1_77" BEL "in4x_A1_78" BEL "in4x_A1_79" BEL "in4x_A1_80" BEL
        "in4x_A1_81" BEL "in4x_A1_82" BEL "in4x_A1_83" BEL "in4x_A1_84" BEL
        "in4x_A1_85" BEL "in4x_A1_86" BEL "in4x_A1_87" BEL "in4x_A1_88" BEL
        "in4x_A1_89" BEL "in4x_A1_90" BEL "in4x_A1_91" BEL "in4x_A1_92" BEL
        "in4x_A1_93" BEL "in4x_A1_94" BEL "in4x_A1_95" BEL "in4x_A1_96" BEL
        "in4x_A1_97" BEL "in4x_A1_98" BEL "in4x_A1_99" BEL "in4x_A1_100" BEL
        "in4x_A1_101" BEL "in4x_A1_102" BEL "in4x_A1_103" BEL "in4x_A1_104"
        BEL "in4x_A1_105" BEL "in4x_A1_106" BEL "in4x_A1_107" BEL
        "in4x_A1_108" BEL "in4x_A1_109" BEL "in4x_A1_110" BEL "in4x_A1_111"
        BEL "in4x_A1_112" BEL "in4x_A1_113" BEL "in4x_A1_114" BEL
        "in4x_A1_115" BEL "in4x_A1_116" BEL "in4x_A1_117" BEL "in4x_A1_118"
        BEL "in4x_A1_119" BEL "in4x_A1_120" BEL "in4x_A1_121" BEL
        "in4x_A1_122" BEL "in4x_A1_123" BEL "in4x_A1_124" BEL "in4x_A1_125"
        BEL "in4x_A1_126" BEL "in4x_A1_127" BEL "in4x_A1_128" BEL
        "in4x_A1_129" BEL "in4x_A1_130" BEL "in4x_A1_131" BEL "in4x_A1_132"
        BEL "in4x_A1_133" BEL "in4x_A2_0" BEL "in4x_A2_1" BEL "in4x_A2_2" BEL
        "in4x_A2_3" BEL "in4x_A2_4" BEL "in4x_A2_5" BEL "in4x_A2_6" BEL
        "in4x_A2_7" BEL "in4x_A2_8" BEL "in4x_A2_9" BEL "in4x_A2_10" BEL
        "in4x_A2_11" BEL "in4x_A2_12" BEL "in4x_A2_13" BEL "in4x_A2_14" BEL
        "in4x_A2_15" BEL "in4x_A2_16" BEL "in4x_A2_17" BEL "in4x_A2_18" BEL
        "in4x_A2_19" BEL "in4x_A2_20" BEL "in4x_A2_21" BEL "in4x_A2_22" BEL
        "in4x_A2_23" BEL "in4x_A2_24" BEL "in4x_A2_25" BEL "in4x_A2_26" BEL
        "in4x_A2_27" BEL "in4x_A2_28" BEL "in4x_A2_29" BEL "in4x_A2_30" BEL
        "in4x_A2_31" BEL "in4x_A2_32" BEL "in4x_A2_33" BEL "in4x_A2_34" BEL
        "in4x_A2_35" BEL "in4x_A2_36" BEL "in4x_A2_37" BEL "in4x_A2_38" BEL
        "in4x_A2_39" BEL "in4x_A2_40" BEL "in4x_A2_41" BEL "in4x_A2_42" BEL
        "in4x_A2_43" BEL "in4x_A2_44" BEL "in4x_A2_45" BEL "in4x_A2_46" BEL
        "in4x_A2_47" BEL "in4x_A2_48" BEL "in4x_A2_49" BEL "in4x_A2_50" BEL
        "in4x_A2_51" BEL "in4x_A2_52" BEL "in4x_A2_53" BEL "in4x_A2_54" BEL
        "in4x_A2_55" BEL "in4x_A2_56" BEL "in4x_A2_57" BEL "in4x_A2_58" BEL
        "in4x_A2_59" BEL "in4x_A2_60" BEL "in4x_A2_61" BEL "in4x_A2_62" BEL
        "in4x_A2_63" BEL "in4x_A2_64" BEL "in4x_A2_65" BEL "in4x_A2_66" BEL
        "in4x_A2_67" BEL "in4x_A2_68" BEL "in4x_A2_69" BEL "in4x_A2_70" BEL
        "in4x_A2_71" BEL "in4x_A2_72" BEL "in4x_A2_73" BEL "in4x_A2_74" BEL
        "in4x_A2_75" BEL "in4x_A2_76" BEL "in4x_A2_77" BEL "in4x_A2_78" BEL
        "in4x_A2_79" BEL "in4x_A2_80" BEL "in4x_A2_81" BEL "in4x_A2_82" BEL
        "in4x_A2_83" BEL "in4x_A2_84" BEL "in4x_A2_85" BEL "in4x_A2_86" BEL
        "in4x_A2_87" BEL "in4x_A2_88" BEL "in4x_A2_89" BEL "in4x_A2_90" BEL
        "in4x_A2_91" BEL "in4x_A2_92" BEL "in4x_A2_93" BEL "in4x_A2_94" BEL
        "in4x_A2_95" BEL "in4x_A2_96" BEL "in4x_A2_97" BEL "in4x_A2_98" BEL
        "in4x_A2_99" BEL "in4x_A2_100" BEL "in4x_A2_101" BEL "in4x_A2_102" BEL
        "in4x_A2_103" BEL "in4x_A2_104" BEL "in4x_A2_105" BEL "in4x_A2_106"
        BEL "in4x_A2_107" BEL "in4x_A2_108" BEL "in4x_A2_109" BEL
        "in4x_A2_110" BEL "in4x_A2_111" BEL "in4x_A2_112" BEL "in4x_A2_113"
        BEL "in4x_A2_114" BEL "in4x_A2_115" BEL "in4x_A2_116" BEL
        "in4x_A2_117" BEL "in4x_A2_118" BEL "in4x_A2_119" BEL "in4x_A2_120"
        BEL "in4x_A2_121" BEL "in4x_A2_122" BEL "in4x_A2_123" BEL
        "in4x_A2_124" BEL "in4x_A2_125" BEL "in4x_A2_126" BEL "in4x_A2_127"
        BEL "in4x_A2_128" BEL "in4x_A2_129" BEL "in4x_A2_130" BEL
        "in4x_A2_131" BEL "in4x_A2_132" BEL "in4x_A2_133" BEL "in4x_B1_0" BEL
        "in4x_B1_1" BEL "in4x_B1_2" BEL "in4x_B1_3" BEL "in4x_B1_4" BEL
        "in4x_B1_5" BEL "in4x_B1_6" BEL "in4x_B1_7" BEL "in4x_B1_8" BEL
        "in4x_B1_9" BEL "in4x_B1_10" BEL "in4x_B1_11" BEL "in4x_B1_12" BEL
        "in4x_B1_13" BEL "in4x_B1_14" BEL "in4x_B1_15" BEL "in4x_B1_16" BEL
        "in4x_B1_17" BEL "in4x_B1_18" BEL "in4x_B1_19" BEL "in4x_B1_20" BEL
        "in4x_B1_21" BEL "in4x_B1_22" BEL "in4x_B1_23" BEL "in4x_B1_24" BEL
        "in4x_B1_25" BEL "in4x_B1_26" BEL "in4x_B1_27" BEL "in4x_B1_28" BEL
        "in4x_B1_29" BEL "in4x_B1_30" BEL "in4x_B1_31" BEL "in4x_B1_32" BEL
        "in4x_B1_33" BEL "in4x_B1_34" BEL "in4x_B1_35" BEL "in4x_B1_36" BEL
        "in4x_B1_37" BEL "in4x_B1_38" BEL "in4x_B1_39" BEL "in4x_B1_40" BEL
        "in4x_B1_41" BEL "in4x_B1_42" BEL "in4x_B1_43" BEL "in4x_B1_44" BEL
        "in4x_B1_45" BEL "in4x_B1_46" BEL "in4x_B1_47" BEL "in4x_B1_48" BEL
        "in4x_B1_49" BEL "in4x_B1_50" BEL "in4x_B1_51" BEL "in4x_B1_52" BEL
        "in4x_B1_53" BEL "in4x_B1_54" BEL "in4x_B1_55" BEL "in4x_B1_56" BEL
        "in4x_B1_57" BEL "in4x_B1_58" BEL "in4x_B1_59" BEL "in4x_B1_60" BEL
        "in4x_B1_61" BEL "in4x_B1_62" BEL "in4x_B1_63" BEL "in4x_B1_64" BEL
        "in4x_B1_65" BEL "in4x_B1_66" BEL "in4x_B1_67" BEL "in4x_B1_68" BEL
        "in4x_B1_69" BEL "in4x_B1_70" BEL "in4x_B1_71" BEL "in4x_B1_72" BEL
        "in4x_B1_73" BEL "in4x_B1_74" BEL "in4x_B1_75" BEL "in4x_B1_76" BEL
        "in4x_B1_77" BEL "in4x_B1_78" BEL "in4x_B1_79" BEL "in4x_B1_80" BEL
        "in4x_B1_81" BEL "in4x_B1_82" BEL "in4x_B1_83" BEL "in4x_B1_84" BEL
        "in4x_B1_85" BEL "in4x_B1_86" BEL "in4x_B1_87" BEL "in4x_B1_88" BEL
        "in4x_B1_89" BEL "in4x_B1_90" BEL "in4x_B1_91" BEL "in4x_B1_92" BEL
        "in4x_B1_93" BEL "in4x_B1_94" BEL "in4x_B1_95" BEL "in4x_B1_96" BEL
        "in4x_B1_97" BEL "in4x_B1_98" BEL "in4x_B1_99" BEL "in4x_B1_100" BEL
        "in4x_B1_101" BEL "in4x_B1_102" BEL "in4x_B1_103" BEL "in4x_B1_104"
        BEL "in4x_B1_105" BEL "in4x_B1_106" BEL "in4x_B1_107" BEL
        "in4x_B1_108" BEL "in4x_B1_109" BEL "in4x_B1_110" BEL "in4x_B1_111"
        BEL "in4x_B1_112" BEL "in4x_B1_113" BEL "in4x_B1_114" BEL
        "in4x_B1_115" BEL "in4x_B1_116" BEL "in4x_B1_117" BEL "in4x_B1_118"
        BEL "in4x_B1_119" BEL "in4x_B1_120" BEL "in4x_B1_121" BEL
        "in4x_B1_122" BEL "in4x_B1_123" BEL "in4x_B1_124" BEL "in4x_B1_125"
        BEL "in4x_B1_126" BEL "in4x_B1_127" BEL "in4x_B1_128" BEL
        "in4x_B1_129" BEL "in4x_B1_130" BEL "in4x_B1_131" BEL "in4x_B1_132"
        BEL "in4x_B1_133" BEL "in4x_B2_0" BEL "in4x_B2_1" BEL "in4x_B2_2" BEL
        "in4x_B2_3" BEL "in4x_B2_4" BEL "in4x_B2_5" BEL "in4x_B2_6" BEL
        "in4x_B2_7" BEL "in4x_B2_8" BEL "in4x_B2_9" BEL "in4x_B2_10" BEL
        "in4x_B2_11" BEL "in4x_B2_12" BEL "in4x_B2_13" BEL "in4x_B2_14" BEL
        "in4x_B2_15" BEL "in4x_B2_16" BEL "in4x_B2_17" BEL "in4x_B2_18" BEL
        "in4x_B2_19" BEL "in4x_B2_20" BEL "in4x_B2_21" BEL "in4x_B2_22" BEL
        "in4x_B2_23" BEL "in4x_B2_24" BEL "in4x_B2_25" BEL "in4x_B2_26" BEL
        "in4x_B2_27" BEL "in4x_B2_28" BEL "in4x_B2_29" BEL "in4x_B2_30" BEL
        "in4x_B2_31" BEL "in4x_B2_32" BEL "in4x_B2_33" BEL "in4x_B2_34" BEL
        "in4x_B2_35" BEL "in4x_B2_36" BEL "in4x_B2_37" BEL "in4x_B2_38" BEL
        "in4x_B2_39" BEL "in4x_B2_40" BEL "in4x_B2_41" BEL "in4x_B2_42" BEL
        "in4x_B2_43" BEL "in4x_B2_44" BEL "in4x_B2_45" BEL "in4x_B2_46" BEL
        "in4x_B2_47" BEL "in4x_B2_48" BEL "in4x_B2_49" BEL "in4x_B2_50" BEL
        "in4x_B2_51" BEL "in4x_B2_52" BEL "in4x_B2_53" BEL "in4x_B2_54" BEL
        "in4x_B2_55" BEL "in4x_B2_56" BEL "in4x_B2_57" BEL "in4x_B2_58" BEL
        "in4x_B2_59" BEL "in4x_B2_60" BEL "in4x_B2_61" BEL "in4x_B2_62" BEL
        "in4x_B2_63" BEL "in4x_B2_64" BEL "in4x_B2_65" BEL "in4x_B2_66" BEL
        "in4x_B2_67" BEL "in4x_B2_68" BEL "in4x_B2_69" BEL "in4x_B2_70" BEL
        "in4x_B2_71" BEL "in4x_B2_72" BEL "in4x_B2_73" BEL "in4x_B2_74" BEL
        "in4x_B2_75" BEL "in4x_B2_76" BEL "in4x_B2_77" BEL "in4x_B2_78" BEL
        "in4x_B2_79" BEL "in4x_B2_80" BEL "in4x_B2_81" BEL "in4x_B2_82" BEL
        "in4x_B2_83" BEL "in4x_B2_84" BEL "in4x_B2_85" BEL "in4x_B2_86" BEL
        "in4x_B2_87" BEL "in4x_B2_88" BEL "in4x_B2_89" BEL "in4x_B2_90" BEL
        "in4x_B2_91" BEL "in4x_B2_92" BEL "in4x_B2_93" BEL "in4x_B2_94" BEL
        "in4x_B2_95" BEL "in4x_B2_96" BEL "in4x_B2_97" BEL "in4x_B2_98" BEL
        "in4x_B2_99" BEL "in4x_B2_100" BEL "in4x_B2_101" BEL "in4x_B2_102" BEL
        "in4x_B2_103" BEL "in4x_B2_104" BEL "in4x_B2_105" BEL "in4x_B2_106"
        BEL "in4x_B2_107" BEL "in4x_B2_108" BEL "in4x_B2_109" BEL
        "in4x_B2_110" BEL "in4x_B2_111" BEL "in4x_B2_112" BEL "in4x_B2_113"
        BEL "in4x_B2_114" BEL "in4x_B2_115" BEL "in4x_B2_116" BEL
        "in4x_B2_117" BEL "in4x_B2_118" BEL "in4x_B2_119" BEL "in4x_B2_120"
        BEL "in4x_B2_121" BEL "in4x_B2_122" BEL "in4x_B2_123" BEL
        "in4x_B2_124" BEL "in4x_B2_125" BEL "in4x_B2_126" BEL "in4x_B2_127"
        BEL "in4x_B2_128" BEL "in4x_B2_129" BEL "in4x_B2_130" BEL
        "in4x_B2_131" BEL "in4x_B2_132" BEL "in4x_B2_133" BEL "in4x_C1_0" BEL
        "in4x_C1_1" BEL "in4x_C1_2" BEL "in4x_C1_3" BEL "in4x_C1_4" BEL
        "in4x_C1_5" BEL "in4x_C1_6" BEL "in4x_C1_7" BEL "in4x_C1_8" BEL
        "in4x_C1_9" BEL "in4x_C1_10" BEL "in4x_C1_11" BEL "in4x_C1_12" BEL
        "in4x_C1_13" BEL "in4x_C1_14" BEL "in4x_C1_15" BEL "in4x_C1_16" BEL
        "in4x_C1_17" BEL "in4x_C1_18" BEL "in4x_C1_19" BEL "in4x_C1_20" BEL
        "in4x_C1_21" BEL "in4x_C1_22" BEL "in4x_C1_23" BEL "in4x_C1_24" BEL
        "in4x_C1_25" BEL "in4x_C1_26" BEL "in4x_C1_27" BEL "in4x_C1_28" BEL
        "in4x_C1_29" BEL "in4x_C1_30" BEL "in4x_C1_31" BEL "in4x_C1_32" BEL
        "in4x_C1_33" BEL "in4x_C1_34" BEL "in4x_C1_35" BEL "in4x_C1_36" BEL
        "in4x_C1_37" BEL "in4x_C1_38" BEL "in4x_C1_39" BEL "in4x_C1_40" BEL
        "in4x_C1_41" BEL "in4x_C1_42" BEL "in4x_C1_43" BEL "in4x_C1_44" BEL
        "in4x_C1_45" BEL "in4x_C1_46" BEL "in4x_C1_47" BEL "in4x_C1_48" BEL
        "in4x_C1_49" BEL "in4x_C1_50" BEL "in4x_C1_51" BEL "in4x_C1_52" BEL
        "in4x_C1_53" BEL "in4x_C1_54" BEL "in4x_C1_55" BEL "in4x_C1_56" BEL
        "in4x_C1_57" BEL "in4x_C1_58" BEL "in4x_C1_59" BEL "in4x_C1_60" BEL
        "in4x_C1_61" BEL "in4x_C1_62" BEL "in4x_C1_63" BEL "in4x_C1_64" BEL
        "in4x_C1_65" BEL "in4x_C1_66" BEL "in4x_C1_67" BEL "in4x_C1_68" BEL
        "in4x_C1_69" BEL "in4x_C1_70" BEL "in4x_C1_71" BEL "in4x_C1_72" BEL
        "in4x_C1_73" BEL "in4x_C1_74" BEL "in4x_C1_75" BEL "in4x_C1_76" BEL
        "in4x_C1_77" BEL "in4x_C1_78" BEL "in4x_C1_79" BEL "in4x_C1_80" BEL
        "in4x_C1_81" BEL "in4x_C1_82" BEL "in4x_C1_83" BEL "in4x_C1_84" BEL
        "in4x_C1_85" BEL "in4x_C1_86" BEL "in4x_C1_87" BEL "in4x_C1_88" BEL
        "in4x_C1_89" BEL "in4x_C1_90" BEL "in4x_C1_91" BEL "in4x_C1_92" BEL
        "in4x_C1_93" BEL "in4x_C1_94" BEL "in4x_C1_95" BEL "in4x_C1_96" BEL
        "in4x_C1_97" BEL "in4x_C1_98" BEL "in4x_C1_99" BEL "in4x_C1_100" BEL
        "in4x_C1_101" BEL "in4x_C1_102" BEL "in4x_C1_103" BEL "in4x_C1_104"
        BEL "in4x_C1_105" BEL "in4x_C1_106" BEL "in4x_C1_107" BEL
        "in4x_C1_108" BEL "in4x_C1_109" BEL "in4x_C1_110" BEL "in4x_C1_111"
        BEL "in4x_C1_112" BEL "in4x_C1_113" BEL "in4x_C1_114" BEL
        "in4x_C1_115" BEL "in4x_C1_116" BEL "in4x_C1_117" BEL "in4x_C1_118"
        BEL "in4x_C1_119" BEL "in4x_C1_120" BEL "in4x_C1_121" BEL
        "in4x_C1_122" BEL "in4x_C1_123" BEL "in4x_C1_124" BEL "in4x_C1_125"
        BEL "in4x_C1_126" BEL "in4x_C1_127" BEL "in4x_C1_128" BEL
        "in4x_C1_129" BEL "in4x_C1_130" BEL "in4x_C1_131" BEL "in4x_C1_132"
        BEL "in4x_C1_133" BEL "in4x_C2_0" BEL "in4x_C2_1" BEL "in4x_C2_2" BEL
        "in4x_C2_3" BEL "in4x_C2_4" BEL "in4x_C2_5" BEL "in4x_C2_6" BEL
        "in4x_C2_7" BEL "in4x_C2_8" BEL "in4x_C2_9" BEL "in4x_C2_10" BEL
        "in4x_C2_11" BEL "in4x_C2_12" BEL "in4x_C2_13" BEL "in4x_C2_14" BEL
        "in4x_C2_15" BEL "in4x_C2_16" BEL "in4x_C2_17" BEL "in4x_C2_18" BEL
        "in4x_C2_19" BEL "in4x_C2_20" BEL "in4x_C2_21" BEL "in4x_C2_22" BEL
        "in4x_C2_23" BEL "in4x_C2_24" BEL "in4x_C2_25" BEL "in4x_C2_26" BEL
        "in4x_C2_27" BEL "in4x_C2_28" BEL "in4x_C2_29" BEL "in4x_C2_30" BEL
        "in4x_C2_31" BEL "in4x_C2_32" BEL "in4x_C2_33" BEL "in4x_C2_34" BEL
        "in4x_C2_35" BEL "in4x_C2_36" BEL "in4x_C2_37" BEL "in4x_C2_38" BEL
        "in4x_C2_39" BEL "in4x_C2_40" BEL "in4x_C2_41" BEL "in4x_C2_42" BEL
        "in4x_C2_43" BEL "in4x_C2_44" BEL "in4x_C2_45" BEL "in4x_C2_46" BEL
        "in4x_C2_47" BEL "in4x_C2_48" BEL "in4x_C2_49" BEL "in4x_C2_50" BEL
        "in4x_C2_51" BEL "in4x_C2_52" BEL "in4x_C2_53" BEL "in4x_C2_54" BEL
        "in4x_C2_55" BEL "in4x_C2_56" BEL "in4x_C2_57" BEL "in4x_C2_58" BEL
        "in4x_C2_59" BEL "in4x_C2_60" BEL "in4x_C2_61" BEL "in4x_C2_62" BEL
        "in4x_C2_63" BEL "in4x_C2_64" BEL "in4x_C2_65" BEL "in4x_C2_66" BEL
        "in4x_C2_67" BEL "in4x_C2_68" BEL "in4x_C2_69" BEL "in4x_C2_70" BEL
        "in4x_C2_71" BEL "in4x_C2_72" BEL "in4x_C2_73" BEL "in4x_C2_74" BEL
        "in4x_C2_75" BEL "in4x_C2_76" BEL "in4x_C2_77" BEL "in4x_C2_78" BEL
        "in4x_C2_79" BEL "in4x_C2_80" BEL "in4x_C2_81" BEL "in4x_C2_82" BEL
        "in4x_C2_83" BEL "in4x_C2_84" BEL "in4x_C2_85" BEL "in4x_C2_86" BEL
        "in4x_C2_87" BEL "in4x_C2_88" BEL "in4x_C2_89" BEL "in4x_C2_90" BEL
        "in4x_C2_91" BEL "in4x_C2_92" BEL "in4x_C2_93" BEL "in4x_C2_94" BEL
        "in4x_C2_95" BEL "in4x_C2_96" BEL "in4x_C2_97" BEL "in4x_C2_98" BEL
        "in4x_C2_99" BEL "in4x_C2_100" BEL "in4x_C2_101" BEL "in4x_C2_102" BEL
        "in4x_C2_103" BEL "in4x_C2_104" BEL "in4x_C2_105" BEL "in4x_C2_106"
        BEL "in4x_C2_107" BEL "in4x_C2_108" BEL "in4x_C2_109" BEL
        "in4x_C2_110" BEL "in4x_C2_111" BEL "in4x_C2_112" BEL "in4x_C2_113"
        BEL "in4x_C2_114" BEL "in4x_C2_115" BEL "in4x_C2_116" BEL
        "in4x_C2_117" BEL "in4x_C2_118" BEL "in4x_C2_119" BEL "in4x_C2_120"
        BEL "in4x_C2_121" BEL "in4x_C2_122" BEL "in4x_C2_123" BEL
        "in4x_C2_124" BEL "in4x_C2_125" BEL "in4x_C2_126" BEL "in4x_C2_127"
        BEL "in4x_C2_128" BEL "in4x_C2_129" BEL "in4x_C2_130" BEL
        "in4x_C2_131" BEL "in4x_C2_132" BEL "in4x_C2_133" BEL "in4x_D1_0" BEL
        "in4x_D1_1" BEL "in4x_D1_2" BEL "in4x_D1_3" BEL "in4x_D1_4" BEL
        "in4x_D1_5" BEL "in4x_D1_6" BEL "in4x_D1_7" BEL "in4x_D1_8" BEL
        "in4x_D1_9" BEL "in4x_D1_10" BEL "in4x_D1_11" BEL "in4x_D1_12" BEL
        "in4x_D1_13" BEL "in4x_D1_14" BEL "in4x_D1_15" BEL "in4x_D1_16" BEL
        "in4x_D1_17" BEL "in4x_D1_18" BEL "in4x_D1_19" BEL "in4x_D1_20" BEL
        "in4x_D1_21" BEL "in4x_D1_22" BEL "in4x_D1_23" BEL "in4x_D1_24" BEL
        "in4x_D1_25" BEL "in4x_D1_26" BEL "in4x_D1_27" BEL "in4x_D1_28" BEL
        "in4x_D1_29" BEL "in4x_D1_30" BEL "in4x_D1_31" BEL "in4x_D1_32" BEL
        "in4x_D1_33" BEL "in4x_D1_34" BEL "in4x_D1_35" BEL "in4x_D1_36" BEL
        "in4x_D1_37" BEL "in4x_D1_38" BEL "in4x_D1_39" BEL "in4x_D1_40" BEL
        "in4x_D1_41" BEL "in4x_D1_42" BEL "in4x_D1_43" BEL "in4x_D1_44" BEL
        "in4x_D1_45" BEL "in4x_D1_46" BEL "in4x_D1_47" BEL "in4x_D1_48" BEL
        "in4x_D1_49" BEL "in4x_D1_50" BEL "in4x_D1_51" BEL "in4x_D1_52" BEL
        "in4x_D1_53" BEL "in4x_D1_54" BEL "in4x_D1_55" BEL "in4x_D1_56" BEL
        "in4x_D1_57" BEL "in4x_D1_58" BEL "in4x_D1_59" BEL "in4x_D1_60" BEL
        "in4x_D1_61" BEL "in4x_D1_62" BEL "in4x_D1_63" BEL "in4x_D1_64" BEL
        "in4x_D1_65" BEL "in4x_D1_66" BEL "in4x_D1_67" BEL "in4x_D1_68" BEL
        "in4x_D1_69" BEL "in4x_D1_70" BEL "in4x_D1_71" BEL "in4x_D1_72" BEL
        "in4x_D1_73" BEL "in4x_D1_74" BEL "in4x_D1_75" BEL "in4x_D1_76" BEL
        "in4x_D1_77" BEL "in4x_D1_78" BEL "in4x_D1_79" BEL "in4x_D1_80" BEL
        "in4x_D1_81" BEL "in4x_D1_82" BEL "in4x_D1_83" BEL "in4x_D1_84" BEL
        "in4x_D1_85" BEL "in4x_D1_86" BEL "in4x_D1_87" BEL "in4x_D1_88" BEL
        "in4x_D1_89" BEL "in4x_D1_90" BEL "in4x_D1_91" BEL "in4x_D1_92" BEL
        "in4x_D1_93" BEL "in4x_D1_94" BEL "in4x_D1_95" BEL "in4x_D1_96" BEL
        "in4x_D1_97" BEL "in4x_D1_98" BEL "in4x_D1_99" BEL "in4x_D1_100" BEL
        "in4x_D1_101" BEL "in4x_D1_102" BEL "in4x_D1_103" BEL "in4x_D1_104"
        BEL "in4x_D1_105" BEL "in4x_D1_106" BEL "in4x_D1_107" BEL
        "in4x_D1_108" BEL "in4x_D1_109" BEL "in4x_D1_110" BEL "in4x_D1_111"
        BEL "in4x_D1_112" BEL "in4x_D1_113" BEL "in4x_D1_114" BEL
        "in4x_D1_115" BEL "in4x_D1_116" BEL "in4x_D1_117" BEL "in4x_D1_118"
        BEL "in4x_D1_119" BEL "in4x_D1_120" BEL "in4x_D1_121" BEL
        "in4x_D1_122" BEL "in4x_D1_123" BEL "in4x_D1_124" BEL "in4x_D1_125"
        BEL "in4x_D1_126" BEL "in4x_D1_127" BEL "in4x_D1_128" BEL
        "in4x_D1_129" BEL "in4x_D1_130" BEL "in4x_D1_131" BEL "in4x_D1_132"
        BEL "in4x_D1_133" BEL "in4x_D2_0" BEL "in4x_D2_1" BEL "in4x_D2_2" BEL
        "in4x_D2_3" BEL "in4x_D2_4" BEL "in4x_D2_5" BEL "in4x_D2_6" BEL
        "in4x_D2_7" BEL "in4x_D2_8" BEL "in4x_D2_9" BEL "in4x_D2_10" BEL
        "in4x_D2_11" BEL "in4x_D2_12" BEL "in4x_D2_13" BEL "in4x_D2_14" BEL
        "in4x_D2_15" BEL "in4x_D2_16" BEL "in4x_D2_17" BEL "in4x_D2_18" BEL
        "in4x_D2_19" BEL "in4x_D2_20" BEL "in4x_D2_21" BEL "in4x_D2_22" BEL
        "in4x_D2_23" BEL "in4x_D2_24" BEL "in4x_D2_25" BEL "in4x_D2_26" BEL
        "in4x_D2_27" BEL "in4x_D2_28" BEL "in4x_D2_29" BEL "in4x_D2_30" BEL
        "in4x_D2_31" BEL "in4x_D2_32" BEL "in4x_D2_33" BEL "in4x_D2_34" BEL
        "in4x_D2_35" BEL "in4x_D2_36" BEL "in4x_D2_37" BEL "in4x_D2_38" BEL
        "in4x_D2_39" BEL "in4x_D2_40" BEL "in4x_D2_41" BEL "in4x_D2_42" BEL
        "in4x_D2_43" BEL "in4x_D2_44" BEL "in4x_D2_45" BEL "in4x_D2_46" BEL
        "in4x_D2_47" BEL "in4x_D2_48" BEL "in4x_D2_49" BEL "in4x_D2_50" BEL
        "in4x_D2_51" BEL "in4x_D2_52" BEL "in4x_D2_53" BEL "in4x_D2_54" BEL
        "in4x_D2_55" BEL "in4x_D2_56" BEL "in4x_D2_57" BEL "in4x_D2_58" BEL
        "in4x_D2_59" BEL "in4x_D2_60" BEL "in4x_D2_61" BEL "in4x_D2_62" BEL
        "in4x_D2_63" BEL "in4x_D2_64" BEL "in4x_D2_65" BEL "in4x_D2_66" BEL
        "in4x_D2_67" BEL "in4x_D2_68" BEL "in4x_D2_69" BEL "in4x_D2_70" BEL
        "in4x_D2_71" BEL "in4x_D2_72" BEL "in4x_D2_73" BEL "in4x_D2_74" BEL
        "in4x_D2_75" BEL "in4x_D2_76" BEL "in4x_D2_77" BEL "in4x_D2_78" BEL
        "in4x_D2_79" BEL "in4x_D2_80" BEL "in4x_D2_81" BEL "in4x_D2_82" BEL
        "in4x_D2_83" BEL "in4x_D2_84" BEL "in4x_D2_85" BEL "in4x_D2_86" BEL
        "in4x_D2_87" BEL "in4x_D2_88" BEL "in4x_D2_89" BEL "in4x_D2_90" BEL
        "in4x_D2_91" BEL "in4x_D2_92" BEL "in4x_D2_93" BEL "in4x_D2_94" BEL
        "in4x_D2_95" BEL "in4x_D2_96" BEL "in4x_D2_97" BEL "in4x_D2_98" BEL
        "in4x_D2_99" BEL "in4x_D2_100" BEL "in4x_D2_101" BEL "in4x_D2_102" BEL
        "in4x_D2_103" BEL "in4x_D2_104" BEL "in4x_D2_105" BEL "in4x_D2_106"
        BEL "in4x_D2_107" BEL "in4x_D2_108" BEL "in4x_D2_109" BEL
        "in4x_D2_110" BEL "in4x_D2_111" BEL "in4x_D2_112" BEL "in4x_D2_113"
        BEL "in4x_D2_114" BEL "in4x_D2_115" BEL "in4x_D2_116" BEL
        "in4x_D2_117" BEL "in4x_D2_118" BEL "in4x_D2_119" BEL "in4x_D2_120"
        BEL "in4x_D2_121" BEL "in4x_D2_122" BEL "in4x_D2_123" BEL
        "in4x_D2_124" BEL "in4x_D2_125" BEL "in4x_D2_126" BEL "in4x_D2_127"
        BEL "in4x_D2_128" BEL "in4x_D2_129" BEL "in4x_D2_130" BEL
        "in4x_D2_131" BEL "in4x_D2_132" BEL "in4x_D2_133" BEL
        "DAC_register_1_0" BEL "DAC_register_1_1" BEL "DAC_register_1_2" BEL
        "DAC_register_1_3" BEL "DAC_register_1_4" BEL "DAC_register_1_5" BEL
        "DAC_register_1_6" BEL "DAC_register_1_7" BEL "DAC_register_1_8" BEL
        "DAC_register_1_9" BEL "DAC_register_1_10" BEL "DAC_register_1_11" BEL
        "DAC_register_1_12" BEL "DAC_register_1_13" BEL "DAC_register_1_14"
        BEL "DAC_register_1_15" BEL "DAC_register_2_0" BEL "DAC_register_2_1"
        BEL "DAC_register_2_2" BEL "DAC_register_2_3" BEL "DAC_register_2_4"
        BEL "DAC_register_2_5" BEL "DAC_register_2_6" BEL "DAC_register_2_7"
        BEL "DAC_register_2_8" BEL "DAC_register_2_9" BEL "DAC_register_2_10"
        BEL "DAC_register_2_11" BEL "DAC_register_2_12" BEL
        "DAC_register_2_13" BEL "DAC_register_2_14" BEL "DAC_register_2_15"
        BEL "DAC_register_5_0" BEL "DAC_register_5_1" BEL "DAC_register_5_2"
        BEL "DAC_register_5_3" BEL "DAC_register_5_4" BEL "DAC_register_5_5"
        BEL "DAC_register_5_6" BEL "DAC_register_5_7" BEL "DAC_register_5_8"
        BEL "DAC_register_5_9" BEL "DAC_register_5_10" BEL "DAC_register_5_11"
        BEL "DAC_register_5_12" BEL "DAC_register_5_13" BEL
        "DAC_register_5_14" BEL "DAC_register_5_15" BEL "DAC_register_3_0" BEL
        "DAC_register_3_1" BEL "DAC_register_3_2" BEL "DAC_register_3_3" BEL
        "DAC_register_3_4" BEL "DAC_register_3_5" BEL "DAC_register_3_6" BEL
        "DAC_register_3_7" BEL "DAC_register_3_8" BEL "DAC_register_3_9" BEL
        "DAC_register_3_10" BEL "DAC_register_3_11" BEL "DAC_register_3_12"
        BEL "DAC_register_3_13" BEL "DAC_register_3_14" BEL
        "DAC_register_3_15" BEL "DAC_register_4_0" BEL "DAC_register_4_1" BEL
        "DAC_register_4_2" BEL "DAC_register_4_3" BEL "DAC_register_4_4" BEL
        "DAC_register_4_5" BEL "DAC_register_4_6" BEL "DAC_register_4_7" BEL
        "DAC_register_4_8" BEL "DAC_register_4_9" BEL "DAC_register_4_10" BEL
        "DAC_register_4_11" BEL "DAC_register_4_12" BEL "DAC_register_4_13"
        BEL "DAC_register_4_14" BEL "DAC_register_4_15" BEL "DAC_register_6_0"
        BEL "DAC_register_6_1" BEL "DAC_register_6_2" BEL "DAC_register_6_3"
        BEL "DAC_register_6_4" BEL "DAC_register_6_5" BEL "DAC_register_6_6"
        BEL "DAC_register_6_7" BEL "DAC_register_6_8" BEL "DAC_register_6_9"
        BEL "DAC_register_6_10" BEL "DAC_register_6_11" BEL
        "DAC_register_6_12" BEL "DAC_register_6_13" BEL "DAC_register_6_14"
        BEL "DAC_register_6_15" BEL "DAC_register_7_0" BEL "DAC_register_7_1"
        BEL "DAC_register_7_2" BEL "DAC_register_7_3" BEL "DAC_register_7_4"
        BEL "DAC_register_7_5" BEL "DAC_register_7_6" BEL "DAC_register_7_7"
        BEL "DAC_register_7_8" BEL "DAC_register_7_9" BEL "DAC_register_7_10"
        BEL "DAC_register_7_11" BEL "DAC_register_7_12" BEL
        "DAC_register_7_13" BEL "DAC_register_7_14" BEL "DAC_register_7_15"
        BEL "DAC_register_8_0" BEL "DAC_register_8_1" BEL "DAC_register_8_2"
        BEL "DAC_register_8_3" BEL "DAC_register_8_4" BEL "DAC_register_8_5"
        BEL "DAC_register_8_6" BEL "DAC_register_8_7" BEL "DAC_register_8_8"
        BEL "DAC_register_8_9" BEL "DAC_register_8_10" BEL "DAC_register_8_11"
        BEL "DAC_register_8_12" BEL "DAC_register_8_13" BEL
        "DAC_register_8_14" BEL "DAC_register_8_15" BEL "DAC_reref_register_0"
        BEL "DAC_reref_register_1" BEL "DAC_reref_register_2" BEL
        "DAC_reref_register_3" BEL "DAC_reref_register_4" BEL
        "DAC_reref_register_5" BEL "DAC_reref_register_6" BEL
        "DAC_reref_register_7" BEL "DAC_reref_register_8" BEL
        "DAC_reref_register_9" BEL "DAC_reref_register_10" BEL
        "DAC_reref_register_11" BEL "DAC_reref_register_12" BEL
        "DAC_reref_register_13" BEL "DAC_reref_register_14" BEL
        "DAC_reref_register_15" BEL "data_stream_TTL_in_0" BEL
        "data_stream_TTL_in_1" BEL "data_stream_TTL_in_2" BEL
        "data_stream_TTL_in_3" BEL "data_stream_TTL_in_4" BEL
        "data_stream_TTL_in_5" BEL "data_stream_TTL_in_6" BEL
        "data_stream_TTL_in_7" BEL "data_stream_TTL_in_8" BEL
        "data_stream_TTL_in_9" BEL "data_stream_TTL_in_10" BEL
        "data_stream_TTL_in_11" BEL "data_stream_TTL_in_12" BEL
        "data_stream_TTL_in_13" BEL "data_stream_TTL_in_14" BEL
        "data_stream_TTL_in_15" BEL "RAM_addr_rd_0" BEL "RAM_addr_rd_1" BEL
        "RAM_addr_rd_2" BEL "RAM_addr_rd_3" BEL "RAM_addr_rd_4" BEL
        "RAM_addr_rd_5" BEL "RAM_addr_rd_6" BEL "RAM_addr_rd_7" BEL
        "RAM_addr_rd_8" BEL "RAM_addr_rd_9" BEL "RAM_addr_rd_10" BEL
        "RAM_addr_rd_11" BEL "RAM_addr_rd_12" BEL "DAC_manual_0" BEL
        "DAC_manual_1" BEL "DAC_manual_2" BEL "DAC_manual_3" BEL
        "DAC_manual_4" BEL "DAC_manual_5" BEL "DAC_manual_6" BEL
        "DAC_manual_7" BEL "DAC_manual_8" BEL "DAC_manual_9" BEL
        "DAC_manual_10" BEL "DAC_manual_11" BEL "DAC_manual_12" BEL
        "DAC_manual_13" BEL "DAC_manual_14" BEL "DAC_manual_15" BEL
        "data_stream_1_en" BEL "data_stream_2_en" BEL "data_stream_5_en" BEL
        "data_stream_3_en" BEL "data_stream_4_en" BEL "data_stream_6_en" BEL
        "data_stream_7_en" BEL "data_stream_8_en" BEL "result_A1_0" BEL
        "result_A1_1" BEL "result_A1_2" BEL "result_A1_3" BEL "result_A1_4"
        BEL "result_A1_5" BEL "result_A1_6" BEL "result_A1_7" BEL
        "result_A1_8" BEL "result_A1_9" BEL "result_A1_10" BEL "result_A1_11"
        BEL "result_A1_12" BEL "result_A1_13" BEL "result_A1_14" BEL
        "result_A1_15" BEL "result_A1_16" BEL "result_A1_17" BEL
        "result_A1_18" BEL "result_A1_19" BEL "result_A1_20" BEL
        "result_A1_21" BEL "result_A1_22" BEL "result_A1_23" BEL
        "result_A1_24" BEL "result_A1_25" BEL "result_A1_26" BEL
        "result_A1_27" BEL "result_A1_28" BEL "result_A1_29" BEL
        "result_A1_30" BEL "result_A1_31" BEL "result_A2_0" BEL "result_A2_1"
        BEL "result_A2_2" BEL "result_A2_3" BEL "result_A2_4" BEL
        "result_A2_5" BEL "result_A2_6" BEL "result_A2_7" BEL "result_A2_8"
        BEL "result_A2_9" BEL "result_A2_10" BEL "result_A2_11" BEL
        "result_A2_12" BEL "result_A2_13" BEL "result_A2_14" BEL
        "result_A2_15" BEL "result_A2_16" BEL "result_A2_17" BEL
        "result_A2_18" BEL "result_A2_19" BEL "result_A2_20" BEL
        "result_A2_21" BEL "result_A2_22" BEL "result_A2_23" BEL
        "result_A2_24" BEL "result_A2_25" BEL "result_A2_26" BEL
        "result_A2_27" BEL "result_A2_28" BEL "result_A2_29" BEL
        "result_A2_30" BEL "result_A2_31" BEL "result_B1_0" BEL "result_B1_1"
        BEL "result_B1_2" BEL "result_B1_3" BEL "result_B1_4" BEL
        "result_B1_5" BEL "result_B1_6" BEL "result_B1_7" BEL "result_B1_8"
        BEL "result_B1_9" BEL "result_B1_10" BEL "result_B1_11" BEL
        "result_B1_12" BEL "result_B1_13" BEL "result_B1_14" BEL
        "result_B1_15" BEL "result_B1_16" BEL "result_B1_17" BEL
        "result_B1_18" BEL "result_B1_19" BEL "result_B1_20" BEL
        "result_B1_21" BEL "result_B1_22" BEL "result_B1_23" BEL
        "result_B1_24" BEL "result_B1_25" BEL "result_B1_26" BEL
        "result_B1_27" BEL "result_B1_28" BEL "result_B1_29" BEL
        "result_B1_30" BEL "result_B1_31" BEL "result_B2_0" BEL "result_B2_1"
        BEL "result_B2_2" BEL "result_B2_3" BEL "result_B2_4" BEL
        "result_B2_5" BEL "result_B2_6" BEL "result_B2_7" BEL "result_B2_8"
        BEL "result_B2_9" BEL "result_B2_10" BEL "result_B2_11" BEL
        "result_B2_12" BEL "result_B2_13" BEL "result_B2_14" BEL
        "result_B2_15" BEL "result_B2_16" BEL "result_B2_17" BEL
        "result_B2_18" BEL "result_B2_19" BEL "result_B2_20" BEL
        "result_B2_21" BEL "result_B2_22" BEL "result_B2_23" BEL
        "result_B2_24" BEL "result_B2_25" BEL "result_B2_26" BEL
        "result_B2_27" BEL "result_B2_28" BEL "result_B2_29" BEL
        "result_B2_30" BEL "result_B2_31" BEL "result_C1_0" BEL "result_C1_1"
        BEL "result_C1_2" BEL "result_C1_3" BEL "result_C1_4" BEL
        "result_C1_5" BEL "result_C1_6" BEL "result_C1_7" BEL "result_C1_8"
        BEL "result_C1_9" BEL "result_C1_10" BEL "result_C1_11" BEL
        "result_C1_12" BEL "result_C1_13" BEL "result_C1_14" BEL
        "result_C1_15" BEL "result_C1_16" BEL "result_C1_17" BEL
        "result_C1_18" BEL "result_C1_19" BEL "result_C1_20" BEL
        "result_C1_21" BEL "result_C1_22" BEL "result_C1_23" BEL
        "result_C1_24" BEL "result_C1_25" BEL "result_C1_26" BEL
        "result_C1_27" BEL "result_C1_28" BEL "result_C1_29" BEL
        "result_C1_30" BEL "result_C1_31" BEL "result_D2_0" BEL "result_D2_1"
        BEL "result_D2_2" BEL "result_D2_3" BEL "result_D2_4" BEL
        "result_D2_5" BEL "result_D2_6" BEL "result_D2_7" BEL "result_D2_8"
        BEL "result_D2_9" BEL "result_D2_10" BEL "result_D2_11" BEL
        "result_D2_12" BEL "result_D2_13" BEL "result_D2_14" BEL
        "result_D2_15" BEL "result_D2_16" BEL "result_D2_17" BEL
        "result_D2_18" BEL "result_D2_19" BEL "result_D2_20" BEL
        "result_D2_21" BEL "result_D2_22" BEL "result_D2_23" BEL
        "result_D2_24" BEL "result_D2_25" BEL "result_D2_26" BEL
        "result_D2_27" BEL "result_D2_28" BEL "result_D2_29" BEL
        "result_D2_30" BEL "result_D2_31" BEL "result_C2_0" BEL "result_C2_1"
        BEL "result_C2_2" BEL "result_C2_3" BEL "result_C2_4" BEL
        "result_C2_5" BEL "result_C2_6" BEL "result_C2_7" BEL "result_C2_8"
        BEL "result_C2_9" BEL "result_C2_10" BEL "result_C2_11" BEL
        "result_C2_12" BEL "result_C2_13" BEL "result_C2_14" BEL
        "result_C2_15" BEL "result_C2_16" BEL "result_C2_17" BEL
        "result_C2_18" BEL "result_C2_19" BEL "result_C2_20" BEL
        "result_C2_21" BEL "result_C2_22" BEL "result_C2_23" BEL
        "result_C2_24" BEL "result_C2_25" BEL "result_C2_26" BEL
        "result_C2_27" BEL "result_C2_28" BEL "result_C2_29" BEL
        "result_C2_30" BEL "result_C2_31" BEL "result_D1_0" BEL "result_D1_1"
        BEL "result_D1_2" BEL "result_D1_3" BEL "result_D1_4" BEL
        "result_D1_5" BEL "result_D1_6" BEL "result_D1_7" BEL "result_D1_8"
        BEL "result_D1_9" BEL "result_D1_10" BEL "result_D1_11" BEL
        "result_D1_12" BEL "result_D1_13" BEL "result_D1_14" BEL
        "result_D1_15" BEL "result_D1_16" BEL "result_D1_17" BEL
        "result_D1_18" BEL "result_D1_19" BEL "result_D1_20" BEL
        "result_D1_21" BEL "result_D1_22" BEL "result_D1_23" BEL
        "result_D1_24" BEL "result_D1_25" BEL "result_D1_26" BEL
        "result_D1_27" BEL "result_D1_28" BEL "result_D1_29" BEL
        "result_D1_30" BEL "result_D1_31" BEL "ADC_triggers_0" BEL
        "ADC_triggers_1" BEL "ADC_triggers_2" BEL "ADC_triggers_3" BEL
        "ADC_triggers_4" BEL "ADC_triggers_5" BEL "ADC_triggers_6" BEL
        "ADC_triggers_7" BEL "data_stream_TTL_out_0" BEL
        "data_stream_TTL_out_1" BEL "data_stream_TTL_out_2" BEL
        "data_stream_TTL_out_3" BEL "data_stream_TTL_out_4" BEL
        "data_stream_TTL_out_5" BEL "data_stream_TTL_out_6" BEL
        "data_stream_TTL_out_7" BEL "data_stream_TTL_out_8" BEL
        "data_stream_TTL_out_9" BEL "data_stream_TTL_out_10" BEL
        "data_stream_TTL_out_11" BEL "data_stream_TTL_out_12" BEL
        "data_stream_TTL_out_13" BEL "data_stream_TTL_out_14" BEL
        "data_stream_TTL_out_15" BEL "aux_cmd_0" BEL "aux_cmd_1" BEL
        "aux_cmd_2" BEL "aux_cmd_3" BEL "aux_cmd_4" BEL "aux_cmd_5" BEL
        "aux_cmd_6" BEL "aux_cmd_7" BEL "aux_cmd_8" BEL "aux_cmd_9" BEL
        "aux_cmd_10" BEL "aux_cmd_11" BEL "aux_cmd_12" BEL "aux_cmd_13" BEL
        "aux_cmd_14" BEL "aux_cmd_15" BEL "aux_cmd_16" BEL "aux_cmd_17" BEL
        "aux_cmd_18" BEL "aux_cmd_19" BEL "aux_cmd_20" BEL "aux_cmd_21" BEL
        "aux_cmd_22" BEL "aux_cmd_23" BEL "aux_cmd_24" BEL "aux_cmd_25" BEL
        "aux_cmd_26" BEL "aux_cmd_27" BEL "aux_cmd_28" BEL "aux_cmd_29" BEL
        "aux_cmd_30" BEL "aux_cmd_31" BEL "MOSI_cmd_A1_0" BEL "MOSI_cmd_A1_1"
        BEL "MOSI_cmd_A1_2" BEL "MOSI_cmd_A1_3" BEL "MOSI_cmd_A1_4" BEL
        "MOSI_cmd_A1_5" BEL "MOSI_cmd_A1_6" BEL "MOSI_cmd_A1_7" BEL
        "MOSI_cmd_A1_8" BEL "MOSI_cmd_A1_9" BEL "MOSI_cmd_A1_10" BEL
        "MOSI_cmd_A1_11" BEL "MOSI_cmd_A1_12" BEL "MOSI_cmd_A1_13" BEL
        "MOSI_cmd_A1_14" BEL "MOSI_cmd_A1_15" BEL "MOSI_cmd_A1_16" BEL
        "MOSI_cmd_A1_17" BEL "MOSI_cmd_A1_18" BEL "MOSI_cmd_A1_19" BEL
        "MOSI_cmd_A1_20" BEL "MOSI_cmd_A1_21" BEL "MOSI_cmd_A1_22" BEL
        "MOSI_cmd_A1_23" BEL "MOSI_cmd_A1_24" BEL "MOSI_cmd_A1_25" BEL
        "MOSI_cmd_A1_26" BEL "MOSI_cmd_A1_27" BEL "MOSI_cmd_A1_28" BEL
        "MOSI_cmd_A1_29" BEL "MOSI_cmd_A1_30" BEL "MOSI_cmd_A1_31" BEL
        "MOSI_cmd_B1_0" BEL "MOSI_cmd_B1_1" BEL "MOSI_cmd_B1_2" BEL
        "MOSI_cmd_B1_3" BEL "MOSI_cmd_B1_4" BEL "MOSI_cmd_B1_5" BEL
        "MOSI_cmd_B1_6" BEL "MOSI_cmd_B1_7" BEL "MOSI_cmd_B1_8" BEL
        "MOSI_cmd_B1_9" BEL "MOSI_cmd_B1_10" BEL "MOSI_cmd_B1_11" BEL
        "MOSI_cmd_B1_12" BEL "MOSI_cmd_B1_13" BEL "MOSI_cmd_B1_14" BEL
        "MOSI_cmd_B1_15" BEL "MOSI_cmd_B1_16" BEL "MOSI_cmd_B1_17" BEL
        "MOSI_cmd_B1_18" BEL "MOSI_cmd_B1_19" BEL "MOSI_cmd_B1_20" BEL
        "MOSI_cmd_B1_21" BEL "MOSI_cmd_B1_22" BEL "MOSI_cmd_B1_23" BEL
        "MOSI_cmd_B1_24" BEL "MOSI_cmd_B1_25" BEL "MOSI_cmd_B1_26" BEL
        "MOSI_cmd_B1_27" BEL "MOSI_cmd_B1_28" BEL "MOSI_cmd_B1_29" BEL
        "MOSI_cmd_B1_30" BEL "MOSI_cmd_B1_31" BEL "MOSI_cmd_C1_0" BEL
        "MOSI_cmd_C1_1" BEL "MOSI_cmd_C1_2" BEL "MOSI_cmd_C1_3" BEL
        "MOSI_cmd_C1_4" BEL "MOSI_cmd_C1_5" BEL "MOSI_cmd_C1_6" BEL
        "MOSI_cmd_C1_7" BEL "MOSI_cmd_C1_8" BEL "MOSI_cmd_C1_9" BEL
        "MOSI_cmd_C1_10" BEL "MOSI_cmd_C1_11" BEL "MOSI_cmd_C1_12" BEL
        "MOSI_cmd_C1_13" BEL "MOSI_cmd_C1_14" BEL "MOSI_cmd_C1_15" BEL
        "MOSI_cmd_C1_16" BEL "MOSI_cmd_C1_17" BEL "MOSI_cmd_C1_18" BEL
        "MOSI_cmd_C1_19" BEL "MOSI_cmd_C1_20" BEL "MOSI_cmd_C1_21" BEL
        "MOSI_cmd_C1_22" BEL "MOSI_cmd_C1_23" BEL "MOSI_cmd_C1_24" BEL
        "MOSI_cmd_C1_25" BEL "MOSI_cmd_C1_26" BEL "MOSI_cmd_C1_27" BEL
        "MOSI_cmd_C1_28" BEL "MOSI_cmd_C1_29" BEL "MOSI_cmd_C1_30" BEL
        "MOSI_cmd_C1_31" BEL "MOSI_cmd_D1_0" BEL "MOSI_cmd_D1_1" BEL
        "MOSI_cmd_D1_2" BEL "MOSI_cmd_D1_3" BEL "MOSI_cmd_D1_4" BEL
        "MOSI_cmd_D1_5" BEL "MOSI_cmd_D1_6" BEL "MOSI_cmd_D1_7" BEL
        "MOSI_cmd_D1_8" BEL "MOSI_cmd_D1_9" BEL "MOSI_cmd_D1_10" BEL
        "MOSI_cmd_D1_11" BEL "MOSI_cmd_D1_12" BEL "MOSI_cmd_D1_13" BEL
        "MOSI_cmd_D1_14" BEL "MOSI_cmd_D1_15" BEL "MOSI_cmd_D1_16" BEL
        "MOSI_cmd_D1_17" BEL "MOSI_cmd_D1_18" BEL "MOSI_cmd_D1_19" BEL
        "MOSI_cmd_D1_20" BEL "MOSI_cmd_D1_21" BEL "MOSI_cmd_D1_22" BEL
        "MOSI_cmd_D1_23" BEL "MOSI_cmd_D1_24" BEL "MOSI_cmd_D1_25" BEL
        "MOSI_cmd_D1_26" BEL "MOSI_cmd_D1_27" BEL "MOSI_cmd_D1_28" BEL
        "MOSI_cmd_D1_29" BEL "MOSI_cmd_D1_30" BEL "MOSI_cmd_D1_31" BEL
        "MOSI_cmd_C2_0" BEL "MOSI_cmd_C2_1" BEL "MOSI_cmd_C2_2" BEL
        "MOSI_cmd_C2_3" BEL "MOSI_cmd_C2_4" BEL "MOSI_cmd_C2_5" BEL
        "MOSI_cmd_C2_6" BEL "MOSI_cmd_C2_7" BEL "MOSI_cmd_C2_8" BEL
        "MOSI_cmd_C2_9" BEL "MOSI_cmd_C2_10" BEL "MOSI_cmd_C2_11" BEL
        "MOSI_cmd_C2_12" BEL "MOSI_cmd_C2_13" BEL "MOSI_cmd_C2_14" BEL
        "MOSI_cmd_C2_15" BEL "MOSI_cmd_C2_16" BEL "MOSI_cmd_C2_17" BEL
        "MOSI_cmd_C2_18" BEL "MOSI_cmd_C2_19" BEL "MOSI_cmd_C2_20" BEL
        "MOSI_cmd_C2_21" BEL "MOSI_cmd_C2_22" BEL "MOSI_cmd_C2_23" BEL
        "MOSI_cmd_C2_24" BEL "MOSI_cmd_C2_25" BEL "MOSI_cmd_C2_26" BEL
        "MOSI_cmd_C2_27" BEL "MOSI_cmd_C2_28" BEL "MOSI_cmd_C2_29" BEL
        "MOSI_cmd_C2_30" BEL "MOSI_cmd_C2_31" BEL "MOSI_cmd_A2_0" BEL
        "MOSI_cmd_A2_1" BEL "MOSI_cmd_A2_2" BEL "MOSI_cmd_A2_3" BEL
        "MOSI_cmd_A2_4" BEL "MOSI_cmd_A2_5" BEL "MOSI_cmd_A2_6" BEL
        "MOSI_cmd_A2_7" BEL "MOSI_cmd_A2_8" BEL "MOSI_cmd_A2_9" BEL
        "MOSI_cmd_A2_10" BEL "MOSI_cmd_A2_11" BEL "MOSI_cmd_A2_12" BEL
        "MOSI_cmd_A2_13" BEL "MOSI_cmd_A2_14" BEL "MOSI_cmd_A2_15" BEL
        "MOSI_cmd_A2_16" BEL "MOSI_cmd_A2_17" BEL "MOSI_cmd_A2_18" BEL
        "MOSI_cmd_A2_19" BEL "MOSI_cmd_A2_20" BEL "MOSI_cmd_A2_21" BEL
        "MOSI_cmd_A2_22" BEL "MOSI_cmd_A2_23" BEL "MOSI_cmd_A2_24" BEL
        "MOSI_cmd_A2_25" BEL "MOSI_cmd_A2_26" BEL "MOSI_cmd_A2_27" BEL
        "MOSI_cmd_A2_28" BEL "MOSI_cmd_A2_29" BEL "MOSI_cmd_A2_30" BEL
        "MOSI_cmd_A2_31" BEL "MOSI_cmd_B2_0" BEL "MOSI_cmd_B2_1" BEL
        "MOSI_cmd_B2_2" BEL "MOSI_cmd_B2_3" BEL "MOSI_cmd_B2_4" BEL
        "MOSI_cmd_B2_5" BEL "MOSI_cmd_B2_6" BEL "MOSI_cmd_B2_7" BEL
        "MOSI_cmd_B2_8" BEL "MOSI_cmd_B2_9" BEL "MOSI_cmd_B2_10" BEL
        "MOSI_cmd_B2_11" BEL "MOSI_cmd_B2_12" BEL "MOSI_cmd_B2_13" BEL
        "MOSI_cmd_B2_14" BEL "MOSI_cmd_B2_15" BEL "MOSI_cmd_B2_16" BEL
        "MOSI_cmd_B2_17" BEL "MOSI_cmd_B2_18" BEL "MOSI_cmd_B2_19" BEL
        "MOSI_cmd_B2_20" BEL "MOSI_cmd_B2_21" BEL "MOSI_cmd_B2_22" BEL
        "MOSI_cmd_B2_23" BEL "MOSI_cmd_B2_24" BEL "MOSI_cmd_B2_25" BEL
        "MOSI_cmd_B2_26" BEL "MOSI_cmd_B2_27" BEL "MOSI_cmd_B2_28" BEL
        "MOSI_cmd_B2_29" BEL "MOSI_cmd_B2_30" BEL "MOSI_cmd_B2_31" BEL
        "MOSI_cmd_D2_0" BEL "MOSI_cmd_D2_1" BEL "MOSI_cmd_D2_2" BEL
        "MOSI_cmd_D2_3" BEL "MOSI_cmd_D2_4" BEL "MOSI_cmd_D2_5" BEL
        "MOSI_cmd_D2_6" BEL "MOSI_cmd_D2_7" BEL "MOSI_cmd_D2_8" BEL
        "MOSI_cmd_D2_9" BEL "MOSI_cmd_D2_10" BEL "MOSI_cmd_D2_11" BEL
        "MOSI_cmd_D2_12" BEL "MOSI_cmd_D2_13" BEL "MOSI_cmd_D2_14" BEL
        "MOSI_cmd_D2_15" BEL "MOSI_cmd_D2_16" BEL "MOSI_cmd_D2_17" BEL
        "MOSI_cmd_D2_18" BEL "MOSI_cmd_D2_19" BEL "MOSI_cmd_D2_20" BEL
        "MOSI_cmd_D2_21" BEL "MOSI_cmd_D2_22" BEL "MOSI_cmd_D2_23" BEL
        "MOSI_cmd_D2_24" BEL "MOSI_cmd_D2_25" BEL "MOSI_cmd_D2_26" BEL
        "MOSI_cmd_D2_27" BEL "MOSI_cmd_D2_28" BEL "MOSI_cmd_D2_29" BEL
        "MOSI_cmd_D2_30" BEL "MOSI_cmd_D2_31" BEL
        "ADC_inout_8/ADC_register_15" BEL "ADC_inout_8/ADC_register_14" BEL
        "ADC_inout_8/ADC_register_13" BEL "ADC_inout_8/ADC_register_12" BEL
        "ADC_inout_8/ADC_register_11" BEL "ADC_inout_8/ADC_register_10" BEL
        "ADC_inout_8/ADC_register_9" BEL "ADC_inout_8/ADC_register_8" BEL
        "ADC_inout_8/ADC_register_7" BEL "ADC_inout_8/ADC_register_6" BEL
        "ADC_inout_8/ADC_register_5" BEL "ADC_inout_8/ADC_register_4" BEL
        "ADC_inout_8/ADC_register_3" BEL "ADC_inout_8/ADC_register_2" BEL
        "ADC_inout_8/ADC_register_1" BEL "ADC_inout_8/ADC_register_0" BEL
        "ADC_inout_7/ADC_register_15" BEL "ADC_inout_7/ADC_register_14" BEL
        "ADC_inout_7/ADC_register_13" BEL "ADC_inout_7/ADC_register_12" BEL
        "ADC_inout_7/ADC_register_11" BEL "ADC_inout_7/ADC_register_10" BEL
        "ADC_inout_7/ADC_register_9" BEL "ADC_inout_7/ADC_register_8" BEL
        "ADC_inout_7/ADC_register_7" BEL "ADC_inout_7/ADC_register_6" BEL
        "ADC_inout_7/ADC_register_5" BEL "ADC_inout_7/ADC_register_4" BEL
        "ADC_inout_7/ADC_register_3" BEL "ADC_inout_7/ADC_register_2" BEL
        "ADC_inout_7/ADC_register_1" BEL "ADC_inout_7/ADC_register_0" BEL
        "ADC_inout_6/ADC_register_15" BEL "ADC_inout_6/ADC_register_14" BEL
        "ADC_inout_6/ADC_register_13" BEL "ADC_inout_6/ADC_register_12" BEL
        "ADC_inout_6/ADC_register_11" BEL "ADC_inout_6/ADC_register_10" BEL
        "ADC_inout_6/ADC_register_9" BEL "ADC_inout_6/ADC_register_8" BEL
        "ADC_inout_6/ADC_register_7" BEL "ADC_inout_6/ADC_register_6" BEL
        "ADC_inout_6/ADC_register_5" BEL "ADC_inout_6/ADC_register_4" BEL
        "ADC_inout_6/ADC_register_3" BEL "ADC_inout_6/ADC_register_2" BEL
        "ADC_inout_6/ADC_register_1" BEL "ADC_inout_6/ADC_register_0" BEL
        "ADC_inout_5/ADC_register_15" BEL "ADC_inout_5/ADC_register_14" BEL
        "ADC_inout_5/ADC_register_13" BEL "ADC_inout_5/ADC_register_12" BEL
        "ADC_inout_5/ADC_register_11" BEL "ADC_inout_5/ADC_register_10" BEL
        "ADC_inout_5/ADC_register_9" BEL "ADC_inout_5/ADC_register_8" BEL
        "ADC_inout_5/ADC_register_7" BEL "ADC_inout_5/ADC_register_6" BEL
        "ADC_inout_5/ADC_register_5" BEL "ADC_inout_5/ADC_register_4" BEL
        "ADC_inout_5/ADC_register_3" BEL "ADC_inout_5/ADC_register_2" BEL
        "ADC_inout_5/ADC_register_1" BEL "ADC_inout_5/ADC_register_0" BEL
        "ADC_inout_4/ADC_register_15" BEL "ADC_inout_4/ADC_register_14" BEL
        "ADC_inout_4/ADC_register_13" BEL "ADC_inout_4/ADC_register_12" BEL
        "ADC_inout_4/ADC_register_11" BEL "ADC_inout_4/ADC_register_10" BEL
        "ADC_inout_4/ADC_register_9" BEL "ADC_inout_4/ADC_register_8" BEL
        "ADC_inout_4/ADC_register_7" BEL "ADC_inout_4/ADC_register_6" BEL
        "ADC_inout_4/ADC_register_5" BEL "ADC_inout_4/ADC_register_4" BEL
        "ADC_inout_4/ADC_register_3" BEL "ADC_inout_4/ADC_register_2" BEL
        "ADC_inout_4/ADC_register_1" BEL "ADC_inout_4/ADC_register_0" BEL
        "ADC_inout_3/ADC_register_15" BEL "ADC_inout_3/ADC_register_14" BEL
        "ADC_inout_3/ADC_register_13" BEL "ADC_inout_3/ADC_register_12" BEL
        "ADC_inout_3/ADC_register_11" BEL "ADC_inout_3/ADC_register_10" BEL
        "ADC_inout_3/ADC_register_9" BEL "ADC_inout_3/ADC_register_8" BEL
        "ADC_inout_3/ADC_register_7" BEL "ADC_inout_3/ADC_register_6" BEL
        "ADC_inout_3/ADC_register_5" BEL "ADC_inout_3/ADC_register_4" BEL
        "ADC_inout_3/ADC_register_3" BEL "ADC_inout_3/ADC_register_2" BEL
        "ADC_inout_3/ADC_register_1" BEL "ADC_inout_3/ADC_register_0" BEL
        "ADC_inout_2/ADC_register_15" BEL "ADC_inout_2/ADC_register_14" BEL
        "ADC_inout_2/ADC_register_13" BEL "ADC_inout_2/ADC_register_12" BEL
        "ADC_inout_2/ADC_register_11" BEL "ADC_inout_2/ADC_register_10" BEL
        "ADC_inout_2/ADC_register_9" BEL "ADC_inout_2/ADC_register_8" BEL
        "ADC_inout_2/ADC_register_7" BEL "ADC_inout_2/ADC_register_6" BEL
        "ADC_inout_2/ADC_register_5" BEL "ADC_inout_2/ADC_register_4" BEL
        "ADC_inout_2/ADC_register_3" BEL "ADC_inout_2/ADC_register_2" BEL
        "ADC_inout_2/ADC_register_1" BEL "ADC_inout_2/ADC_register_0" BEL
        "ADC_inout_1/ADC_register_15" BEL "ADC_inout_1/ADC_register_14" BEL
        "ADC_inout_1/ADC_register_13" BEL "ADC_inout_1/ADC_register_12" BEL
        "ADC_inout_1/ADC_register_11" BEL "ADC_inout_1/ADC_register_10" BEL
        "ADC_inout_1/ADC_register_9" BEL "ADC_inout_1/ADC_register_8" BEL
        "ADC_inout_1/ADC_register_7" BEL "ADC_inout_1/ADC_register_6" BEL
        "ADC_inout_1/ADC_register_5" BEL "ADC_inout_1/ADC_register_4" BEL
        "ADC_inout_1/ADC_register_3" BEL "ADC_inout_1/ADC_register_2" BEL
        "ADC_inout_1/ADC_register_1" BEL "ADC_inout_1/ADC_register_0" BEL
        "ADC_inout_1/ADC_CS" BEL "ADC_inout_1/ADC_SCLK" BEL
        "stim_sequencer_A1/trigger_in_15" BEL
        "stim_sequencer_A1/trigger_in_14" BEL
        "stim_sequencer_A1/trigger_in_13" BEL
        "stim_sequencer_A1/trigger_in_12" BEL
        "stim_sequencer_A1/trigger_in_11" BEL
        "stim_sequencer_A1/trigger_in_10" BEL "stim_sequencer_A1/trigger_in_9"
        BEL "stim_sequencer_A1/trigger_in_8" BEL
        "stim_sequencer_A1/trigger_in_7" BEL "stim_sequencer_A1/trigger_in_6"
        BEL "stim_sequencer_A1/trigger_in_5" BEL
        "stim_sequencer_A1/trigger_in_4" BEL "stim_sequencer_A1/trigger_in_3"
        BEL "stim_sequencer_A1/trigger_in_2" BEL
        "stim_sequencer_A1/trigger_in_1" BEL "stim_sequencer_A1/trigger_in_0"
        BEL "stim_sequencer_A1/waiting_for_trigger_15" BEL
        "stim_sequencer_A1/waiting_for_trigger_14" BEL
        "stim_sequencer_A1/waiting_for_trigger_13" BEL
        "stim_sequencer_A1/waiting_for_trigger_12" BEL
        "stim_sequencer_A1/waiting_for_trigger_11" BEL
        "stim_sequencer_A1/waiting_for_trigger_10" BEL
        "stim_sequencer_A1/waiting_for_trigger_9" BEL
        "stim_sequencer_A1/waiting_for_trigger_8" BEL
        "stim_sequencer_A1/waiting_for_trigger_7" BEL
        "stim_sequencer_A1/waiting_for_trigger_6" BEL
        "stim_sequencer_A1/waiting_for_trigger_5" BEL
        "stim_sequencer_A1/waiting_for_trigger_4" BEL
        "stim_sequencer_A1/waiting_for_trigger_3" BEL
        "stim_sequencer_A1/waiting_for_trigger_2" BEL
        "stim_sequencer_A1/waiting_for_trigger_1" BEL
        "stim_sequencer_A1/waiting_for_trigger_0" BEL
        "stim_sequencer_A1/amp_settle_changed" BEL
        "stim_sequencer_A1/waiting_for_edge_15" BEL
        "stim_sequencer_A1/waiting_for_edge_14" BEL
        "stim_sequencer_A1/waiting_for_edge_13" BEL
        "stim_sequencer_A1/waiting_for_edge_12" BEL
        "stim_sequencer_A1/waiting_for_edge_11" BEL
        "stim_sequencer_A1/waiting_for_edge_10" BEL
        "stim_sequencer_A1/waiting_for_edge_9" BEL
        "stim_sequencer_A1/waiting_for_edge_8" BEL
        "stim_sequencer_A1/waiting_for_edge_7" BEL
        "stim_sequencer_A1/waiting_for_edge_6" BEL
        "stim_sequencer_A1/waiting_for_edge_5" BEL
        "stim_sequencer_A1/waiting_for_edge_4" BEL
        "stim_sequencer_A1/waiting_for_edge_3" BEL
        "stim_sequencer_A1/waiting_for_edge_2" BEL
        "stim_sequencer_A1/waiting_for_edge_1" BEL
        "stim_sequencer_A1/waiting_for_edge_0" BEL
        "stim_sequencer_A1/amp_settle_15" BEL
        "stim_sequencer_A1/amp_settle_14" BEL
        "stim_sequencer_A1/amp_settle_13" BEL
        "stim_sequencer_A1/amp_settle_12" BEL
        "stim_sequencer_A1/amp_settle_11" BEL
        "stim_sequencer_A1/amp_settle_10" BEL "stim_sequencer_A1/amp_settle_9"
        BEL "stim_sequencer_A1/amp_settle_8" BEL
        "stim_sequencer_A1/amp_settle_7" BEL "stim_sequencer_A1/amp_settle_6"
        BEL "stim_sequencer_A1/amp_settle_5" BEL
        "stim_sequencer_A1/amp_settle_4" BEL "stim_sequencer_A1/amp_settle_3"
        BEL "stim_sequencer_A1/amp_settle_2" BEL
        "stim_sequencer_A1/amp_settle_1" BEL "stim_sequencer_A1/amp_settle_0"
        BEL "stim_sequencer_A1/stim_pol_15" BEL
        "stim_sequencer_A1/stim_pol_14" BEL "stim_sequencer_A1/stim_pol_13"
        BEL "stim_sequencer_A1/stim_pol_12" BEL
        "stim_sequencer_A1/stim_pol_11" BEL "stim_sequencer_A1/stim_pol_10"
        BEL "stim_sequencer_A1/stim_pol_9" BEL "stim_sequencer_A1/stim_pol_8"
        BEL "stim_sequencer_A1/stim_pol_7" BEL "stim_sequencer_A1/stim_pol_6"
        BEL "stim_sequencer_A1/stim_pol_5" BEL "stim_sequencer_A1/stim_pol_4"
        BEL "stim_sequencer_A1/stim_pol_3" BEL "stim_sequencer_A1/stim_pol_2"
        BEL "stim_sequencer_A1/stim_pol_1" BEL "stim_sequencer_A1/stim_pol_0"
        BEL "stim_sequencer_A1/charge_recov_15" BEL
        "stim_sequencer_A1/charge_recov_14" BEL
        "stim_sequencer_A1/charge_recov_13" BEL
        "stim_sequencer_A1/charge_recov_12" BEL
        "stim_sequencer_A1/charge_recov_11" BEL
        "stim_sequencer_A1/charge_recov_10" BEL
        "stim_sequencer_A1/charge_recov_9" BEL
        "stim_sequencer_A1/charge_recov_8" BEL
        "stim_sequencer_A1/charge_recov_7" BEL
        "stim_sequencer_A1/charge_recov_6" BEL
        "stim_sequencer_A1/charge_recov_5" BEL
        "stim_sequencer_A1/charge_recov_4" BEL
        "stim_sequencer_A1/charge_recov_3" BEL
        "stim_sequencer_A1/charge_recov_2" BEL
        "stim_sequencer_A1/charge_recov_1" BEL
        "stim_sequencer_A1/charge_recov_0" BEL "stim_sequencer_A1/stim_on_15"
        BEL "stim_sequencer_A1/stim_on_14" BEL "stim_sequencer_A1/stim_on_13"
        BEL "stim_sequencer_A1/stim_on_12" BEL "stim_sequencer_A1/stim_on_11"
        BEL "stim_sequencer_A1/stim_on_10" BEL "stim_sequencer_A1/stim_on_9"
        BEL "stim_sequencer_A1/stim_on_8" BEL "stim_sequencer_A1/stim_on_7"
        BEL "stim_sequencer_A1/stim_on_6" BEL "stim_sequencer_A1/stim_on_5"
        BEL "stim_sequencer_A1/stim_on_4" BEL "stim_sequencer_A1/stim_on_3"
        BEL "stim_sequencer_A1/stim_on_2" BEL "stim_sequencer_A1/stim_on_1"
        BEL "stim_sequencer_A1/stim_on_0" BEL
        "stim_sequencer_A2/trigger_in_15" BEL
        "stim_sequencer_A2/trigger_in_14" BEL
        "stim_sequencer_A2/trigger_in_13" BEL
        "stim_sequencer_A2/trigger_in_12" BEL
        "stim_sequencer_A2/trigger_in_11" BEL
        "stim_sequencer_A2/trigger_in_10" BEL "stim_sequencer_A2/trigger_in_9"
        BEL "stim_sequencer_A2/trigger_in_8" BEL
        "stim_sequencer_A2/trigger_in_7" BEL "stim_sequencer_A2/trigger_in_6"
        BEL "stim_sequencer_A2/trigger_in_5" BEL
        "stim_sequencer_A2/trigger_in_4" BEL "stim_sequencer_A2/trigger_in_3"
        BEL "stim_sequencer_A2/trigger_in_2" BEL
        "stim_sequencer_A2/trigger_in_1" BEL "stim_sequencer_A2/trigger_in_0"
        BEL "stim_sequencer_A2/waiting_for_trigger_15" BEL
        "stim_sequencer_A2/waiting_for_trigger_14" BEL
        "stim_sequencer_A2/waiting_for_trigger_13" BEL
        "stim_sequencer_A2/waiting_for_trigger_12" BEL
        "stim_sequencer_A2/waiting_for_trigger_11" BEL
        "stim_sequencer_A2/waiting_for_trigger_10" BEL
        "stim_sequencer_A2/waiting_for_trigger_9" BEL
        "stim_sequencer_A2/waiting_for_trigger_8" BEL
        "stim_sequencer_A2/waiting_for_trigger_7" BEL
        "stim_sequencer_A2/waiting_for_trigger_6" BEL
        "stim_sequencer_A2/waiting_for_trigger_5" BEL
        "stim_sequencer_A2/waiting_for_trigger_4" BEL
        "stim_sequencer_A2/waiting_for_trigger_3" BEL
        "stim_sequencer_A2/waiting_for_trigger_2" BEL
        "stim_sequencer_A2/waiting_for_trigger_1" BEL
        "stim_sequencer_A2/waiting_for_trigger_0" BEL
        "stim_sequencer_A2/amp_settle_changed" BEL
        "stim_sequencer_A2/waiting_for_edge_15" BEL
        "stim_sequencer_A2/waiting_for_edge_14" BEL
        "stim_sequencer_A2/waiting_for_edge_13" BEL
        "stim_sequencer_A2/waiting_for_edge_12" BEL
        "stim_sequencer_A2/waiting_for_edge_11" BEL
        "stim_sequencer_A2/waiting_for_edge_10" BEL
        "stim_sequencer_A2/waiting_for_edge_9" BEL
        "stim_sequencer_A2/waiting_for_edge_8" BEL
        "stim_sequencer_A2/waiting_for_edge_7" BEL
        "stim_sequencer_A2/waiting_for_edge_6" BEL
        "stim_sequencer_A2/waiting_for_edge_5" BEL
        "stim_sequencer_A2/waiting_for_edge_4" BEL
        "stim_sequencer_A2/waiting_for_edge_3" BEL
        "stim_sequencer_A2/waiting_for_edge_2" BEL
        "stim_sequencer_A2/waiting_for_edge_1" BEL
        "stim_sequencer_A2/waiting_for_edge_0" BEL
        "stim_sequencer_A2/amp_settle_15" BEL
        "stim_sequencer_A2/amp_settle_14" BEL
        "stim_sequencer_A2/amp_settle_13" BEL
        "stim_sequencer_A2/amp_settle_12" BEL
        "stim_sequencer_A2/amp_settle_11" BEL
        "stim_sequencer_A2/amp_settle_10" BEL "stim_sequencer_A2/amp_settle_9"
        BEL "stim_sequencer_A2/amp_settle_8" BEL
        "stim_sequencer_A2/amp_settle_7" BEL "stim_sequencer_A2/amp_settle_6"
        BEL "stim_sequencer_A2/amp_settle_5" BEL
        "stim_sequencer_A2/amp_settle_4" BEL "stim_sequencer_A2/amp_settle_3"
        BEL "stim_sequencer_A2/amp_settle_2" BEL
        "stim_sequencer_A2/amp_settle_1" BEL "stim_sequencer_A2/amp_settle_0"
        BEL "stim_sequencer_A2/stim_pol_15" BEL
        "stim_sequencer_A2/stim_pol_14" BEL "stim_sequencer_A2/stim_pol_13"
        BEL "stim_sequencer_A2/stim_pol_12" BEL
        "stim_sequencer_A2/stim_pol_11" BEL "stim_sequencer_A2/stim_pol_10"
        BEL "stim_sequencer_A2/stim_pol_9" BEL "stim_sequencer_A2/stim_pol_8"
        BEL "stim_sequencer_A2/stim_pol_7" BEL "stim_sequencer_A2/stim_pol_6"
        BEL "stim_sequencer_A2/stim_pol_5" BEL "stim_sequencer_A2/stim_pol_4"
        BEL "stim_sequencer_A2/stim_pol_3" BEL "stim_sequencer_A2/stim_pol_2"
        BEL "stim_sequencer_A2/stim_pol_1" BEL "stim_sequencer_A2/stim_pol_0"
        BEL "stim_sequencer_A2/charge_recov_15" BEL
        "stim_sequencer_A2/charge_recov_14" BEL
        "stim_sequencer_A2/charge_recov_13" BEL
        "stim_sequencer_A2/charge_recov_12" BEL
        "stim_sequencer_A2/charge_recov_11" BEL
        "stim_sequencer_A2/charge_recov_10" BEL
        "stim_sequencer_A2/charge_recov_9" BEL
        "stim_sequencer_A2/charge_recov_8" BEL
        "stim_sequencer_A2/charge_recov_7" BEL
        "stim_sequencer_A2/charge_recov_6" BEL
        "stim_sequencer_A2/charge_recov_5" BEL
        "stim_sequencer_A2/charge_recov_4" BEL
        "stim_sequencer_A2/charge_recov_3" BEL
        "stim_sequencer_A2/charge_recov_2" BEL
        "stim_sequencer_A2/charge_recov_1" BEL
        "stim_sequencer_A2/charge_recov_0" BEL "stim_sequencer_A2/stim_on_15"
        BEL "stim_sequencer_A2/stim_on_14" BEL "stim_sequencer_A2/stim_on_13"
        BEL "stim_sequencer_A2/stim_on_12" BEL "stim_sequencer_A2/stim_on_11"
        BEL "stim_sequencer_A2/stim_on_10" BEL "stim_sequencer_A2/stim_on_9"
        BEL "stim_sequencer_A2/stim_on_8" BEL "stim_sequencer_A2/stim_on_7"
        BEL "stim_sequencer_A2/stim_on_6" BEL "stim_sequencer_A2/stim_on_5"
        BEL "stim_sequencer_A2/stim_on_4" BEL "stim_sequencer_A2/stim_on_3"
        BEL "stim_sequencer_A2/stim_on_2" BEL "stim_sequencer_A2/stim_on_1"
        BEL "stim_sequencer_A2/stim_on_0" BEL
        "stim_sequencer_B1/trigger_in_15" BEL
        "stim_sequencer_B1/trigger_in_14" BEL
        "stim_sequencer_B1/trigger_in_13" BEL
        "stim_sequencer_B1/trigger_in_12" BEL
        "stim_sequencer_B1/trigger_in_11" BEL
        "stim_sequencer_B1/trigger_in_10" BEL "stim_sequencer_B1/trigger_in_9"
        BEL "stim_sequencer_B1/trigger_in_8" BEL
        "stim_sequencer_B1/trigger_in_7" BEL "stim_sequencer_B1/trigger_in_6"
        BEL "stim_sequencer_B1/trigger_in_5" BEL
        "stim_sequencer_B1/trigger_in_4" BEL "stim_sequencer_B1/trigger_in_3"
        BEL "stim_sequencer_B1/trigger_in_2" BEL
        "stim_sequencer_B1/trigger_in_1" BEL "stim_sequencer_B1/trigger_in_0"
        BEL "stim_sequencer_B1/waiting_for_trigger_15" BEL
        "stim_sequencer_B1/waiting_for_trigger_14" BEL
        "stim_sequencer_B1/waiting_for_trigger_13" BEL
        "stim_sequencer_B1/waiting_for_trigger_12" BEL
        "stim_sequencer_B1/waiting_for_trigger_11" BEL
        "stim_sequencer_B1/waiting_for_trigger_10" BEL
        "stim_sequencer_B1/waiting_for_trigger_9" BEL
        "stim_sequencer_B1/waiting_for_trigger_8" BEL
        "stim_sequencer_B1/waiting_for_trigger_7" BEL
        "stim_sequencer_B1/waiting_for_trigger_6" BEL
        "stim_sequencer_B1/waiting_for_trigger_5" BEL
        "stim_sequencer_B1/waiting_for_trigger_4" BEL
        "stim_sequencer_B1/waiting_for_trigger_3" BEL
        "stim_sequencer_B1/waiting_for_trigger_2" BEL
        "stim_sequencer_B1/waiting_for_trigger_1" BEL
        "stim_sequencer_B1/waiting_for_trigger_0" BEL
        "stim_sequencer_B1/amp_settle_changed" BEL
        "stim_sequencer_B1/waiting_for_edge_15" BEL
        "stim_sequencer_B1/waiting_for_edge_14" BEL
        "stim_sequencer_B1/waiting_for_edge_13" BEL
        "stim_sequencer_B1/waiting_for_edge_12" BEL
        "stim_sequencer_B1/waiting_for_edge_11" BEL
        "stim_sequencer_B1/waiting_for_edge_10" BEL
        "stim_sequencer_B1/waiting_for_edge_9" BEL
        "stim_sequencer_B1/waiting_for_edge_8" BEL
        "stim_sequencer_B1/waiting_for_edge_7" BEL
        "stim_sequencer_B1/waiting_for_edge_6" BEL
        "stim_sequencer_B1/waiting_for_edge_5" BEL
        "stim_sequencer_B1/waiting_for_edge_4" BEL
        "stim_sequencer_B1/waiting_for_edge_3" BEL
        "stim_sequencer_B1/waiting_for_edge_2" BEL
        "stim_sequencer_B1/waiting_for_edge_1" BEL
        "stim_sequencer_B1/waiting_for_edge_0" BEL
        "stim_sequencer_B1/amp_settle_15" BEL
        "stim_sequencer_B1/amp_settle_14" BEL
        "stim_sequencer_B1/amp_settle_13" BEL
        "stim_sequencer_B1/amp_settle_12" BEL
        "stim_sequencer_B1/amp_settle_11" BEL
        "stim_sequencer_B1/amp_settle_10" BEL "stim_sequencer_B1/amp_settle_9"
        BEL "stim_sequencer_B1/amp_settle_8" BEL
        "stim_sequencer_B1/amp_settle_7" BEL "stim_sequencer_B1/amp_settle_6"
        BEL "stim_sequencer_B1/amp_settle_5" BEL
        "stim_sequencer_B1/amp_settle_4" BEL "stim_sequencer_B1/amp_settle_3"
        BEL "stim_sequencer_B1/amp_settle_2" BEL
        "stim_sequencer_B1/amp_settle_1" BEL "stim_sequencer_B1/amp_settle_0"
        BEL "stim_sequencer_B1/stim_pol_15" BEL
        "stim_sequencer_B1/stim_pol_14" BEL "stim_sequencer_B1/stim_pol_13"
        BEL "stim_sequencer_B1/stim_pol_12" BEL
        "stim_sequencer_B1/stim_pol_11" BEL "stim_sequencer_B1/stim_pol_10"
        BEL "stim_sequencer_B1/stim_pol_9" BEL "stim_sequencer_B1/stim_pol_8"
        BEL "stim_sequencer_B1/stim_pol_7" BEL "stim_sequencer_B1/stim_pol_6"
        BEL "stim_sequencer_B1/stim_pol_5" BEL "stim_sequencer_B1/stim_pol_4"
        BEL "stim_sequencer_B1/stim_pol_3" BEL "stim_sequencer_B1/stim_pol_2"
        BEL "stim_sequencer_B1/stim_pol_1" BEL "stim_sequencer_B1/stim_pol_0"
        BEL "stim_sequencer_B1/charge_recov_15" BEL
        "stim_sequencer_B1/charge_recov_14" BEL
        "stim_sequencer_B1/charge_recov_13" BEL
        "stim_sequencer_B1/charge_recov_12" BEL
        "stim_sequencer_B1/charge_recov_11" BEL
        "stim_sequencer_B1/charge_recov_10" BEL
        "stim_sequencer_B1/charge_recov_9" BEL
        "stim_sequencer_B1/charge_recov_8" BEL
        "stim_sequencer_B1/charge_recov_7" BEL
        "stim_sequencer_B1/charge_recov_6" BEL
        "stim_sequencer_B1/charge_recov_5" BEL
        "stim_sequencer_B1/charge_recov_4" BEL
        "stim_sequencer_B1/charge_recov_3" BEL
        "stim_sequencer_B1/charge_recov_2" BEL
        "stim_sequencer_B1/charge_recov_1" BEL
        "stim_sequencer_B1/charge_recov_0" BEL "stim_sequencer_B1/stim_on_15"
        BEL "stim_sequencer_B1/stim_on_14" BEL "stim_sequencer_B1/stim_on_13"
        BEL "stim_sequencer_B1/stim_on_12" BEL "stim_sequencer_B1/stim_on_11"
        BEL "stim_sequencer_B1/stim_on_10" BEL "stim_sequencer_B1/stim_on_9"
        BEL "stim_sequencer_B1/stim_on_8" BEL "stim_sequencer_B1/stim_on_7"
        BEL "stim_sequencer_B1/stim_on_6" BEL "stim_sequencer_B1/stim_on_5"
        BEL "stim_sequencer_B1/stim_on_4" BEL "stim_sequencer_B1/stim_on_3"
        BEL "stim_sequencer_B1/stim_on_2" BEL "stim_sequencer_B1/stim_on_1"
        BEL "stim_sequencer_B1/stim_on_0" BEL
        "stim_sequencer_B2/trigger_in_15" BEL
        "stim_sequencer_B2/trigger_in_14" BEL
        "stim_sequencer_B2/trigger_in_13" BEL
        "stim_sequencer_B2/trigger_in_12" BEL
        "stim_sequencer_B2/trigger_in_11" BEL
        "stim_sequencer_B2/trigger_in_10" BEL "stim_sequencer_B2/trigger_in_9"
        BEL "stim_sequencer_B2/trigger_in_8" BEL
        "stim_sequencer_B2/trigger_in_7" BEL "stim_sequencer_B2/trigger_in_6"
        BEL "stim_sequencer_B2/trigger_in_5" BEL
        "stim_sequencer_B2/trigger_in_4" BEL "stim_sequencer_B2/trigger_in_3"
        BEL "stim_sequencer_B2/trigger_in_2" BEL
        "stim_sequencer_B2/trigger_in_1" BEL "stim_sequencer_B2/trigger_in_0"
        BEL "stim_sequencer_B2/waiting_for_trigger_15" BEL
        "stim_sequencer_B2/waiting_for_trigger_14" BEL
        "stim_sequencer_B2/waiting_for_trigger_13" BEL
        "stim_sequencer_B2/waiting_for_trigger_12" BEL
        "stim_sequencer_B2/waiting_for_trigger_11" BEL
        "stim_sequencer_B2/waiting_for_trigger_10" BEL
        "stim_sequencer_B2/waiting_for_trigger_9" BEL
        "stim_sequencer_B2/waiting_for_trigger_8" BEL
        "stim_sequencer_B2/waiting_for_trigger_7" BEL
        "stim_sequencer_B2/waiting_for_trigger_6" BEL
        "stim_sequencer_B2/waiting_for_trigger_5" BEL
        "stim_sequencer_B2/waiting_for_trigger_4" BEL
        "stim_sequencer_B2/waiting_for_trigger_3" BEL
        "stim_sequencer_B2/waiting_for_trigger_2" BEL
        "stim_sequencer_B2/waiting_for_trigger_1" BEL
        "stim_sequencer_B2/waiting_for_trigger_0" BEL
        "stim_sequencer_B2/amp_settle_changed" BEL
        "stim_sequencer_B2/waiting_for_edge_15" BEL
        "stim_sequencer_B2/waiting_for_edge_14" BEL
        "stim_sequencer_B2/waiting_for_edge_13" BEL
        "stim_sequencer_B2/waiting_for_edge_12" BEL
        "stim_sequencer_B2/waiting_for_edge_11" BEL
        "stim_sequencer_B2/waiting_for_edge_10" BEL
        "stim_sequencer_B2/waiting_for_edge_9" BEL
        "stim_sequencer_B2/waiting_for_edge_8" BEL
        "stim_sequencer_B2/waiting_for_edge_7" BEL
        "stim_sequencer_B2/waiting_for_edge_6" BEL
        "stim_sequencer_B2/waiting_for_edge_5" BEL
        "stim_sequencer_B2/waiting_for_edge_4" BEL
        "stim_sequencer_B2/waiting_for_edge_3" BEL
        "stim_sequencer_B2/waiting_for_edge_2" BEL
        "stim_sequencer_B2/waiting_for_edge_1" BEL
        "stim_sequencer_B2/waiting_for_edge_0" BEL
        "stim_sequencer_B2/amp_settle_15" BEL
        "stim_sequencer_B2/amp_settle_14" BEL
        "stim_sequencer_B2/amp_settle_13" BEL
        "stim_sequencer_B2/amp_settle_12" BEL
        "stim_sequencer_B2/amp_settle_11" BEL
        "stim_sequencer_B2/amp_settle_10" BEL "stim_sequencer_B2/amp_settle_9"
        BEL "stim_sequencer_B2/amp_settle_8" BEL
        "stim_sequencer_B2/amp_settle_7" BEL "stim_sequencer_B2/amp_settle_6"
        BEL "stim_sequencer_B2/amp_settle_5" BEL
        "stim_sequencer_B2/amp_settle_4" BEL "stim_sequencer_B2/amp_settle_3"
        BEL "stim_sequencer_B2/amp_settle_2" BEL
        "stim_sequencer_B2/amp_settle_1" BEL "stim_sequencer_B2/amp_settle_0"
        BEL "stim_sequencer_B2/stim_pol_15" BEL
        "stim_sequencer_B2/stim_pol_14" BEL "stim_sequencer_B2/stim_pol_13"
        BEL "stim_sequencer_B2/stim_pol_12" BEL
        "stim_sequencer_B2/stim_pol_11" BEL "stim_sequencer_B2/stim_pol_10"
        BEL "stim_sequencer_B2/stim_pol_9" BEL "stim_sequencer_B2/stim_pol_8"
        BEL "stim_sequencer_B2/stim_pol_7" BEL "stim_sequencer_B2/stim_pol_6"
        BEL "stim_sequencer_B2/stim_pol_5" BEL "stim_sequencer_B2/stim_pol_4"
        BEL "stim_sequencer_B2/stim_pol_3" BEL "stim_sequencer_B2/stim_pol_2"
        BEL "stim_sequencer_B2/stim_pol_1" BEL "stim_sequencer_B2/stim_pol_0"
        BEL "stim_sequencer_B2/charge_recov_15" BEL
        "stim_sequencer_B2/charge_recov_14" BEL
        "stim_sequencer_B2/charge_recov_13" BEL
        "stim_sequencer_B2/charge_recov_12" BEL
        "stim_sequencer_B2/charge_recov_11" BEL
        "stim_sequencer_B2/charge_recov_10" BEL
        "stim_sequencer_B2/charge_recov_9" BEL
        "stim_sequencer_B2/charge_recov_8" BEL
        "stim_sequencer_B2/charge_recov_7" BEL
        "stim_sequencer_B2/charge_recov_6" BEL
        "stim_sequencer_B2/charge_recov_5" BEL
        "stim_sequencer_B2/charge_recov_4" BEL
        "stim_sequencer_B2/charge_recov_3" BEL
        "stim_sequencer_B2/charge_recov_2" BEL
        "stim_sequencer_B2/charge_recov_1" BEL
        "stim_sequencer_B2/charge_recov_0" BEL "stim_sequencer_B2/stim_on_15"
        BEL "stim_sequencer_B2/stim_on_14" BEL "stim_sequencer_B2/stim_on_13"
        BEL "stim_sequencer_B2/stim_on_12" BEL "stim_sequencer_B2/stim_on_11"
        BEL "stim_sequencer_B2/stim_on_10" BEL "stim_sequencer_B2/stim_on_9"
        BEL "stim_sequencer_B2/stim_on_8" BEL "stim_sequencer_B2/stim_on_7"
        BEL "stim_sequencer_B2/stim_on_6" BEL "stim_sequencer_B2/stim_on_5"
        BEL "stim_sequencer_B2/stim_on_4" BEL "stim_sequencer_B2/stim_on_3"
        BEL "stim_sequencer_B2/stim_on_2" BEL "stim_sequencer_B2/stim_on_1"
        BEL "stim_sequencer_B2/stim_on_0" BEL
        "stim_sequencer_C1/trigger_in_15" BEL
        "stim_sequencer_C1/trigger_in_14" BEL
        "stim_sequencer_C1/trigger_in_13" BEL
        "stim_sequencer_C1/trigger_in_12" BEL
        "stim_sequencer_C1/trigger_in_11" BEL
        "stim_sequencer_C1/trigger_in_10" BEL "stim_sequencer_C1/trigger_in_9"
        BEL "stim_sequencer_C1/trigger_in_8" BEL
        "stim_sequencer_C1/trigger_in_7" BEL "stim_sequencer_C1/trigger_in_6"
        BEL "stim_sequencer_C1/trigger_in_5" BEL
        "stim_sequencer_C1/trigger_in_4" BEL "stim_sequencer_C1/trigger_in_3"
        BEL "stim_sequencer_C1/trigger_in_2" BEL
        "stim_sequencer_C1/trigger_in_1" BEL "stim_sequencer_C1/trigger_in_0"
        BEL "stim_sequencer_C1/waiting_for_trigger_15" BEL
        "stim_sequencer_C1/waiting_for_trigger_14" BEL
        "stim_sequencer_C1/waiting_for_trigger_13" BEL
        "stim_sequencer_C1/waiting_for_trigger_12" BEL
        "stim_sequencer_C1/waiting_for_trigger_11" BEL
        "stim_sequencer_C1/waiting_for_trigger_10" BEL
        "stim_sequencer_C1/waiting_for_trigger_9" BEL
        "stim_sequencer_C1/waiting_for_trigger_8" BEL
        "stim_sequencer_C1/waiting_for_trigger_7" BEL
        "stim_sequencer_C1/waiting_for_trigger_6" BEL
        "stim_sequencer_C1/waiting_for_trigger_5" BEL
        "stim_sequencer_C1/waiting_for_trigger_4" BEL
        "stim_sequencer_C1/waiting_for_trigger_3" BEL
        "stim_sequencer_C1/waiting_for_trigger_2" BEL
        "stim_sequencer_C1/waiting_for_trigger_1" BEL
        "stim_sequencer_C1/waiting_for_trigger_0" BEL
        "stim_sequencer_C1/amp_settle_changed" BEL
        "stim_sequencer_C1/waiting_for_edge_15" BEL
        "stim_sequencer_C1/waiting_for_edge_14" BEL
        "stim_sequencer_C1/waiting_for_edge_13" BEL
        "stim_sequencer_C1/waiting_for_edge_12" BEL
        "stim_sequencer_C1/waiting_for_edge_11" BEL
        "stim_sequencer_C1/waiting_for_edge_10" BEL
        "stim_sequencer_C1/waiting_for_edge_9" BEL
        "stim_sequencer_C1/waiting_for_edge_8" BEL
        "stim_sequencer_C1/waiting_for_edge_7" BEL
        "stim_sequencer_C1/waiting_for_edge_6" BEL
        "stim_sequencer_C1/waiting_for_edge_5" BEL
        "stim_sequencer_C1/waiting_for_edge_4" BEL
        "stim_sequencer_C1/waiting_for_edge_3" BEL
        "stim_sequencer_C1/waiting_for_edge_2" BEL
        "stim_sequencer_C1/waiting_for_edge_1" BEL
        "stim_sequencer_C1/waiting_for_edge_0" BEL
        "stim_sequencer_C1/amp_settle_15" BEL
        "stim_sequencer_C1/amp_settle_14" BEL
        "stim_sequencer_C1/amp_settle_13" BEL
        "stim_sequencer_C1/amp_settle_12" BEL
        "stim_sequencer_C1/amp_settle_11" BEL
        "stim_sequencer_C1/amp_settle_10" BEL "stim_sequencer_C1/amp_settle_9"
        BEL "stim_sequencer_C1/amp_settle_8" BEL
        "stim_sequencer_C1/amp_settle_7" BEL "stim_sequencer_C1/amp_settle_6"
        BEL "stim_sequencer_C1/amp_settle_5" BEL
        "stim_sequencer_C1/amp_settle_4" BEL "stim_sequencer_C1/amp_settle_3"
        BEL "stim_sequencer_C1/amp_settle_2" BEL
        "stim_sequencer_C1/amp_settle_1" BEL "stim_sequencer_C1/amp_settle_0"
        BEL "stim_sequencer_C1/stim_pol_15" BEL
        "stim_sequencer_C1/stim_pol_14" BEL "stim_sequencer_C1/stim_pol_13"
        BEL "stim_sequencer_C1/stim_pol_12" BEL
        "stim_sequencer_C1/stim_pol_11" BEL "stim_sequencer_C1/stim_pol_10"
        BEL "stim_sequencer_C1/stim_pol_9" BEL "stim_sequencer_C1/stim_pol_8"
        BEL "stim_sequencer_C1/stim_pol_7" BEL "stim_sequencer_C1/stim_pol_6"
        BEL "stim_sequencer_C1/stim_pol_5" BEL "stim_sequencer_C1/stim_pol_4"
        BEL "stim_sequencer_C1/stim_pol_3" BEL "stim_sequencer_C1/stim_pol_2"
        BEL "stim_sequencer_C1/stim_pol_1" BEL "stim_sequencer_C1/stim_pol_0"
        BEL "stim_sequencer_C1/charge_recov_15" BEL
        "stim_sequencer_C1/charge_recov_14" BEL
        "stim_sequencer_C1/charge_recov_13" BEL
        "stim_sequencer_C1/charge_recov_12" BEL
        "stim_sequencer_C1/charge_recov_11" BEL
        "stim_sequencer_C1/charge_recov_10" BEL
        "stim_sequencer_C1/charge_recov_9" BEL
        "stim_sequencer_C1/charge_recov_8" BEL
        "stim_sequencer_C1/charge_recov_7" BEL
        "stim_sequencer_C1/charge_recov_6" BEL
        "stim_sequencer_C1/charge_recov_5" BEL
        "stim_sequencer_C1/charge_recov_4" BEL
        "stim_sequencer_C1/charge_recov_3" BEL
        "stim_sequencer_C1/charge_recov_2" BEL
        "stim_sequencer_C1/charge_recov_1" BEL
        "stim_sequencer_C1/charge_recov_0" BEL "stim_sequencer_C1/stim_on_15"
        BEL "stim_sequencer_C1/stim_on_14" BEL "stim_sequencer_C1/stim_on_13"
        BEL "stim_sequencer_C1/stim_on_12" BEL "stim_sequencer_C1/stim_on_11"
        BEL "stim_sequencer_C1/stim_on_10" BEL "stim_sequencer_C1/stim_on_9"
        BEL "stim_sequencer_C1/stim_on_8" BEL "stim_sequencer_C1/stim_on_7"
        BEL "stim_sequencer_C1/stim_on_6" BEL "stim_sequencer_C1/stim_on_5"
        BEL "stim_sequencer_C1/stim_on_4" BEL "stim_sequencer_C1/stim_on_3"
        BEL "stim_sequencer_C1/stim_on_2" BEL "stim_sequencer_C1/stim_on_1"
        BEL "stim_sequencer_C1/stim_on_0" BEL
        "stim_sequencer_C2/trigger_in_15" BEL
        "stim_sequencer_C2/trigger_in_14" BEL
        "stim_sequencer_C2/trigger_in_13" BEL
        "stim_sequencer_C2/trigger_in_12" BEL
        "stim_sequencer_C2/trigger_in_11" BEL
        "stim_sequencer_C2/trigger_in_10" BEL "stim_sequencer_C2/trigger_in_9"
        BEL "stim_sequencer_C2/trigger_in_8" BEL
        "stim_sequencer_C2/trigger_in_7" BEL "stim_sequencer_C2/trigger_in_6"
        BEL "stim_sequencer_C2/trigger_in_5" BEL
        "stim_sequencer_C2/trigger_in_4" BEL "stim_sequencer_C2/trigger_in_3"
        BEL "stim_sequencer_C2/trigger_in_2" BEL
        "stim_sequencer_C2/trigger_in_1" BEL "stim_sequencer_C2/trigger_in_0"
        BEL "stim_sequencer_C2/waiting_for_trigger_15" BEL
        "stim_sequencer_C2/waiting_for_trigger_14" BEL
        "stim_sequencer_C2/waiting_for_trigger_13" BEL
        "stim_sequencer_C2/waiting_for_trigger_12" BEL
        "stim_sequencer_C2/waiting_for_trigger_11" BEL
        "stim_sequencer_C2/waiting_for_trigger_10" BEL
        "stim_sequencer_C2/waiting_for_trigger_9" BEL
        "stim_sequencer_C2/waiting_for_trigger_8" BEL
        "stim_sequencer_C2/waiting_for_trigger_7" BEL
        "stim_sequencer_C2/waiting_for_trigger_6" BEL
        "stim_sequencer_C2/waiting_for_trigger_5" BEL
        "stim_sequencer_C2/waiting_for_trigger_4" BEL
        "stim_sequencer_C2/waiting_for_trigger_3" BEL
        "stim_sequencer_C2/waiting_for_trigger_2" BEL
        "stim_sequencer_C2/waiting_for_trigger_1" BEL
        "stim_sequencer_C2/waiting_for_trigger_0" BEL
        "stim_sequencer_C2/amp_settle_changed" BEL
        "stim_sequencer_C2/waiting_for_edge_15" BEL
        "stim_sequencer_C2/waiting_for_edge_14" BEL
        "stim_sequencer_C2/waiting_for_edge_13" BEL
        "stim_sequencer_C2/waiting_for_edge_12" BEL
        "stim_sequencer_C2/waiting_for_edge_11" BEL
        "stim_sequencer_C2/waiting_for_edge_10" BEL
        "stim_sequencer_C2/waiting_for_edge_9" BEL
        "stim_sequencer_C2/waiting_for_edge_8" BEL
        "stim_sequencer_C2/waiting_for_edge_7" BEL
        "stim_sequencer_C2/waiting_for_edge_6" BEL
        "stim_sequencer_C2/waiting_for_edge_5" BEL
        "stim_sequencer_C2/waiting_for_edge_4" BEL
        "stim_sequencer_C2/waiting_for_edge_3" BEL
        "stim_sequencer_C2/waiting_for_edge_2" BEL
        "stim_sequencer_C2/waiting_for_edge_1" BEL
        "stim_sequencer_C2/waiting_for_edge_0" BEL
        "stim_sequencer_C2/amp_settle_15" BEL
        "stim_sequencer_C2/amp_settle_14" BEL
        "stim_sequencer_C2/amp_settle_13" BEL
        "stim_sequencer_C2/amp_settle_12" BEL
        "stim_sequencer_C2/amp_settle_11" BEL
        "stim_sequencer_C2/amp_settle_10" BEL "stim_sequencer_C2/amp_settle_9"
        BEL "stim_sequencer_C2/amp_settle_8" BEL
        "stim_sequencer_C2/amp_settle_7" BEL "stim_sequencer_C2/amp_settle_6"
        BEL "stim_sequencer_C2/amp_settle_5" BEL
        "stim_sequencer_C2/amp_settle_4" BEL "stim_sequencer_C2/amp_settle_3"
        BEL "stim_sequencer_C2/amp_settle_2" BEL
        "stim_sequencer_C2/amp_settle_1" BEL "stim_sequencer_C2/amp_settle_0"
        BEL "stim_sequencer_C2/stim_pol_15" BEL
        "stim_sequencer_C2/stim_pol_14" BEL "stim_sequencer_C2/stim_pol_13"
        BEL "stim_sequencer_C2/stim_pol_12" BEL
        "stim_sequencer_C2/stim_pol_11" BEL "stim_sequencer_C2/stim_pol_10"
        BEL "stim_sequencer_C2/stim_pol_9" BEL "stim_sequencer_C2/stim_pol_8"
        BEL "stim_sequencer_C2/stim_pol_7" BEL "stim_sequencer_C2/stim_pol_6"
        BEL "stim_sequencer_C2/stim_pol_5" BEL "stim_sequencer_C2/stim_pol_4"
        BEL "stim_sequencer_C2/stim_pol_3" BEL "stim_sequencer_C2/stim_pol_2"
        BEL "stim_sequencer_C2/stim_pol_1" BEL "stim_sequencer_C2/stim_pol_0"
        BEL "stim_sequencer_C2/charge_recov_15" BEL
        "stim_sequencer_C2/charge_recov_14" BEL
        "stim_sequencer_C2/charge_recov_13" BEL
        "stim_sequencer_C2/charge_recov_12" BEL
        "stim_sequencer_C2/charge_recov_11" BEL
        "stim_sequencer_C2/charge_recov_10" BEL
        "stim_sequencer_C2/charge_recov_9" BEL
        "stim_sequencer_C2/charge_recov_8" BEL
        "stim_sequencer_C2/charge_recov_7" BEL
        "stim_sequencer_C2/charge_recov_6" BEL
        "stim_sequencer_C2/charge_recov_5" BEL
        "stim_sequencer_C2/charge_recov_4" BEL
        "stim_sequencer_C2/charge_recov_3" BEL
        "stim_sequencer_C2/charge_recov_2" BEL
        "stim_sequencer_C2/charge_recov_1" BEL
        "stim_sequencer_C2/charge_recov_0" BEL "stim_sequencer_C2/stim_on_15"
        BEL "stim_sequencer_C2/stim_on_14" BEL "stim_sequencer_C2/stim_on_13"
        BEL "stim_sequencer_C2/stim_on_12" BEL "stim_sequencer_C2/stim_on_11"
        BEL "stim_sequencer_C2/stim_on_10" BEL "stim_sequencer_C2/stim_on_9"
        BEL "stim_sequencer_C2/stim_on_8" BEL "stim_sequencer_C2/stim_on_7"
        BEL "stim_sequencer_C2/stim_on_6" BEL "stim_sequencer_C2/stim_on_5"
        BEL "stim_sequencer_C2/stim_on_4" BEL "stim_sequencer_C2/stim_on_3"
        BEL "stim_sequencer_C2/stim_on_2" BEL "stim_sequencer_C2/stim_on_1"
        BEL "stim_sequencer_C2/stim_on_0" BEL
        "stim_sequencer_D1/trigger_in_15" BEL
        "stim_sequencer_D1/trigger_in_14" BEL
        "stim_sequencer_D1/trigger_in_13" BEL
        "stim_sequencer_D1/trigger_in_12" BEL
        "stim_sequencer_D1/trigger_in_11" BEL
        "stim_sequencer_D1/trigger_in_10" BEL "stim_sequencer_D1/trigger_in_9"
        BEL "stim_sequencer_D1/trigger_in_8" BEL
        "stim_sequencer_D1/trigger_in_7" BEL "stim_sequencer_D1/trigger_in_6"
        BEL "stim_sequencer_D1/trigger_in_5" BEL
        "stim_sequencer_D1/trigger_in_4" BEL "stim_sequencer_D1/trigger_in_3"
        BEL "stim_sequencer_D1/trigger_in_2" BEL
        "stim_sequencer_D1/trigger_in_1" BEL "stim_sequencer_D1/trigger_in_0"
        BEL "stim_sequencer_D1/waiting_for_trigger_15" BEL
        "stim_sequencer_D1/waiting_for_trigger_14" BEL
        "stim_sequencer_D1/waiting_for_trigger_13" BEL
        "stim_sequencer_D1/waiting_for_trigger_12" BEL
        "stim_sequencer_D1/waiting_for_trigger_11" BEL
        "stim_sequencer_D1/waiting_for_trigger_10" BEL
        "stim_sequencer_D1/waiting_for_trigger_9" BEL
        "stim_sequencer_D1/waiting_for_trigger_8" BEL
        "stim_sequencer_D1/waiting_for_trigger_7" BEL
        "stim_sequencer_D1/waiting_for_trigger_6" BEL
        "stim_sequencer_D1/waiting_for_trigger_5" BEL
        "stim_sequencer_D1/waiting_for_trigger_4" BEL
        "stim_sequencer_D1/waiting_for_trigger_3" BEL
        "stim_sequencer_D1/waiting_for_trigger_2" BEL
        "stim_sequencer_D1/waiting_for_trigger_1" BEL
        "stim_sequencer_D1/waiting_for_trigger_0" BEL
        "stim_sequencer_D1/amp_settle_changed" BEL
        "stim_sequencer_D1/waiting_for_edge_15" BEL
        "stim_sequencer_D1/waiting_for_edge_14" BEL
        "stim_sequencer_D1/waiting_for_edge_13" BEL
        "stim_sequencer_D1/waiting_for_edge_12" BEL
        "stim_sequencer_D1/waiting_for_edge_11" BEL
        "stim_sequencer_D1/waiting_for_edge_10" BEL
        "stim_sequencer_D1/waiting_for_edge_9" BEL
        "stim_sequencer_D1/waiting_for_edge_8" BEL
        "stim_sequencer_D1/waiting_for_edge_7" BEL
        "stim_sequencer_D1/waiting_for_edge_6" BEL
        "stim_sequencer_D1/waiting_for_edge_5" BEL
        "stim_sequencer_D1/waiting_for_edge_4" BEL
        "stim_sequencer_D1/waiting_for_edge_3" BEL
        "stim_sequencer_D1/waiting_for_edge_2" BEL
        "stim_sequencer_D1/waiting_for_edge_1" BEL
        "stim_sequencer_D1/waiting_for_edge_0" BEL
        "stim_sequencer_D1/amp_settle_15" BEL
        "stim_sequencer_D1/amp_settle_14" BEL
        "stim_sequencer_D1/amp_settle_13" BEL
        "stim_sequencer_D1/amp_settle_12" BEL
        "stim_sequencer_D1/amp_settle_11" BEL
        "stim_sequencer_D1/amp_settle_10" BEL "stim_sequencer_D1/amp_settle_9"
        BEL "stim_sequencer_D1/amp_settle_8" BEL
        "stim_sequencer_D1/amp_settle_7" BEL "stim_sequencer_D1/amp_settle_6"
        BEL "stim_sequencer_D1/amp_settle_5" BEL
        "stim_sequencer_D1/amp_settle_4" BEL "stim_sequencer_D1/amp_settle_3"
        BEL "stim_sequencer_D1/amp_settle_2" BEL
        "stim_sequencer_D1/amp_settle_1" BEL "stim_sequencer_D1/amp_settle_0"
        BEL "stim_sequencer_D1/stim_pol_15" BEL
        "stim_sequencer_D1/stim_pol_14" BEL "stim_sequencer_D1/stim_pol_13"
        BEL "stim_sequencer_D1/stim_pol_12" BEL
        "stim_sequencer_D1/stim_pol_11" BEL "stim_sequencer_D1/stim_pol_10"
        BEL "stim_sequencer_D1/stim_pol_9" BEL "stim_sequencer_D1/stim_pol_8"
        BEL "stim_sequencer_D1/stim_pol_7" BEL "stim_sequencer_D1/stim_pol_6"
        BEL "stim_sequencer_D1/stim_pol_5" BEL "stim_sequencer_D1/stim_pol_4"
        BEL "stim_sequencer_D1/stim_pol_3" BEL "stim_sequencer_D1/stim_pol_2"
        BEL "stim_sequencer_D1/stim_pol_1" BEL "stim_sequencer_D1/stim_pol_0"
        BEL "stim_sequencer_D1/charge_recov_15" BEL
        "stim_sequencer_D1/charge_recov_14" BEL
        "stim_sequencer_D1/charge_recov_13" BEL
        "stim_sequencer_D1/charge_recov_12" BEL
        "stim_sequencer_D1/charge_recov_11" BEL
        "stim_sequencer_D1/charge_recov_10" BEL
        "stim_sequencer_D1/charge_recov_9" BEL
        "stim_sequencer_D1/charge_recov_8" BEL
        "stim_sequencer_D1/charge_recov_7" BEL
        "stim_sequencer_D1/charge_recov_6" BEL
        "stim_sequencer_D1/charge_recov_5" BEL
        "stim_sequencer_D1/charge_recov_4" BEL
        "stim_sequencer_D1/charge_recov_3" BEL
        "stim_sequencer_D1/charge_recov_2" BEL
        "stim_sequencer_D1/charge_recov_1" BEL
        "stim_sequencer_D1/charge_recov_0" BEL "stim_sequencer_D1/stim_on_15"
        BEL "stim_sequencer_D1/stim_on_14" BEL "stim_sequencer_D1/stim_on_13"
        BEL "stim_sequencer_D1/stim_on_12" BEL "stim_sequencer_D1/stim_on_11"
        BEL "stim_sequencer_D1/stim_on_10" BEL "stim_sequencer_D1/stim_on_9"
        BEL "stim_sequencer_D1/stim_on_8" BEL "stim_sequencer_D1/stim_on_7"
        BEL "stim_sequencer_D1/stim_on_6" BEL "stim_sequencer_D1/stim_on_5"
        BEL "stim_sequencer_D1/stim_on_4" BEL "stim_sequencer_D1/stim_on_3"
        BEL "stim_sequencer_D1/stim_on_2" BEL "stim_sequencer_D1/stim_on_1"
        BEL "stim_sequencer_D1/stim_on_0" BEL
        "stim_sequencer_D2/trigger_in_15" BEL
        "stim_sequencer_D2/trigger_in_14" BEL
        "stim_sequencer_D2/trigger_in_13" BEL
        "stim_sequencer_D2/trigger_in_12" BEL
        "stim_sequencer_D2/trigger_in_11" BEL
        "stim_sequencer_D2/trigger_in_10" BEL "stim_sequencer_D2/trigger_in_9"
        BEL "stim_sequencer_D2/trigger_in_8" BEL
        "stim_sequencer_D2/trigger_in_7" BEL "stim_sequencer_D2/trigger_in_6"
        BEL "stim_sequencer_D2/trigger_in_5" BEL
        "stim_sequencer_D2/trigger_in_4" BEL "stim_sequencer_D2/trigger_in_3"
        BEL "stim_sequencer_D2/trigger_in_2" BEL
        "stim_sequencer_D2/trigger_in_1" BEL "stim_sequencer_D2/trigger_in_0"
        BEL "stim_sequencer_D2/waiting_for_trigger_15" BEL
        "stim_sequencer_D2/waiting_for_trigger_14" BEL
        "stim_sequencer_D2/waiting_for_trigger_13" BEL
        "stim_sequencer_D2/waiting_for_trigger_12" BEL
        "stim_sequencer_D2/waiting_for_trigger_11" BEL
        "stim_sequencer_D2/waiting_for_trigger_10" BEL
        "stim_sequencer_D2/waiting_for_trigger_9" BEL
        "stim_sequencer_D2/waiting_for_trigger_8" BEL
        "stim_sequencer_D2/waiting_for_trigger_7" BEL
        "stim_sequencer_D2/waiting_for_trigger_6" BEL
        "stim_sequencer_D2/waiting_for_trigger_5" BEL
        "stim_sequencer_D2/waiting_for_trigger_4" BEL
        "stim_sequencer_D2/waiting_for_trigger_3" BEL
        "stim_sequencer_D2/waiting_for_trigger_2" BEL
        "stim_sequencer_D2/waiting_for_trigger_1" BEL
        "stim_sequencer_D2/waiting_for_trigger_0" BEL
        "stim_sequencer_D2/amp_settle_changed" BEL
        "stim_sequencer_D2/waiting_for_edge_15" BEL
        "stim_sequencer_D2/waiting_for_edge_14" BEL
        "stim_sequencer_D2/waiting_for_edge_13" BEL
        "stim_sequencer_D2/waiting_for_edge_12" BEL
        "stim_sequencer_D2/waiting_for_edge_11" BEL
        "stim_sequencer_D2/waiting_for_edge_10" BEL
        "stim_sequencer_D2/waiting_for_edge_9" BEL
        "stim_sequencer_D2/waiting_for_edge_8" BEL
        "stim_sequencer_D2/waiting_for_edge_7" BEL
        "stim_sequencer_D2/waiting_for_edge_6" BEL
        "stim_sequencer_D2/waiting_for_edge_5" BEL
        "stim_sequencer_D2/waiting_for_edge_4" BEL
        "stim_sequencer_D2/waiting_for_edge_3" BEL
        "stim_sequencer_D2/waiting_for_edge_2" BEL
        "stim_sequencer_D2/waiting_for_edge_1" BEL
        "stim_sequencer_D2/waiting_for_edge_0" BEL
        "stim_sequencer_D2/amp_settle_15" BEL
        "stim_sequencer_D2/amp_settle_14" BEL
        "stim_sequencer_D2/amp_settle_13" BEL
        "stim_sequencer_D2/amp_settle_12" BEL
        "stim_sequencer_D2/amp_settle_11" BEL
        "stim_sequencer_D2/amp_settle_10" BEL "stim_sequencer_D2/amp_settle_9"
        BEL "stim_sequencer_D2/amp_settle_8" BEL
        "stim_sequencer_D2/amp_settle_7" BEL "stim_sequencer_D2/amp_settle_6"
        BEL "stim_sequencer_D2/amp_settle_5" BEL
        "stim_sequencer_D2/amp_settle_4" BEL "stim_sequencer_D2/amp_settle_3"
        BEL "stim_sequencer_D2/amp_settle_2" BEL
        "stim_sequencer_D2/amp_settle_1" BEL "stim_sequencer_D2/amp_settle_0"
        BEL "stim_sequencer_D2/stim_pol_15" BEL
        "stim_sequencer_D2/stim_pol_14" BEL "stim_sequencer_D2/stim_pol_13"
        BEL "stim_sequencer_D2/stim_pol_12" BEL
        "stim_sequencer_D2/stim_pol_11" BEL "stim_sequencer_D2/stim_pol_10"
        BEL "stim_sequencer_D2/stim_pol_9" BEL "stim_sequencer_D2/stim_pol_8"
        BEL "stim_sequencer_D2/stim_pol_7" BEL "stim_sequencer_D2/stim_pol_6"
        BEL "stim_sequencer_D2/stim_pol_5" BEL "stim_sequencer_D2/stim_pol_4"
        BEL "stim_sequencer_D2/stim_pol_3" BEL "stim_sequencer_D2/stim_pol_2"
        BEL "stim_sequencer_D2/stim_pol_1" BEL "stim_sequencer_D2/stim_pol_0"
        BEL "stim_sequencer_D2/charge_recov_15" BEL
        "stim_sequencer_D2/charge_recov_14" BEL
        "stim_sequencer_D2/charge_recov_13" BEL
        "stim_sequencer_D2/charge_recov_12" BEL
        "stim_sequencer_D2/charge_recov_11" BEL
        "stim_sequencer_D2/charge_recov_10" BEL
        "stim_sequencer_D2/charge_recov_9" BEL
        "stim_sequencer_D2/charge_recov_8" BEL
        "stim_sequencer_D2/charge_recov_7" BEL
        "stim_sequencer_D2/charge_recov_6" BEL
        "stim_sequencer_D2/charge_recov_5" BEL
        "stim_sequencer_D2/charge_recov_4" BEL
        "stim_sequencer_D2/charge_recov_3" BEL
        "stim_sequencer_D2/charge_recov_2" BEL
        "stim_sequencer_D2/charge_recov_1" BEL
        "stim_sequencer_D2/charge_recov_0" BEL "stim_sequencer_D2/stim_on_15"
        BEL "stim_sequencer_D2/stim_on_14" BEL "stim_sequencer_D2/stim_on_13"
        BEL "stim_sequencer_D2/stim_on_12" BEL "stim_sequencer_D2/stim_on_11"
        BEL "stim_sequencer_D2/stim_on_10" BEL "stim_sequencer_D2/stim_on_9"
        BEL "stim_sequencer_D2/stim_on_8" BEL "stim_sequencer_D2/stim_on_7"
        BEL "stim_sequencer_D2/stim_on_6" BEL "stim_sequencer_D2/stim_on_5"
        BEL "stim_sequencer_D2/stim_on_4" BEL "stim_sequencer_D2/stim_on_3"
        BEL "stim_sequencer_D2/stim_on_2" BEL "stim_sequencer_D2/stim_on_1"
        BEL "stim_sequencer_D2/stim_on_0" BEL
        "stim_sequencer_A1/Mram_stim_counter1" BEL
        "stim_sequencer_A1/Mram_stim_counter2" BEL
        "stim_sequencer_A1/Mram_stim_counter5" BEL
        "stim_sequencer_A1/Mram_stim_counter3" BEL
        "stim_sequencer_A1/Mram_stim_counter4" BEL
        "stim_sequencer_A1/Mram_stim_counter6" BEL
        "stim_sequencer_A1/Mram_stim_counter7" BEL
        "stim_sequencer_A1/Mram_stim_counter8" BEL
        "stim_sequencer_A1/Mram_counter1" BEL
        "stim_sequencer_A1/Mram_counter2" BEL
        "stim_sequencer_A1/Mram_counter3" BEL
        "stim_sequencer_A1/Mram_counter6" BEL
        "stim_sequencer_A1/Mram_counter4" BEL
        "stim_sequencer_A1/Mram_counter5" BEL
        "stim_sequencer_A1/Mram_counter7" BEL
        "stim_sequencer_A1/Mram_counter8" BEL
        "stim_sequencer_A1/Mram_counter9" BEL
        "stim_sequencer_A1/Mram_counter10" BEL
        "stim_sequencer_A1/Mram_counter11" BEL
        "stim_sequencer_A1/Mram_counter12" BEL
        "stim_sequencer_A1/Mram_counter15" BEL
        "stim_sequencer_A1/Mram_counter13" BEL
        "stim_sequencer_A1/Mram_counter14" BEL
        "stim_sequencer_A1/Mram_counter16" BEL
        "stim_sequencer_A2/Mram_stim_counter1" BEL
        "stim_sequencer_A2/Mram_stim_counter2" BEL
        "stim_sequencer_A2/Mram_stim_counter3" BEL
        "stim_sequencer_A2/Mram_stim_counter4" BEL
        "stim_sequencer_A2/Mram_stim_counter5" BEL
        "stim_sequencer_A2/Mram_stim_counter8" BEL
        "stim_sequencer_A2/Mram_stim_counter6" BEL
        "stim_sequencer_A2/Mram_stim_counter7" BEL
        "stim_sequencer_A2/Mram_counter1" BEL
        "stim_sequencer_A2/Mram_counter2" BEL
        "stim_sequencer_A2/Mram_counter3" BEL
        "stim_sequencer_A2/Mram_counter4" BEL
        "stim_sequencer_A2/Mram_counter5" BEL
        "stim_sequencer_A2/Mram_counter6" BEL
        "stim_sequencer_A2/Mram_counter9" BEL
        "stim_sequencer_A2/Mram_counter7" BEL
        "stim_sequencer_A2/Mram_counter8" BEL
        "stim_sequencer_A2/Mram_counter10" BEL
        "stim_sequencer_A2/Mram_counter11" BEL
        "stim_sequencer_A2/Mram_counter14" BEL
        "stim_sequencer_A2/Mram_counter12" BEL
        "stim_sequencer_A2/Mram_counter13" BEL
        "stim_sequencer_A2/Mram_counter15" BEL
        "stim_sequencer_A2/Mram_counter16" BEL
        "stim_sequencer_B1/Mram_stim_counter3" BEL
        "stim_sequencer_B1/Mram_stim_counter1" BEL
        "stim_sequencer_B1/Mram_stim_counter2" BEL
        "stim_sequencer_B1/Mram_stim_counter4" BEL
        "stim_sequencer_B1/Mram_stim_counter5" BEL
        "stim_sequencer_B1/Mram_stim_counter6" BEL
        "stim_sequencer_B1/Mram_stim_counter7" BEL
        "stim_sequencer_B1/Mram_stim_counter8" BEL
        "stim_sequencer_B1/Mram_counter1" BEL
        "stim_sequencer_B1/Mram_counter4" BEL
        "stim_sequencer_B1/Mram_counter2" BEL
        "stim_sequencer_B1/Mram_counter3" BEL
        "stim_sequencer_B1/Mram_counter5" BEL
        "stim_sequencer_B1/Mram_counter6" BEL
        "stim_sequencer_B1/Mram_counter7" BEL
        "stim_sequencer_B1/Mram_counter8" BEL
        "stim_sequencer_B1/Mram_counter9" BEL
        "stim_sequencer_B1/Mram_counter10" BEL
        "stim_sequencer_B1/Mram_counter13" BEL
        "stim_sequencer_B1/Mram_counter11" BEL
        "stim_sequencer_B1/Mram_counter12" BEL
        "stim_sequencer_B1/Mram_counter14" BEL
        "stim_sequencer_B1/Mram_counter15" BEL
        "stim_sequencer_B1/Mram_counter16" BEL
        "stim_sequencer_B2/Mram_stim_counter1" BEL
        "stim_sequencer_B2/Mram_stim_counter2" BEL
        "stim_sequencer_B2/Mram_stim_counter3" BEL
        "stim_sequencer_B2/Mram_stim_counter6" BEL
        "stim_sequencer_B2/Mram_stim_counter4" BEL
        "stim_sequencer_B2/Mram_stim_counter5" BEL
        "stim_sequencer_B2/Mram_stim_counter7" BEL
        "stim_sequencer_B2/Mram_stim_counter8" BEL
        "stim_sequencer_B2/Mram_counter3" BEL
        "stim_sequencer_B2/Mram_counter1" BEL
        "stim_sequencer_B2/Mram_counter2" BEL
        "stim_sequencer_B2/Mram_counter4" BEL
        "stim_sequencer_B2/Mram_counter5" BEL
        "stim_sequencer_B2/Mram_counter8" BEL
        "stim_sequencer_B2/Mram_counter6" BEL
        "stim_sequencer_B2/Mram_counter7" BEL
        "stim_sequencer_B2/Mram_counter9" BEL
        "stim_sequencer_B2/Mram_counter10" BEL
        "stim_sequencer_B2/Mram_counter11" BEL
        "stim_sequencer_B2/Mram_counter12" BEL
        "stim_sequencer_B2/Mram_counter13" BEL
        "stim_sequencer_B2/Mram_counter14" BEL
        "stim_sequencer_C1/Mram_stim_counter1" BEL
        "stim_sequencer_B2/Mram_counter15" BEL
        "stim_sequencer_B2/Mram_counter16" BEL
        "stim_sequencer_C1/Mram_stim_counter2" BEL
        "stim_sequencer_C1/Mram_stim_counter3" BEL
        "stim_sequencer_C1/Mram_stim_counter4" BEL
        "stim_sequencer_C1/Mram_stim_counter5" BEL
        "stim_sequencer_C1/Mram_stim_counter6" BEL
        "stim_sequencer_C1/Mram_stim_counter7" BEL
        "stim_sequencer_C1/Mram_counter2" BEL
        "stim_sequencer_C1/Mram_stim_counter8" BEL
        "stim_sequencer_C1/Mram_counter1" BEL
        "stim_sequencer_C1/Mram_counter3" BEL
        "stim_sequencer_C1/Mram_counter4" BEL
        "stim_sequencer_C1/Mram_counter5" BEL
        "stim_sequencer_C1/Mram_counter6" BEL
        "stim_sequencer_C1/Mram_counter7" BEL
        "stim_sequencer_C1/Mram_counter8" BEL
        "stim_sequencer_C1/Mram_counter11" BEL
        "stim_sequencer_C1/Mram_counter9" BEL
        "stim_sequencer_C1/Mram_counter10" BEL
        "stim_sequencer_C1/Mram_counter12" BEL
        "stim_sequencer_C1/Mram_counter13" BEL
        "stim_sequencer_C1/Mram_counter16" BEL
        "stim_sequencer_C1/Mram_counter14" BEL
        "stim_sequencer_C1/Mram_counter15" BEL
        "stim_sequencer_C2/Mram_stim_counter1" BEL
        "stim_sequencer_C2/Mram_stim_counter2" BEL
        "stim_sequencer_C2/Mram_stim_counter5" BEL
        "stim_sequencer_C2/Mram_stim_counter3" BEL
        "stim_sequencer_C2/Mram_stim_counter4" BEL
        "stim_sequencer_C2/Mram_stim_counter6" BEL
        "stim_sequencer_C2/Mram_stim_counter7" BEL
        "stim_sequencer_C2/Mram_stim_counter8" BEL
        "stim_sequencer_C2/Mram_counter1" BEL
        "stim_sequencer_C2/Mram_counter2" BEL
        "stim_sequencer_C2/Mram_counter3" BEL
        "stim_sequencer_C2/Mram_counter6" BEL
        "stim_sequencer_C2/Mram_counter4" BEL
        "stim_sequencer_C2/Mram_counter5" BEL
        "stim_sequencer_C2/Mram_counter7" BEL
        "stim_sequencer_C2/Mram_counter8" BEL
        "stim_sequencer_C2/Mram_counter9" BEL
        "stim_sequencer_C2/Mram_counter10" BEL
        "stim_sequencer_C2/Mram_counter11" BEL
        "stim_sequencer_C2/Mram_counter12" BEL
        "stim_sequencer_C2/Mram_counter15" BEL
        "stim_sequencer_C2/Mram_counter13" BEL
        "stim_sequencer_C2/Mram_counter14" BEL
        "stim_sequencer_C2/Mram_counter16" BEL
        "stim_sequencer_D1/Mram_stim_counter1" BEL
        "stim_sequencer_D1/Mram_stim_counter2" BEL
        "stim_sequencer_D1/Mram_stim_counter3" BEL
        "stim_sequencer_D1/Mram_stim_counter4" BEL
        "stim_sequencer_D1/Mram_stim_counter5" BEL
        "stim_sequencer_D1/Mram_stim_counter8" BEL
        "stim_sequencer_D1/Mram_stim_counter6" BEL
        "stim_sequencer_D1/Mram_stim_counter7" BEL
        "stim_sequencer_D1/Mram_counter1" BEL
        "stim_sequencer_D1/Mram_counter2" BEL
        "stim_sequencer_D1/Mram_counter5" BEL
        "stim_sequencer_D1/Mram_counter3" BEL
        "stim_sequencer_D1/Mram_counter4" BEL
        "stim_sequencer_D1/Mram_counter6" BEL
        "stim_sequencer_D1/Mram_counter7" BEL
        "stim_sequencer_D1/Mram_counter10" BEL
        "stim_sequencer_D1/Mram_counter8" BEL
        "stim_sequencer_D1/Mram_counter9" BEL
        "stim_sequencer_D1/Mram_counter11" BEL
        "stim_sequencer_D1/Mram_counter12" BEL
        "stim_sequencer_D1/Mram_counter13" BEL
        "stim_sequencer_D1/Mram_counter14" BEL
        "stim_sequencer_D1/Mram_counter15" BEL
        "stim_sequencer_D1/Mram_counter16" BEL
        "stim_sequencer_D2/Mram_stim_counter3" BEL
        "stim_sequencer_D2/Mram_stim_counter1" BEL
        "stim_sequencer_D2/Mram_stim_counter2" BEL
        "stim_sequencer_D2/Mram_stim_counter4" BEL
        "stim_sequencer_D2/Mram_stim_counter5" BEL
        "stim_sequencer_D2/Mram_stim_counter6" BEL
        "stim_sequencer_D2/Mram_stim_counter7" BEL
        "stim_sequencer_D2/Mram_stim_counter8" BEL
        "stim_sequencer_D2/Mram_counter1" BEL
        "stim_sequencer_D2/Mram_counter4" BEL
        "stim_sequencer_D2/Mram_counter2" BEL
        "stim_sequencer_D2/Mram_counter3" BEL
        "stim_sequencer_D2/Mram_counter5" BEL
        "stim_sequencer_D2/Mram_counter6" BEL
        "stim_sequencer_D2/Mram_counter7" BEL
        "stim_sequencer_D2/Mram_counter8" BEL
        "stim_sequencer_D2/Mram_counter9" BEL
        "stim_sequencer_D2/Mram_counter10" BEL
        "stim_sequencer_D2/Mram_counter13" BEL
        "stim_sequencer_D2/Mram_counter11" BEL
        "stim_sequencer_D2/Mram_counter12" BEL
        "stim_sequencer_D2/Mram_counter14" BEL
        "stim_sequencer_D2/Mram_counter15" BEL
        "stim_sequencer_D2/Mram_counter16" BEL "main_state_FSM_FFd141" BEL
        "main_state_FSM_FFd140" BEL "main_state_FSM_FFd139" BEL
        "main_state_FSM_FFd138" BEL "main_state_FSM_FFd137" BEL
        "main_state_FSM_FFd136" BEL "main_state_FSM_FFd135" BEL
        "main_state_FSM_FFd134" BEL "main_state_FSM_FFd133" BEL
        "main_state_FSM_FFd132" BEL "main_state_FSM_FFd131" BEL
        "main_state_FSM_FFd130" BEL "main_state_FSM_FFd129" BEL
        "main_state_FSM_FFd128" BEL "main_state_FSM_FFd127" BEL
        "main_state_FSM_FFd126" BEL "main_state_FSM_FFd125" BEL
        "main_state_FSM_FFd124" BEL "main_state_FSM_FFd123" BEL
        "main_state_FSM_FFd122" BEL "main_state_FSM_FFd121" BEL
        "main_state_FSM_FFd120" BEL "main_state_FSM_FFd119" BEL
        "main_state_FSM_FFd118" BEL "main_state_FSM_FFd117" BEL
        "main_state_FSM_FFd116" BEL "main_state_FSM_FFd115" BEL
        "main_state_FSM_FFd114" BEL "main_state_FSM_FFd113" BEL
        "main_state_FSM_FFd112" BEL "main_state_FSM_FFd111" BEL
        "main_state_FSM_FFd110" BEL "main_state_FSM_FFd109" BEL
        "main_state_FSM_FFd108" BEL "main_state_FSM_FFd107" BEL
        "main_state_FSM_FFd106" BEL "main_state_FSM_FFd105" BEL
        "main_state_FSM_FFd104" BEL "main_state_FSM_FFd103" BEL
        "main_state_FSM_FFd102" BEL "main_state_FSM_FFd101" BEL
        "main_state_FSM_FFd100" BEL "main_state_FSM_FFd99" BEL
        "main_state_FSM_FFd98" BEL "main_state_FSM_FFd97" BEL
        "main_state_FSM_FFd96" BEL "main_state_FSM_FFd95" BEL
        "main_state_FSM_FFd94" BEL "main_state_FSM_FFd93" BEL
        "main_state_FSM_FFd92" BEL "main_state_FSM_FFd91" BEL
        "main_state_FSM_FFd90" BEL "main_state_FSM_FFd89" BEL
        "main_state_FSM_FFd88" BEL "main_state_FSM_FFd87" BEL
        "main_state_FSM_FFd86" BEL "main_state_FSM_FFd85" BEL
        "main_state_FSM_FFd84" BEL "main_state_FSM_FFd83" BEL
        "main_state_FSM_FFd82" BEL "main_state_FSM_FFd81" BEL
        "main_state_FSM_FFd80" BEL "main_state_FSM_FFd79" BEL
        "main_state_FSM_FFd78" BEL "main_state_FSM_FFd77" BEL
        "main_state_FSM_FFd76" BEL "main_state_FSM_FFd75" BEL
        "main_state_FSM_FFd74" BEL "main_state_FSM_FFd73" BEL
        "main_state_FSM_FFd72" BEL "main_state_FSM_FFd71" BEL
        "main_state_FSM_FFd70" BEL "main_state_FSM_FFd69" BEL
        "main_state_FSM_FFd68" BEL "main_state_FSM_FFd67" BEL
        "main_state_FSM_FFd66" BEL "main_state_FSM_FFd65" BEL
        "main_state_FSM_FFd64" BEL "main_state_FSM_FFd63" BEL
        "main_state_FSM_FFd62" BEL "main_state_FSM_FFd61" BEL
        "main_state_FSM_FFd60" BEL "main_state_FSM_FFd59" BEL
        "main_state_FSM_FFd58" BEL "main_state_FSM_FFd57" BEL
        "main_state_FSM_FFd56" BEL "main_state_FSM_FFd55" BEL
        "main_state_FSM_FFd54" BEL "main_state_FSM_FFd53" BEL
        "main_state_FSM_FFd52" BEL "main_state_FSM_FFd51" BEL
        "main_state_FSM_FFd50" BEL "main_state_FSM_FFd49" BEL
        "main_state_FSM_FFd48" BEL "main_state_FSM_FFd47" BEL
        "main_state_FSM_FFd46" BEL "main_state_FSM_FFd45" BEL
        "main_state_FSM_FFd44" BEL "main_state_FSM_FFd43" BEL
        "main_state_FSM_FFd42" BEL "main_state_FSM_FFd41" BEL
        "main_state_FSM_FFd40" BEL "main_state_FSM_FFd39" BEL
        "main_state_FSM_FFd38" BEL "main_state_FSM_FFd37" BEL
        "main_state_FSM_FFd36" BEL "main_state_FSM_FFd35" BEL
        "main_state_FSM_FFd34" BEL "main_state_FSM_FFd33" BEL
        "main_state_FSM_FFd32" BEL "main_state_FSM_FFd31" BEL
        "main_state_FSM_FFd30" BEL "main_state_FSM_FFd29" BEL
        "main_state_FSM_FFd28" BEL "main_state_FSM_FFd27" BEL
        "main_state_FSM_FFd26" BEL "main_state_FSM_FFd25" BEL
        "main_state_FSM_FFd24" BEL "main_state_FSM_FFd23" BEL
        "main_state_FSM_FFd22" BEL "main_state_FSM_FFd21" BEL
        "main_state_FSM_FFd20" BEL "main_state_FSM_FFd19" BEL
        "main_state_FSM_FFd18" BEL "main_state_FSM_FFd17" BEL
        "main_state_FSM_FFd16" BEL "main_state_FSM_FFd15" BEL
        "main_state_FSM_FFd14" BEL "main_state_FSM_FFd13" BEL
        "main_state_FSM_FFd12" BEL "main_state_FSM_FFd11" BEL
        "main_state_FSM_FFd10" BEL "main_state_FSM_FFd9" BEL
        "main_state_FSM_FFd8" BEL "main_state_FSM_FFd7" BEL
        "main_state_FSM_FFd6" BEL "main_state_FSM_FFd5" BEL
        "main_state_FSM_FFd4" BEL "main_state_FSM_FFd3" BEL
        "main_state_FSM_FFd2" BEL "main_state_FSM_FFd1" BEL
        "deserializer/TTL_parallel_exp_15" BEL
        "deserializer/TTL_parallel_exp_14" BEL
        "deserializer/TTL_parallel_exp_13" BEL
        "deserializer/TTL_parallel_exp_12" BEL
        "deserializer/TTL_parallel_exp_11" BEL
        "deserializer/TTL_parallel_exp_10" BEL
        "deserializer/TTL_parallel_exp_9" BEL
        "deserializer/TTL_parallel_exp_8" BEL
        "deserializer/TTL_parallel_exp_7" BEL
        "deserializer/TTL_parallel_exp_6" BEL
        "deserializer/TTL_parallel_exp_5" BEL
        "deserializer/TTL_parallel_exp_4" BEL
        "deserializer/TTL_parallel_exp_3" BEL
        "deserializer/TTL_parallel_exp_2" BEL
        "deserializer/TTL_parallel_exp_1" BEL
        "deserializer/TTL_parallel_exp_0" BEL "deserializer/TTL_save_exp_15"
        BEL "deserializer/TTL_save_exp_14" BEL "deserializer/TTL_save_exp_13"
        BEL "deserializer/TTL_save_exp_12" BEL "deserializer/TTL_save_exp_11"
        BEL "deserializer/TTL_save_exp_10" BEL "deserializer/TTL_save_exp_9"
        BEL "deserializer/TTL_save_exp_8" BEL "deserializer/TTL_save_exp_7"
        BEL "deserializer/TTL_save_exp_6" BEL "deserializer/TTL_save_exp_5"
        BEL "deserializer/TTL_save_exp_4" BEL "deserializer/TTL_save_exp_3"
        BEL "deserializer/TTL_save_exp_2" BEL "deserializer/TTL_save_exp_1"
        BEL "deserializer/TTL_save_exp_0" BEL "deserializer/serial_LOAD" BEL
        "deserializer/serial_CLK" BEL
        "variable_freq_clk_generator_inst/BUFG_1" BEL
        "analog_out_sequencer_1/trigger_in" BEL
        "analog_out_sequencer_1/DAC_out_15" BEL
        "analog_out_sequencer_1/DAC_out_14" BEL
        "analog_out_sequencer_1/DAC_out_13" BEL
        "analog_out_sequencer_1/DAC_out_12" BEL
        "analog_out_sequencer_1/DAC_out_11" BEL
        "analog_out_sequencer_1/DAC_out_10" BEL
        "analog_out_sequencer_1/DAC_out_9" BEL
        "analog_out_sequencer_1/DAC_out_8" BEL
        "analog_out_sequencer_1/DAC_out_7" BEL
        "analog_out_sequencer_1/DAC_out_6" BEL
        "analog_out_sequencer_1/DAC_out_5" BEL
        "analog_out_sequencer_1/DAC_out_4" BEL
        "analog_out_sequencer_1/DAC_out_3" BEL
        "analog_out_sequencer_1/DAC_out_2" BEL
        "analog_out_sequencer_1/DAC_out_1" BEL
        "analog_out_sequencer_1/DAC_out_0" BEL
        "analog_out_sequencer_1/stim_counter_7" BEL
        "analog_out_sequencer_1/stim_counter_6" BEL
        "analog_out_sequencer_1/stim_counter_5" BEL
        "analog_out_sequencer_1/stim_counter_4" BEL
        "analog_out_sequencer_1/stim_counter_3" BEL
        "analog_out_sequencer_1/stim_counter_2" BEL
        "analog_out_sequencer_1/stim_counter_1" BEL
        "analog_out_sequencer_1/stim_counter_0" BEL
        "analog_out_sequencer_1/counter_15" BEL
        "analog_out_sequencer_1/counter_14" BEL
        "analog_out_sequencer_1/counter_13" BEL
        "analog_out_sequencer_1/counter_12" BEL
        "analog_out_sequencer_1/counter_11" BEL
        "analog_out_sequencer_1/counter_10" BEL
        "analog_out_sequencer_1/counter_9" BEL
        "analog_out_sequencer_1/counter_8" BEL
        "analog_out_sequencer_1/counter_7" BEL
        "analog_out_sequencer_1/counter_6" BEL
        "analog_out_sequencer_1/counter_5" BEL
        "analog_out_sequencer_1/counter_4" BEL
        "analog_out_sequencer_1/counter_3" BEL
        "analog_out_sequencer_1/counter_2" BEL
        "analog_out_sequencer_1/counter_1" BEL
        "analog_out_sequencer_1/counter_0" BEL
        "analog_out_sequencer_1/waiting_for_edge" BEL
        "analog_out_sequencer_1/waiting_for_trigger" BEL
        "analog_out_sequencer_2/trigger_in" BEL
        "analog_out_sequencer_2/DAC_out_15" BEL
        "analog_out_sequencer_2/DAC_out_14" BEL
        "analog_out_sequencer_2/DAC_out_13" BEL
        "analog_out_sequencer_2/DAC_out_12" BEL
        "analog_out_sequencer_2/DAC_out_11" BEL
        "analog_out_sequencer_2/DAC_out_10" BEL
        "analog_out_sequencer_2/DAC_out_9" BEL
        "analog_out_sequencer_2/DAC_out_8" BEL
        "analog_out_sequencer_2/DAC_out_7" BEL
        "analog_out_sequencer_2/DAC_out_6" BEL
        "analog_out_sequencer_2/DAC_out_5" BEL
        "analog_out_sequencer_2/DAC_out_4" BEL
        "analog_out_sequencer_2/DAC_out_3" BEL
        "analog_out_sequencer_2/DAC_out_2" BEL
        "analog_out_sequencer_2/DAC_out_1" BEL
        "analog_out_sequencer_2/DAC_out_0" BEL
        "analog_out_sequencer_2/stim_counter_7" BEL
        "analog_out_sequencer_2/stim_counter_6" BEL
        "analog_out_sequencer_2/stim_counter_5" BEL
        "analog_out_sequencer_2/stim_counter_4" BEL
        "analog_out_sequencer_2/stim_counter_3" BEL
        "analog_out_sequencer_2/stim_counter_2" BEL
        "analog_out_sequencer_2/stim_counter_1" BEL
        "analog_out_sequencer_2/stim_counter_0" BEL
        "analog_out_sequencer_2/counter_15" BEL
        "analog_out_sequencer_2/counter_14" BEL
        "analog_out_sequencer_2/counter_13" BEL
        "analog_out_sequencer_2/counter_12" BEL
        "analog_out_sequencer_2/counter_11" BEL
        "analog_out_sequencer_2/counter_10" BEL
        "analog_out_sequencer_2/counter_9" BEL
        "analog_out_sequencer_2/counter_8" BEL
        "analog_out_sequencer_2/counter_7" BEL
        "analog_out_sequencer_2/counter_6" BEL
        "analog_out_sequencer_2/counter_5" BEL
        "analog_out_sequencer_2/counter_4" BEL
        "analog_out_sequencer_2/counter_3" BEL
        "analog_out_sequencer_2/counter_2" BEL
        "analog_out_sequencer_2/counter_1" BEL
        "analog_out_sequencer_2/counter_0" BEL
        "analog_out_sequencer_2/waiting_for_edge" BEL
        "analog_out_sequencer_2/waiting_for_trigger" BEL
        "analog_out_sequencer_3/trigger_in" BEL
        "analog_out_sequencer_3/DAC_out_15" BEL
        "analog_out_sequencer_3/DAC_out_14" BEL
        "analog_out_sequencer_3/DAC_out_13" BEL
        "analog_out_sequencer_3/DAC_out_12" BEL
        "analog_out_sequencer_3/DAC_out_11" BEL
        "analog_out_sequencer_3/DAC_out_10" BEL
        "analog_out_sequencer_3/DAC_out_9" BEL
        "analog_out_sequencer_3/DAC_out_8" BEL
        "analog_out_sequencer_3/DAC_out_7" BEL
        "analog_out_sequencer_3/DAC_out_6" BEL
        "analog_out_sequencer_3/DAC_out_5" BEL
        "analog_out_sequencer_3/DAC_out_4" BEL
        "analog_out_sequencer_3/DAC_out_3" BEL
        "analog_out_sequencer_3/DAC_out_2" BEL
        "analog_out_sequencer_3/DAC_out_1" BEL
        "analog_out_sequencer_3/DAC_out_0" BEL
        "analog_out_sequencer_3/stim_counter_7" BEL
        "analog_out_sequencer_3/stim_counter_6" BEL
        "analog_out_sequencer_3/stim_counter_5" BEL
        "analog_out_sequencer_3/stim_counter_4" BEL
        "analog_out_sequencer_3/stim_counter_3" BEL
        "analog_out_sequencer_3/stim_counter_2" BEL
        "analog_out_sequencer_3/stim_counter_1" BEL
        "analog_out_sequencer_3/stim_counter_0" BEL
        "analog_out_sequencer_3/counter_15" BEL
        "analog_out_sequencer_3/counter_14" BEL
        "analog_out_sequencer_3/counter_13" BEL
        "analog_out_sequencer_3/counter_12" BEL
        "analog_out_sequencer_3/counter_11" BEL
        "analog_out_sequencer_3/counter_10" BEL
        "analog_out_sequencer_3/counter_9" BEL
        "analog_out_sequencer_3/counter_8" BEL
        "analog_out_sequencer_3/counter_7" BEL
        "analog_out_sequencer_3/counter_6" BEL
        "analog_out_sequencer_3/counter_5" BEL
        "analog_out_sequencer_3/counter_4" BEL
        "analog_out_sequencer_3/counter_3" BEL
        "analog_out_sequencer_3/counter_2" BEL
        "analog_out_sequencer_3/counter_1" BEL
        "analog_out_sequencer_3/counter_0" BEL
        "analog_out_sequencer_3/waiting_for_edge" BEL
        "analog_out_sequencer_3/waiting_for_trigger" BEL
        "analog_out_sequencer_4/trigger_in" BEL
        "analog_out_sequencer_4/DAC_out_15" BEL
        "analog_out_sequencer_4/DAC_out_14" BEL
        "analog_out_sequencer_4/DAC_out_13" BEL
        "analog_out_sequencer_4/DAC_out_12" BEL
        "analog_out_sequencer_4/DAC_out_11" BEL
        "analog_out_sequencer_4/DAC_out_10" BEL
        "analog_out_sequencer_4/DAC_out_9" BEL
        "analog_out_sequencer_4/DAC_out_8" BEL
        "analog_out_sequencer_4/DAC_out_7" BEL
        "analog_out_sequencer_4/DAC_out_6" BEL
        "analog_out_sequencer_4/DAC_out_5" BEL
        "analog_out_sequencer_4/DAC_out_4" BEL
        "analog_out_sequencer_4/DAC_out_3" BEL
        "analog_out_sequencer_4/DAC_out_2" BEL
        "analog_out_sequencer_4/DAC_out_1" BEL
        "analog_out_sequencer_4/DAC_out_0" BEL
        "analog_out_sequencer_4/stim_counter_7" BEL
        "analog_out_sequencer_4/stim_counter_6" BEL
        "analog_out_sequencer_4/stim_counter_5" BEL
        "analog_out_sequencer_4/stim_counter_4" BEL
        "analog_out_sequencer_4/stim_counter_3" BEL
        "analog_out_sequencer_4/stim_counter_2" BEL
        "analog_out_sequencer_4/stim_counter_1" BEL
        "analog_out_sequencer_4/stim_counter_0" BEL
        "analog_out_sequencer_4/counter_15" BEL
        "analog_out_sequencer_4/counter_14" BEL
        "analog_out_sequencer_4/counter_13" BEL
        "analog_out_sequencer_4/counter_12" BEL
        "analog_out_sequencer_4/counter_11" BEL
        "analog_out_sequencer_4/counter_10" BEL
        "analog_out_sequencer_4/counter_9" BEL
        "analog_out_sequencer_4/counter_8" BEL
        "analog_out_sequencer_4/counter_7" BEL
        "analog_out_sequencer_4/counter_6" BEL
        "analog_out_sequencer_4/counter_5" BEL
        "analog_out_sequencer_4/counter_4" BEL
        "analog_out_sequencer_4/counter_3" BEL
        "analog_out_sequencer_4/counter_2" BEL
        "analog_out_sequencer_4/counter_1" BEL
        "analog_out_sequencer_4/counter_0" BEL
        "analog_out_sequencer_4/waiting_for_edge" BEL
        "analog_out_sequencer_4/waiting_for_trigger" BEL
        "analog_out_sequencer_5/trigger_in" BEL
        "analog_out_sequencer_5/DAC_out_15" BEL
        "analog_out_sequencer_5/DAC_out_14" BEL
        "analog_out_sequencer_5/DAC_out_13" BEL
        "analog_out_sequencer_5/DAC_out_12" BEL
        "analog_out_sequencer_5/DAC_out_11" BEL
        "analog_out_sequencer_5/DAC_out_10" BEL
        "analog_out_sequencer_5/DAC_out_9" BEL
        "analog_out_sequencer_5/DAC_out_8" BEL
        "analog_out_sequencer_5/DAC_out_7" BEL
        "analog_out_sequencer_5/DAC_out_6" BEL
        "analog_out_sequencer_5/DAC_out_5" BEL
        "analog_out_sequencer_5/DAC_out_4" BEL
        "analog_out_sequencer_5/DAC_out_3" BEL
        "analog_out_sequencer_5/DAC_out_2" BEL
        "analog_out_sequencer_5/DAC_out_1" BEL
        "analog_out_sequencer_5/DAC_out_0" BEL
        "analog_out_sequencer_5/stim_counter_7" BEL
        "analog_out_sequencer_5/stim_counter_6" BEL
        "analog_out_sequencer_5/stim_counter_5" BEL
        "analog_out_sequencer_5/stim_counter_4" BEL
        "analog_out_sequencer_5/stim_counter_3" BEL
        "analog_out_sequencer_5/stim_counter_2" BEL
        "analog_out_sequencer_5/stim_counter_1" BEL
        "analog_out_sequencer_5/stim_counter_0" BEL
        "analog_out_sequencer_5/counter_15" BEL
        "analog_out_sequencer_5/counter_14" BEL
        "analog_out_sequencer_5/counter_13" BEL
        "analog_out_sequencer_5/counter_12" BEL
        "analog_out_sequencer_5/counter_11" BEL
        "analog_out_sequencer_5/counter_10" BEL
        "analog_out_sequencer_5/counter_9" BEL
        "analog_out_sequencer_5/counter_8" BEL
        "analog_out_sequencer_5/counter_7" BEL
        "analog_out_sequencer_5/counter_6" BEL
        "analog_out_sequencer_5/counter_5" BEL
        "analog_out_sequencer_5/counter_4" BEL
        "analog_out_sequencer_5/counter_3" BEL
        "analog_out_sequencer_5/counter_2" BEL
        "analog_out_sequencer_5/counter_1" BEL
        "analog_out_sequencer_5/counter_0" BEL
        "analog_out_sequencer_5/waiting_for_edge" BEL
        "analog_out_sequencer_5/waiting_for_trigger" BEL
        "analog_out_sequencer_6/trigger_in" BEL
        "analog_out_sequencer_6/DAC_out_15" BEL
        "analog_out_sequencer_6/DAC_out_14" BEL
        "analog_out_sequencer_6/DAC_out_13" BEL
        "analog_out_sequencer_6/DAC_out_12" BEL
        "analog_out_sequencer_6/DAC_out_11" BEL
        "analog_out_sequencer_6/DAC_out_10" BEL
        "analog_out_sequencer_6/DAC_out_9" BEL
        "analog_out_sequencer_6/DAC_out_8" BEL
        "analog_out_sequencer_6/DAC_out_7" BEL
        "analog_out_sequencer_6/DAC_out_6" BEL
        "analog_out_sequencer_6/DAC_out_5" BEL
        "analog_out_sequencer_6/DAC_out_4" BEL
        "analog_out_sequencer_6/DAC_out_3" BEL
        "analog_out_sequencer_6/DAC_out_2" BEL
        "analog_out_sequencer_6/DAC_out_1" BEL
        "analog_out_sequencer_6/DAC_out_0" BEL
        "analog_out_sequencer_6/stim_counter_7" BEL
        "analog_out_sequencer_6/stim_counter_6" BEL
        "analog_out_sequencer_6/stim_counter_5" BEL
        "analog_out_sequencer_6/stim_counter_4" BEL
        "analog_out_sequencer_6/stim_counter_3" BEL
        "analog_out_sequencer_6/stim_counter_2" BEL
        "analog_out_sequencer_6/stim_counter_1" BEL
        "analog_out_sequencer_6/stim_counter_0" BEL
        "analog_out_sequencer_6/counter_15" BEL
        "analog_out_sequencer_6/counter_14" BEL
        "analog_out_sequencer_6/counter_13" BEL
        "analog_out_sequencer_6/counter_12" BEL
        "analog_out_sequencer_6/counter_11" BEL
        "analog_out_sequencer_6/counter_10" BEL
        "analog_out_sequencer_6/counter_9" BEL
        "analog_out_sequencer_6/counter_8" BEL
        "analog_out_sequencer_6/counter_7" BEL
        "analog_out_sequencer_6/counter_6" BEL
        "analog_out_sequencer_6/counter_5" BEL
        "analog_out_sequencer_6/counter_4" BEL
        "analog_out_sequencer_6/counter_3" BEL
        "analog_out_sequencer_6/counter_2" BEL
        "analog_out_sequencer_6/counter_1" BEL
        "analog_out_sequencer_6/counter_0" BEL
        "analog_out_sequencer_6/waiting_for_edge" BEL
        "analog_out_sequencer_6/waiting_for_trigger" BEL
        "analog_out_sequencer_7/trigger_in" BEL
        "analog_out_sequencer_7/DAC_out_15" BEL
        "analog_out_sequencer_7/DAC_out_14" BEL
        "analog_out_sequencer_7/DAC_out_13" BEL
        "analog_out_sequencer_7/DAC_out_12" BEL
        "analog_out_sequencer_7/DAC_out_11" BEL
        "analog_out_sequencer_7/DAC_out_10" BEL
        "analog_out_sequencer_7/DAC_out_9" BEL
        "analog_out_sequencer_7/DAC_out_8" BEL
        "analog_out_sequencer_7/DAC_out_7" BEL
        "analog_out_sequencer_7/DAC_out_6" BEL
        "analog_out_sequencer_7/DAC_out_5" BEL
        "analog_out_sequencer_7/DAC_out_4" BEL
        "analog_out_sequencer_7/DAC_out_3" BEL
        "analog_out_sequencer_7/DAC_out_2" BEL
        "analog_out_sequencer_7/DAC_out_1" BEL
        "analog_out_sequencer_7/DAC_out_0" BEL
        "analog_out_sequencer_7/stim_counter_7" BEL
        "analog_out_sequencer_7/stim_counter_6" BEL
        "analog_out_sequencer_7/stim_counter_5" BEL
        "analog_out_sequencer_7/stim_counter_4" BEL
        "analog_out_sequencer_7/stim_counter_3" BEL
        "analog_out_sequencer_7/stim_counter_2" BEL
        "analog_out_sequencer_7/stim_counter_1" BEL
        "analog_out_sequencer_7/stim_counter_0" BEL
        "analog_out_sequencer_7/counter_15" BEL
        "analog_out_sequencer_7/counter_14" BEL
        "analog_out_sequencer_7/counter_13" BEL
        "analog_out_sequencer_7/counter_12" BEL
        "analog_out_sequencer_7/counter_11" BEL
        "analog_out_sequencer_7/counter_10" BEL
        "analog_out_sequencer_7/counter_9" BEL
        "analog_out_sequencer_7/counter_8" BEL
        "analog_out_sequencer_7/counter_7" BEL
        "analog_out_sequencer_7/counter_6" BEL
        "analog_out_sequencer_7/counter_5" BEL
        "analog_out_sequencer_7/counter_4" BEL
        "analog_out_sequencer_7/counter_3" BEL
        "analog_out_sequencer_7/counter_2" BEL
        "analog_out_sequencer_7/counter_1" BEL
        "analog_out_sequencer_7/counter_0" BEL
        "analog_out_sequencer_7/waiting_for_edge" BEL
        "analog_out_sequencer_7/waiting_for_trigger" BEL
        "analog_out_sequencer_8/trigger_in" BEL
        "analog_out_sequencer_8/DAC_out_15" BEL
        "analog_out_sequencer_8/DAC_out_14" BEL
        "analog_out_sequencer_8/DAC_out_13" BEL
        "analog_out_sequencer_8/DAC_out_12" BEL
        "analog_out_sequencer_8/DAC_out_11" BEL
        "analog_out_sequencer_8/DAC_out_10" BEL
        "analog_out_sequencer_8/DAC_out_9" BEL
        "analog_out_sequencer_8/DAC_out_8" BEL
        "analog_out_sequencer_8/DAC_out_7" BEL
        "analog_out_sequencer_8/DAC_out_6" BEL
        "analog_out_sequencer_8/DAC_out_5" BEL
        "analog_out_sequencer_8/DAC_out_4" BEL
        "analog_out_sequencer_8/DAC_out_3" BEL
        "analog_out_sequencer_8/DAC_out_2" BEL
        "analog_out_sequencer_8/DAC_out_1" BEL
        "analog_out_sequencer_8/DAC_out_0" BEL
        "analog_out_sequencer_8/stim_counter_7" BEL
        "analog_out_sequencer_8/stim_counter_6" BEL
        "analog_out_sequencer_8/stim_counter_5" BEL
        "analog_out_sequencer_8/stim_counter_4" BEL
        "analog_out_sequencer_8/stim_counter_3" BEL
        "analog_out_sequencer_8/stim_counter_2" BEL
        "analog_out_sequencer_8/stim_counter_1" BEL
        "analog_out_sequencer_8/stim_counter_0" BEL
        "analog_out_sequencer_8/counter_15" BEL
        "analog_out_sequencer_8/counter_14" BEL
        "analog_out_sequencer_8/counter_13" BEL
        "analog_out_sequencer_8/counter_12" BEL
        "analog_out_sequencer_8/counter_11" BEL
        "analog_out_sequencer_8/counter_10" BEL
        "analog_out_sequencer_8/counter_9" BEL
        "analog_out_sequencer_8/counter_8" BEL
        "analog_out_sequencer_8/counter_7" BEL
        "analog_out_sequencer_8/counter_6" BEL
        "analog_out_sequencer_8/counter_5" BEL
        "analog_out_sequencer_8/counter_4" BEL
        "analog_out_sequencer_8/counter_3" BEL
        "analog_out_sequencer_8/counter_2" BEL
        "analog_out_sequencer_8/counter_1" BEL
        "analog_out_sequencer_8/counter_0" BEL
        "analog_out_sequencer_8/waiting_for_edge" BEL
        "analog_out_sequencer_8/waiting_for_trigger" BEL
        "digout_sequencer_1/Mram_counter16" BEL
        "digout_sequencer_1/Mram_counter15" BEL
        "digout_sequencer_1/Mram_counter13" BEL
        "digout_sequencer_1/Mram_counter12" BEL
        "digout_sequencer_1/Mram_counter14" BEL
        "digout_sequencer_1/Mram_counter11" BEL
        "digout_sequencer_1/Mram_counter10" BEL
        "digout_sequencer_1/Mram_counter8" BEL
        "digout_sequencer_1/Mram_counter7" BEL
        "digout_sequencer_1/Mram_counter9" BEL
        "digout_sequencer_1/Mram_counter6" BEL
        "digout_sequencer_1/Mram_counter5" BEL
        "digout_sequencer_1/Mram_counter3" BEL
        "digout_sequencer_1/Mram_counter2" BEL
        "digout_sequencer_1/Mram_counter4" BEL
        "digout_sequencer_1/Mram_counter1" BEL
        "digout_sequencer_1/Mram_stim_counter8" BEL
        "digout_sequencer_1/Mram_stim_counter7" BEL
        "digout_sequencer_1/Mram_stim_counter6" BEL
        "digout_sequencer_1/Mram_stim_counter4" BEL
        "digout_sequencer_1/Mram_stim_counter3" BEL
        "digout_sequencer_1/Mram_stim_counter5" BEL
        "digout_sequencer_1/Mram_stim_counter2" BEL
        "digout_sequencer_1/Mram_stim_counter1" BEL
        "digout_sequencer_1/trigger_in_15" BEL
        "digout_sequencer_1/trigger_in_14" BEL
        "digout_sequencer_1/trigger_in_13" BEL
        "digout_sequencer_1/trigger_in_12" BEL
        "digout_sequencer_1/trigger_in_11" BEL
        "digout_sequencer_1/trigger_in_10" BEL
        "digout_sequencer_1/trigger_in_9" BEL
        "digout_sequencer_1/trigger_in_8" BEL
        "digout_sequencer_1/trigger_in_7" BEL
        "digout_sequencer_1/trigger_in_6" BEL
        "digout_sequencer_1/trigger_in_5" BEL
        "digout_sequencer_1/trigger_in_4" BEL
        "digout_sequencer_1/trigger_in_3" BEL
        "digout_sequencer_1/trigger_in_2" BEL
        "digout_sequencer_1/trigger_in_1" BEL
        "digout_sequencer_1/trigger_in_0" BEL
        "digout_sequencer_1/waiting_for_edge_15" BEL
        "digout_sequencer_1/waiting_for_edge_14" BEL
        "digout_sequencer_1/waiting_for_edge_13" BEL
        "digout_sequencer_1/waiting_for_edge_12" BEL
        "digout_sequencer_1/waiting_for_edge_11" BEL
        "digout_sequencer_1/waiting_for_edge_10" BEL
        "digout_sequencer_1/waiting_for_edge_9" BEL
        "digout_sequencer_1/waiting_for_edge_8" BEL
        "digout_sequencer_1/waiting_for_edge_7" BEL
        "digout_sequencer_1/waiting_for_edge_6" BEL
        "digout_sequencer_1/waiting_for_edge_5" BEL
        "digout_sequencer_1/waiting_for_edge_4" BEL
        "digout_sequencer_1/waiting_for_edge_3" BEL
        "digout_sequencer_1/waiting_for_edge_2" BEL
        "digout_sequencer_1/waiting_for_edge_1" BEL
        "digout_sequencer_1/waiting_for_edge_0" BEL
        "digout_sequencer_1/waiting_for_trigger_15" BEL
        "digout_sequencer_1/waiting_for_trigger_14" BEL
        "digout_sequencer_1/waiting_for_trigger_13" BEL
        "digout_sequencer_1/waiting_for_trigger_12" BEL
        "digout_sequencer_1/waiting_for_trigger_11" BEL
        "digout_sequencer_1/waiting_for_trigger_10" BEL
        "digout_sequencer_1/waiting_for_trigger_9" BEL
        "digout_sequencer_1/waiting_for_trigger_8" BEL
        "digout_sequencer_1/waiting_for_trigger_7" BEL
        "digout_sequencer_1/waiting_for_trigger_6" BEL
        "digout_sequencer_1/waiting_for_trigger_5" BEL
        "digout_sequencer_1/waiting_for_trigger_4" BEL
        "digout_sequencer_1/waiting_for_trigger_3" BEL
        "digout_sequencer_1/waiting_for_trigger_2" BEL
        "digout_sequencer_1/waiting_for_trigger_1" BEL
        "digout_sequencer_1/waiting_for_trigger_0" BEL
        "digout_sequencer_1/digout_15" BEL "digout_sequencer_1/digout_14" BEL
        "digout_sequencer_1/digout_13" BEL "digout_sequencer_1/digout_12" BEL
        "digout_sequencer_1/digout_11" BEL "digout_sequencer_1/digout_10" BEL
        "digout_sequencer_1/digout_9" BEL "digout_sequencer_1/digout_8" BEL
        "digout_sequencer_1/digout_7" BEL "digout_sequencer_1/digout_6" BEL
        "digout_sequencer_1/digout_5" BEL "digout_sequencer_1/digout_4" BEL
        "digout_sequencer_1/digout_3" BEL "digout_sequencer_1/digout_2" BEL
        "digout_sequencer_1/digout_1" BEL "digout_sequencer_1/digout_0" BEL
        "DAC_output_8/state_clk" BEL "DAC_output_8/DAC_DIN" BEL
        "DAC_output_7/DAC_DIN" BEL "DAC_output_6/DAC_DIN" BEL
        "DAC_output_5/DAC_DIN" BEL "DAC_output_4/DAC_DIN" BEL
        "DAC_output_3/DAC_DIN" BEL "DAC_output_2/DAC_DIN" BEL
        "DAC_output_1/DAC_SYNC" BEL "DAC_output_1/DAC_DIN" BEL
        "DAC_output_1/DAC_SCLK" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<29>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<29>" BEL
        "ti41/trigff0_0" BEL "ti41/trigff0_1" BEL "ti41/trigff1_0" BEL
        "ti41/trigff1_1" BEL "ti41/ep_trigger_0" BEL "ti41/ep_trigger_1" BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        PIN
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN "DAC_output_1/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_2/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_3/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_4/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_5/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_6/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_7/multiplier_1/blk00000003_pins<92>" PIN
        "DAC_output_8/multiplier_1/blk00000003_pins<92>";
PIN variable_freq_clk_generator_inst/DCM_CLKGEN_1_pins<4> = BEL
        "variable_freq_clk_generator_inst/DCM_CLKGEN_1" PINNAME PROGCLK;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_1_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_2_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_3_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst" PINNAME CLKA;
PIN RAM_bank_4_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28> = BEL
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst" PINNAME CLKA;
PIN host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom_pins<28> = BEL
        "host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom" PINNAME CLKA;
PIN
        SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2_pins<1> = BEL
        "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2" PINNAME O;
PIN host/hi_dcm_pins<1> = BEL "host/hi_dcm" PINNAME CLKFB;
TIMEGRP host_dcm_clk0 = BEL "RAM_addr_wr_counter_0" BEL
        "RAM_addr_wr_counter_1" BEL "RAM_addr_wr_counter_2" BEL
        "RAM_addr_wr_counter_3" BEL "RAM_addr_wr_counter_4" BEL
        "RAM_addr_wr_counter_5" BEL "RAM_addr_wr_counter_6" BEL
        "RAM_addr_wr_counter_7" BEL "RAM_addr_wr_counter_8" BEL
        "RAM_addr_wr_counter_9" BEL "RAM_addr_wr_counter_10" BEL
        "RAM_addr_wr_counter_11" BEL "RAM_addr_wr_counter_12" BEL
        "SDRAM_FIFO_inst/rst_cnt_3" BEL "SDRAM_FIFO_inst/rst_cnt_2" BEL
        "SDRAM_FIFO_inst/rst_cnt_1" BEL "SDRAM_FIFO_inst/rst_cnt_0" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_10" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_9" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_8" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_7" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_6" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_5" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_4" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_3" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_2" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_1" BEL
        "SDRAM_FIFO_inst/pipe_in_word_count_ti_0" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_26" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_25" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_24" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_23" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_22" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_21" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_20" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_19" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_18" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_17" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_16" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_15" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_14" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_13" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_12" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_11" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_10" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_9" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_8" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_7" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_6" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_5" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_4" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_wr_ti_3" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_26" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_25" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_24" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_23" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_22" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_21" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_20" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_19" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_18" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_17" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_16" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_15" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_14" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_13" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_12" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_11" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_10" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_9" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_8" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_7" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_6" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_5" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_4" BEL
        "SDRAM_FIFO_inst/buffer_byte_addr_rd_ti_3" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_10" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_9" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_8" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_7" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_6" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_5" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_4" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_3" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_2" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_1" BEL
        "SDRAM_FIFO_inst/pipe_out_word_count_ti_0" BEL
        "SDRAM_FIFO_inst/c3_sys_rst_n" BEL "host/delays[15].fdrein0" BEL
        "host/delays[14].fdrein0" BEL "host/delays[13].fdrein0" BEL
        "host/delays[12].fdrein0" BEL "host/delays[11].fdrein0" BEL
        "host/delays[10].fdrein0" BEL "host/delays[9].fdrein0" BEL
        "host/delays[8].fdrein0" BEL "host/delays[7].fdrein0" BEL
        "host/delays[6].fdrein0" BEL "host/delays[5].fdrein0" BEL
        "host/delays[4].fdrein0" BEL "host/delays[3].fdrein0" BEL
        "host/delays[2].fdrein0" BEL "host/delays[1].fdrein0" BEL
        "host/delays[0].fdrein0" PIN
        "variable_freq_clk_generator_inst/DCM_CLKGEN_1_pins<4>" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd8" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd9" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd10" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd11" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd12" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd13" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd14" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd15" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd16" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd23" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd24" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd25" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd26" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd27" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd28" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd29" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd30" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd31" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd1" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd32" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd33" BEL
        "variable_freq_clk_generator_inst/DCM_prog_data" BEL
        "variable_freq_clk_generator_inst/DCM_prog_en" BEL
        "host/delays[15].fdreout1" BEL "host/delays[15].fdreout0" BEL
        "host/delays[14].fdreout1" BEL "host/delays[14].fdreout0" BEL
        "host/delays[13].fdreout1" BEL "host/delays[13].fdreout0" BEL
        "host/delays[12].fdreout1" BEL "host/delays[12].fdreout0" BEL
        "host/delays[11].fdreout1" BEL "host/delays[11].fdreout0" BEL
        "host/delays[10].fdreout1" BEL "host/delays[10].fdreout0" BEL
        "host/delays[9].fdreout1" BEL "host/delays[9].fdreout0" BEL
        "host/delays[8].fdreout1" BEL "host/delays[8].fdreout0" BEL
        "host/delays[7].fdreout1" BEL "host/delays[7].fdreout0" BEL
        "host/delays[6].fdreout1" BEL "host/delays[6].fdreout0" BEL
        "host/delays[5].fdreout1" BEL "host/delays[5].fdreout0" BEL
        "host/delays[4].fdreout1" BEL "host/delays[4].fdreout0" BEL
        "host/delays[3].fdreout1" BEL "host/delays[3].fdreout0" BEL
        "host/delays[2].fdreout1" BEL "host/delays[2].fdreout0" BEL
        "host/delays[1].fdreout1" BEL "host/delays[1].fdreout0" BEL
        "host/delays[0].fdreout1" BEL "host/delays[0].fdreout0" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_1_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_2_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_3_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_MSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_0/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_1/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_3/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_6/RAMB16BWER_inst_pins<28>" PIN
        "RAM_bank_4_LSW/RAM_block_0/RAM_block_7/RAMB16BWER_inst_pins<28>" BEL
        "variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd17" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd171" BEL
        "variable_freq_clk_generator_inst/Mshreg_DCM_prog_state_FSM_FFd2" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd21" BEL
        "ep00wirein<0>_shift1" BEL "ep00wirein<0>_shift2" BEL
        "ep00wirein<0>_shift3" BEL "ep00wirein<0>_shift4" BEL
        "ep00wirein<0>_shift5" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd17" BEL
        "variable_freq_clk_generator_inst/DCM_prog_state_FSM_FFd2" BEL
        "wi1f/ep_datahold_0" BEL "wi1f/ep_datahold_1" BEL "wi1f/ep_datahold_2"
        BEL "wi1f/ep_datahold_3" BEL "wi1f/ep_datahold_4" BEL
        "wi1f/ep_datahold_5" BEL "wi1f/ep_datahold_6" BEL "wi1f/ep_datahold_7"
        BEL "wi1f/ep_datahold_8" BEL "wi1f/ep_datahold_9" BEL
        "wi1f/ep_datahold_10" BEL "wi1f/ep_datahold_11" BEL
        "wi1f/ep_datahold_12" BEL "wi1f/ep_datahold_13" BEL
        "wi1f/ep_datahold_14" BEL "wi1f/ep_datahold_15" BEL
        "wi1f/ep_dataout_0" BEL "wi1f/ep_dataout_1" BEL "wi1f/ep_dataout_2"
        BEL "wi1f/ep_dataout_3" BEL "wi1f/ep_dataout_4" BEL
        "wi1f/ep_dataout_5" BEL "wi1f/ep_dataout_6" BEL "wi1f/ep_dataout_7"
        BEL "wi1f/ep_dataout_8" BEL "wi1f/ep_dataout_9" BEL
        "wi1f/ep_dataout_10" BEL "wi1f/ep_dataout_11" BEL "wi1f/ep_dataout_12"
        BEL "wi1f/ep_dataout_13" BEL "wi1f/ep_dataout_14" BEL
        "wi1f/ep_dataout_15" BEL "wi1e/ep_datahold_0" BEL "wi1e/ep_datahold_1"
        BEL "wi1e/ep_datahold_2" BEL "wi1e/ep_datahold_3" BEL
        "wi1e/ep_datahold_4" BEL "wi1e/ep_datahold_5" BEL "wi1e/ep_datahold_6"
        BEL "wi1e/ep_datahold_7" BEL "wi1e/ep_datahold_8" BEL
        "wi1e/ep_datahold_9" BEL "wi1e/ep_datahold_10" BEL
        "wi1e/ep_datahold_11" BEL "wi1e/ep_datahold_12" BEL
        "wi1e/ep_datahold_13" BEL "wi1e/ep_datahold_14" BEL
        "wi1e/ep_datahold_15" BEL "wi1e/ep_dataout_0" BEL "wi1e/ep_dataout_1"
        BEL "wi1e/ep_dataout_2" BEL "wi1e/ep_dataout_3" BEL
        "wi1e/ep_dataout_4" BEL "wi1e/ep_dataout_5" BEL "wi1e/ep_dataout_6"
        BEL "wi1e/ep_dataout_7" BEL "wi1e/ep_dataout_8" BEL
        "wi1e/ep_dataout_9" BEL "wi1e/ep_dataout_10" BEL "wi1e/ep_dataout_11"
        BEL "wi1e/ep_dataout_12" BEL "wi1e/ep_dataout_13" BEL
        "wi1e/ep_dataout_14" BEL "wi1e/ep_dataout_15" BEL "wi1d/ep_datahold_0"
        BEL "wi1d/ep_datahold_1" BEL "wi1d/ep_datahold_2" BEL
        "wi1d/ep_datahold_3" BEL "wi1d/ep_datahold_4" BEL "wi1d/ep_datahold_5"
        BEL "wi1d/ep_datahold_6" BEL "wi1d/ep_datahold_7" BEL
        "wi1d/ep_datahold_8" BEL "wi1d/ep_datahold_9" BEL "wi1d/ep_dataout_0"
        BEL "wi1d/ep_dataout_1" BEL "wi1d/ep_dataout_2" BEL
        "wi1d/ep_dataout_3" BEL "wi1d/ep_dataout_4" BEL "wi1d/ep_dataout_5"
        BEL "wi1d/ep_dataout_6" BEL "wi1d/ep_dataout_7" BEL
        "wi1d/ep_dataout_8" BEL "wi1d/ep_dataout_9" BEL "wi1c/ep_datahold_0"
        BEL "wi1c/ep_datahold_1" BEL "wi1c/ep_datahold_2" BEL
        "wi1c/ep_datahold_3" BEL "wi1c/ep_datahold_4" BEL "wi1c/ep_datahold_5"
        BEL "wi1c/ep_datahold_6" BEL "wi1c/ep_datahold_7" BEL
        "wi1c/ep_datahold_8" BEL "wi1c/ep_datahold_9" BEL "wi1c/ep_dataout_0"
        BEL "wi1c/ep_dataout_1" BEL "wi1c/ep_dataout_2" BEL
        "wi1c/ep_dataout_3" BEL "wi1c/ep_dataout_4" BEL "wi1c/ep_dataout_5"
        BEL "wi1c/ep_dataout_6" BEL "wi1c/ep_dataout_7" BEL
        "wi1c/ep_dataout_8" BEL "wi1c/ep_dataout_9" BEL "wi1b/ep_datahold_0"
        BEL "wi1b/ep_datahold_1" BEL "wi1b/ep_datahold_2" BEL
        "wi1b/ep_datahold_3" BEL "wi1b/ep_datahold_4" BEL "wi1b/ep_datahold_5"
        BEL "wi1b/ep_datahold_6" BEL "wi1b/ep_datahold_7" BEL
        "wi1b/ep_datahold_8" BEL "wi1b/ep_datahold_9" BEL "wi1b/ep_dataout_0"
        BEL "wi1b/ep_dataout_1" BEL "wi1b/ep_dataout_2" BEL
        "wi1b/ep_dataout_3" BEL "wi1b/ep_dataout_4" BEL "wi1b/ep_dataout_5"
        BEL "wi1b/ep_dataout_6" BEL "wi1b/ep_dataout_7" BEL
        "wi1b/ep_dataout_8" BEL "wi1b/ep_dataout_9" BEL "wi1a/ep_datahold_0"
        BEL "wi1a/ep_datahold_1" BEL "wi1a/ep_datahold_2" BEL
        "wi1a/ep_datahold_3" BEL "wi1a/ep_datahold_4" BEL "wi1a/ep_datahold_5"
        BEL "wi1a/ep_datahold_6" BEL "wi1a/ep_datahold_7" BEL
        "wi1a/ep_datahold_8" BEL "wi1a/ep_datahold_9" BEL "wi1a/ep_dataout_0"
        BEL "wi1a/ep_dataout_1" BEL "wi1a/ep_dataout_2" BEL
        "wi1a/ep_dataout_3" BEL "wi1a/ep_dataout_4" BEL "wi1a/ep_dataout_5"
        BEL "wi1a/ep_dataout_6" BEL "wi1a/ep_dataout_7" BEL
        "wi1a/ep_dataout_8" BEL "wi1a/ep_dataout_9" BEL "wi19/ep_datahold_0"
        BEL "wi19/ep_datahold_1" BEL "wi19/ep_datahold_2" BEL
        "wi19/ep_datahold_3" BEL "wi19/ep_datahold_4" BEL "wi19/ep_datahold_5"
        BEL "wi19/ep_datahold_6" BEL "wi19/ep_datahold_7" BEL
        "wi19/ep_datahold_8" BEL "wi19/ep_datahold_9" BEL "wi19/ep_dataout_0"
        BEL "wi19/ep_dataout_1" BEL "wi19/ep_dataout_2" BEL
        "wi19/ep_dataout_3" BEL "wi19/ep_dataout_4" BEL "wi19/ep_dataout_5"
        BEL "wi19/ep_dataout_6" BEL "wi19/ep_dataout_7" BEL
        "wi19/ep_dataout_8" BEL "wi19/ep_dataout_9" BEL "wi18/ep_datahold_0"
        BEL "wi18/ep_datahold_1" BEL "wi18/ep_datahold_2" BEL
        "wi18/ep_datahold_3" BEL "wi18/ep_datahold_4" BEL "wi18/ep_datahold_5"
        BEL "wi18/ep_datahold_6" BEL "wi18/ep_datahold_7" BEL
        "wi18/ep_datahold_8" BEL "wi18/ep_datahold_9" BEL "wi18/ep_dataout_0"
        BEL "wi18/ep_dataout_1" BEL "wi18/ep_dataout_2" BEL
        "wi18/ep_dataout_3" BEL "wi18/ep_dataout_4" BEL "wi18/ep_dataout_5"
        BEL "wi18/ep_dataout_6" BEL "wi18/ep_dataout_7" BEL
        "wi18/ep_dataout_8" BEL "wi18/ep_dataout_9" BEL "wi17/ep_datahold_0"
        BEL "wi17/ep_datahold_1" BEL "wi17/ep_datahold_2" BEL
        "wi17/ep_datahold_3" BEL "wi17/ep_datahold_4" BEL "wi17/ep_datahold_5"
        BEL "wi17/ep_datahold_6" BEL "wi17/ep_datahold_7" BEL
        "wi17/ep_datahold_8" BEL "wi17/ep_datahold_9" BEL "wi17/ep_dataout_0"
        BEL "wi17/ep_dataout_1" BEL "wi17/ep_dataout_2" BEL
        "wi17/ep_dataout_3" BEL "wi17/ep_dataout_4" BEL "wi17/ep_dataout_5"
        BEL "wi17/ep_dataout_6" BEL "wi17/ep_dataout_7" BEL
        "wi17/ep_dataout_8" BEL "wi17/ep_dataout_9" BEL "wi16/ep_datahold_0"
        BEL "wi16/ep_datahold_1" BEL "wi16/ep_datahold_2" BEL
        "wi16/ep_datahold_3" BEL "wi16/ep_datahold_4" BEL "wi16/ep_datahold_5"
        BEL "wi16/ep_datahold_6" BEL "wi16/ep_datahold_7" BEL
        "wi16/ep_datahold_8" BEL "wi16/ep_datahold_9" BEL "wi16/ep_dataout_0"
        BEL "wi16/ep_dataout_1" BEL "wi16/ep_dataout_2" BEL
        "wi16/ep_dataout_3" BEL "wi16/ep_dataout_4" BEL "wi16/ep_dataout_5"
        BEL "wi16/ep_dataout_6" BEL "wi16/ep_dataout_7" BEL
        "wi16/ep_dataout_8" BEL "wi16/ep_dataout_9" BEL "wi14/ep_datahold_0"
        BEL "wi14/ep_datahold_1" BEL "wi14/ep_datahold_2" BEL
        "wi14/ep_datahold_3" BEL "wi14/ep_datahold_4" BEL "wi14/ep_datahold_5"
        BEL "wi14/ep_datahold_6" BEL "wi14/ep_datahold_7" BEL
        "wi14/ep_dataout_0" BEL "wi14/ep_dataout_1" BEL "wi14/ep_dataout_2"
        BEL "wi14/ep_dataout_3" BEL "wi14/ep_dataout_4" BEL
        "wi14/ep_dataout_5" BEL "wi14/ep_dataout_6" BEL "wi14/ep_dataout_7"
        BEL "wi13/ep_datahold_0" BEL "wi13/ep_datahold_1" BEL
        "wi13/ep_datahold_2" BEL "wi13/ep_datahold_3" BEL "wi13/ep_datahold_4"
        BEL "wi13/ep_datahold_5" BEL "wi13/ep_datahold_6" BEL
        "wi13/ep_datahold_7" BEL "wi13/ep_dataout_0" BEL "wi13/ep_dataout_1"
        BEL "wi13/ep_dataout_2" BEL "wi13/ep_dataout_3" BEL
        "wi13/ep_dataout_4" BEL "wi13/ep_dataout_5" BEL "wi13/ep_dataout_6"
        BEL "wi13/ep_dataout_7" BEL "wi12/ep_datahold_0" BEL
        "wi12/ep_datahold_1" BEL "wi12/ep_datahold_2" BEL "wi12/ep_datahold_3"
        BEL "wi12/ep_datahold_4" BEL "wi12/ep_datahold_5" BEL
        "wi12/ep_datahold_6" BEL "wi12/ep_datahold_7" BEL "wi12/ep_dataout_0"
        BEL "wi12/ep_dataout_1" BEL "wi12/ep_dataout_2" BEL
        "wi12/ep_dataout_3" BEL "wi12/ep_dataout_4" BEL "wi12/ep_dataout_5"
        BEL "wi12/ep_dataout_6" BEL "wi12/ep_dataout_7" BEL
        "wi11/ep_datahold_0" BEL "wi11/ep_datahold_1" BEL "wi11/ep_datahold_2"
        BEL "wi11/ep_datahold_3" BEL "wi11/ep_datahold_4" BEL
        "wi11/ep_datahold_5" BEL "wi11/ep_datahold_6" BEL "wi11/ep_datahold_7"
        BEL "wi11/ep_datahold_8" BEL "wi11/ep_datahold_9" BEL
        "wi11/ep_datahold_10" BEL "wi11/ep_datahold_11" BEL
        "wi11/ep_datahold_12" BEL "wi11/ep_datahold_13" BEL
        "wi11/ep_datahold_14" BEL "wi11/ep_datahold_15" BEL
        "wi11/ep_dataout_0" BEL "wi11/ep_dataout_1" BEL "wi11/ep_dataout_2"
        BEL "wi11/ep_dataout_3" BEL "wi11/ep_dataout_4" BEL
        "wi11/ep_dataout_5" BEL "wi11/ep_dataout_6" BEL "wi11/ep_dataout_7"
        BEL "wi11/ep_dataout_8" BEL "wi11/ep_dataout_9" BEL
        "wi11/ep_dataout_10" BEL "wi11/ep_dataout_11" BEL "wi11/ep_dataout_12"
        BEL "wi11/ep_dataout_13" BEL "wi11/ep_dataout_14" BEL
        "wi11/ep_dataout_15" BEL "wi10/ep_datahold_0" BEL "wi10/ep_datahold_1"
        BEL "wi10/ep_dataout_0" BEL "wi10/ep_dataout_1" BEL
        "wi0f/ep_datahold_0" BEL "wi0f/ep_datahold_1" BEL "wi0f/ep_datahold_2"
        BEL "wi0f/ep_datahold_3" BEL "wi0f/ep_datahold_4" BEL
        "wi0f/ep_datahold_5" BEL "wi0f/ep_datahold_6" BEL "wi0f/ep_datahold_7"
        BEL "wi0f/ep_datahold_8" BEL "wi0f/ep_datahold_9" BEL
        "wi0f/ep_datahold_10" BEL "wi0f/ep_datahold_11" BEL
        "wi0f/ep_datahold_12" BEL "wi0f/ep_datahold_13" BEL
        "wi0f/ep_datahold_14" BEL "wi0f/ep_datahold_15" BEL
        "wi0f/ep_dataout_0" BEL "wi0f/ep_dataout_1" BEL "wi0f/ep_dataout_2"
        BEL "wi0f/ep_dataout_3" BEL "wi0f/ep_dataout_4" BEL
        "wi0f/ep_dataout_5" BEL "wi0f/ep_dataout_6" BEL "wi0f/ep_dataout_7"
        BEL "wi0f/ep_dataout_8" BEL "wi0f/ep_dataout_9" BEL
        "wi0f/ep_dataout_10" BEL "wi0f/ep_dataout_11" BEL "wi0f/ep_dataout_12"
        BEL "wi0f/ep_dataout_13" BEL "wi0f/ep_dataout_14" BEL
        "wi0f/ep_dataout_15" BEL "wi0d/ep_datahold_0" BEL "wi0d/ep_datahold_1"
        BEL "wi0d/ep_datahold_2" BEL "wi0d/ep_datahold_3" BEL
        "wi0d/ep_datahold_4" BEL "wi0d/ep_dataout_0" BEL "wi0d/ep_dataout_1"
        BEL "wi0d/ep_dataout_2" BEL "wi0d/ep_dataout_3" BEL
        "wi0d/ep_dataout_4" BEL "wi0c/ep_datahold_0" BEL "wi0c/ep_datahold_1"
        BEL "wi0c/ep_datahold_2" BEL "wi0c/ep_datahold_3" BEL
        "wi0c/ep_datahold_4" BEL "wi0c/ep_datahold_5" BEL "wi0c/ep_datahold_6"
        BEL "wi0c/ep_datahold_7" BEL "wi0c/ep_dataout_0" BEL
        "wi0c/ep_dataout_1" BEL "wi0c/ep_dataout_2" BEL "wi0c/ep_dataout_3"
        BEL "wi0c/ep_dataout_4" BEL "wi0c/ep_dataout_5" BEL
        "wi0c/ep_dataout_6" BEL "wi0c/ep_dataout_7" BEL "wi0a/ep_datahold_0"
        BEL "wi0a/ep_datahold_1" BEL "wi0a/ep_datahold_2" BEL
        "wi0a/ep_datahold_3" BEL "wi0a/ep_datahold_4" BEL "wi0a/ep_datahold_5"
        BEL "wi0a/ep_datahold_6" BEL "wi0a/ep_datahold_7" BEL
        "wi0a/ep_datahold_8" BEL "wi0a/ep_dataout_0" BEL "wi0a/ep_dataout_1"
        BEL "wi0a/ep_dataout_2" BEL "wi0a/ep_dataout_3" BEL
        "wi0a/ep_dataout_4" BEL "wi0a/ep_dataout_5" BEL "wi0a/ep_dataout_6"
        BEL "wi0a/ep_dataout_7" BEL "wi0a/ep_dataout_8" BEL
        "wi09/ep_datahold_0" BEL "wi09/ep_datahold_1" BEL "wi09/ep_datahold_2"
        BEL "wi09/ep_datahold_3" BEL "wi09/ep_datahold_4" BEL
        "wi09/ep_datahold_5" BEL "wi09/ep_datahold_6" BEL "wi09/ep_datahold_7"
        BEL "wi09/ep_datahold_8" BEL "wi09/ep_datahold_9" BEL
        "wi09/ep_datahold_10" BEL "wi09/ep_datahold_11" BEL
        "wi09/ep_datahold_12" BEL "wi09/ep_datahold_13" BEL
        "wi09/ep_datahold_14" BEL "wi09/ep_datahold_15" BEL
        "wi09/ep_dataout_0" BEL "wi09/ep_dataout_1" BEL "wi09/ep_dataout_2"
        BEL "wi09/ep_dataout_3" BEL "wi09/ep_dataout_4" BEL
        "wi09/ep_dataout_5" BEL "wi09/ep_dataout_6" BEL "wi09/ep_dataout_7"
        BEL "wi09/ep_dataout_8" BEL "wi09/ep_dataout_9" BEL
        "wi09/ep_dataout_10" BEL "wi09/ep_dataout_11" BEL "wi09/ep_dataout_12"
        BEL "wi09/ep_dataout_13" BEL "wi09/ep_dataout_14" BEL
        "wi09/ep_dataout_15" BEL "wi08/ep_datahold_0" BEL "wi08/ep_dataout_0"
        BEL "wi07/ep_datahold_0" BEL "wi07/ep_datahold_1" BEL
        "wi07/ep_datahold_2" BEL "wi07/ep_datahold_3" BEL "wi07/ep_datahold_4"
        BEL "wi07/ep_datahold_5" BEL "wi07/ep_datahold_6" BEL
        "wi07/ep_datahold_7" BEL "wi07/ep_datahold_8" BEL "wi07/ep_datahold_9"
        BEL "wi07/ep_datahold_10" BEL "wi07/ep_datahold_11" BEL
        "wi07/ep_datahold_12" BEL "wi07/ep_datahold_13" BEL
        "wi07/ep_datahold_14" BEL "wi07/ep_datahold_15" BEL
        "wi07/ep_dataout_0" BEL "wi07/ep_dataout_1" BEL "wi07/ep_dataout_2"
        BEL "wi07/ep_dataout_3" BEL "wi07/ep_dataout_4" BEL
        "wi07/ep_dataout_5" BEL "wi07/ep_dataout_6" BEL "wi07/ep_dataout_7"
        BEL "wi07/ep_dataout_8" BEL "wi07/ep_dataout_9" BEL
        "wi07/ep_dataout_10" BEL "wi07/ep_dataout_11" BEL "wi07/ep_dataout_12"
        BEL "wi07/ep_dataout_13" BEL "wi07/ep_dataout_14" BEL
        "wi07/ep_dataout_15" BEL "wi06/ep_datahold_0" BEL "wi06/ep_datahold_1"
        BEL "wi06/ep_datahold_2" BEL "wi06/ep_datahold_3" BEL
        "wi06/ep_datahold_4" BEL "wi06/ep_datahold_5" BEL "wi06/ep_datahold_6"
        BEL "wi06/ep_datahold_7" BEL "wi06/ep_datahold_8" BEL
        "wi06/ep_datahold_9" BEL "wi06/ep_datahold_10" BEL
        "wi06/ep_datahold_11" BEL "wi06/ep_datahold_12" BEL
        "wi06/ep_dataout_0" BEL "wi06/ep_dataout_1" BEL "wi06/ep_dataout_2"
        BEL "wi06/ep_dataout_3" BEL "wi06/ep_dataout_4" BEL
        "wi06/ep_dataout_5" BEL "wi06/ep_dataout_6" BEL "wi06/ep_dataout_7"
        BEL "wi06/ep_dataout_8" BEL "wi06/ep_dataout_9" BEL
        "wi06/ep_dataout_10" BEL "wi06/ep_dataout_11" BEL "wi06/ep_dataout_12"
        BEL "wi05/ep_datahold_0" BEL "wi05/ep_dataout_0" BEL
        "wi04/ep_datahold_0" BEL "wi04/ep_datahold_1" BEL "wi04/ep_datahold_2"
        BEL "wi04/ep_datahold_3" BEL "wi04/ep_datahold_4" BEL
        "wi04/ep_datahold_5" BEL "wi04/ep_datahold_6" BEL "wi04/ep_datahold_7"
        BEL "wi04/ep_datahold_8" BEL "wi04/ep_datahold_9" BEL
        "wi04/ep_datahold_10" BEL "wi04/ep_datahold_11" BEL
        "wi04/ep_datahold_12" BEL "wi04/ep_datahold_13" BEL
        "wi04/ep_datahold_14" BEL "wi04/ep_datahold_15" BEL
        "wi04/ep_dataout_0" BEL "wi04/ep_dataout_1" BEL "wi04/ep_dataout_2"
        BEL "wi04/ep_dataout_3" BEL "wi04/ep_dataout_4" BEL
        "wi04/ep_dataout_5" BEL "wi04/ep_dataout_6" BEL "wi04/ep_dataout_7"
        BEL "wi04/ep_dataout_8" BEL "wi04/ep_dataout_9" BEL
        "wi04/ep_dataout_10" BEL "wi04/ep_dataout_11" BEL "wi04/ep_dataout_12"
        BEL "wi04/ep_dataout_13" BEL "wi04/ep_dataout_14" BEL
        "wi04/ep_dataout_15" BEL "wi03/ep_datahold_0" BEL "wi03/ep_datahold_1"
        BEL "wi03/ep_datahold_2" BEL "wi03/ep_datahold_3" BEL
        "wi03/ep_datahold_4" BEL "wi03/ep_datahold_5" BEL "wi03/ep_datahold_6"
        BEL "wi03/ep_datahold_7" BEL "wi03/ep_datahold_8" BEL
        "wi03/ep_datahold_9" BEL "wi03/ep_datahold_10" BEL
        "wi03/ep_datahold_11" BEL "wi03/ep_datahold_12" BEL
        "wi03/ep_datahold_13" BEL "wi03/ep_datahold_14" BEL
        "wi03/ep_datahold_15" BEL "wi03/ep_dataout_0" BEL "wi03/ep_dataout_1"
        BEL "wi03/ep_dataout_2" BEL "wi03/ep_dataout_3" BEL
        "wi03/ep_dataout_4" BEL "wi03/ep_dataout_5" BEL "wi03/ep_dataout_6"
        BEL "wi03/ep_dataout_7" BEL "wi03/ep_dataout_8" BEL
        "wi03/ep_dataout_9" BEL "wi03/ep_dataout_10" BEL "wi03/ep_dataout_11"
        BEL "wi03/ep_dataout_12" BEL "wi03/ep_dataout_13" BEL
        "wi03/ep_dataout_14" BEL "wi03/ep_dataout_15" BEL "wi02/ep_datahold_0"
        BEL "wi02/ep_datahold_1" BEL "wi02/ep_datahold_2" BEL
        "wi02/ep_datahold_3" BEL "wi02/ep_datahold_4" BEL "wi02/ep_datahold_5"
        BEL "wi02/ep_datahold_6" BEL "wi02/ep_datahold_7" BEL
        "wi02/ep_datahold_8" BEL "wi02/ep_datahold_9" BEL
        "wi02/ep_datahold_10" BEL "wi02/ep_datahold_11" BEL
        "wi02/ep_datahold_12" BEL "wi02/ep_datahold_13" BEL
        "wi02/ep_datahold_14" BEL "wi02/ep_datahold_15" BEL
        "wi02/ep_dataout_0" BEL "wi02/ep_dataout_1" BEL "wi02/ep_dataout_2"
        BEL "wi02/ep_dataout_3" BEL "wi02/ep_dataout_4" BEL
        "wi02/ep_dataout_5" BEL "wi02/ep_dataout_6" BEL "wi02/ep_dataout_7"
        BEL "wi02/ep_dataout_8" BEL "wi02/ep_dataout_9" BEL
        "wi02/ep_dataout_10" BEL "wi02/ep_dataout_11" BEL "wi02/ep_dataout_12"
        BEL "wi02/ep_dataout_13" BEL "wi02/ep_dataout_14" BEL
        "wi02/ep_dataout_15" BEL "wi01/ep_datahold_0" BEL "wi01/ep_datahold_1"
        BEL "wi01/ep_datahold_2" BEL "wi01/ep_datahold_3" BEL
        "wi01/ep_datahold_4" BEL "wi01/ep_datahold_5" BEL "wi01/ep_datahold_6"
        BEL "wi01/ep_datahold_7" BEL "wi01/ep_datahold_8" BEL
        "wi01/ep_datahold_9" BEL "wi01/ep_datahold_10" BEL
        "wi01/ep_datahold_11" BEL "wi01/ep_datahold_12" BEL
        "wi01/ep_datahold_13" BEL "wi01/ep_datahold_14" BEL
        "wi01/ep_datahold_15" BEL "wi01/ep_dataout_0" BEL "wi01/ep_dataout_1"
        BEL "wi01/ep_dataout_2" BEL "wi01/ep_dataout_3" BEL
        "wi01/ep_dataout_4" BEL "wi01/ep_dataout_5" BEL "wi01/ep_dataout_6"
        BEL "wi01/ep_dataout_7" BEL "wi01/ep_dataout_8" BEL
        "wi01/ep_dataout_9" BEL "wi01/ep_dataout_10" BEL "wi01/ep_dataout_11"
        BEL "wi01/ep_dataout_12" BEL "wi01/ep_dataout_13" BEL
        "wi01/ep_dataout_14" BEL "wi01/ep_dataout_15" BEL "wi00/ep_datahold_0"
        BEL "wi00/ep_datahold_1" BEL "wi00/ep_datahold_2" BEL
        "wi00/ep_datahold_3" BEL "wi00/ep_datahold_4" BEL "wi00/ep_datahold_6"
        BEL "wi00/ep_datahold_7" BEL "wi00/ep_datahold_8" BEL
        "wi00/ep_datahold_9" BEL "wi00/ep_datahold_10" BEL
        "wi00/ep_datahold_11" BEL "wi00/ep_datahold_12" BEL
        "wi00/ep_datahold_13" BEL "wi00/ep_datahold_14" BEL
        "wi00/ep_datahold_15" BEL "wi00/ep_dataout_0" BEL "wi00/ep_dataout_1"
        BEL "wi00/ep_dataout_2" BEL "wi00/ep_dataout_3" BEL
        "wi00/ep_dataout_4" BEL "wi00/ep_dataout_6" BEL "wi00/ep_dataout_7"
        BEL "wi00/ep_dataout_8" BEL "wi00/ep_dataout_9" BEL
        "wi00/ep_dataout_10" BEL "wi00/ep_dataout_11" BEL "wi00/ep_dataout_12"
        BEL "wi00/ep_dataout_13" BEL "wi00/ep_dataout_14" BEL
        "wi00/ep_dataout_15" BEL "ti45/eptrig_0" BEL "ti45/eptrig_1" BEL
        "ti45/eptrig_2" BEL "ti45/eptrig_3" BEL "ti45/eptrig_4" BEL
        "ti45/eptrig_5" BEL "ti45/eptrig_6" BEL "ti45/eptrig_7" BEL
        "ti45/trigff0_0" BEL "ti45/trigff0_1" BEL "ti45/trigff0_2" BEL
        "ti45/trigff0_3" BEL "ti45/trigff0_4" BEL "ti45/trigff0_5" BEL
        "ti45/trigff0_6" BEL "ti45/trigff0_7" BEL "ti45/trigff1_0" BEL
        "ti45/trigff1_1" BEL "ti45/trigff1_2" BEL "ti45/trigff1_3" BEL
        "ti45/trigff1_4" BEL "ti45/trigff1_5" BEL "ti45/trigff1_6" BEL
        "ti45/trigff1_7" BEL "ti45/ep_trigger_0" BEL "ti45/ep_trigger_1" BEL
        "ti45/ep_trigger_2" BEL "ti45/ep_trigger_3" BEL "ti45/ep_trigger_4"
        BEL "ti45/ep_trigger_5" BEL "ti45/ep_trigger_6" BEL
        "ti45/ep_trigger_7" BEL "ti44/eptrig_0" BEL "ti44/eptrig_1" BEL
        "ti44/trigff0_0" BEL "ti44/trigff0_1" BEL "ti44/trigff1_0" BEL
        "ti44/trigff1_1" BEL "ti44/ep_trigger_0" BEL "ti44/ep_trigger_1" BEL
        "ti43/eptrig_0" BEL "ti43/eptrig_1" BEL "ti43/eptrig_2" BEL
        "ti43/eptrig_3" BEL "ti43/eptrig_4" BEL "ti43/eptrig_5" BEL
        "ti43/eptrig_6" BEL "ti43/eptrig_7" BEL "ti43/eptrig_8" BEL
        "ti43/eptrig_9" BEL "ti43/eptrig_10" BEL "ti43/eptrig_11" BEL
        "ti43/eptrig_12" BEL "ti43/eptrig_13" BEL "ti43/eptrig_14" BEL
        "ti43/eptrig_15" BEL "ti43/trigff0_0" BEL "ti43/trigff0_1" BEL
        "ti43/trigff0_2" BEL "ti43/trigff0_3" BEL "ti43/trigff0_4" BEL
        "ti43/trigff0_5" BEL "ti43/trigff0_6" BEL "ti43/trigff0_7" BEL
        "ti43/trigff0_8" BEL "ti43/trigff0_9" BEL "ti43/trigff0_10" BEL
        "ti43/trigff0_11" BEL "ti43/trigff0_12" BEL "ti43/trigff0_13" BEL
        "ti43/trigff0_14" BEL "ti43/trigff0_15" BEL "ti43/trigff1_0" BEL
        "ti43/trigff1_1" BEL "ti43/trigff1_2" BEL "ti43/trigff1_3" BEL
        "ti43/trigff1_4" BEL "ti43/trigff1_5" BEL "ti43/trigff1_6" BEL
        "ti43/trigff1_7" BEL "ti43/trigff1_8" BEL "ti43/trigff1_9" BEL
        "ti43/trigff1_10" BEL "ti43/trigff1_11" BEL "ti43/trigff1_12" BEL
        "ti43/trigff1_13" BEL "ti43/trigff1_14" BEL "ti43/trigff1_15" BEL
        "ti43/ep_trigger_0" BEL "ti43/ep_trigger_1" BEL "ti43/ep_trigger_2"
        BEL "ti43/ep_trigger_3" BEL "ti43/ep_trigger_4" BEL
        "ti43/ep_trigger_5" BEL "ti43/ep_trigger_6" BEL "ti43/ep_trigger_7"
        BEL "ti43/ep_trigger_8" BEL "ti43/ep_trigger_9" BEL
        "ti43/ep_trigger_10" BEL "ti43/ep_trigger_11" BEL "ti43/ep_trigger_12"
        BEL "ti43/ep_trigger_13" BEL "ti43/ep_trigger_14" BEL
        "ti43/ep_trigger_15" BEL "ti42/eptrig_0" BEL "ti42/eptrig_1" BEL
        "ti42/trigff0_0" BEL "ti42/trigff0_1" BEL "ti42/trigff1_0" BEL
        "ti42/trigff1_1" BEL "ti42/ep_trigger_0" BEL "ti42/ep_trigger_1" BEL
        "ti41/eptrig_0" BEL "ti41/eptrig_1" BEL "ti40/eptrig_0" BEL
        "ti40/trigff0_0" BEL "ti40/trigff1_0" BEL "ti40/ep_trigger_0" BEL
        "wo3f/wirehold_0" BEL "wo3e/wirehold_5" BEL "wo3e/wirehold_8" BEL
        "wo3e/wirehold_9" BEL "wo26/wirehold_0" BEL "wo26/wirehold_1" BEL
        "wo26/wirehold_2" BEL "wo26/wirehold_3" BEL "wo25/wirehold_0" BEL
        "wo25/wirehold_1" BEL "wo25/wirehold_2" BEL "wo25/wirehold_3" BEL
        "wo24/wirehold_0" BEL "wo24/wirehold_1" BEL "wo23/wirehold_0" BEL
        "wo23/wirehold_1" BEL "wo23/wirehold_2" BEL "wo23/wirehold_3" BEL
        "wo23/wirehold_4" BEL "wo23/wirehold_5" BEL "wo23/wirehold_6" BEL
        "wo23/wirehold_7" BEL "wo23/wirehold_8" BEL "wo23/wirehold_9" BEL
        "wo23/wirehold_10" BEL "wo23/wirehold_11" BEL "wo23/wirehold_12" BEL
        "wo23/wirehold_13" BEL "wo23/wirehold_14" BEL "wo23/wirehold_15" BEL
        "wo22/wirehold_0" BEL "wo21/wirehold_0" BEL "wo21/wirehold_1" BEL
        "wo21/wirehold_2" BEL "wo21/wirehold_3" BEL "wo21/wirehold_4" BEL
        "wo21/wirehold_5" BEL "wo21/wirehold_6" BEL "wo21/wirehold_7" BEL
        "wo21/wirehold_8" BEL "wo21/wirehold_9" BEL "wo21/wirehold_10" BEL
        "wo20/wirehold_0" BEL "wo20/wirehold_1" BEL "wo20/wirehold_2" BEL
        "wo20/wirehold_3" BEL "wo20/wirehold_4" BEL "wo20/wirehold_5" BEL
        "wo20/wirehold_6" BEL "wo20/wirehold_7" BEL "wo20/wirehold_8" BEL
        "wo20/wirehold_9" BEL "wo20/wirehold_10" BEL "wo20/wirehold_11" BEL
        "wo20/wirehold_12" BEL "wo20/wirehold_13" BEL "wo20/wirehold_14" BEL
        "wo20/wirehold_15" BEL "pi87/ep_dataout_0" BEL "pi87/ep_dataout_1" BEL
        "pi87/ep_dataout_2" BEL "pi87/ep_dataout_3" BEL "pi87/ep_dataout_4"
        BEL "pi87/ep_dataout_5" BEL "pi87/ep_dataout_6" BEL
        "pi87/ep_dataout_7" BEL "pi87/ep_dataout_8" BEL "pi87/ep_dataout_9"
        BEL "pi87/ep_dataout_10" BEL "pi87/ep_dataout_11" BEL
        "pi87/ep_dataout_12" BEL "pi87/ep_dataout_13" BEL "pi87/ep_dataout_14"
        BEL "pi87/ep_dataout_15" BEL "pi87/ep_write" BEL "pi86/ep_dataout_0"
        BEL "pi86/ep_dataout_1" BEL "pi86/ep_dataout_2" BEL
        "pi86/ep_dataout_3" BEL "pi86/ep_dataout_4" BEL "pi86/ep_dataout_5"
        BEL "pi86/ep_dataout_6" BEL "pi86/ep_dataout_7" BEL
        "pi86/ep_dataout_8" BEL "pi86/ep_dataout_9" BEL "pi86/ep_dataout_10"
        BEL "pi86/ep_dataout_11" BEL "pi86/ep_dataout_12" BEL
        "pi86/ep_dataout_13" BEL "pi86/ep_dataout_14" BEL "pi86/ep_dataout_15"
        BEL "pi86/ep_write" BEL "pi85/ep_dataout_0" BEL "pi85/ep_dataout_1"
        BEL "pi85/ep_dataout_2" BEL "pi85/ep_dataout_3" BEL
        "pi85/ep_dataout_4" BEL "pi85/ep_dataout_5" BEL "pi85/ep_dataout_6"
        BEL "pi85/ep_dataout_7" BEL "pi85/ep_dataout_8" BEL
        "pi85/ep_dataout_9" BEL "pi85/ep_dataout_10" BEL "pi85/ep_dataout_11"
        BEL "pi85/ep_dataout_12" BEL "pi85/ep_dataout_13" BEL
        "pi85/ep_dataout_14" BEL "pi85/ep_dataout_15" BEL "pi85/ep_write" BEL
        "pi84/ep_dataout_0" BEL "pi84/ep_dataout_1" BEL "pi84/ep_dataout_2"
        BEL "pi84/ep_dataout_3" BEL "pi84/ep_dataout_4" BEL
        "pi84/ep_dataout_5" BEL "pi84/ep_dataout_6" BEL "pi84/ep_dataout_7"
        BEL "pi84/ep_dataout_8" BEL "pi84/ep_dataout_9" BEL
        "pi84/ep_dataout_10" BEL "pi84/ep_dataout_11" BEL "pi84/ep_dataout_12"
        BEL "pi84/ep_dataout_13" BEL "pi84/ep_dataout_14" BEL
        "pi84/ep_dataout_15" BEL "pi84/ep_write" BEL "pi83/ep_dataout_0" BEL
        "pi83/ep_dataout_1" BEL "pi83/ep_dataout_2" BEL "pi83/ep_dataout_3"
        BEL "pi83/ep_dataout_4" BEL "pi83/ep_dataout_5" BEL
        "pi83/ep_dataout_6" BEL "pi83/ep_dataout_7" BEL "pi83/ep_dataout_8"
        BEL "pi83/ep_dataout_9" BEL "pi83/ep_dataout_10" BEL
        "pi83/ep_dataout_11" BEL "pi83/ep_dataout_12" BEL "pi83/ep_dataout_13"
        BEL "pi83/ep_dataout_14" BEL "pi83/ep_dataout_15" BEL "pi83/ep_write"
        BEL "pi82/ep_dataout_0" BEL "pi82/ep_dataout_1" BEL
        "pi82/ep_dataout_2" BEL "pi82/ep_dataout_3" BEL "pi82/ep_dataout_4"
        BEL "pi82/ep_dataout_5" BEL "pi82/ep_dataout_6" BEL
        "pi82/ep_dataout_7" BEL "pi82/ep_dataout_8" BEL "pi82/ep_dataout_9"
        BEL "pi82/ep_dataout_10" BEL "pi82/ep_dataout_11" BEL
        "pi82/ep_dataout_12" BEL "pi82/ep_dataout_13" BEL "pi82/ep_dataout_14"
        BEL "pi82/ep_dataout_15" BEL "pi82/ep_write" BEL "pi81/ep_dataout_0"
        BEL "pi81/ep_dataout_1" BEL "pi81/ep_dataout_2" BEL
        "pi81/ep_dataout_3" BEL "pi81/ep_dataout_4" BEL "pi81/ep_dataout_5"
        BEL "pi81/ep_dataout_6" BEL "pi81/ep_dataout_7" BEL
        "pi81/ep_dataout_8" BEL "pi81/ep_dataout_9" BEL "pi81/ep_dataout_10"
        BEL "pi81/ep_dataout_11" BEL "pi81/ep_dataout_12" BEL
        "pi81/ep_dataout_13" BEL "pi81/ep_dataout_14" BEL "pi81/ep_dataout_15"
        BEL "pi81/ep_write" BEL "pi80/ep_dataout_0" BEL "pi80/ep_dataout_1"
        BEL "pi80/ep_dataout_2" BEL "pi80/ep_dataout_3" BEL
        "pi80/ep_dataout_4" BEL "pi80/ep_dataout_5" BEL "pi80/ep_dataout_6"
        BEL "pi80/ep_dataout_7" BEL "pi80/ep_dataout_8" BEL
        "pi80/ep_dataout_9" BEL "pi80/ep_dataout_10" BEL "pi80/ep_dataout_11"
        BEL "pi80/ep_dataout_12" BEL "pi80/ep_dataout_13" BEL
        "pi80/ep_dataout_14" BEL "pi80/ep_dataout_15" BEL "pi80/ep_write" BEL
        "host/core0/core0/state_FSM_FFd1" BEL
        "host/core0/core0/state_FSM_FFd8" BEL
        "host/core0/core0/state_FSM_FFd13" BEL
        "host/core0/core0/state_FSM_FFd3" BEL
        "host/core0/core0/state_FSM_FFd6" BEL
        "host/core0/core0/state_FSM_FFd4" BEL
        "host/core0/core0/state_FSM_FFd9" BEL
        "host/core0/core0/state_FSM_FFd7" BEL
        "host/core0/core0/state_FSM_FFd10" BEL
        "host/core0/core0/state_FSM_FFd15" BEL
        "host/core0/core0/state_FSM_FFd16" BEL
        "host/core0/core0/state_FSM_FFd14" BEL
        "host/core0/core0/state_FSM_FFd17" BEL "host/core0/core0/ti_reset" BEL
        "host/core0/core0/ti_wireupdate" BEL "host/core0/core0/ti_dataout_15"
        BEL "host/core0/core0/ti_dataout_14" BEL
        "host/core0/core0/ti_dataout_13" BEL "host/core0/core0/ti_dataout_12"
        BEL "host/core0/core0/ti_dataout_11" BEL
        "host/core0/core0/ti_dataout_10" BEL "host/core0/core0/ti_dataout_9"
        BEL "host/core0/core0/ti_dataout_8" BEL
        "host/core0/core0/ti_dataout_7" BEL "host/core0/core0/ti_dataout_6"
        BEL "host/core0/core0/ti_dataout_5" BEL
        "host/core0/core0/ti_dataout_4" BEL "host/core0/core0/ti_dataout_3"
        BEL "host/core0/core0/ti_dataout_2" BEL
        "host/core0/core0/ti_dataout_1" BEL "host/core0/core0/ti_dataout_0"
        BEL "host/core0/core0/block_size_10" BEL
        "host/core0/core0/block_size_9" BEL "host/core0/core0/block_size_8"
        BEL "host/core0/core0/block_size_7" BEL
        "host/core0/core0/block_size_6" BEL "host/core0/core0/block_size_5"
        BEL "host/core0/core0/block_size_4" BEL
        "host/core0/core0/block_size_3" BEL "host/core0/core0/block_size_2"
        BEL "host/core0/core0/block_size_1" BEL
        "host/core0/core0/block_size_0" BEL "host/core0/core0/ti_addr_7" BEL
        "host/core0/core0/ti_addr_6" BEL "host/core0/core0/ti_addr_5" BEL
        "host/core0/core0/ti_addr_4" BEL "host/core0/core0/ti_addr_3" BEL
        "host/core0/core0/ti_addr_2" BEL "host/core0/core0/ti_addr_1" BEL
        "host/core0/core0/ti_addr_0" BEL "host/core0/core0/block_count_10" BEL
        "host/core0/core0/block_count_9" BEL "host/core0/core0/block_count_8"
        BEL "host/core0/core0/block_count_7" BEL
        "host/core0/core0/block_count_6" BEL "host/core0/core0/block_count_5"
        BEL "host/core0/core0/block_count_4" BEL
        "host/core0/core0/block_count_3" BEL "host/core0/core0/block_count_2"
        BEL "host/core0/core0/block_count_1" BEL
        "host/core0/core0/block_count_0" BEL "host/core0/core0/ti_read" BEL
        "host/core0/core0/ti_write" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/RST_FULL_GEN" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_7" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_6" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_5" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_4" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_3" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_2" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_1" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0" BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_5"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_4"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_3"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_2"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_1"
        BEL
        "host/core0/core0/a0/cb0/BU2/U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0"
        BEL "host/core0/core0/a0/des_round_3" BEL
        "host/core0/core0/a0/des_round_2" BEL
        "host/core0/core0/a0/des_round_1" BEL
        "host/core0/core0/a0/des_round_0" BEL "host/core0/core0/a0/timeout_28"
        BEL "host/core0/core0/a0/timeout_27" BEL
        "host/core0/core0/a0/timeout_26" BEL "host/core0/core0/a0/timeout_25"
        BEL "host/core0/core0/a0/timeout_24" BEL
        "host/core0/core0/a0/timeout_23" BEL "host/core0/core0/a0/timeout_22"
        BEL "host/core0/core0/a0/timeout_21" BEL
        "host/core0/core0/a0/timeout_20" BEL "host/core0/core0/a0/timeout_19"
        BEL "host/core0/core0/a0/timeout_18" BEL
        "host/core0/core0/a0/timeout_17" BEL "host/core0/core0/a0/timeout_16"
        BEL "host/core0/core0/a0/timeout_15" BEL
        "host/core0/core0/a0/timeout_14" BEL "host/core0/core0/a0/timeout_13"
        BEL "host/core0/core0/a0/timeout_12" BEL
        "host/core0/core0/a0/timeout_11" BEL "host/core0/core0/a0/timeout_10"
        BEL "host/core0/core0/a0/timeout_9" BEL
        "host/core0/core0/a0/timeout_8" BEL "host/core0/core0/a0/timeout_7"
        BEL "host/core0/core0/a0/timeout_6" BEL
        "host/core0/core0/a0/timeout_5" BEL "host/core0/core0/a0/timeout_4"
        BEL "host/core0/core0/a0/timeout_3" BEL
        "host/core0/core0/a0/timeout_2" BEL "host/core0/core0/a0/timeout_1"
        BEL "host/core0/core0/a0/timeout_0" BEL
        "host/core0/core0/a0/atmel_status_fuses_19" BEL
        "host/core0/core0/a0/atmel_status_fuses_18" BEL
        "host/core0/core0/a0/atmel_status_fuses_17" BEL
        "host/core0/core0/a0/atmel_status_fuses_16" BEL
        "host/core0/core0/a0/atmel_status_fuses_15" BEL
        "host/core0/core0/a0/atmel_status_fuses_14" BEL
        "host/core0/core0/a0/atmel_status_fuses_13" BEL
        "host/core0/core0/a0/atmel_status_fuses_12" BEL
        "host/core0/core0/a0/atmel_status_fuses_11" BEL
        "host/core0/core0/a0/atmel_status_fuses_10" BEL
        "host/core0/core0/a0/atmel_status_fuses_9" BEL
        "host/core0/core0/a0/atmel_status_fuses_8" BEL
        "host/core0/core0/a0/atmel_status_fuses_7" BEL
        "host/core0/core0/a0/atmel_status_fuses_6" BEL
        "host/core0/core0/a0/atmel_status_fuses_5" BEL
        "host/core0/core0/a0/atmel_status_fuses_4" BEL
        "host/core0/core0/a0/atmel_status_fuses_3" BEL
        "host/core0/core0/a0/atmel_status_fuses_2" BEL
        "host/core0/core0/a0/atmel_status_fuses_1" BEL
        "host/core0/core0/a0/atmel_status_fuses_0" BEL
        "host/core0/core0/a0/tok_tx_7" BEL "host/core0/core0/a0/tok_tx_6" BEL
        "host/core0/core0/a0/tok_tx_5" BEL "host/core0/core0/a0/tok_tx_4" BEL
        "host/core0/core0/a0/tok_tx_3" BEL "host/core0/core0/a0/tok_tx_2" BEL
        "host/core0/core0/a0/tok_tx_1" BEL "host/core0/core0/a0/tok_tx_0" BEL
        "host/core0/core0/a0/tok_mem_rd_en" BEL
        "host/core0/core0/a0/tok_mem_reset" BEL
        "host/core0/core0/a0/tok_wk_start" BEL
        "host/core0/core0/a0/tok_tx_start" BEL
        "host/core0/core0/a0/pico_in_port_7" BEL
        "host/core0/core0/a0/pico_in_port_6" BEL
        "host/core0/core0/a0/pico_in_port_5" BEL
        "host/core0/core0/a0/pico_in_port_4" BEL
        "host/core0/core0/a0/pico_in_port_3" BEL
        "host/core0/core0/a0/pico_in_port_2" BEL
        "host/core0/core0/a0/pico_in_port_1" BEL
        "host/core0/core0/a0/pico_in_port_0" BEL "host/core0/core0/a0/edna_0"
        BEL "host/core0/core0/a0/edna_2" BEL "host/core0/core0/a0/edna_3" BEL
        "host/core0/core0/a0/edna_1" BEL "host/core0/core0/a0/edna_5" BEL
        "host/core0/core0/a0/edna_6" BEL "host/core0/core0/a0/edna_4" BEL
        "host/core0/core0/a0/edna_8" BEL "host/core0/core0/a0/edna_9" BEL
        "host/core0/core0/a0/edna_7" BEL "host/core0/core0/a0/edna_11" BEL
        "host/core0/core0/a0/edna_12" BEL "host/core0/core0/a0/edna_10" BEL
        "host/core0/core0/a0/edna_14" BEL "host/core0/core0/a0/edna_15" BEL
        "host/core0/core0/a0/edna_13" BEL "host/core0/core0/a0/edna_17" BEL
        "host/core0/core0/a0/edna_18" BEL "host/core0/core0/a0/edna_16" BEL
        "host/core0/core0/a0/edna_19" BEL "host/core0/core0/a0/des0/R_1" BEL
        "host/core0/core0/a0/des0/R_2" BEL "host/core0/core0/a0/des0/R_3" BEL
        "host/core0/core0/a0/des0/R_4" BEL "host/core0/core0/a0/des0/R_5" BEL
        "host/core0/core0/a0/des0/R_6" BEL "host/core0/core0/a0/des0/R_7" BEL
        "host/core0/core0/a0/des0/R_8" BEL "host/core0/core0/a0/des0/R_9" BEL
        "host/core0/core0/a0/des0/R_10" BEL "host/core0/core0/a0/des0/R_11"
        BEL "host/core0/core0/a0/des0/R_12" BEL
        "host/core0/core0/a0/des0/R_13" BEL "host/core0/core0/a0/des0/R_14"
        BEL "host/core0/core0/a0/des0/R_15" BEL
        "host/core0/core0/a0/des0/R_16" BEL "host/core0/core0/a0/des0/R_17"
        BEL "host/core0/core0/a0/des0/R_18" BEL
        "host/core0/core0/a0/des0/R_19" BEL "host/core0/core0/a0/des0/R_20"
        BEL "host/core0/core0/a0/des0/R_21" BEL
        "host/core0/core0/a0/des0/R_22" BEL "host/core0/core0/a0/des0/R_23"
        BEL "host/core0/core0/a0/des0/R_24" BEL
        "host/core0/core0/a0/des0/R_25" BEL "host/core0/core0/a0/des0/R_26"
        BEL "host/core0/core0/a0/des0/R_27" BEL
        "host/core0/core0/a0/des0/R_28" BEL "host/core0/core0/a0/des0/R_29"
        BEL "host/core0/core0/a0/des0/R_30" BEL
        "host/core0/core0/a0/des0/R_31" BEL "host/core0/core0/a0/des0/R_32"
        BEL "host/core0/core0/a0/des0/L_1" BEL "host/core0/core0/a0/des0/L_2"
        BEL "host/core0/core0/a0/des0/L_3" BEL "host/core0/core0/a0/des0/L_4"
        BEL "host/core0/core0/a0/des0/L_5" BEL "host/core0/core0/a0/des0/L_6"
        BEL "host/core0/core0/a0/des0/L_7" BEL "host/core0/core0/a0/des0/L_8"
        BEL "host/core0/core0/a0/des0/L_9" BEL "host/core0/core0/a0/des0/L_10"
        BEL "host/core0/core0/a0/des0/L_11" BEL
        "host/core0/core0/a0/des0/L_12" BEL "host/core0/core0/a0/des0/L_13"
        BEL "host/core0/core0/a0/des0/L_14" BEL
        "host/core0/core0/a0/des0/L_15" BEL "host/core0/core0/a0/des0/L_16"
        BEL "host/core0/core0/a0/des0/L_17" BEL
        "host/core0/core0/a0/des0/L_18" BEL "host/core0/core0/a0/des0/L_19"
        BEL "host/core0/core0/a0/des0/L_20" BEL
        "host/core0/core0/a0/des0/L_21" BEL "host/core0/core0/a0/des0/L_22"
        BEL "host/core0/core0/a0/des0/L_23" BEL
        "host/core0/core0/a0/des0/L_24" BEL "host/core0/core0/a0/des0/L_25"
        BEL "host/core0/core0/a0/des0/L_26" BEL
        "host/core0/core0/a0/des0/L_27" BEL "host/core0/core0/a0/des0/L_28"
        BEL "host/core0/core0/a0/des0/L_29" BEL
        "host/core0/core0/a0/des0/L_30" BEL "host/core0/core0/a0/des0/L_31"
        BEL "host/core0/core0/a0/des0/L_32" BEL
        "host/core0/core0/a0/d0/cycle_0" BEL "host/core0/core0/a0/d0/div_4"
        BEL "host/core0/core0/a0/d0/div_3" BEL "host/core0/core0/a0/d0/div_2"
        BEL "host/core0/core0/a0/d0/div_1" BEL "host/core0/core0/a0/d0/div_0"
        BEL "host/core0/core0/a0/d0/cycle_5" BEL
        "host/core0/core0/a0/d0/cycle_4" BEL "host/core0/core0/a0/d0/cycle_3"
        BEL "host/core0/core0/a0/d0/cycle_2" BEL
        "host/core0/core0/a0/d0/cycle_1" BEL "host/core0/core0/a0/d0/dna_56"
        BEL "host/core0/core0/a0/d0/dna_55" BEL
        "host/core0/core0/a0/d0/dna_54" BEL "host/core0/core0/a0/d0/dna_53"
        BEL "host/core0/core0/a0/d0/dna_52" BEL
        "host/core0/core0/a0/d0/dna_51" BEL "host/core0/core0/a0/d0/dna_50"
        BEL "host/core0/core0/a0/d0/dna_49" BEL
        "host/core0/core0/a0/d0/dna_48" BEL "host/core0/core0/a0/d0/dna_47"
        BEL "host/core0/core0/a0/d0/dna_46" BEL
        "host/core0/core0/a0/d0/dna_45" BEL "host/core0/core0/a0/d0/dna_44"
        BEL "host/core0/core0/a0/d0/dna_43" BEL
        "host/core0/core0/a0/d0/dna_42" BEL "host/core0/core0/a0/d0/dna_41"
        BEL "host/core0/core0/a0/d0/dna_40" BEL
        "host/core0/core0/a0/d0/dna_39" BEL "host/core0/core0/a0/d0/dna_38"
        BEL "host/core0/core0/a0/d0/dna_37" BEL
        "host/core0/core0/a0/d0/dna_36" BEL "host/core0/core0/a0/d0/dna_35"
        BEL "host/core0/core0/a0/d0/dna_34" BEL
        "host/core0/core0/a0/d0/dna_33" BEL "host/core0/core0/a0/d0/dna_32"
        BEL "host/core0/core0/a0/d0/dna_31" BEL
        "host/core0/core0/a0/d0/dna_30" BEL "host/core0/core0/a0/d0/dna_29"
        BEL "host/core0/core0/a0/d0/dna_28" BEL
        "host/core0/core0/a0/d0/dna_27" BEL "host/core0/core0/a0/d0/dna_26"
        BEL "host/core0/core0/a0/d0/dna_25" BEL
        "host/core0/core0/a0/d0/dna_24" BEL "host/core0/core0/a0/d0/dna_23"
        BEL "host/core0/core0/a0/d0/dna_22" BEL
        "host/core0/core0/a0/d0/dna_21" BEL "host/core0/core0/a0/d0/dna_20"
        BEL "host/core0/core0/a0/d0/dna_19" BEL
        "host/core0/core0/a0/d0/dna_18" BEL "host/core0/core0/a0/d0/dna_17"
        BEL "host/core0/core0/a0/d0/dna_16" BEL
        "host/core0/core0/a0/d0/dna_15" BEL "host/core0/core0/a0/d0/dna_14"
        BEL "host/core0/core0/a0/d0/dna_13" BEL
        "host/core0/core0/a0/d0/dna_12" BEL "host/core0/core0/a0/d0/dna_11"
        BEL "host/core0/core0/a0/d0/dna_10" BEL "host/core0/core0/a0/d0/dna_9"
        BEL "host/core0/core0/a0/d0/dna_8" BEL "host/core0/core0/a0/d0/dna_7"
        BEL "host/core0/core0/a0/d0/dna_6" BEL "host/core0/core0/a0/d0/dna_5"
        BEL "host/core0/core0/a0/d0/dna_4" BEL "host/core0/core0/a0/d0/dna_3"
        BEL "host/core0/core0/a0/d0/dna_2" BEL "host/core0/core0/a0/d0/dna_1"
        BEL "host/core0/core0/a0/d0/dna_0" BEL
        "host/core0/core0/a0/d0/dna_read" BEL
        "host/core0/core0/a0/d0/dna_shift" BEL
        "host/core0/core0/a0/c0/baud_count_4" BEL
        "host/core0/core0/a0/c0/baud_count_2" BEL
        "host/core0/core0/a0/c0/baud_count_1" BEL
        "host/core0/core0/a0/c0/baud_count_3" BEL
        "host/core0/core0/a0/c0/baud_count_0" BEL
        "host/core0/core0/a0/c0/t_state_FSM_FFd1" BEL
        "host/core0/core0/a0/c0/t_state_FSM_FFd3" BEL
        "host/core0/core0/a0/c0/t_state_FSM_FFd4" BEL
        "host/core0/core0/a0/c0/t_state_FSM_FFd2" BEL
        "host/core0/core0/a0/c0/read_valid" BEL
        "host/core0/core0/a0/c0/atmel_dout" BEL
        "host/core0/core0/a0/c0/atmel_t" BEL
        "host/core0/core0/a0/c0/t_count_12" BEL
        "host/core0/core0/a0/c0/t_count_11" BEL
        "host/core0/core0/a0/c0/t_count_10" BEL
        "host/core0/core0/a0/c0/t_count_9" BEL
        "host/core0/core0/a0/c0/t_count_8" BEL
        "host/core0/core0/a0/c0/t_count_7" BEL
        "host/core0/core0/a0/c0/t_count_6" BEL
        "host/core0/core0/a0/c0/t_count_5" BEL
        "host/core0/core0/a0/c0/t_count_4" BEL
        "host/core0/core0/a0/c0/t_count_3" BEL
        "host/core0/core0/a0/c0/t_count_2" BEL
        "host/core0/core0/a0/c0/t_count_1" BEL
        "host/core0/core0/a0/c0/t_count_0" BEL
        "host/core0/core0/a0/c0/dataout_7" BEL
        "host/core0/core0/a0/c0/dataout_6" BEL
        "host/core0/core0/a0/c0/dataout_5" BEL
        "host/core0/core0/a0/c0/dataout_4" BEL
        "host/core0/core0/a0/c0/dataout_3" BEL
        "host/core0/core0/a0/c0/dataout_2" BEL
        "host/core0/core0/a0/c0/dataout_1" BEL
        "host/core0/core0/a0/c0/dataout_0" BEL
        "host/core0/core0/a0/c0/t_count_tok_2" BEL
        "host/core0/core0/a0/c0/t_count_tok_1" BEL
        "host/core0/core0/a0/c0/t_count_tok_0" BEL
        "host/core0/core0/a0/c0/done" BEL
        "host/core0/core0/a0/c0/t_count_rd_2" BEL
        "host/core0/core0/a0/c0/t_count_rd_1" BEL
        "host/core0/core0/a0/c0/t_count_rd_0" BEL
        "host/core0/core0/a0/c0/tok_tx_hold_7" BEL
        "host/core0/core0/a0/c0/tok_tx_hold_6" BEL
        "host/core0/core0/a0/c0/tok_tx_hold_5" BEL
        "host/core0/core0/a0/c0/tok_tx_hold_4" BEL
        "host/core0/core0/a0/c0/tok_tx_hold_3" BEL
        "host/core0/core0/a0/c0/tok_tx_hold_2" BEL
        "host/core0/core0/a0/c0/tok_tx_hold_1" BEL
        "host/core0/core0/a0/c0/tok_tx_hold_0" BEL
        "host/core0/core0/a0/c0/baud_en" BEL
        "host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[7].low_hwbuild.shift_rotate_flop"
        BEL "host/core0/core0/a0/pc0/data_path_loop[7].arith_logical_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[6].low_hwbuild.shift_rotate_flop"
        BEL "host/core0/core0/a0/pc0/data_path_loop[6].arith_logical_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[5].low_hwbuild.shift_rotate_flop"
        BEL "host/core0/core0/a0/pc0/data_path_loop[5].arith_logical_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[4].low_hwbuild.shift_rotate_flop"
        BEL "host/core0/core0/a0/pc0/data_path_loop[4].arith_logical_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[3].low_hwbuild.shift_rotate_flop"
        BEL "host/core0/core0/a0/pc0/data_path_loop[3].arith_logical_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[2].low_hwbuild.shift_rotate_flop"
        BEL "host/core0/core0/a0/pc0/data_path_loop[2].arith_logical_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[1].low_hwbuild.shift_rotate_flop"
        BEL "host/core0/core0/a0/pc0/data_path_loop[1].arith_logical_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_flop" BEL
        "host/core0/core0/a0/pc0/data_path_loop[0].low_hwbuild.shift_rotate_flop"
        BEL "host/core0/core0/a0/pc0/data_path_loop[0].arith_logical_flop" BEL
        "host/core0/core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop" BEL
        "host/core0/core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop" BEL
        "host/core0/core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop" BEL
        "host/core0/core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop" BEL
        "host/core0/core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop" BEL
        "host/core0/core0/a0/pc0/stack_bit_flop" BEL
        "host/core0/core0/a0/pc0/shadow_bank_flop" BEL
        "host/core0/core0/a0/pc0/shadow_zero_flag_flop" BEL
        "host/core0/core0/a0/pc0/stack_zero_flop" BEL
        "host/core0/core0/a0/pc0/shadow_carry_flag_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[11].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[11].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[10].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[10].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[9].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[9].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[8].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[8].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[7].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[7].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[6].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[6].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[5].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[5].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[4].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[4].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[3].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[3].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[2].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[2].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[1].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[1].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[0].pc_flop" BEL
        "host/core0/core0/a0/pc0/address_loop[0].return_vector_flop" BEL
        "host/core0/core0/a0/pc0/zero_flag_flop" BEL
        "host/core0/core0/a0/pc0/use_zero_flag_flop" BEL
        "host/core0/core0/a0/pc0/carry_flag_flop" BEL
        "host/core0/core0/a0/pc0/shift_carry_flop" BEL
        "host/core0/core0/a0/pc0/arith_carry_flop" BEL
        "host/core0/core0/a0/pc0/sx_addr4_flop" BEL
        "host/core0/core0/a0/pc0/bank_flop" BEL
        "host/core0/core0/a0/pc0/write_strobe_flop" BEL
        "host/core0/core0/a0/pc0/spm_enable_flop" BEL
        "host/core0/core0/a0/pc0/register_enable_flop" BEL
        "host/core0/core0/a0/pc0/flag_enable_flop" BEL
        "host/core0/core0/a0/pc0/alu_mux_sel1_flop" BEL
        "host/core0/core0/a0/pc0/alu_mux_sel0_flop" BEL
        "host/core0/core0/a0/pc0/interrupt_enable_flop" BEL
        "host/core0/core0/a0/pc0/t_state2_flop" BEL
        "host/core0/core0/a0/pc0/t_state1_flop" BEL
        "host/core0/core0/a0/pc0/internal_reset_flop" BEL
        "host/core0/core0/a0/pc0/run_flop" BEL "host/core0/core0/a0/valid" BEL
        "host/core0/core0/a0/des_running" BEL "host/core0/core0/a0/edna_valid"
        BEL "host/core0/core0/a0/stop" BEL "host/core0/core0/a0/d0/valid" BEL
        "host/core0/core0/state_FSM_FFd2" BEL
        "host/core0/core0/state_FSM_FFd5" BEL
        "host/core0/core0/state_FSM_FFd11" BEL
        "host/core0/core0/state_FSM_FFd12" BEL "host/core0/core0/hi_busy" BEL
        "host/core0/core0/a0/atmel_status_valid" BEL
        "host/core0/core0/a0/tok_done_flag" BEL
        "host/core0/core0/a0/c0/wk_start_h" BEL
        "host/core0/core0/a0/c0/tx_start_h" PIN
        "host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom_pins<28>" BEL
        "host/core0/core0/a0/Mshreg_async_dd" BEL
        "host/core0/core0/a0/async_dd" BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_10"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_10"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_9"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_10"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_9"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        PIN
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SP"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM32/DP"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/DP"
        BEL
        "host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/HIGH"
        BEL "host/core0/core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram/LOW"
        BEL
        "host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/HIGH"
        BEL "host/core0/core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram/LOW"
        BEL
        "host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/HIGH"
        BEL "host/core0/core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram/LOW"
        BEL
        "host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/HIGH"
        BEL "host/core0/core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram/LOW"
        BEL
        "host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/HIGH"
        BEL "host/core0/core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram/LOW"
        BEL
        "host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/HIGH"
        BEL "host/core0/core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram/LOW"
        BEL
        "host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/HIGH"
        BEL "host/core0/core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram/LOW"
        BEL
        "host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/HIGH"
        BEL "host/core0/core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram/LOW"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMB"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMC"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMD"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMC"
        BEL "host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMD"
        BEL "host/core0/core0/a0/pc0/lower_reg_banks_RAMA_D1" BEL
        "host/core0/core0/a0/pc0/lower_reg_banks_RAMA" BEL
        "host/core0/core0/a0/pc0/lower_reg_banks_RAMB_D1" BEL
        "host/core0/core0/a0/pc0/lower_reg_banks_RAMB" BEL
        "host/core0/core0/a0/pc0/lower_reg_banks_RAMC_D1" BEL
        "host/core0/core0/a0/pc0/lower_reg_banks_RAMC" BEL
        "host/core0/core0/a0/pc0/lower_reg_banks_RAMD_D1" BEL
        "host/core0/core0/a0/pc0/lower_reg_banks_RAMD" BEL
        "host/core0/core0/a0/pc0/stack_ram_high_RAMA_D1" BEL
        "host/core0/core0/a0/pc0/stack_ram_high_RAMA" BEL
        "host/core0/core0/a0/pc0/stack_ram_high_RAMB_D1" BEL
        "host/core0/core0/a0/pc0/stack_ram_high_RAMB" BEL
        "host/core0/core0/a0/pc0/stack_ram_high_RAMC_D1" BEL
        "host/core0/core0/a0/pc0/stack_ram_high_RAMC" BEL
        "host/core0/core0/a0/pc0/stack_ram_high_RAMD_D1" BEL
        "host/core0/core0/a0/pc0/stack_ram_high_RAMD" BEL
        "host/core0/core0/a0/pc0/stack_ram_low_RAMA_D1" BEL
        "host/core0/core0/a0/pc0/stack_ram_low_RAMA" BEL
        "host/core0/core0/a0/pc0/stack_ram_low_RAMB_D1" BEL
        "host/core0/core0/a0/pc0/stack_ram_low_RAMB" BEL
        "host/core0/core0/a0/pc0/stack_ram_low_RAMC_D1" BEL
        "host/core0/core0/a0/pc0/stack_ram_low_RAMC" BEL
        "host/core0/core0/a0/pc0/stack_ram_low_RAMD_D1" BEL
        "host/core0/core0/a0/pc0/stack_ram_low_RAMD" BEL
        "host/core0/core0/a0/pc0/upper_reg_banks_RAMA_D1" BEL
        "host/core0/core0/a0/pc0/upper_reg_banks_RAMA" BEL
        "host/core0/core0/a0/pc0/upper_reg_banks_RAMB_D1" BEL
        "host/core0/core0/a0/pc0/upper_reg_banks_RAMB" BEL
        "host/core0/core0/a0/pc0/upper_reg_banks_RAMC_D1" BEL
        "host/core0/core0/a0/pc0/upper_reg_banks_RAMC" BEL
        "host/core0/core0/a0/pc0/upper_reg_banks_RAMD_D1" BEL
        "host/core0/core0/a0/pc0/upper_reg_banks_RAMD" BEL "host/clkout1_buf"
        PIN "SP6_INS_BUFIO2FB_DCM_ML_BUFIO2FB_2_pins<1>" PIN
        "host/hi_dcm_pins<1>";
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<625>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME UICLK;
TIMEGRP SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<625>"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        BEL "SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1" BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH_R1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/START_DYN_CAL_STATE_R1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PERFORM_START_DYN_CAL_AFTER_SELFREFRESH"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2"
        BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2";
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<607>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK1;
TIMEGRP SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<607>";
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsp_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<606>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N"
        PINNAME CLK0;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0"
        PINNAME CLK0;
TIMEGRP SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<606>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P0CMDCLK;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<129>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P0RDCLK;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<168>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME P0WRCLK;
PIN
        SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
TIMEGRP SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<129>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<129>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<168>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<129>"
        PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<168>"
        BEL "SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK0" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_24" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_23" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_22" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_21" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_20" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_19" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_18" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_17" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_16" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_15" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_14" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_13" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_12" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_11" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_10" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_9" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_8" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_7" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_6" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_5" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_4" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_3" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_2" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_1" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/rst0_sync_r_0" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_29" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_28" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_27" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_26" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_25" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_24" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_23" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_22" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_21" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_20" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_19" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_18" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_17" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_16" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_15" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_14" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_13" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_12" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_11" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_10" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_9" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_8" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_7" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_6" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_5" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_4" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_rd_3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_29" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_28" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_27" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_26" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_25" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_24" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_23" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_22" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_21" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_20" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_19" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_18" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_17" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_16" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_15" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_14" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_13" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_12" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_11" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_10" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_9" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_8" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_7" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_6" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_5" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_4" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/cmd_byte_addr_wr_3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd6" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd9" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd10" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd11" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_we" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ib_re" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_63" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_62" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_61" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_60" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_59" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_58" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_57" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_56" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_55" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_54" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_53" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_52" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_51" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_50" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_49" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_48" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_47" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_46" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_45" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_44" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_43" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_42" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_41" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_40" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_39" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_38" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_37" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_36" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_35" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_34" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_33" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_32" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_31" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_30" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_29" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_28" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_27" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_26" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_23" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_21" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_20" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_19" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_18" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_17" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_16" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_15" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_14" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_13" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_12" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_11" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_10" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_9" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_8" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_7" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_6" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_5" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_4" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_2" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_0" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_31" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_30" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_29" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_28" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_27" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_26" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_25" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_24" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_23" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_22" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_21" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_20" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_19" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_18" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_17" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_16" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_15" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_14" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_13" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_12" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_11" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_10" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_9" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_8" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_7" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_6" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_5" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_4" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_2" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_data_0" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_wr_en" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_en" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_26" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_25" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_24" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_23" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_22" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_21" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_20" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_19" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_18" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_17" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_16" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_15" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_14" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_13" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_12" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_11" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_10" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_9" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_8" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_7" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_6" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_5" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_4" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_byte_addr_3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_cmd_instr_0" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_5" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_4" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_2" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/burst_cnt_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/read_mode" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/p0_rd_en_o" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd2_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/reset_d_1" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_2" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4_2" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8_1" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd4_3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd7_2" BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_3" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd3_2" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd5_2" BEL
        "SDRAM_FIFO_inst/ddr2_state_machine_inst/state_FSM_FFd8_2" BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_i"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/grhf.rhf/ram_valid_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/gc0.count_0"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_bin_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_8"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_7"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_6"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_5"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_4"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_3"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_2"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_1"
        BEL
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_0"
        PIN
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/gwas.gwdc0.wdc/wr_data_count_i_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d2_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gl0.wr/wpntr/gic0.gc0.count_0"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_10"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_9"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_bin_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_8"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_7"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_6"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_5"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_4"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_3"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_1"
        BEL
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_0"
        BEL "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/rstblk/wr_rst_asreg"
        PIN
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>";
PIN SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0> = BEL "SP6_BUFIO_INSERT_ML_BUFIO2_0"
        PINNAME DIVCLK;
PIN host/hi_dcm_pins<2> = BEL "host/hi_dcm" PINNAME CLKIN;
TIMEGRP okHostClk = BEL "host/flop4" BEL "host/flop3" BEL "host/flop2" BEL
        "host/flop1" PIN "SP6_BUFIO_INSERT_ML_BUFIO2_0_pins<0>" PIN
        "host/hi_dcm_pins<2>";
PIN variable_freq_clk_generator_inst/DCM_CLKGEN_1_pins<1> = BEL
        "variable_freq_clk_generator_inst/DCM_CLKGEN_1" PINNAME CLKIN;
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1" PINNAME DIVCLK;
PIN SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv_pins<2> = BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv" PINNAME CLKIN1;
TIMEGRP okSysClk = PIN "variable_freq_clk_generator_inst/DCM_CLKGEN_1_pins<1>"
        PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_1_pins<0>" PIN
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv_pins<2>";
TIMEGRP okHostINOUT_grp = BEL "hi_inout<15>" BEL "hi_inout<14>" BEL
        "hi_inout<13>" BEL "hi_inout<12>" BEL "hi_inout<11>" BEL
        "hi_inout<10>" BEL "hi_inout<9>" BEL "hi_inout<8>" BEL "hi_inout<7>"
        BEL "hi_inout<6>" BEL "hi_inout<5>" BEL "hi_inout<4>" BEL
        "hi_inout<3>" BEL "hi_inout<2>" BEL "hi_inout<1>" BEL "hi_inout<0>";
TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<612>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0"
        PINNAME SELFREFRESHMODE;
PIN
        SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<3>
        = BEL
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train"
        PINNAME Q;
PIN SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv_pins<31> = BEL
        "SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv" PINNAME LOCKED;
PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0_pins<612>"
        TIG;
PIN
        "SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/CKE_Train_pins<3>"
        TIG;
PIN "SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv_pins<31>" TIG;
COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
SCHEMATIC END;

