INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'music_melody' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'music_melody'...
WARNING:sim - A core named 'music_melody' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'music_melody'...
Delivering associated files for 'music_melody'...
WARNING:sim - Component blk_mem_gen_v7_2 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'music_melody'...
Generating implementation netlist for 'music_melody'...
INFO:sim - Pre-processing HDL files for 'music_melody'...
Running synthesis for 'music_melody'
Running ngcbuild...
Writing VEO instantiation template for 'music_melody'...
Writing Verilog instantiation wrapper for 'music_melody'...
Writing Verilog behavioral simulation model for 'music_melody'...
WARNING:sim - No files were found for the view xilinx_documentation
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'music_melody'...
Generating metadata file...
Regenerating ISE project file for 'music_melody'...
Generating ISE project...
XCO file found: music_melody.xco
XMDF file found: music_melody_xmdf.tcl
Adding C:/Users/Mainframe 3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody.asy
-view all -origin_type imported
Adding C:/Users/Mainframe 3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody.ngc
-view all -origin_type created
Checking file "C:/Users/Mainframe
3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody.ngc" for project device match ...
File "C:/Users/Mainframe 3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody.ngc"
device information matches project device.
Adding C:/Users/Mainframe 3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody.sym
-view all -origin_type imported
Adding C:/Users/Mainframe 3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/Mainframe
   3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/Mainframe 3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody.veo
-view all -origin_type imported
Adding C:/Users/Mainframe 3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody_synth.v
-view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file "C:/Users/Mainframe
   3/fpga/speaker/ipcore_dir/tmp/_cg/music_melody_synth.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/music_melody"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'music_melody'.
