################################################################################
##
## Filename: 	sram.txt
##
## Project:	ICO Zip, iCE40 ZipCPU demonsrtation project
##
## Purpose:	Describes how an HDL project needs to be patched to include the
##		SRAM device driver/controller.
##
## Creator:	Dan Gisselquist, Ph.D.
##		Gisselquist Technology, LLC
##
################################################################################
##
## Copyright (C) 2018, Gisselquist Technology, LLC
##
## This program is free software (firmware): you can redistribute it and/or
## modify it under the terms of  the GNU General Public License as published
## by the Free Software Foundation, either version 3 of the License, or (at
## your option) any later version.
##
## This program is distributed in the hope that it will be useful, but WITHOUT
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
## for more details.
##
## You should have received a copy of the GNU General Public License along
## with this program.  (It's in the $(ROOT)/doc directory.  Run make with no
## target there if the PDF file isn't present.)  If not, see
## <http://www.gnu.org/licenses/> for a copy.
##
## License:	GPL, v3, as defined and found on www.gnu.org,
##		http://www.gnu.org/licenses/gpl.html
##
##
################################################################################
##
##
@PREFIX=sdram
@DEVID=SDRAM
@$LGMEMSZ=24
@LGMEMSZ.FORMAT=%d
@$NADDR=(1<<(@$THIS.LGMEMSZ-2))
@$NBYTES=(1<<(@$THIS.LGMEMSZ))
@NBYTES.FORMAT=0x%08x
@ACCESS=@$(DEVID)_ACCESS
@SLAVE.TYPE=MEMORY
@SLAVE.BUS=wb
@LD.PERM=wx
@TOP.PORTLIST=
    sdram_clk,
    sdram_return_clk,
    mainsdram_SdramCntl0_sd_intf_cke,
    mainsdram_SdramCntl0_sd_intf_we,
    mainsdram_SdramCntl0_sd_intf_addr,
    mainsdram_SdramCntl0_sd_intf_dqml,
    mainsdram_SdramCntl0_sd_intf_cas,
    mainsdram_SdramCntl0_sd_intf_dqmh,
    mainsdram_SdramCntl0_sd_intf_ras,
    mainsdram_SdramCntl0_sd_intf_bs,
    mainsdram_SdramCntl0_sd_intf_cs,
    mainsdram_SdramCntl0_sd_intf_dq 

@TOP.IODECL=
	output wire sdram_clk;
	input wire sdram_return_clk;
	output reg mainsdram_SdramCntl0_sd_intf_cke;
	output reg mainsdram_SdramCntl0_sd_intf_we;
	output reg [12:0] mainsdram_SdramCntl0_sd_intf_addr;
	output reg mainsdram_SdramCntl0_sd_intf_dqml;
	output reg mainsdram_SdramCntl0_sd_intf_cas;
	output reg mainsdram_SdramCntl0_sd_intf_dqmh;
	output reg mainsdram_SdramCntl0_sd_intf_ras;
	output reg [1:0] mainsdram_SdramCntl0_sd_intf_bs;
	output reg mainsdram_SdramCntl0_sd_intf_cs;
	inout wire [15:0] mainsdram_SdramCntl0_sd_intf_dq;
 
