/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  reg [12:0] _03_;
  wire [21:0] _04_;
  reg [10:0] _05_;
  wire [13:0] _06_;
  wire [6:0] _07_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [23:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [8:0] celloutsig_0_34z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [3:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [10:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire [17:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [9:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_18z ? _00_ : celloutsig_0_17z[0];
  assign celloutsig_1_4z = celloutsig_1_0z[1] ? celloutsig_1_0z[1] : celloutsig_1_1z[0];
  assign celloutsig_1_14z = celloutsig_1_10z[8] ? celloutsig_1_4z : celloutsig_1_8z[0];
  assign celloutsig_0_8z = celloutsig_0_5z[4] ? celloutsig_0_3z[1] : celloutsig_0_5z[5];
  assign celloutsig_0_13z = celloutsig_0_5z[7] ? celloutsig_0_9z : celloutsig_0_12z[4];
  assign celloutsig_1_16z = ~(_01_ & celloutsig_1_7z[4]);
  assign celloutsig_0_18z = ~(celloutsig_0_9z & celloutsig_0_15z);
  assign celloutsig_0_0z = ~(in_data[8] | in_data[36]);
  assign celloutsig_1_2z = ~(in_data[111] | celloutsig_1_1z[3]);
  assign celloutsig_0_4z = ~in_data[22];
  assign celloutsig_1_3z = ~celloutsig_1_0z[1];
  assign celloutsig_1_12z = ~celloutsig_1_5z[9];
  assign celloutsig_0_10z = ~celloutsig_0_1z[16];
  assign celloutsig_0_15z = ~celloutsig_0_0z;
  assign celloutsig_0_33z = celloutsig_0_0z | ~(celloutsig_0_30z);
  assign celloutsig_0_39z = celloutsig_0_3z[1] | ~(celloutsig_0_5z[4]);
  assign celloutsig_0_9z = celloutsig_0_0z | ~(celloutsig_0_6z);
  assign celloutsig_0_30z = celloutsig_0_14z | ~(_02_);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 13'h0000;
    else _03_ <= { celloutsig_0_2z[11:0], celloutsig_0_9z };
  reg [21:0] _27_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[128])
    if (clkin_data[128]) _27_ <= 22'h000000;
    else _27_ <= { celloutsig_1_10z[17:11], celloutsig_1_1z, celloutsig_1_5z };
  assign { _04_[21:11], _01_, _04_[9:0] } = _27_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 11'h000;
    else _05_ <= celloutsig_0_5z;
  reg [2:0] _29_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _29_ <= 3'h0;
    else _29_ <= { _04_[3:2], celloutsig_1_16z };
  assign out_data[130:128] = _29_;
  reg [13:0] _30_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _30_ <= 14'h0000;
    else _30_ <= { celloutsig_0_17z[3:0], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_6z };
  assign { _06_[13:4], _00_, _06_[2:0] } = _30_;
  reg [6:0] _31_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 7'h00;
    else _31_ <= { in_data[14:9], celloutsig_0_13z };
  assign { _07_[6:1], _02_ } = _31_;
  assign celloutsig_0_3z = celloutsig_0_1z[7:4] & celloutsig_0_2z[7:4];
  assign celloutsig_0_38z = { celloutsig_0_33z, celloutsig_0_0z, celloutsig_0_32z } & { celloutsig_0_21z[1:0], celloutsig_0_30z };
  assign celloutsig_0_17z = celloutsig_0_1z[16:6] & { _05_[10:1], celloutsig_0_16z };
  assign celloutsig_0_21z = { celloutsig_0_5z[5:4], celloutsig_0_18z } & { celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_46z = { celloutsig_0_34z[8:6], celloutsig_0_14z } > _03_[6:3];
  assign celloutsig_0_47z = { celloutsig_0_5z[4], celloutsig_0_39z, _05_, celloutsig_0_38z, celloutsig_0_8z } > { celloutsig_0_12z[2], celloutsig_0_17z, celloutsig_0_43z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_39z, celloutsig_0_18z };
  assign celloutsig_1_9z = { celloutsig_1_0z[2:0], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z } > { celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_0z[2:1], celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_4z } > { celloutsig_1_14z, celloutsig_1_7z };
  assign celloutsig_0_20z = { celloutsig_0_3z, celloutsig_0_14z } > celloutsig_0_5z[8:4];
  assign celloutsig_1_6z = in_data[183:181] && { celloutsig_1_1z[2], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_32z = _06_[7] & ~(celloutsig_0_6z);
  assign celloutsig_0_6z = in_data[12:9] != celloutsig_0_3z;
  assign celloutsig_0_14z = { celloutsig_0_1z[9:1], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_13z } != { _05_[10:1], celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_28z = celloutsig_0_5z[9:6] != { celloutsig_0_5z[5:3], celloutsig_0_20z };
  assign celloutsig_0_34z = { _07_[6:3], celloutsig_0_12z } >> celloutsig_0_5z[9:1];
  assign celloutsig_0_5z = { in_data[65:56], celloutsig_0_4z } >> in_data[70:60];
  assign celloutsig_1_7z = { in_data[121:119], celloutsig_1_0z, celloutsig_1_2z } >> { celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_8z = celloutsig_1_1z >> { in_data[122:119], celloutsig_1_2z };
  assign celloutsig_0_1z = { in_data[29:8], celloutsig_0_0z, celloutsig_0_0z } >> { in_data[45:23], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[61:49] >> celloutsig_0_1z[12:0];
  assign celloutsig_1_0z = in_data[174:171] >> in_data[120:117];
  assign celloutsig_1_1z = in_data[148:144] >> in_data[129:125];
  assign celloutsig_1_5z = { in_data[151:144], celloutsig_1_2z, celloutsig_1_3z } >> { in_data[188:185], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_6z } >> { celloutsig_1_5z[4:3], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_5z[6:2] >> celloutsig_0_2z[4:0];
  assign celloutsig_0_43z = ~((celloutsig_0_28z & celloutsig_0_21z[0]) | celloutsig_0_6z);
  assign celloutsig_0_16z = ~((celloutsig_0_10z & celloutsig_0_9z) | celloutsig_0_13z);
  assign _04_[10] = _01_;
  assign _06_[3] = _00_;
  assign _07_[0] = _02_;
  assign { out_data[96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
