{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1749659490314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1749659490314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 11 23:31:30 2025 " "Processing started: Wed Jun 11 23:31:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1749659490314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1749659490314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off doan1 -c doan1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off doan1 -c doan1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1749659490314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1749659490544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "D:/HDL/doan1/RF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "D:/HDL/doan1/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/HDL/doan1/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/HDL/doan1/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_debug " "Found entity 1: datapath_debug" {  } { { "datapath_debug.v" "" { Text "D:/HDL/doan1/datapath_debug.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_datapath_debug.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_datapath_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_datapath_debug " "Found entity 1: tb_datapath_debug" {  } { { "tb_datapath_debug.v" "" { Text "D:/HDL/doan1/tb_datapath_debug.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1749659490580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1749659490580 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluOP datapath.v(75) " "Verilog HDL Implicit Net warning at datapath.v(75): created implicit net for \"aluOP\"" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749659490580 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pcBranch datapath.v(95) " "Verilog HDL Implicit Net warning at datapath.v(95): created implicit net for \"pcBranch\"" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749659490580 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluOP datapath_debug.v(88) " "Verilog HDL Implicit Net warning at datapath_debug.v(88): created implicit net for \"aluOP\"" {  } { { "datapath_debug.v" "" { Text "D:/HDL/doan1/datapath_debug.v" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749659490580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1749659490602 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 datapath.v(25) " "Verilog HDL assignment warning at datapath.v(25): truncated value with size 32 to match size of target (6)" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749659490602 "|datapath"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 datapath.v(95) " "Verilog HDL assignment warning at datapath.v(95): truncated value with size 32 to match size of target (1)" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1749659490602 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:r_pc " "Elaborating entity \"register\" for hierarchy \"register:r_pc\"" {  } { { "datapath.v" "r_pc" { Text "D:/HDL/doan1/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749659490607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:instr_rom " "Elaborating entity \"rom\" for hierarchy \"rom:instr_rom\"" {  } { { "datapath.v" "instr_rom" { Text "D:/HDL/doan1/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749659490607 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "5 0 63 rom.v(10) " "Verilog HDL warning at rom.v(10): number of words (5) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1749659490607 "|datapath_debug|rom:instr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 rom.v(7) " "Net \"rom.data_a\" at rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749659490607 "|datapath_debug|rom:instr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 rom.v(7) " "Net \"rom.waddr_a\" at rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749659490607 "|datapath_debug|rom:instr_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 rom.v(7) " "Net \"rom.we_a\" at rom.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "rom.v" "" { Text "D:/HDL/doan1/rom.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1749659490607 "|datapath_debug|rom:instr_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:rf " "Elaborating entity \"RF\" for hierarchy \"RF:rf\"" {  } { { "datapath.v" "rf" { Text "D:/HDL/doan1/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749659490607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:data_ram " "Elaborating entity \"ram\" for hierarchy \"ram:data_ram\"" {  } { { "datapath.v" "data_ram" { Text "D:/HDL/doan1/datapath.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749659490611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "datapath.v" "alu1" { Text "D:/HDL/doan1/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749659490613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control_unit\"" {  } { { "datapath.v" "control_unit" { Text "D:/HDL/doan1/datapath.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1749659490613 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(24) " "Verilog HDL Case Statement warning at control_unit.v(24): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(42) " "Verilog HDL Case Statement warning at control_unit.v(42): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(32) " "Verilog HDL Case Statement warning at control_unit.v(32): incomplete case statement has no default case item" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 32 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regDst control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"regDst\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regWrite control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"regWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "condZero control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"condZero\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluSrc control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"aluSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memWrite control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"memWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memToReg control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"memToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcSrc control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"pcSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_Code control_unit.v(15) " "Verilog HDL Always Construct warning at control_unit.v(15): inferring latch(es) for variable \"ALU_Code\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Code\[0\] control_unit.v(15) " "Inferred latch for \"ALU_Code\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Code\[1\] control_unit.v(15) " "Inferred latch for \"ALU_Code\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Code\[2\] control_unit.v(15) " "Inferred latch for \"ALU_Code\[2\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_Code\[3\] control_unit.v(15) " "Inferred latch for \"ALU_Code\[3\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcSrc\[0\] control_unit.v(15) " "Inferred latch for \"pcSrc\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcSrc\[1\] control_unit.v(15) " "Inferred latch for \"pcSrc\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg\[0\] control_unit.v(15) " "Inferred latch for \"memToReg\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memToReg\[1\] control_unit.v(15) " "Inferred latch for \"memToReg\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memWrite control_unit.v(15) " "Inferred latch for \"memWrite\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluSrc control_unit.v(15) " "Inferred latch for \"aluSrc\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "condZero control_unit.v(15) " "Inferred latch for \"condZero\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch control_unit.v(15) " "Inferred latch for \"branch\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regWrite control_unit.v(15) " "Inferred latch for \"regWrite\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst\[0\] control_unit.v(15) " "Inferred latch for \"regDst\[0\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regDst\[1\] control_unit.v(15) " "Inferred latch for \"regDst\[1\]\" at control_unit.v(15)" {  } { { "control_unit.v" "" { Text "D:/HDL/doan1/control_unit.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1749659490613 "|datapath|control_unit:control_unit"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[7\] " "Net \"pc\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "pc\[7\]" { Text "D:/HDL/doan1/datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749659490630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[6\] " "Net \"pc\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "pc\[6\]" { Text "D:/HDL/doan1/datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749659490630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[5\] " "Net \"pc\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "pc\[5\]" { Text "D:/HDL/doan1/datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749659490630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[4\] " "Net \"pc\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "pc\[4\]" { Text "D:/HDL/doan1/datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749659490630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[3\] " "Net \"pc\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "pc\[3\]" { Text "D:/HDL/doan1/datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749659490630 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "pc\[2\] " "Net \"pc\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "pc\[2\]" { Text "D:/HDL/doan1/datapath.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749659490630 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1749659490630 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1749659490757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aluZero GND " "Pin \"aluZero\" is stuck at GND" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1749659490773 "|datapath|aluZero"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1749659490773 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1749659490858 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749659490858 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749659490870 "|datapath|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "datapath.v" "" { Text "D:/HDL/doan1/datapath.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1749659490870 "|datapath|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1749659490870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1749659490870 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1749659490870 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1749659490870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4603 " "Peak virtual memory: 4603 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1749659490884 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 11 23:31:30 2025 " "Processing ended: Wed Jun 11 23:31:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1749659490884 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1749659490884 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1749659490884 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1749659490884 ""}
