 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : router_pl
Version: K-2015.06-SP4
Date   : Wed Nov 28 15:40:31 2018
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: PVT_0P7V_25C   Library: asap7sc7p5t_22b_SIMPLE_SRAM_TT_170906
Wire Load Model Mode: top

  Startpoint: CTRL_ARB/vc_allocator_1/input_first_arbiter_i_5/seq_packet_counter_i_1/flit_count_int_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: output_register_i_5/data_tx_pl_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  CTRL_ARB/vc_allocator_1/input_first_arbiter_i_5/seq_packet_counter_i_1/flit_count_int_reg[2]/CLK (ASYNC_DFFHx1_ASAP7_75t_SRAM)   0.0000 #   0.0000 r
  CTRL_ARB/vc_allocator_1/input_first_arbiter_i_5/seq_packet_counter_i_1/flit_count_int_reg[2]/QN (ASYNC_DFFHx1_ASAP7_75t_SRAM)  57.0734  57.0734 f
  CTRL_ARB/vc_allocator_1/input_first_arbiter_i_5/seq_packet_counter_i_1/flit_count[2] (seq_packet_counter_1_3)   0.0000  57.0734 f
  CTRL_ARB/vc_allocator_1/input_first_arbiter_i_5/U3/Y (NOR4xp25_ASAP7_75t_SRAM)  28.9736  86.0470 r
  CTRL_ARB/vc_allocator_1/input_first_arbiter_i_5/U5/Y (INVxp67_ASAP7_75t_SRAM)  15.1102 101.1572 f
  CTRL_ARB/vc_allocator_1/input_first_arbiter_i_5/input_vc_in_use[1] (header_arbiter_and_decoder_1_1_1_7_5_2_1_DXYU)   0.0000 101.1572 f
  CTRL_ARB/vc_allocator_1/input_vc_in_use[10] (vc_allocator_7_1_1_1_1_DXYU)   0.0000 101.1572 f
  CTRL_ARB/switch_allocator_1/input_vc_in_use[10] (switch_allocator_7_DXYU)   0.0000 101.1572 f
  CTRL_ARB/switch_allocator_1/U205/Y (AND2x2_ASAP7_75t_SRAM)  17.3120 118.4691 f
  CTRL_ARB/switch_allocator_1/rr_arbiter_5/req[1] (rr_arbiter_no_delay_CNT2_14)   0.0000 118.4691 f
  CTRL_ARB/switch_allocator_1/rr_arbiter_5/U8/Y (INVxp33_ASAP7_75t_SRAM)   7.2328 125.7019 r
  CTRL_ARB/switch_allocator_1/rr_arbiter_5/U4/Y (NOR2xp33_ASAP7_75t_SRAM)  10.8670 136.5689 f
  CTRL_ARB/switch_allocator_1/rr_arbiter_5/U6/Y (OR2x2_ASAP7_75t_SRAM)  27.3608 163.9297 f
  CTRL_ARB/switch_allocator_1/rr_arbiter_5/grant[1] (rr_arbiter_no_delay_CNT2_14)   0.0000 163.9297 f
  CTRL_ARB/switch_allocator_1/U29/Y (INVx1_ASAP7_75t_SRAM)  14.4644 178.3940 r
  CTRL_ARB/switch_allocator_1/U37/Y (NOR2xp33_ASAP7_75t_SRAM)  15.1703 193.5644 f
  CTRL_ARB/switch_allocator_1/U283/Y (A2O1A1Ixp33_ASAP7_75t_SRAM)  12.6485 206.2129 r
  CTRL_ARB/switch_allocator_1/U7/Y (NOR2xp33_ASAP7_75t_SRAM)  17.1912 223.4041 f
  CTRL_ARB/switch_allocator_1/rr_arbiter_6_0/req[1] (rr_arbiter_no_delay_CNT2_7)   0.0000 223.4041 f
  CTRL_ARB/switch_allocator_1/rr_arbiter_6_0/U10/Y (NAND3xp33_ASAP7_75t_SRAM)  15.0084 238.4125 r
  CTRL_ARB/switch_allocator_1/rr_arbiter_6_0/U9/Y (AND2x2_ASAP7_75t_SRAM)  25.9411 264.3536 r
  CTRL_ARB/switch_allocator_1/rr_arbiter_6_0/grant[0] (rr_arbiter_no_delay_CNT2_7)   0.0000 264.3536 r
  CTRL_ARB/switch_allocator_1/U3/Y (INVx1_ASAP7_75t_SRAM)  11.9827 276.3363 f
  CTRL_ARB/switch_allocator_1/U94/Y (OAI22xp5_ASAP7_75t_SRAM)  37.1113 313.4475 r
  CTRL_ARB/switch_allocator_1/U9/Y (OR2x2_ASAP7_75t_SRAM)  38.1837 351.6313 r
  CTRL_ARB/switch_allocator_1/U82/Y (XNOR2xp5_ASAP7_75t_SRAM)  20.5313 372.1626 r
  CTRL_ARB/switch_allocator_1/mod_219_G7/a[2] (switch_allocator_7_DXYU_DW_mod_tc_0)   0.0000 372.1626 r
  CTRL_ARB/switch_allocator_1/mod_219_G7/U1/Y (NAND2xp5_ASAP7_75t_SRAM)  20.4943 392.6569 f
  CTRL_ARB/switch_allocator_1/mod_219_G7/U6/Y (NOR2xp33_ASAP7_75t_SRAM)  26.8706 419.5275 r
  CTRL_ARB/switch_allocator_1/mod_219_G7/U17/Y (INVx1_ASAP7_75t_SRAM)  18.1733 437.7008 f
  CTRL_ARB/switch_allocator_1/mod_219_G7/U26/Y (OAI22xp33_ASAP7_75t_SRAM)  27.3333 465.0341 r
  CTRL_ARB/switch_allocator_1/mod_219_G7/U2/Y (NAND2xp5_ASAP7_75t_SRAM)  25.1440 490.1781 f
  CTRL_ARB/switch_allocator_1/mod_219_G7/U7/Y (NOR2xp33_ASAP7_75t_SRAM)  23.3204 513.4985 r
  CTRL_ARB/switch_allocator_1/mod_219_G7/U14/Y (OR2x2_ASAP7_75t_SRAM)  26.2014 539.6999 r
  CTRL_ARB/switch_allocator_1/mod_219_G7/U16/Y (INVx1_ASAP7_75t_SRAM)  10.0408 549.7407 f
  CTRL_ARB/switch_allocator_1/mod_219_G7/U25/Y (AOI22xp33_ASAP7_75t_SRAM)  16.9025 566.6432 r
  CTRL_ARB/switch_allocator_1/mod_219_G7/U24/Y (AND3x1_ASAP7_75t_SRAM)  25.2445 591.8878 r
  CTRL_ARB/switch_allocator_1/mod_219_G7/U4/Y (NAND2xp5_ASAP7_75t_SRAM)  13.2427 605.1304 f
  CTRL_ARB/switch_allocator_1/mod_219_G7/U21/Y (AND2x2_ASAP7_75t_SRAM)  20.2121 625.3425 f
  CTRL_ARB/switch_allocator_1/mod_219_G7/remainder[2] (switch_allocator_7_DXYU_DW_mod_tc_0)   0.0000 625.3425 f
  CTRL_ARB/switch_allocator_1/U25/Y (NOR2xp33_ASAP7_75t_SRAM)  23.4966 648.8391 r
  CTRL_ARB/switch_allocator_1/U222/Y (AOI33xp33_ASAP7_75t_SRAM)  24.2682 673.1073 f
  CTRL_ARB/switch_allocator_1/U219/Y (NAND3xp33_ASAP7_75t_SRAM)  18.1880 691.2953 r
  CTRL_ARB/switch_allocator_1/U65/Y (INVxp67_ASAP7_75t_SRAM)  12.8771 704.1724 f
  CTRL_ARB/switch_allocator_1/U52/Y (NOR2xp33_ASAP7_75t_SRAM)  23.6301 727.8026 r
  CTRL_ARB/switch_allocator_1/vc_transfer_vec[6] (switch_allocator_7_DXYU)   0.0000 727.8026 r
  CTRL_ARB/vc_transfer_vec[6] (arbiter_7_1_1_1_1_DXYU)   0.0000  727.8026 r
  vc_input_buffer_i_3/vc_transfer[1] (vc_input_buffer_2_0000000200000002_4)   0.0000 727.8026 r
  vc_input_buffer_i_3/U70/Y (HB1xp67_ASAP7_75t_SRAM)   31.7689   759.5714 r
  vc_input_buffer_i_3/U73/Y (INVx1_ASAP7_75t_SRAM)     12.7629   772.3343 f
  vc_input_buffer_i_3/U1/Y (INVx1_ASAP7_75t_SRAM)      86.8469   859.1812 r
  vc_input_buffer_i_3/U37/Y (AO22x1_ASAP7_75t_SRAM)    67.0895   926.2706 r
  vc_input_buffer_i_3/data_transfer[1] (vc_input_buffer_2_0000000200000002_4)   0.0000 926.2706 r
  XBAR/crossbar_in[3][1] (crossbar_7_DXYU)              0.0000   926.2706 r
  XBAR/U715/Y (AOI222xp33_ASAP7_75t_SRAM)              20.4219   946.6926 f
  XBAR/U714/Y (OAI211xp5_ASAP7_75t_SRAM)               16.8918   963.5844 r
  XBAR/crossbar_out[5][1] (crossbar_7_DXYU)             0.0000   963.5844 r
  output_register_i_5/data_tx[1] (output_register_vc_num2_vc_num_out2_2)   0.0000 963.5844 r
  output_register_i_5/U4/Y (OAI22xp5_ASAP7_75t_SRAM)   16.1447   979.7291 f
  output_register_i_5/data_tx_pl_reg[1]/D (ASYNC_DFFHx1_ASAP7_75t_SRAM)   0.0000 979.7291 f
  data arrival time                                              979.7291

  clock clk (rise edge)                               1000.0000  1000.0000
  clock network delay (ideal)                           0.0000   1000.0000
  output_register_i_5/data_tx_pl_reg[1]/CLK (ASYNC_DFFHx1_ASAP7_75t_SRAM)   0.0000 1000.0000 r
  library setup time                                  -14.6628   985.3372
  data required time                                             985.3372
  --------------------------------------------------------------------------
  data required time                                             985.3372
  data arrival time                                              -979.7291
  --------------------------------------------------------------------------
  slack (MET)                                                      5.6081


1
