--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\CS\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n 3
-fastpaths -xml dispmux_main_bh.twx dispmux_main_bh.ncd -o dispmux_main_bh.twr
dispmux_main_bh.pcf -ucf mappingfile.ucf

Design file:              dispmux_main_bh.ncd
Physical constraint file: dispmux_main_bh.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
an<0>       |    9.312(R)|clk_BUFGP         |   0.000|
an<1>       |    8.984(R)|clk_BUFGP         |   0.000|
an<2>       |    9.040(R)|clk_BUFGP         |   0.000|
an<3>       |    8.740(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.419|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw0            |sseg<0>        |    6.937|
sw0            |sseg<1>        |    7.907|
sw0            |sseg<2>        |    7.715|
sw0            |sseg<3>        |    7.483|
sw0            |sseg<4>        |    7.273|
sw0            |sseg<5>        |    6.937|
sw0            |sseg<6>        |    7.237|
sw1            |sseg<0>        |    6.849|
sw1            |sseg<1>        |    7.456|
sw1            |sseg<2>        |    7.604|
sw1            |sseg<3>        |    7.273|
sw1            |sseg<4>        |    7.092|
sw1            |sseg<5>        |    6.849|
sw1            |sseg<6>        |    7.094|
sw2            |sseg<0>        |    7.255|
sw2            |sseg<1>        |    7.735|
sw2            |sseg<2>        |    8.060|
sw2            |sseg<3>        |    8.292|
sw2            |sseg<4>        |    8.133|
sw2            |sseg<5>        |    7.255|
sw2            |sseg<6>        |    8.278|
sw3            |sseg<0>        |    6.303|
sw3            |sseg<1>        |    7.074|
sw3            |sseg<2>        |    7.114|
sw3            |sseg<3>        |    7.224|
sw3            |sseg<4>        |    7.009|
sw3            |sseg<5>        |    6.303|
sw3            |sseg<6>        |    7.106|
---------------+---------------+---------+


Analysis completed Wed May 01 21:02:38 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 132 MB



