WORK:work
ELAB: -timescale=1ns/1ns
VLOGAN: +define+SYNTHESIS -timescale=1ns/1ns -skip_translate_body -error=EOFIPW
VHDLAN:
COMPILE: $VCS_HOME/bin/vlogan  -sverilog  -f filelist   -work work -full64
