#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.b_data[17] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~17.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.b_data[17] (matmul_32x32_systolic)                       3.855     5.131
data arrival time                                                                                                                          5.131

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                           0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.060    -0.018
data required time                                                                                                                        -0.018
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.018
data arrival time                                                                                                                         -5.131
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -5.149


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~453.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[453] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~453.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~453.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[453] (matmul_32x32_systolic)                       3.709     4.986
data arrival time                                                                                                                           4.986

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.060    -0.018
data required time                                                                                                                         -0.018
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.018
data arrival time                                                                                                                          -4.986
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -5.003


#Path 3
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[55] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[55] (matmul_32x32_systolic)                       3.548     4.825
data arrival time                                                                                                                          4.825

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                           0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.060    -0.018
data required time                                                                                                                        -0.018
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.018
data arrival time                                                                                                                         -4.825
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.842


#Path 4
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~199.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~199.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~199.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~199.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~199.outpad[0] (.output)                                                         3.549     4.825
data arrival time                                                                                                                     4.825

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.825
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.825


#Path 5
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~240.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~240.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~240.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~240.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~240.outpad[0] (.output)                                                         3.423     4.699
data arrival time                                                                                                                     4.699

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.699
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.699


#Path 6
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~202.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~202.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~202.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~202.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~202.outpad[0] (.output)                                                         3.373     4.650
data arrival time                                                                                                                     4.650

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.650
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.650


#Path 7
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~259.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[259] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~259.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~259.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[259] (matmul_32x32_systolic)                       3.339     4.615
data arrival time                                                                                                                           4.615

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.060    -0.018
data required time                                                                                                                         -0.018
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.018
data arrival time                                                                                                                          -4.615
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.633


#Path 8
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~195.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~195.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~195.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~195.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~195.outpad[0] (.output)                                                         3.291     4.568
data arrival time                                                                                                                     4.568

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.568
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.568


#Path 9
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[22] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~22.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[22] (matmul_32x32_systolic)                       3.242     4.518
data arrival time                                                                                                                          4.518

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                           0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.060    -0.018
data required time                                                                                                                        -0.018
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.018
data arrival time                                                                                                                         -4.518
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.536


#Path 10
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~470.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~470.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~470.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 11
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~463.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~463.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~463.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 12
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~464.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~464.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~464.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 13
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~480.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~480.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~480.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 14
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~465.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~465.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~465.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 15
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~466.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~466.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~466.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 16
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~467.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~467.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~467.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 17
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~468.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~468.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~468.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 18
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~469.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~469.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~469.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 19
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~471.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~471.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~471.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 20
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~484.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~484.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~484.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 21
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~183.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~183.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~183.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 22
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~473.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~473.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~473.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 23
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~474.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~474.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~474.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 24
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~475.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~475.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~475.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 25
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~476.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~476.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~476.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 26
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~477.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~477.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~477.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 27
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~478.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~478.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~478.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 28
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~479.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~479.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~479.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 29
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~182.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~182.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~182.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 30
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~185.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~185.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~185.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 31
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~187.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~187.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~187.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 32
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~188.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~188.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~188.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 33
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~189.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~189.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~189.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 34
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~190.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~190.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~190.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 35
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~191.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~191.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~191.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 36
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~212.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~212.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~212.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 37
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~192.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~192.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~192.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 38
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~186.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~186.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~186.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 39
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~15.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~15.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                     3.981

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~15.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.981
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.448


#Path 40
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~184.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~184.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~184.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 41
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~453.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~453.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~453.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 42
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~454.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~454.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~454.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 43
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~455.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~455.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~455.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 44
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~456.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~456.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~456.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 45
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~457.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~457.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~457.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 46
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~458.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~458.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~458.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 47
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~459.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~459.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~459.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 48
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~460.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~460.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~460.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 49
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~461.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~461.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~461.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 50
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~497.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~497.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~497.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 51
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~177.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~177.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~177.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 52
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~176.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~176.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~176.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 53
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~481.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~481.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~481.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 54
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~175.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~175.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~175.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 55
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~178.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~178.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~178.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 56
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~174.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~174.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~174.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 57
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~202.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~202.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~202.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 58
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~501.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~501.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~501.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 59
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~500.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~500.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~500.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 60
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~499.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~499.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~499.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 61
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~498.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~498.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~498.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 62
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~496.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~496.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~496.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 63
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~495.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~495.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~495.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 64
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~491.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~491.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~491.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 65
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~490.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~490.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~490.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 66
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~489.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~489.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~489.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 67
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~488.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~488.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~488.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 68
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~487.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~487.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~487.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 69
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~486.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~486.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~486.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 70
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~485.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~485.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~485.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 71
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~173.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~173.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~173.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 72
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~483.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~483.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~483.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 73
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~172.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~172.addr[0] (single_port_ram)                       3.815     3.981
data arrival time                                                                                                                      3.981

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~172.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.981
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.448


#Path 74
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~234.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~234.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~234.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~234.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~234.outpad[0] (.output)                                                         3.145     4.422
data arrival time                                                                                                                     4.422

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.422
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.422


#Path 75
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~193.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.b_data[193] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~193.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~193.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.b_data[193] (matmul_32x32_systolic)                       3.112     4.389
data arrival time                                                                                                                           4.389

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.060    -0.018
data required time                                                                                                                         -0.018
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.018
data arrival time                                                                                                                          -4.389
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.406


#Path 76
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~353.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[353] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~353.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~353.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[353] (matmul_32x32_systolic)                       3.101     4.377
data arrival time                                                                                                                           4.377

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.060    -0.018
data required time                                                                                                                         -0.018
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.018
data arrival time                                                                                                                          -4.377
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.395


#Path 77
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.b_data[32] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~32.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.b_data[32] (matmul_32x32_systolic)                       3.069     4.346
data arrival time                                                                                                                          4.346

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                           0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.060    -0.018
data required time                                                                                                                        -0.018
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.018
data arrival time                                                                                                                         -4.346
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.363


#Path 78
Startpoint: matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.b_data[24] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                             Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~24.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_B.single_port_ram+u_single_port_ram^out~24.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.b_data[24] (matmul_32x32_systolic)                       3.060     4.336
data arrival time                                                                                                                          4.336

clock matrix_multiplication^clk (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                                             0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                      0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                           0.042     0.042
clock uncertainty                                                                                                                0.000     0.042
cell setup time                                                                                                                 -0.060    -0.018
data required time                                                                                                                        -0.018
------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                        -0.018
data arrival time                                                                                                                         -4.336
------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                          -4.354


#Path 79
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~352.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[352] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~352.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~352.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[352] (matmul_32x32_systolic)                       3.059     4.335
data arrival time                                                                                                                           4.335

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.060    -0.018
data required time                                                                                                                         -0.018
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.018
data arrival time                                                                                                                          -4.335
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.353


#Path 80
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~261.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[261] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~261.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~261.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[261] (matmul_32x32_systolic)                       3.038     4.314
data arrival time                                                                                                                           4.314

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.060    -0.018
data required time                                                                                                                         -0.018
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.018
data arrival time                                                                                                                          -4.314
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.332


#Path 81
Startpoint: matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~411.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[411] (matmul_32x32_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~411.clk[0] (single_port_ram)                             0.042     0.042
matrix_multiplication.ram+matrix_A.single_port_ram+u_single_port_ram^out~411.out[0] (single_port_ram) [clock-to-output]           1.234     1.276
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.a_data[411] (matmul_32x32_systolic)                       3.019     4.295
data arrival time                                                                                                                           4.295

clock matrix_multiplication^clk (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                       0.000     0.000
matrix_multiplication.matmul_32x32_systolic+u_matmul_32x32^c_data_out~0.clk[0] (matmul_32x32_systolic)                            0.042     0.042
clock uncertainty                                                                                                                 0.000     0.042
cell setup time                                                                                                                  -0.060    -0.018
data required time                                                                                                                         -0.018
-------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                         -0.018
data arrival time                                                                                                                          -4.295
-------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                           -4.313


#Path 82
Startpoint: matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~211.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : out:matrix_multiplication^data_from_out_mat~211.outpad[0] (.output clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~211.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~211.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
out:matrix_multiplication^data_from_out_mat~211.outpad[0] (.output)                                                         3.023     4.299
data arrival time                                                                                                                     4.299

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
clock uncertainty                                                                                                           0.000     0.000
output external delay                                                                                                       0.000     0.000
data required time                                                                                                                    0.000
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    0.000
data arrival time                                                                                                                    -4.299
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.299


#Path 83
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~308.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~308.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~308.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 84
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~309.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~309.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~309.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 85
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~23.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                        Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                            0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                            0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~23.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                     3.831

clock matrix_multiplication^clk (rise edge)                                                                                 0.000     0.000
clock source latency                                                                                                        0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                 0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                           0.000     0.042
cell setup time                                                                                                            -0.509    -0.467
data required time                                                                                                                   -0.467
-------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                   -0.467
data arrival time                                                                                                                    -3.831
-------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                     -4.298


#Path 86
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~269.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~269.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~269.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 87
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~307.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~307.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~307.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 88
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~306.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~306.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~306.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 89
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~305.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~305.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~305.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 90
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~304.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~304.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~304.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 91
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~303.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~303.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~303.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 92
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~310.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~310.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~310.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 93
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~301.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~301.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~301.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 94
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~286.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~286.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~286.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 95
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~273.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~273.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~273.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 96
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~274.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~274.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~274.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 97
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~275.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~275.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~275.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 98
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~276.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~276.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~276.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 99
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~277.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~277.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~277.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#Path 100
Startpoint: matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~278.addr[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                         Incr      Path
--------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.clk[0] (.latch)                                                             0.042     0.042
matrix_multiplication^c_addr_muxed_reg~0_FF_NODE.Q[0] (.latch) [clock-to-output]                                             0.124     0.166
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~278.addr[0] (single_port_ram)                       3.665     3.831
data arrival time                                                                                                                      3.831

clock matrix_multiplication^clk (rise edge)                                                                                  0.000     0.000
clock source latency                                                                                                         0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                  0.000     0.000
matrix_multiplication.ram+matrix_C.single_port_ram+u_single_port_ram^out~278.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                            0.000     0.042
cell setup time                                                                                                             -0.509    -0.467
data required time                                                                                                                    -0.467
--------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                    -0.467
data arrival time                                                                                                                     -3.831
--------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                      -4.298


#End of timing report
