
# See LICENSE for license details.

# This file is automatically generated. Do not edit.

#*****************************************************************************
# isa/rv64uv/vle32_v_LMUL1VL8.S
#-----------------------------------------------------------------------------
#
# Test vle32.v instructions.
# With LMUL=1, VL=8
#

#include "riscv_test.h"
#include "test_macros.h"

RVTEST_RV64UV

RVTEST_CODE_BEGIN


  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle32.v v1, (a2)

  
  li t0, 8
  vsetvli t1, t0, e32,m1,ta,ma
  vle32.v v1, (s1)

  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a1, res
  vse32.v v1, (a1)
  TEST_CASE(3, t0, 0xbf80000040000000, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(4, t0, 0x40400000c0800000, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(5, t0, 0xdeadbeefcafebabe, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(6, t0, 0xabad1dea1337d00d, ld t0, 0(a1); addi a1, a1, 8)


  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle32.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e32,m1,ta,ma
  vle32.v v1, (s1), v0.t

  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a1, res
  vse32.v v1, (a1)
  TEST_CASE(7, t0, 0x0, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(8, t0, 0x0, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(9, t0, 0x0, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(10, t0, 0x40, lbu t0, 0(a1); addi a1, a1, 1)
  addi a1, a1, 1
  addi a1, a1, 1
  addi a1, a1, 1
  addi a1, a1, 1
  TEST_CASE(11, t0, 0x0, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(12, t0, 0x0, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(13, t0, 0x80, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(14, t0, 0xc0, lbu t0, 0(a1); addi a1, a1, 1)
  addi a1, a1, 1
  addi a1, a1, 1
  addi a1, a1, 1
  addi a1, a1, 1
  TEST_CASE(15, t0, 0xbe, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(16, t0, 0xba, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(17, t0, 0xfe, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(18, t0, 0xca, lbu t0, 0(a1); addi a1, a1, 1)
  addi a1, a1, 1
  addi a1, a1, 1
  addi a1, a1, 1
  addi a1, a1, 1
  TEST_CASE(19, t0, 0xd, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(20, t0, 0xd0, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(21, t0, 0x37, lbu t0, 0(a1); addi a1, a1, 1)
  TEST_CASE(22, t0, 0x13, lbu t0, 0(a1); addi a1, a1, 1)
  addi a1, a1, 1
  addi a1, a1, 1
  addi a1, a1, 1
  addi a1, a1, 1


  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle32.v v1, (a2)

  
  li t0, 8
  vsetvli t1, t0, e32,m1,tu,ma
  vle32.v v1, (s1)

  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a1, res
  vse32.v v1, (a1)
  TEST_CASE(23, t0, 0xbf80000040000000, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(24, t0, 0x40400000c0800000, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(25, t0, 0xdeadbeefcafebabe, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(26, t0, 0xabad1dea1337d00d, ld t0, 0(a1); addi a1, a1, 8)


  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a2, tdat
  mv s1, a2
  addi a2, a2, 8
  vle32.v v1, (a2)

  
  li t0, -1
  vsetvli t1, t0, e8,m1,ta,ma
  la a3, mask
  vle8.v v0, (a3)

  li t0, 8
  vsetvli t1, t0, e32,m1,ta,mu
  vle32.v v1, (s1), v0.t

  li t0, -1
  vsetvli t1, t0, e32,m1,ta,ma
  la a1, res
  vse32.v v1, (a1)
  TEST_CASE(27, t0, 0x4040000040000000, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(28, t0, 0xdeadbeefc0800000, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(29, t0, 0xabad1deacafebabe, ld t0, 0(a1); addi a1, a1, 8)
  TEST_CASE(30, t0, 0xbf8000001337d00d, ld t0, 0(a1); addi a1, a1, 8)

  TEST_PASSFAIL

RVTEST_CODE_END

  .data
RVTEST_DATA_BEGIN

res:
  .zero 40

tdat:
  .quad 0xbf80000040000000
  .quad 0x40400000c0800000
  .quad 0xdeadbeefcafebabe
  .quad 0xabad1dea1337d00d
  .quad 0xbf80000040000000

mask:
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555
  .quad 0x5555555555555555

RVTEST_DATA_END
