Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  6 11:04:31 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_tactico_methodology_drc_routed.rpt -pb top_tactico_methodology_drc_routed.pb -rpx top_tactico_methodology_drc_routed.rpx
| Design       : top_tactico
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 50
+-----------+------------------+------------------------------------------------+------------+
| Rule      | Severity         | Description                                    | Violations |
+-----------+------------------+------------------------------------------------+------------+
| TIMING-6  | Critical Warning | No common primary clock between related clocks | 2          |
| TIMING-20 | Warning          | Non-clocked latch                              | 48         |
+-----------+------------------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks CLK_10MHZ_WCLK and CLK_10MHZ_WCLK_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK_10MHZ_WCLK] -to [get_clocks CLK_10MHZ_WCLK_1]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks CLK_10MHZ_WCLK_1 and CLK_10MHZ_WCLK are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks CLK_10MHZ_WCLK_1] -to [get_clocks CLK_10MHZ_WCLK]
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[0] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[1] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[2] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[3] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[4] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[5] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[6] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[7] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/guardar_datos_reg[9] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/guardar_datos_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[0] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[10] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[16] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[17] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[18] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[19] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[1] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[20] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[21] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[22] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[23] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[24] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[25] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[2] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[3] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[4] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[5] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[6] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[7] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[8] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch SD_potente/spi_SD/registro_control/next_state_reg[9] cannot be properly analyzed as its control pin SD_potente/spi_SD/registro_control/next_state_reg[9]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch rgb/rgb_reg[0] cannot be properly analyzed as its control pin rgb/rgb_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch rgb/rgb_reg[2] cannot be properly analyzed as its control pin rgb/rgb_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_next_state_reg[0] cannot be properly analyzed as its control pin sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_next_state_reg[1] cannot be properly analyzed as its control pin sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_next_state_reg[2] cannot be properly analyzed as its control pin sensor_luz1/pmodALS/machine_pmodALS/FSM_onehot_next_state_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[0] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[16] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[16]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[17] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[17]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#39 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[18] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[18]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#40 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[19] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[19]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#41 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[1] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#42 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[20] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[20]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#43 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[21] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[21]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#44 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[22] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[22]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#45 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[23] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[23]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#46 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[24] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[24]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#47 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[25] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[25]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#48 Warning
Non-clocked latch  
The latch sensor_luz1/spi_pmodALS/registro_control/next_state_reg[4] cannot be properly analyzed as its control pin sensor_luz1/spi_pmodALS/registro_control/next_state_reg[4]/G is not reached by a timing clock
Related violations: <none>


