/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* dynports =  1  *)
(* src = "dut.sv:10.1-30.10" *)
module mul_unsigned(clk, A, B, RES);
  (* src = "dut.sv:10.27-10.28" *)
  input [5:0] A;
  wire [5:0] A;
  (* src = "dut.sv:10.30-10.31" *)
  input [8:0] B;
  wire [8:0] B;
  wire [8:0] \M[3] ;
  (* src = "dut.sv:10.33-10.36" *)
  output [14:0] RES;
  wire [14:0] RES;
  (* src = "dut.sv:10.22-10.25" *)
  input clk;
  wire clk;
  wire [14:0] memrd_M_DATA;
  assign \M[3]  = 9'hxxx;
  assign RES = 15'b000000xxxxxxxxx;
  assign memrd_M_DATA = 15'b000000xxxxxxxxx;
endmodule
