<profile>

<section name = "Vivado HLS Report for 'hs2axis'" level="0">
<item name = "Date">Fri Jan 14 01:37:28 2022
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">pool</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.510, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">206, 206, 206, 206, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">201, 201, 3, 1, 1, 200, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 6, 0, 195, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 167, -</column>
<column name="Register">-, -, 502, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln48_1_fu_148_p2">*, 3, 0, 20, 32, 32</column>
<column name="mul_ln48_fu_144_p2">*, 3, 0, 20, 32, 32</column>
<column name="add_ln55_fu_152_p2">+, 0, 0, 39, 32, 2</column>
<column name="i_fu_166_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_io">and, 0, 0, 2, 1, 1</column>
<column name="out_V_data_V_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_V_data_V_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="out_V_last_1_load_A">and, 0, 0, 2, 1, 1</column>
<column name="out_V_last_1_load_B">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln48_fu_161_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="out_V_data_V_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="out_V_last_1_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_last_fu_172_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ch_div_K_blk_n">9, 2, 1, 2</column>
<column name="height_out_blk_n">9, 2, 1, 2</column>
<column name="i_0_i_i_reg_133">9, 2, 31, 62</column>
<column name="out_V_data_V_1_data_out">9, 2, 128, 256</column>
<column name="out_V_data_V_1_state">15, 3, 2, 6</column>
<column name="out_V_last_1_data_out">9, 2, 1, 2</column>
<column name="out_V_last_1_state">15, 3, 2, 6</column>
<column name="out_r_TDATA_blk_n">9, 2, 1, 2</column>
<column name="stream_tp2_V_V_blk_n">9, 2, 1, 2</column>
<column name="width_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln55_reg_203">32, 0, 32, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ch_div_K_read_reg_177">32, 0, 32, 0</column>
<column name="height_out_read_reg_182">32, 0, 32, 0</column>
<column name="i_0_i_i_reg_133">31, 0, 31, 0</column>
<column name="icmp_ln48_reg_208">1, 0, 1, 0</column>
<column name="icmp_ln48_reg_208_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="mul_ln48_1_reg_197">32, 0, 32, 0</column>
<column name="mul_ln48_reg_192">32, 0, 32, 0</column>
<column name="out_V_data_V_1_payload_A">128, 0, 128, 0</column>
<column name="out_V_data_V_1_payload_B">128, 0, 128, 0</column>
<column name="out_V_data_V_1_sel_rd">1, 0, 1, 0</column>
<column name="out_V_data_V_1_sel_wr">1, 0, 1, 0</column>
<column name="out_V_data_V_1_state">2, 0, 2, 0</column>
<column name="out_V_last_1_payload_A">1, 0, 1, 0</column>
<column name="out_V_last_1_payload_B">1, 0, 1, 0</column>
<column name="out_V_last_1_sel_rd">1, 0, 1, 0</column>
<column name="out_V_last_1_sel_wr">1, 0, 1, 0</column>
<column name="out_V_last_1_state">2, 0, 2, 0</column>
<column name="tmp_last_reg_217">1, 0, 1, 0</column>
<column name="width_out_read_reg_187">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, hs2axis, return value</column>
<column name="out_r_TDATA">out, 128, axis, out_V_data_V, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_V_data_V, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_V_last, pointer</column>
<column name="out_r_TLAST">out, 1, axis, out_V_last, pointer</column>
<column name="ch_div_K_dout">in, 32, ap_fifo, ch_div_K, pointer</column>
<column name="ch_div_K_empty_n">in, 1, ap_fifo, ch_div_K, pointer</column>
<column name="ch_div_K_read">out, 1, ap_fifo, ch_div_K, pointer</column>
<column name="height_out_dout">in, 32, ap_fifo, height_out, pointer</column>
<column name="height_out_empty_n">in, 1, ap_fifo, height_out, pointer</column>
<column name="height_out_read">out, 1, ap_fifo, height_out, pointer</column>
<column name="width_out_dout">in, 32, ap_fifo, width_out, pointer</column>
<column name="width_out_empty_n">in, 1, ap_fifo, width_out, pointer</column>
<column name="width_out_read">out, 1, ap_fifo, width_out, pointer</column>
<column name="stream_tp2_V_V_dout">in, 128, ap_fifo, stream_tp2_V_V, pointer</column>
<column name="stream_tp2_V_V_empty_n">in, 1, ap_fifo, stream_tp2_V_V, pointer</column>
<column name="stream_tp2_V_V_read">out, 1, ap_fifo, stream_tp2_V_V, pointer</column>
</table>
</item>
</section>
</profile>
