


ARM Macro Assembler    Page 1 


    1 00000000                 EXPORT           mySystemInit
    2 00000000                 EXPORT           OSCtxSw
    3 00000000                 EXPORT           OSIntCtxSw
    4 00000000                 EXPORT           PendSV_Handler
    5 00000000                 EXPORT           OSStartHighRdy
    6 00000000                 EXPORT           OS_CPU_SR_Save
    7 00000000                 EXPORT           OS_CPU_SR_Restore
    8 00000000         
    9 00000000                 EXTERN           OSTCBCur
   10 00000000                 EXTERN           OSTCBHighRdy
   11 00000000                 EXTERN           OSPrioCur
   12 00000000                 EXTERN           OSPrioHighRdy
   13 00000000                 EXTERN           OSRunning
   14 00000000         
   15 00000000         
   16 00000000                 AREA             |.text|,CODE,READONLY
   17 00000000                 PRESERVE8
   18 00000000         OS_CPU_SR_Save
   19 00000000 B672            CPSID            I
   20 00000002 B402            PUSH             {R1}        ; ‰øùÂ≠ò R1ÔºàÂêéÈù
                                                            ¢‰ΩøÁî®Âà∞Ôºâ
   21 00000004 F3EF 8111       MRS              R1, BASEPRI ; ‰øùÂ≠òÂΩìÂâçÁöÑ B
                                                            ASEPRIÔºà‰∏≠Êñ≠Â±èË
                                                            îΩ‰ºòÂÖàÁ∫ßÔºâ
   22 00000008 F380 8811       MSR              BASEPRI, R0 ; ËÆæÁΩÆÊñ∞ÁöÑ BASE
                                                            PRI ‚Äî‚Äî ÂèÇÊï∞ R
                                                            0 ÊòØÊñ∞ÁöÑÂ±èËîΩÁ∫
                                                            ßÂà´ÔºàÊõ¥È´òÁöÑ‰ºò
                                                            ÂÖàÁ∫ßÔºâ
   23 0000000C F3BF 8F4F       DSB                          ; Êï∞ÊçÆÂêåÊ≠•Â±èÈö
                                                            úÔºåÁ°Æ‰øùÊåá‰ª§È°∫
                                                            Â∫èÂíåÂÜÖÂ≠òËÆøÈóÆÈ
                                                            °∫Â∫è
   24 00000010 F3BF 8F6F       ISB                          ; Êåá‰ª§ÂêåÊ≠•Â±èÈö
                                                            úÔºåÂà∑Êñ∞ÊµÅÊ∞¥Á∫ø
                                                            ÔºåÁ°Æ‰øùÂêéÁª≠ÊâßË
                                                            °åÁöÑÊòØÊñ∞Áä∂ÊÄÅ
   25 00000014 4608            MOV              R0, R1      ; ËøîÂõûÊóßÁöÑ BASE
                                                            PRIÔºà‰∏¥ÁïåÂå∫ÂâçÁ
                                                            öÑ‰∏≠Êñ≠Áä∂ÊÄÅÔºâ
   26 00000016 BC02            POP              {R1}        ; ÊÅ¢Â§ç R1
   27 00000018 B662            CPSIE            I
   28 0000001A 4770            BX               LR
   29 0000001C         
   30 0000001C         
   31 0000001C         OS_CPU_SR_Restore
   32 0000001C B672            CPSID            I
   33 0000001E F380 8811       MSR              BASEPRI, R0 ; ÊÅ¢Â§çÊóßÁöÑ BASE
                                                            PRI ÂÄº
   34 00000022 F3BF 8F4F       DSB
   35 00000026 F3BF 8F6F       ISB
   36 0000002A B662            CPSIE            I
   37 0000002C 4770            BX               LR
   38 0000002E         
   39 0000002E         
   40 0000002E E000ED20 
                       SCB_SHPR3
                               EQU              0XE000ED20
   41 0000002E         OSStartHighRdy



ARM Macro Assembler    Page 2 


   42 0000002E B672            CPSID            I
   43 00000030         ; OSTCBCur=OSTCBHighRdy
   44 00000030 484E            LDR              R0,=OSTCBCur
   45 00000032 494F            LDR              R1,=OSTCBHighRdy
   46 00000034 680A            LDR              R2,[R1]
   47 00000036 6002            STR              R2,[R0]
   48 00000038         ;OSPrioCur=OSPrioHighRdy
   49 00000038 484E            LDR              R0,=OSPrioCur
   50 0000003A 494F            LDR              R1,=OSPrioHighRdy
   51 0000003C 780A            LDRB             R2,[R1]     ;INT8UÁ±ªÂûã
   52 0000003E 7002            STRB             R2,[R0]
   53 00000040         
   54 00000040         ;PENDSV PRIO(Pri14)
   55 00000040 484E            LDR              R0,=SCB_SHPR3
   56 00000042 F8D0 1002       LDR              R1,[R0,#2]
   57 00000046 F041 01FF       ORR              R1,R1,#0XFF
   58 0000004A 7081            STRB             R1,[R0,#2]
   59 0000004C         
   60 0000004C         ;OSRUNNING
   61 0000004C 484C            LDR              R0,=OSRunning
   62 0000004E F04F 0101       MOV              R1,#1
   63 00000052 7001            STRB             R1,[R0]
   64 00000054         
   65 00000054         ;PSP init
   66 00000054 2000            MOVS             R0,#0
   67 00000056 F380 8809       MSR              PSP,R0
   68 0000005A         
   69 0000005A 4844            LDR              R0,=OSTCBCur
   70 0000005C 6801            LDR              R1,[R0]
   71 0000005E 680A            LDR              R2,[R1]
   72 00000060 F382 8809       MSR              PSP,R2
   73 00000064         ;use PSP
   74 00000064 F3EF 8114       MRS              R1,CONTROL
   75 00000068 F041 0102       ORR              R1,R1,#2
   76 0000006C F381 8814       MSR              CONTROL, R1
   77 00000070 F3BF 8F6F       ISB
   78 00000074         
   79 00000074         ;TASK1 
   80 00000074 E8BD 4FF0       LDMFD            SP!,{R4-R11,LR}
   81 00000078 E8BD 500F       LDMFD            SP!,{R0-R3,R12,LR}
   82 0000007C         ; LDMFD SP!,{R0-R3}
   83 0000007C         ; LDMFD SP!,{R12,LR}
   84 0000007C BC06            LDMFD            SP!,{R1,R2}
   85 0000007E F382 8803       MSR              XPSR,R2
   86 00000082 B662            CPSIE            I
   87 00000084 4708            BX               R1
   88 00000086         
   89 00000086         
   90 00000086         
   91 00000086 E000ED04 
                       SCB_ICSR
                               EQU              0XE000ED04
   92 00000086         
   93 00000086         OSCtxSw
   94 00000086         ;pendsvset
   95 00000086 483F            LDR              R0,=SCB_ICSR
   96 00000088 6801            LDR              R1,[R0]
   97 0000008A F041 5180       ORR              R1,R1,#(1<<28)
   98 0000008E 6001            STR              R1,[R0]



ARM Macro Assembler    Page 3 


   99 00000090 4770            BX               LR
  100 00000092         
  101 00000092         OSIntCtxSw
  102 00000092 483C            LDR              R0,=SCB_ICSR
  103 00000094 6801            LDR              R1,[R0]
  104 00000096 F041 5180       ORR              R1,R1,#(1<<28)
  105 0000009A 6001            STR              R1,[R0]
  106 0000009C 4770            BX               LR
  107 0000009E         
  108 0000009E                 EXTERN           OSTaskSwHook
  109 0000009E         PendSV_Handler
  110 0000009E         ;SAVE R4-R11,LR
  111 0000009E F3EF 8009       MRS              R0,psp
  112 000000A2 E920 4FF0       STMFD            R0!,{R4-R11,LR}
  113 000000A6         
  114 000000A6         ;SAVE SP
  115 000000A6 4931            LDR              R1,=OSTCBCur
  116 000000A8 680A            LDR              R2,[R1]
  117 000000AA 6010            STR              R0,[R2]
  118 000000AC         ;UPDATE OSTCBCur
  119 000000AC 482F            LDR              R0,=OSTCBCur
  120 000000AE 4930            LDR              R1,=OSTCBHighRdy
  121 000000B0 680A            LDR              R2,[R1]
  122 000000B2 6002            STR              R2,[R0]
  123 000000B4         ;UPDATE OSPrioCur
  124 000000B4 482F            LDR              R0,=OSPrioCur
  125 000000B6 4930            LDR              R1,=OSPrioHighRdy
  126 000000B8 780A            LDRB             R2,[R1]
  127 000000BA 7002            STRB             R2,[R0]
  128 000000BC         
  129 000000BC F7FF FFFE       BL               OSTaskSwHook
  130 000000C0         
  131 000000C0         ;NEW R4-R11,LR
  132 000000C0 492A            LDR              R1,=OSTCBCur
  133 000000C2 680A            LDR              R2,[R1]
  134 000000C4 6812            LDR              R2,[R2]
  135 000000C6         
  136 000000C6         
  137 000000C6 E8B2 4FF0       LDMFD            R2!,{R4-R11,LR}
  138 000000CA F382 8809       MSR              psp,R2
  139 000000CE 4770            BX               LR
  140 000000D0         
  141 000000D0         ; Exception return will restore remaining context
  142 000000D0         
  143 000000D0 40023800 
                       RCC_BASE
                               EQU              0x40023800
  144 000000D0 40023C00 
                       FLASH_BASE
                               EQU              0x40023C00
  145 000000D0 40023800 
                       RCC_CR  EQU              RCC_BASE+0x00
  146 000000D0 40023804 
                       RCC_PLLCFGR
                               EQU              RCC_BASE+0x04
  147 000000D0 40023808 
                       RCC_CFGR
                               EQU              RCC_BASE+0x08
  148 000000D0 40023C00 



ARM Macro Assembler    Page 4 


                       FLASH_ACR
                               EQU              FLASH_BASE + 0x00
  149 000000D0 E000E010 
                       STK_BASE
                               EQU              0XE000E010
  150 000000D0 E000E010 
                       STK_CTRL
                               EQU              STK_BASE+0X00
  151 000000D0 E000E014 
                       STK_LOAD
                               EQU              STK_BASE+0X04
  152 000000D0 E000E018 
                       STK_VAL EQU              STK_BASE+0X08
  153 000000D0 E000E01C 
                       STK_CALIB
                               EQU              STK_BASE+0X0C
  154 000000D0         
  155 000000D0         
  156 000000D0         mySystemInit
  157 000000D0         ;HSEON
  158 000000D0 482D            LDR              R0,=RCC_CR
  159 000000D2 6801            LDR              R1,[R0]
  160 000000D4 F441 3180       ORR              R1,R1,#(1<<16)
  161 000000D8 F441 2180       ORR              R1,R1,#(1<<18) 
                                                            ;ÊâìÂºÄ‰∫ÜHSEÊóÅË∑Ø
                                                            
  162 000000DC 6001            STR              R1,[R0]
  163 000000DE         
  164 000000DE         ;HSERDY
  165 000000DE         hse_wait
  166 000000DE 6801            LDR              R1,[R0]
  167 000000E0 F411 3F00       TST              R1,#(1<<17)
  168 000000E4 D0FB            BEQ              hse_wait
  169 000000E6         
  170 000000E6         ;FLASH
  171 000000E6 4829            LDR              R0, =FLASH_ACR
  172 000000E8 F04F 0102       MOV              R1, #0x02
  173 000000EC 6001            STR              R1, [R0]
  174 000000EE         
  175 000000EE         ;PLLM=16,PLLN=336,PLLP=4
  176 000000EE 4828            LDR              R0,=RCC_PLLCFGR
  177 000000F0 F04F 0100       MOV              R1,#0X00000000
  178 000000F4 F041 0108       ORR              R1, R1, #8  ; PLLM = 8
  179 000000F8 F441 41A8       ORR              R1, R1, #(336 << 6) 
                                                            ; PLLN = 336
  180 000000FC F441 3180       ORR              R1, R1, #(1 << 16) ; PLLP = 4
  181 00000100 F441 0180       ORR              R1, R1, #(1 << 22) 
                                                            ; PLL Source = HSE
  182 00000104 6001            STR              R1,[R0]
  183 00000106         
  184 00000106         ;PLLON
  185 00000106 4820            LDR              R0,=RCC_CR
  186 00000108 6801            LDR              R1,[R0]
  187 0000010A F041 7180       ORR              R1,R1,#(1<<24)
  188 0000010E 6001            STR              R1,[R0]
  189 00000110         
  190 00000110         ;PLL LOCK
  191 00000110         pll_lock
  192 00000110 6801            LDR              R1,[R0]



ARM Macro Assembler    Page 5 


  193 00000112 F011 7F00       TST              R1,#(1<<25)
  194 00000116 D0FB            BEQ              pll_lock
  195 00000118         
  196 00000118         ;AHB,APB1/2
  197 00000118 481E            LDR              R0,=RCC_CFGR
  198 0000011A 6801            LDR              R1,[R0]
  199 0000011C F021 01F0       BIC              R1, R1, #(0xF << 4) ; Clear HPR
                                                            E[7:4]  AHB
  200 00000120 F421 51E0       BIC              R1, R1, #(0x7 << 10) ; Clear PP
                                                            RE1[12:10]
  201 00000124 F421 4160       BIC              R1, R1, #(0x7 << 13) ; Clear PP
                                                            RE2[15:13] APB2
  202 00000128 F441 5180       ORR              R1,R1,#(4<<10) ;APB1
  203 0000012C 6001            STR              R1,[R0]
  204 0000012E         
  205 0000012E         ;PLL AS CLOCK SOURCE
  206 0000012E 6801            LDR              R1,[R0]
  207 00000130 F041 0102       ORR              R1,R1,#0x02
  208 00000134 6001            STR              R1,[R0]
  209 00000136         
  210 00000136         ;WAIT PLL AS CLOCK SOURCE
  211 00000136         pll_wait
  212 00000136 6801            LDR              R1,[R0]
  213 00000138 F001 010C       AND              R1, R1, #0xC ; Mask SWS
  214 0000013C 2908            CMP              R1, #0x8    ; SWS = 0b10 << 2
  215 0000013E D1FA            BNE              pll_wait
  216 00000140         
  217 00000140         ;SYSTICK
  218 00000140         ;Counter enable+exception disable+clock AHB
  219 00000140 4815            LDR              R0,=STK_CTRL
  220 00000142 F04F 0105       MOV              R1,#0X05
  221 00000146 6001            STR              R1,[R0]
  222 00000148         ;load
  223 00000148 4814            LDR              R0,=STK_LOAD
  224 0000014A 4915            LDR              R1,=84000-1
  225 0000014C 6001            STR              R1,[R0]
  226 0000014E         ;CLEAR VAL
  227 0000014E 4815            LDR              R0,=STK_VAL
  228 00000150 F04F 0100       MOV              R1,#0
  229 00000154 6001            STR              R1,[R0]
  230 00000156         ;Counter enable+exception enable+clock AHB
  231 00000156 4810            LDR              R0,=STK_CTRL
  232 00000158 F04F 0107       MOV              R1,#0X07
  233 0000015C 6001            STR              R1,[R0]
  234 0000015E         
  235 0000015E         ;PRI
  236 0000015E 4807            LDR              R0,=SCB_SHPR3
  237 00000160 F04F 61A0       MOV              R1,#(5<<24)
  238 00000164 6001            STR              R1,[R0]
  239 00000166         
  240 00000166 B662            CPSIE            I           ;ÊâìÂºÄÂÖ®Â±Ä‰∏≠Êñ≠
                                                            
  241 00000168         
  242 00000168 4770            BX               LR
  243 0000016A         
  244 0000016A 00 00           ALIGN
  245 0000016C         
  246 0000016C         
  247 0000016C                 END



ARM Macro Assembler    Page 6 


              00000000 
              00000000 
              00000000 
              00000000 
              E000ED20 
              00000000 
              E000ED04 
              40023800 
              40023C00 
              40023804 
              40023808 
              E000E010 
              E000E014 
              0001481F 
              E000E018 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4 --apcs=interw
ork --depend=.\objects\os_cpu_a.d -o.\objects\os_cpu_a.o -ID:\Keil_v5\ARM\Packs
\Keil\STM32F4xx_DFP\2.17.1\Drivers\CMSIS\Device\ST\STM32F4xx\Include --predefin
e="__UVISION_VERSION SETA 541" --predefine="STM32F401xE SETA 1" --list=.\listin
gs\os_cpu_a.lst ucos\Ports\os_cpu_a.asm



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 16 in file ucos\Ports\os_cpu_a.asm
   Uses
      None
Comment: .text unused
OSCtxSw 00000086

Symbol: OSCtxSw
   Definitions
      At line 93 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 2 in file ucos\Ports\os_cpu_a.asm
Comment: OSCtxSw used once
OSIntCtxSw 00000092

Symbol: OSIntCtxSw
   Definitions
      At line 101 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 3 in file ucos\Ports\os_cpu_a.asm
Comment: OSIntCtxSw used once
OSStartHighRdy 0000002E

Symbol: OSStartHighRdy
   Definitions
      At line 41 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 5 in file ucos\Ports\os_cpu_a.asm
Comment: OSStartHighRdy used once
OS_CPU_SR_Restore 0000001C

Symbol: OS_CPU_SR_Restore
   Definitions
      At line 31 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 7 in file ucos\Ports\os_cpu_a.asm
Comment: OS_CPU_SR_Restore used once
OS_CPU_SR_Save 00000000

Symbol: OS_CPU_SR_Save
   Definitions
      At line 18 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 6 in file ucos\Ports\os_cpu_a.asm
Comment: OS_CPU_SR_Save used once
PendSV_Handler 0000009E

Symbol: PendSV_Handler
   Definitions
      At line 109 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 4 in file ucos\Ports\os_cpu_a.asm
Comment: PendSV_Handler used once
hse_wait 000000DE

Symbol: hse_wait



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 165 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 168 in file ucos\Ports\os_cpu_a.asm
Comment: hse_wait used once
mySystemInit 000000D0

Symbol: mySystemInit
   Definitions
      At line 156 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 1 in file ucos\Ports\os_cpu_a.asm
Comment: mySystemInit used once
pll_lock 00000110

Symbol: pll_lock
   Definitions
      At line 191 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 194 in file ucos\Ports\os_cpu_a.asm
Comment: pll_lock used once
pll_wait 00000136

Symbol: pll_wait
   Definitions
      At line 211 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 215 in file ucos\Ports\os_cpu_a.asm
Comment: pll_wait used once
11 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

FLASH_ACR 40023C00

Symbol: FLASH_ACR
   Definitions
      At line 148 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 171 in file ucos\Ports\os_cpu_a.asm
Comment: FLASH_ACR used once
FLASH_BASE 40023C00

Symbol: FLASH_BASE
   Definitions
      At line 144 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 148 in file ucos\Ports\os_cpu_a.asm
Comment: FLASH_BASE used once
RCC_BASE 40023800

Symbol: RCC_BASE
   Definitions
      At line 143 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 145 in file ucos\Ports\os_cpu_a.asm
      At line 146 in file ucos\Ports\os_cpu_a.asm
      At line 147 in file ucos\Ports\os_cpu_a.asm

RCC_CFGR 40023808

Symbol: RCC_CFGR
   Definitions
      At line 147 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 197 in file ucos\Ports\os_cpu_a.asm
Comment: RCC_CFGR used once
RCC_CR 40023800

Symbol: RCC_CR
   Definitions
      At line 145 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 158 in file ucos\Ports\os_cpu_a.asm
      At line 185 in file ucos\Ports\os_cpu_a.asm

RCC_PLLCFGR 40023804

Symbol: RCC_PLLCFGR
   Definitions
      At line 146 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 176 in file ucos\Ports\os_cpu_a.asm
Comment: RCC_PLLCFGR used once
SCB_ICSR E000ED04

Symbol: SCB_ICSR
   Definitions
      At line 91 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 95 in file ucos\Ports\os_cpu_a.asm
      At line 102 in file ucos\Ports\os_cpu_a.asm



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Absolute symbols


SCB_SHPR3 E000ED20

Symbol: SCB_SHPR3
   Definitions
      At line 40 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 55 in file ucos\Ports\os_cpu_a.asm
      At line 236 in file ucos\Ports\os_cpu_a.asm

STK_BASE E000E010

Symbol: STK_BASE
   Definitions
      At line 149 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 150 in file ucos\Ports\os_cpu_a.asm
      At line 151 in file ucos\Ports\os_cpu_a.asm
      At line 152 in file ucos\Ports\os_cpu_a.asm
      At line 153 in file ucos\Ports\os_cpu_a.asm

STK_CALIB E000E01C

Symbol: STK_CALIB
   Definitions
      At line 153 in file ucos\Ports\os_cpu_a.asm
   Uses
      None
Comment: STK_CALIB unused
STK_CTRL E000E010

Symbol: STK_CTRL
   Definitions
      At line 150 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 219 in file ucos\Ports\os_cpu_a.asm
      At line 231 in file ucos\Ports\os_cpu_a.asm

STK_LOAD E000E014

Symbol: STK_LOAD
   Definitions
      At line 151 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 223 in file ucos\Ports\os_cpu_a.asm
Comment: STK_LOAD used once
STK_VAL E000E018

Symbol: STK_VAL
   Definitions
      At line 152 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 227 in file ucos\Ports\os_cpu_a.asm
Comment: STK_VAL used once
13 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

OSPrioCur 00000000

Symbol: OSPrioCur
   Definitions
      At line 11 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 49 in file ucos\Ports\os_cpu_a.asm
      At line 124 in file ucos\Ports\os_cpu_a.asm

OSPrioHighRdy 00000000

Symbol: OSPrioHighRdy
   Definitions
      At line 12 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 50 in file ucos\Ports\os_cpu_a.asm
      At line 125 in file ucos\Ports\os_cpu_a.asm

OSRunning 00000000

Symbol: OSRunning
   Definitions
      At line 13 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 61 in file ucos\Ports\os_cpu_a.asm
Comment: OSRunning used once
OSTCBCur 00000000

Symbol: OSTCBCur
   Definitions
      At line 9 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 44 in file ucos\Ports\os_cpu_a.asm
      At line 69 in file ucos\Ports\os_cpu_a.asm
      At line 115 in file ucos\Ports\os_cpu_a.asm
      At line 119 in file ucos\Ports\os_cpu_a.asm
      At line 132 in file ucos\Ports\os_cpu_a.asm

OSTCBHighRdy 00000000

Symbol: OSTCBHighRdy
   Definitions
      At line 10 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 45 in file ucos\Ports\os_cpu_a.asm
      At line 120 in file ucos\Ports\os_cpu_a.asm

OSTaskSwHook 00000000

Symbol: OSTaskSwHook
   Definitions
      At line 108 in file ucos\Ports\os_cpu_a.asm
   Uses
      At line 129 in file ucos\Ports\os_cpu_a.asm
Comment: OSTaskSwHook used once
6 symbols
364 symbols in table
