// Seed: 2080044882
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2
    , id_7,
    input supply1 id_3,
    input wand id_4,
    input supply0 id_5
);
  always #1 begin
    id_7 = 1;
  end
  wire id_8;
  supply0 id_9 = id_3;
  wand id_10;
  always @(posedge 1 or posedge id_1) id_10 = id_1;
  assign id_9 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    output tri id_3,
    output supply0 id_4,
    input uwire id_5,
    output supply0 id_6,
    output uwire id_7
);
  assign id_2 = id_5 ? id_5 : id_1 ? 1 : 1;
  wire id_9;
  nand (id_3, id_5, id_9, id_1);
  module_0(
      id_5, id_1, id_1, id_1, id_5, id_5
  );
endmodule
