# sram_verilog_1024x32
This project is about a 1024 bit x 32 bit single-port SRAM design with common read and write addresses implemented using Verilog HDL in Open Source Simulator EDA Playground.

# Contents
•	Introduction

•	SRAM Block Diagram

•	Verilog Modules
    o	Write/Read 
    
•	Ports & Pin Description
o  Package Contents
o  Software Tool Requirements
o  Release History
o  Technical Support

•	Write Cycle Timing Diagram

•	Read Cycle Timing Diagram

•	Truth Table of SRAM Model

•	Output Waveform
Verilog Single Port RAM Design Example v1.0 README File

This readme file for the Verilog Single Port RAM Design contains
information about the design example in the Quartus ll HDL
Templates. Ensure that you have read the information on the
Verilog Single Port RAM Design Example web page before using the
example.

This file contains the following information:

o  Package Contents
o  Software Tool Requirements
o  Release History
o  Technical Support

Package Contents
================

Verilog Single Port RAM Design Example v1.0


Software Tool Requirements
==========================

The Quartus II software version 9.1 or later, 
or supported versions of third-party synthesis tools. 

Contact your local sales representative if you do not have the
necessary software tools.


Release History
===============

Version 1.0
-----------
- First release of example


Technical Support
=================

Although we have made every effort to ensure that this design
example works correctly, there might be problems that we have not
encountered. If you have a question or problem that is not
answered by the information provided in this readme file or the
example's documentation, refer to the Altera technical support
web site: 

http://www.altera.com/mysupport


Last updated March, 2010                                
Copyright (c) 

