0.6
2018.3
Dec  7 2018
00:33:28
D:/general/University/VHDL/mean/mean.srcs/sim_1/new/tb_Controller.vhd,1745245740,vhdl,,,,tb_controller,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sim_1/new/tb_D_FF.vhd,1745243381,vhdl,,,,tb_d_ff,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sim_1/new/tb_decoder.vhd,1745245939,vhdl,,,,tb_decoder2x4,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sim_1/new/tb_mean.vhd,1745444133,vhdl,,,,tb_mean,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/4bitRegister.vhd,1745242051,vhdl,,,,bit4register,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/Adder4bit.vhd,1745440447,vhdl,,,,adder4bit,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/Controller.vhd,1745442788,vhdl,,,,controller,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/D_FF.vhd,1745442593,vhdl,,,,d_ff,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/Equal.vhd,1745439575,vhdl,,,,equal,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/Incoder2x4.vhd,1745246155,vhdl,,,,decoder2x4,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/Register.vhd,1745444624,vhdl,,,,acregistor,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/SR_FF.vhd,1745241358,vhdl,,,,sr_ff,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/UpCounter.vhd,1745439349,vhdl,,,,upcounter,,,,,,,,
D:/general/University/VHDL/mean/mean.srcs/sources_1/new/mean.vhd,1745444874,vhdl,,,,mean,,,,,,,,
