INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB04_1102/Problem_1/THINGS/Lab4_Team3_Content_Addressable_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Content_Addressable_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LogicDesignExperiment/LAB04_1102/Problem_1/Problem_1.srcs/sources_1/new/Lab4_Team3_Content_Addressable_Memory_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4_Team3_Content_Addressable_Memory_t
