{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.0995,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09984,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00049807,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00130608,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000459471,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00130608,
	"finish__design__instance__count__class:buffer": 21,
	"finish__design__instance__area__class:buffer": 22.876,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 4.788,
	"finish__design__instance__count__class:timing_repair_buffer": 16,
	"finish__design__instance__area__class:timing_repair_buffer": 13.566,
	"finish__design__instance__count__class:inverter": 14,
	"finish__design__instance__area__class:inverter": 7.98,
	"finish__design__instance__count__class:sequential_cell": 9,
	"finish__design__instance__area__class:sequential_cell": 40.698,
	"finish__design__instance__count__class:multi_input_combinational_cell": 103,
	"finish__design__instance__area__class:multi_input_combinational_cell": 144.97,
	"finish__design__instance__count": 167,
	"finish__design__instance__area": 234.878,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.415889,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.651446,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.818977,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000117895,
	"finish__power__switching__total": 5.6511e-05,
	"finish__power__leakage__total": 5.59186e-06,
	"finish__power__total": 0.000179998,
	"finish__design__io": 35,
	"finish__design__die__area": 2091.69,
	"finish__design__core__area": 1827.42,
	"finish__design__instance__count": 227,
	"finish__design__instance__area": 250.838,
	"finish__design__instance__count__stdcell": 227,
	"finish__design__instance__area__stdcell": 250.838,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.137263,
	"finish__design__instance__utilization__stdcell": 0.137263,
	"finish__design__rows": 30,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 30,
	"finish__design__sites": 6870,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 6870,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}