
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vivado/2018.2/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Tristan' on host 'desktop-gd2unuh' (Windows NT_amd64 version 6.2) on Tue Mar 26 15:21:52 -0400 2019
INFO: [HLS 200-10] In directory 'C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.runs/hdmi_v_mix_0_0_synth_1'
INFO: [HLS 200-10] Creating and opening project 'C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.runs/hdmi_v_mix_0_0_synth_1/hdmi_v_mix_0_0'.
INFO: [HLS 200-10] Adding design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix_config.h' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.h' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_dma.cpp' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_dma.h' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_csc.cpp' to the project
INFO: [HLS 200-10] Adding design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_csc.h' to the project
INFO: [HLS 200-10] Creating and opening solution 'C:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.runs/hdmi_v_mix_0_0_synth_1/hdmi_v_mix_0_0/prj'.
INFO: [HLS 200-10] Setting target device to 'xc7a200tsbg484-1'
INFO: [SYN 201-201] Setting up clock 'ap_clk' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_csc.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_dma.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 104.918 ; gain = 47.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:57 . Memory (MB): peak = 104.918 ; gain = 47.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:214) in function 'hls::Scalar<1, unsigned char>::operator=(unsigned char)' completely.
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >.1' into 'hls::AXIGetBitFields<24, ap_uint<8> >' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_axi_io.h:71).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1718).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1719).
INFO: [XFORM 203-603] Inlining function 'hls::AXIGetBitFields<24, ap_uint<8> >' into 'AXIvideo2MultiPixStream' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1720).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 180.328 ; gain = 123.367
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1847: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:01:03 . Memory (MB): peak = 214.996 ; gain = 158.035
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_yuv2rgb<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_upsample<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_rgb2yuv<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_logo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_core_alpha<true, false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_444_to_422<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_422_to_444<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_422_to_420<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'v_mix_420_to_422<false>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2.1' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1823) in function 'MultiPixStream2AXIvideo' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1698) in function 'AXIvideo2MultiPixStream' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_yuv2rgb<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_upsample<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_rgb2yuv<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_logo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'v_mix_logo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2.1' in function 'v_mix_logo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_core_alpha<true, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.2' in function 'v_mix_core_alpha<true, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.3' in function 'v_mix_core_alpha<true, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.4' in function 'v_mix_core_alpha<true, false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_444_to_422<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_422_to_444<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_422_to_420<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1' in function 'v_mix_420_to_422<false>' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (C:/Xilinx/Vivado/2018.2/common/technology/autopilot/hls/hls_video_core.h:171) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1841) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.2.1' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1843) in function 'MultiPixStream2AXIvideo' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1711) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1.1.1' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1713) in function 'AXIvideo2MultiPixStream' completely.
INFO: [XFORM 203-102] Partitioning array 'mapComp' in dimension 1 automatically.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Rgb.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1x.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer2.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outYuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer1.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'outLayer0.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out420.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0Yuv422.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer0Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Yuv.V.val.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'srcLayer1Yuv422.V.val.V' .
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1766) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map.V' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1813) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.val.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1671) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'map'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1671) in dimension 1 completely.
INFO: [XFORM 203-712] Applying dataflow to function 'v_mix' , detected/extracted 18 process function(s): 
	 'v_mix.entry130'
	 'Block_._crit_edge322_proc'
	 'AXIvideo2MultiPixStream83'
	 'v_mix_420_to_422<false>84'
	 'v_mix_422_to_444<false>85'
	 'v_mix_yuv2rgb<false>86'
	 'Block_._crit_edge3227_proc'
	 'AXIvideo2MultiPixStream'
	 'v_mix_420_to_422<false>87'
	 'v_mix_422_to_444<false>88'
	 'v_mix_yuv2rgb<false>89'
	 'v_mix_upsample<false>'
	 'v_mix_core_alpha<true, false>'
	 'v_mix_logo'
	 'v_mix_rgb2yuv<false>'
	 'v_mix_444_to_422<false>'
	 'v_mix_422_to_420<false>'
	 'MultiPixStream2AXIvideo'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_logo'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'v_mix_logo'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'v_mix_logo'...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 285.578 ; gain = 228.617
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<false>89' to 'v_mix_yuv2rgb89' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_yuv2rgb<false>86' to 'v_mix_yuv2rgb86' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_upsample<false>' to 'v_mix_upsample' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_core_alpha<true, false>' to 'v_mix_core_alpha' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_444_to_422<false>' to 'v_mix_444_to_422' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<false>88' to 'v_mix_422_to_44488' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_444<false>85' to 'v_mix_422_to_44485' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_422_to_420<false>' to 'v_mix_422_to_420' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<false>87' to 'v_mix_420_to_42287' 
WARNING: [XFORM 203-631] Renaming function 'v_mix_420_to_422<false>84' to 'v_mix_420_to_42284' 
WARNING: [XFORM 203-631] Renaming function 'MultiPixStream2AXIvideo' to 'MultiPixStream2AXIvi' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:171:53)
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge322_proc' to 'Block_._crit_edge322' 
WARNING: [XFORM 203-631] Renaming function 'Block_._crit_edge3227_proc' to 'Block_._crit_edge322.1' 
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream83' to 'AXIvideo2MultiPixStr' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:49:4)
WARNING: [XFORM 203-631] Renaming function 'AXIvideo2MultiPixStream' to 'AXIvideo2MultiPixStr.1' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:49:4)
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
WARNING: [SYN 201-506] Unknown intrinsic op [_ssdm_op_SpecLicense]
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:01:17 . Memory (MB): peak = 482.957 ; gain = 425.996
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'v_mix' ...
WARNING: [SYN 201-103] Legalizing function name 'v_mix.entry130' to 'v_mix_entry130'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge322' to 'Block_crit_edge322'.
WARNING: [SYN 201-103] Legalizing function name 'reg<unsigned short>' to 'reg_unsigned_short_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_._crit_edge322.1' to 'Block_crit_edge322_1'.
WARNING: [SYN 201-103] Legalizing function name 'AXIvideo2MultiPixStr.1' to 'AXIvideo2MultiPixStr_1'.
WARNING: [SYN 201-103] Legalizing function name 'v_mix_rgb2yuv<false>' to 'v_mix_rgb2yuv_false_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_entry130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 77.471 seconds; current allocated memory: 424.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 424.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 424.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 424.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 424.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 424.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.948 seconds; current allocated memory: 424.880 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.554 seconds; current allocated memory: 425.208 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_42284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.036 seconds; current allocated memory: 425.377 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 425.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_44485' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 425.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 425.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 426.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.376 seconds; current allocated memory: 426.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_crit_edge322_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 426.206 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 426.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2MultiPixStr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 426.540 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.562 seconds; current allocated memory: 426.848 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_420_to_42287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.052 seconds; current allocated memory: 427.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 427.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_44488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 427.337 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 427.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_yuv2rgb89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.891 seconds; current allocated memory: 427.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 427.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_upsample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 427.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 428.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_core_alpha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (11.088ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('srcpix.val[1].V') with incoming values : ('srcpix.val[1].V', c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:402) ('tmp.val[1].V', c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:415) (0 ns)
	'sub' operation ('r_V_1_i', c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:436) (0 ns)
	'mul' operation ('r_V_3_1_i', c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:436) (3.36 ns)
	'add' operation ('r_V_4_1_i', c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:436) (3.82 ns)
	fifo write on port 'outImg_V_val_0_V' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:439) (3.91 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.797 seconds; current allocated memory: 428.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 429.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_logo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (11.088ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'sub' operation ('r_V_0_i', c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1537) (0 ns)
	'mul' operation ('r_V_1_0_i', c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1537) (3.36 ns)
	'add' operation ('r_V_2_0_i', c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1537) (3.82 ns)
	fifo write on port 'outImg_V_val_0_V' (c:/Users/Tristan/Documents/Nexys-Video-HDMI-master/proj/Nexys-Video-HDMI-master.srcs/sources_1/bd/hdmi/ip/hdmi_v_mix_0_0/src/v_mix.cpp:1542) (3.91 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.574 seconds; current allocated memory: 429.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.438 seconds; current allocated memory: 430.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_rgb2yuv_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.798 seconds; current allocated memory: 430.416 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 430.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_444_to_422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 430.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 430.847 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix_422_to_420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 430.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 431.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 2.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 431.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.285 seconds; current allocated memory: 431.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'v_mix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.232 seconds; current allocated memory: 432.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.801 seconds; current allocated memory: 434.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_entry130' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_entry130'.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 434.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge322' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge322'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 434.887 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reg_unsigned_short_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reg_unsigned_short_s'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 434.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 435.573 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_42284' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_42284'.
INFO: [HLS 200-111]  Elapsed time: 1.877 seconds; current allocated memory: 435.889 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_44485' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_44485'.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 436.279 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb86' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb86'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 436.605 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_crit_edge322_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_crit_edge322_1'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 436.747 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2MultiPixStr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2MultiPixStr_1'.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 437.759 MB.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
WARNING: [HLS 200-433] Loop - loop_wait_for_start has an initiation interval that is equal to the pipeline depth (1) - this results in an unpipelined loop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_420_to_42287' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_420_to_42287'.
INFO: [HLS 200-111]  Elapsed time: 1.892 seconds; current allocated memory: 438.072 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_44488' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_44488'.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 438.431 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_yuv2rgb89' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_yuv2rgb89'.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 438.789 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_upsample' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_upsample'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 439.164 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_core_alpha' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'v_mix_ama_submuladd_8ns_8ns_16s_16ns_16_1_1' to 'v_mix_ama_submulabkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_mix_ama_submulabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_core_alpha'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 440.045 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_logo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'v_mix_ama_submulabkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_logo'.
INFO: [HLS 200-111]  Elapsed time: 1.403 seconds; current allocated memory: 440.997 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_rgb2yuv_false_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_rgb2yuv_false_s'.
INFO: [HLS 200-111]  Elapsed time: 1.615 seconds; current allocated memory: 441.329 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_444_to_422' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_444_to_422'.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 441.653 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix_422_to_420' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix_422_to_420'.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 441.972 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MultiPixStream2AXIvi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'MultiPixStream2AXIvi_mapComp_0' to 'MultiPixStream2AXcud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'v_mix_mux_32_8_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MultiPixStream2AXIvi'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 443.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'v_mix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/s_axis_video1_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_width' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_height' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_video_format' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_Y_R' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_U_G' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_background_V_B' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerEnable' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerAlpha_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartX_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStartY_1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerWidth_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerHeight_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerScaleFactor_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerVideoFormat_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoStartX' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoStartY' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoWidth' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoHeight' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoScaleFactor' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoAlpha' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoR_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoG_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoB_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_0' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_layerStride_1' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoClrKeyMin_R' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoClrKeyMin_G' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoClrKeyMin_B' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoClrKeyMax_R' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoClrKeyMax_G' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_logoClrKeyMax_B' to 's_axilite & ap_stable'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/HwReg_reserve' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'v_mix/m_axis_video_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'v_mix' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'HwReg_width', 'HwReg_height', 'HwReg_video_format', 'HwReg_background_Y_R', 'HwReg_background_U_G', 'HwReg_background_V_B', 'HwReg_layerEnable', 'HwReg_layerAlpha_0', 'HwReg_layerStartX_0', 'HwReg_layerStartY_0', 'HwReg_layerWidth_0', 'HwReg_layerStride_0', 'HwReg_layerHeight_0', 'HwReg_layerScaleFactor_0', 'HwReg_layerVideoFormat_0', 'HwReg_layerAlpha_1', 'HwReg_layerStartX_1', 'HwReg_layerStartY_1', 'HwReg_layerWidth_1', 'HwReg_layerStride_1', 'HwReg_layerHeight_1', 'HwReg_layerScaleFactor_1', 'HwReg_layerVideoFormat_1', 'HwReg_reserve', 'HwReg_logoStartX', 'HwReg_logoStartY', 'HwReg_logoWidth', 'HwReg_logoHeight', 'HwReg_logoScaleFactor', 'HwReg_logoAlpha', 'HwReg_logoClrKeyMin_R', 'HwReg_logoClrKeyMin_G', 'HwReg_logoClrKeyMin_B', 'HwReg_logoClrKeyMax_R', 'HwReg_logoClrKeyMax_G', 'HwReg_logoClrKeyMax_B', 'HwReg_logoR_V', 'HwReg_logoG_V', 'HwReg_logoB_V' to AXI-Lite port CTRL.
WARNING: [RTGEN 206-101] No memory core is bound to array [p_str1675].
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge322_U0' to 'start_for_Block_cdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'start_for_Block_crit_edge322_1_U0' to 'start_for_Block_ceOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'v_mix'.
INFO: [HLS 200-111]  Elapsed time: 2.963 seconds; current allocated memory: 446.050 MB.
INFO: [WVHDL 200-304] Encrypting RTL VHDL done.
INFO: [WVHDL 200-304] Encrypting RTL Verilog done.
INFO: [RTMG 210-279] Implementing memory 'hdmi_v_mix_0_0_MultiPixStream2AXcud_rom' using distributed ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_c_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_c3_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartX_1_s_25_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartY_1_s_24_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartY_1_s_U(hdmi_v_mix_0_0_fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerStartX_1_s_U(hdmi_v_mix_0_0_fifo_w16_d7_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_8_U(hdmi_v_mix_0_0_fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_7_U(hdmi_v_mix_0_0_fifo_w16_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_ca_U(hdmi_v_mix_0_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0_V_val_0_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0_V_val_1_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0_V_val_2_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv422_V_va_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv422_V_va_1_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv422_V_va_2_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_6_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv_V_val_0_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv_V_val_1_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer0Yuv_V_val_2_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_5_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer0_V_val_0_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer0_V_val_1_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer0_V_val_2_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_62_loc_channel_U(hdmi_v_mix_0_0_fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1_V_val_0_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1_V_val_1_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1_V_val_2_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv422_V_va_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv422_V_va_1_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv422_V_va_2_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_4_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv_V_val_0_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv_V_val_1_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Yuv_V_val_2_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_3_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Rgb_V_val_0_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Rgb_V_val_1_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1Rgb_V_val_2_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_2_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1x_V_val_0_s_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1x_V_val_1_s_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'srcLayer1x_V_val_2_s_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_1_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer1_V_val_0_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer1_V_val_1_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer1_V_val_2_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'HwReg_layerEnable_by_U(hdmi_v_mix_0_0_fifo_w16_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer2_V_val_0_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer2_V_val_1_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outLayer2_V_val_2_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYuv_V_val_0_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYuv_V_val_1_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outYuv_V_val_2_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out422_V_val_0_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out422_V_val_1_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out422_V_val_2_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out420_V_val_0_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out420_V_val_1_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out420_V_val_2_V_U(hdmi_v_mix_0_0_fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_cdEe_U(hdmi_v_mix_0_0_start_for_Block_cdEe)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_ceOg_U(hdmi_v_mix_0_0_start_for_Block_ceOg)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:02:27 . Memory (MB): peak = 515.703 ; gain = 458.742
INFO: [SYSC 207-301] Generating SystemC RTL for v_mix with prefix hdmi_v_mix_0_0_.
INFO: [VHDL 208-304] Generating VHDL RTL for v_mix with prefix hdmi_v_mix_0_0_.
INFO: [VLOG 209-307] Generating Verilog RTL for v_mix with prefix hdmi_v_mix_0_0_.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/Tristan/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source run_ippack.tcl -notrace
WARNING: [Board 49-91] Board repository path 'C:/Users/Tristan/Documents/Tools/vivado-boards-master/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
ipx::update_checksums: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 278.895 ; gain = 0.547
INFO: [Common 17-206] Exiting Vivado at Tue Mar 26 15:24:40 2019...
INFO: [HLS 200-112] Total elapsed time: 169.276 seconds; peak allocated memory: 446.050 MB.
INFO: [Common 17-206] Exiting vivado_hls at Tue Mar 26 15:24:40 2019...
