
synthesis -f "FipsyBaseline_Implementation_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Tue Feb 25 16:23:51 2025


Command Line:  synthesis -f FipsyBaseline_Implementation_lattice.synproj -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is QFN32.
The -d option is LCMXO2-1200HC.
Using package QFN32.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-1200HC

### Package : QFN32

### Speed   : 4

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Balanced
Top-level module name = Fipsy_Top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong (searchpath added)
-p C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Implementation (searchpath added)
-p C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong (searchpath added)
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/digits_rom.v
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/fipsy_Logo_Bitmap.v
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/Fipsy_Top.v
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/pllv2.v
Verilog design file = C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Source/VGA.v
NGD file = FipsyBaseline_Implementation.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/digits_rom.v. VERI-1482
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_logo_bitmap.v. VERI-1482
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_top.v. VERI-1482
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/pllv2.v. VERI-1482
Analyzing Verilog file c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/vga.v. VERI-1482
Analyzing Verilog file C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): Fipsy_Top
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_top.v(45): " arg1="Fipsy_Top" arg2="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_top.v" arg3="45"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1793): " arg1="OSCH(NOM_FREQ=&quot;38&quot;)" arg2="C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1793"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/pllv2.v(8): " arg1="pllv2" arg2="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/pllv2.v" arg3="8"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124): " arg1="VLO" arg2="C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1124"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730): " arg1="EHXPLLJ(CLKI_DIV=3,CLKFB_DIV=2,CLKOP_DIV=21,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOS_ENABLE=&quot;DISABLED&quot;,CLKOS2_ENABLE=&quot;DISABLED&quot;,CLKOS3_ENABLE=&quot;DISABLED&quot;,CLKOP_CPHASE=20,CLKOS_TRIM_POL=&quot;FALLING&quot;)" arg2="C:/Program Files/Lattice/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v" arg3="1730"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/vga.v(2): " arg1="VGA" arg2="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/vga.v" arg3="2"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/digits_rom.v(1): " arg1="digits_rom" arg2="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/digits_rom.v" arg3="1"  />
    <postMsg mid="35901018" type="Info"    dynamic="2" navigation="2" arg0="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_logo_bitmap.v(1): " arg1="fipsy_rom" arg2="c:/users/enact/onedrive/documents/vga_pong_fipsyv2_campaign_20250215/colorpong/source/fipsy_logo_bitmap.v" arg3="1"  />
Last elaborated design is Fipsy_Top()
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = Fipsy_Top.



    <postMsg mid="35001747" type="Warning" dynamic="2" navigation="0" arg0="1" arg1="\vga_inst/game_state"  />
GSR will not be inferred because no asynchronous signal was found in the netlist.
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_x_i0"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_x_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_x_i8"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i4"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i5"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i6"  />
    <postMsg mid="35001779" type="Warning" dynamic="1" navigation="0" arg0="\vga_inst/ball_y_i7"  />
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
Results of NGD DRC are available in Fipsy_Top_drc.log.
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files/Lattice/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...


Running DRC...

DRC complete with no errors or warnings

Design Results:
    521 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file FipsyBaseline_Implementation.ngd.

################### Begin Area Report (Fipsy_Top)######################
Number of register bits => 138 of 1346 (10 % )
CCU2D => 141
EHXPLLJ => 1
FD1P3AX => 35
FD1P3AY => 2
FD1P3IX => 8
FD1S3AX => 45
FD1S3AY => 8
FD1S3IX => 38
FD1S3JX => 2
GSR => 1
IB => 4
INV => 3
L6MUX21 => 2
LUT4 => 207
OB => 9
OSCH => 1
PFUMX => 9
SP8KC => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 6
  Net : Clk_25MHz_inst/clk, loads : 35
  Net : vga_inst/line_cycle, loads : 14
  Net : vga_inst/led_count_6, loads : 3
  Net : vga_inst/led_count_5, loads : 3
  Net : INTERNAL_OSC, loads : 1
  Net : vga_inst/fipsy_logo_inst/clk_N_410, loads : 1
Clock Enable Nets
Number of Clock Enables: 7
Top 7 highest fanout Clock Enables:
  Net : vga_inst/led_count_6__N_32_enable_14, loads : 13
  Net : vga_inst/led_count_6__N_32_enable_23, loads : 10
  Net : vga_inst/line_cycle_N_16_enable_8, loads : 8
  Net : vga_inst/fipsy_rom_data_mem_7__N_232, loads : 8
  Net : vga_inst/led_count_6__N_32_enable_29, loads : 4
  Net : vga_inst/led_count_6__N_32_enable_28, loads : 4
  Net : vga_inst/led_count_6__N_32_enable_5, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : vga_inst/led_count_6__N_32, loads : 49
  Net : vga_inst/line_cycle_N_16, loads : 37
  Net : vga_inst/game_state_0, loads : 24
  Net : vga_inst/led_count_5__N_157, loads : 20
  Net : vga_inst/row_3, loads : 19
  Net : vga_inst/row_9, loads : 16
  Net : vga_inst/paddle_right_y_9, loads : 15
  Net : vga_inst/paddle_left_y_9, loads : 15
  Net : vga_inst/column_0, loads : 13
  Net : vga_inst/row_4, loads : 13
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \vga_inst/led_count[5]]  |  200.000 MHz|   97.248 MHz|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \vga_inst/line_cycle]    |  200.000 MHz|  152.509 MHz|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |  200.000 MHz|   90.522 MHz|     5 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \vga_inst/led_count[6]]  |  200.000 MHz|   58.624 MHz|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.


Peak Memory Usage: 69.094  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.609  secs
--------------------------------------------------------------

map -a "MachXO2" -p LCMXO2-1200HC -t QFN32 -s 4 -oc Commercial   "FipsyBaseline_Implementation.ngd" -o "FipsyBaseline_Implementation_map.ncd" -pr "FipsyBaseline_Implementation.prf" -mp "FipsyBaseline_Implementation.mrp" -lpf "C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/Implementation/FipsyBaseline_Implementation.lpf" -lpf "C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/FipsyBaseline.lpf"  -c 0           
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: FipsyBaseline_Implementation.ngd
   Picdevice="LCMXO2-1200HC"

   Pictype="QFN32"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-1200HCQFN32, Performance used: 4.

Loading device for application baspr from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    138 out of  1346 (10%)
      PFU registers:          138 out of  1280 (11%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       245 out of   640 (38%)
      SLICEs as Logic/ROM:    245 out of   640 (38%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:        141 out of   640 (22%)
   Number of LUT4s:        488 out of  1280 (38%)
      Number used as logic LUTs:        206
      Number used as distributed RAM:     0
      Number used as ripple logic:      282
      Number used as shift registers:     0
   Number of PIO sites used: 13 + 4(JTAG) out of 22 (77%)
   Number of block RAMs:  2 out of 7 (29%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  1 out of 1 (100%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  5
     Net INTERNAL_OSC: 1 loads, 1 rising, 0 falling (Driver: OSCH_inst )
     Net clk: 21 loads, 20 rising, 1 falling (Driver: Clk_25MHz_inst/PLLInst_0 )
     Net vga_inst/line_cycle: 22 loads, 0 rising, 22 falling (Driver: vga_inst/column_273__i9 )
     Net vga_inst/led_count_5: 10 loads, 0 rising, 10 falling (Driver: vga_inst/led_count_276__i5 )
     Net vga_inst/led_count_6: 30 loads, 0 rising, 30 falling (Driver: vga_inst/led_count_276__i6 )
   Number of Clock Enables:  7
     Net vga_inst/led_count_6__N_32_enable_29: 2 loads, 2 LSLICEs
     Net vga_inst/led_count_6__N_32_enable_14: 6 loads, 6 LSLICEs
     Net vga_inst/led_count_6__N_32_enable_23: 6 loads, 6 LSLICEs
     Net vga_inst/led_count_6__N_32_enable_5: 1 loads, 1 LSLICEs
     Net vga_inst/led_count_6__N_32_enable_28: 2 loads, 2 LSLICEs
     Net vga_inst/fipsy_rom_data_mem_7__N_232: 4 loads, 4 LSLICEs
     Net vga_inst/line_cycle_N_16_enable_8: 5 loads, 5 LSLICEs
   Number of LSRs:  8
     Net vga_inst/n1335: 6 loads, 6 LSLICEs
     Net vga_inst/n1345: 2 loads, 2 LSLICEs
     Net vga_inst/led_count_6__N_32_enable_14: 2 loads, 2 LSLICEs
     Net vga_inst/n1342: 2 loads, 2 LSLICEs
     Net vga_inst/n3591: 4 loads, 4 LSLICEs
     Net vga_inst/n1337: 4 loads, 4 LSLICEs
     Net vga_inst/n1336: 3 loads, 3 LSLICEs
     Net vga_inst/n1340: 6 loads, 6 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net vga_inst/game_state_0: 24 loads
     Net vga_inst/row_3: 19 loads
     Net vga_inst/row_9: 16 loads
     Net vga_inst/paddle_left_y_9: 15 loads
     Net vga_inst/paddle_right_y_9: 15 loads
     Net vga_inst/column_0: 13 loads
     Net vga_inst/column_6: 13 loads
     Net vga_inst/row_4: 13 loads
     Net vga_inst/column_4: 12 loads
     Net vga_inst/column_5: 12 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 44 MB

Dumping design to file FipsyBaseline_Implementation_map.ncd.

ncd2vdb "FipsyBaseline_Implementation_map.ncd" ".vdbs/FipsyBaseline_Implementation_map.vdb"

Loading device for application ncd2vdb from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.

trce -f "FipsyBaseline_Implementation.mt" -o "FipsyBaseline_Implementation.tw1" "FipsyBaseline_Implementation_map.ncd" "FipsyBaseline_Implementation.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fipsybaseline_implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Tue Feb 25 16:23:54 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FipsyBaseline_Implementation.tw1 -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml FipsyBaseline_Implementation_map.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation_map.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 48  Score: 2546456
Cumulative negative slack: 2546456

Constraints cover 24683 paths, 5 nets, and 994 connections (63.76% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Tue Feb 25 16:23:55 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o FipsyBaseline_Implementation.tw1 -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml FipsyBaseline_Implementation_map.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation_map.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 24683 paths, 5 nets, and 1012 connections (64.91% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 48 (setup), 0 (hold)
Score: 2546456 (setup), 0 (hold)
Cumulative negative slack: 2546456 (2546456+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 50 MB


ldbanno "FipsyBaseline_Implementation_map.ncd" -n Verilog -o "FipsyBaseline_Implementation_mapvo.vo" -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the FipsyBaseline_Implementation_map design file.


Loading design for application ldbanno from file FipsyBaseline_Implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application ldbanno from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FipsyBaseline_Implementation_map.ncd into .ldb format.
Writing Verilog netlist to file FipsyBaseline_Implementation_mapvo.vo
Writing SDF timing to file FipsyBaseline_Implementation_mapvo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 51 MB

ldbanno "FipsyBaseline_Implementation_map.ncd" -n VHDL -o "FipsyBaseline_Implementation_mapvho.vho" -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a VHDL netlist using the orca library type based on the FipsyBaseline_Implementation_map design file.


Loading design for application ldbanno from file FipsyBaseline_Implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application ldbanno from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Converting design FipsyBaseline_Implementation_map.ncd into .ldb format.
    <postMsg mid="35400209" type="Warning" dynamic="3" navigation="0" arg0="DEFAULT" arg1="-1" arg2="Keyword"  />
    <postMsg mid="35400209" type="Warning" dynamic="3" navigation="0" arg0="ASSERT" arg1="-1" arg2="Keyword"  />
Writing VHDL netlist to file FipsyBaseline_Implementation_mapvho.vho
Writing SDF timing to file FipsyBaseline_Implementation_mapvho.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 51 MB

mpartrce -p "FipsyBaseline_Implementation.p2t" -f "FipsyBaseline_Implementation.p3t" -tf "FipsyBaseline_Implementation.pt" "FipsyBaseline_Implementation_map.ncd" "FipsyBaseline_Implementation.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "FipsyBaseline_Implementation_map.ncd"
Tue Feb 25 16:24:00 2025

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF:parASE=1 FipsyBaseline_Implementation_map.ncd FipsyBaseline_Implementation.dir/5_1.ncd FipsyBaseline_Implementation.prf
Preference file: FipsyBaseline_Implementation.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file FipsyBaseline_Implementation_map.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application par from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   13+4(JTAG)/108     16% used
                  13+4(JTAG)/22      77% bonded

   SLICE            245/640          38% used

   OSC                1/1           100% used
   EBR                2/7            28% used
   PLL                1/1           100% used


INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
Number of Signals: 707
Number of Connections: 1559
    <postMsg mid="61001101" type="Warning" dynamic="0" navigation="0"  />
    <postMsg mid="61061045" type="Warning" dynamic="0" navigation="0"  />

Pin Constraint Summary:
   13 out of 13 pins locked (100% locked).

The following 4 signals are selected to use the primary clock routing resources:
    clk (driver: Clk_25MHz_inst/PLLInst_0, clk load #: 20)
    vga_inst/led_count_6 (driver: vga_inst/SLICE_112, clk load #: 30)
    vga_inst/line_cycle (driver: vga_inst/SLICE_133, clk load #: 22)
    vga_inst/led_count_5 (driver: vga_inst/SLICE_112, clk load #: 10)


No signal is selected as secondary clock.

No signal is selected as Global Set/Reset.
Starting Placer Phase 0.
..........
Finished Placer Phase 0.  REAL time: 7 secs 

Starting Placer Phase 1.
...................
Placer score = 608837.
Finished Placer Phase 1.  REAL time: 14 secs 

Starting Placer Phase 2.
.
Placer score =  608584
Finished Placer Phase 2.  REAL time: 14 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 1 out of 1 (100%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "clk" from CLKOP on comp "Clk_25MHz_inst/PLLInst_0" on PLL site "LPLL", clk load = 20
  PRIMARY "vga_inst/led_count_6" from Q1 on comp "vga_inst/SLICE_112" on site "R2C13D", clk load = 30
  PRIMARY "vga_inst/line_cycle" from Q0 on comp "vga_inst/SLICE_133" on site "R7C3B", clk load = 22
  PRIMARY "vga_inst/led_count_5" from Q0 on comp "vga_inst/SLICE_112" on site "R2C13D", clk load = 10

  PRIMARY  : 4 out of 8 (50%)
  SECONDARY: 0 out of 8 (0%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   13 + 4(JTAG) out of 108 (15.7%) PIO sites used.
   13 + 4(JTAG) out of 22 (77.3%) bonded PIO sites used.
   Number of PIO comps: 13; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+--------------+------------+-----------+
| I/O Bank | Usage        | Bank Vccio | Bank Vref |
+----------+--------------+------------+-----------+
| 0        | 4 / 9 ( 44%) | 3.3V       | -         |
| 1        | 2 / 2 (100%) | 3.3V       | -         |
| 2        | 5 / 9 ( 55%) | 3.3V       | -         |
| 3        | 2 / 2 (100%) | 3.3V       | -         |
+----------+--------------+------------+-----------+

Total placer CPU time: 12 secs 

Dumping design to file FipsyBaseline_Implementation.dir/5_1.ncd.

0 connections routed; 1559 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=INTERNAL_OSC loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 18 secs 

Start NBR router at 16:24:18 02/25/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 16:24:19 02/25/25

Start NBR section for initial routing at 16:24:20 02/25/25
Level 1, iteration 1
7(0.01%) conflicts; 1215(77.93%) untouched conns; 8757340 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -289.286ns/-8757.341ns; real time: 20 secs 
Level 2, iteration 1
7(0.01%) conflicts; 1215(77.93%) untouched conns; 8757340 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -289.286ns/-8757.341ns; real time: 21 secs 
Level 3, iteration 1
5(0.01%) conflicts; 1215(77.93%) untouched conns; 8766426 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -291.562ns/-8766.427ns; real time: 22 secs 
Level 4, iteration 1
21(0.02%) conflicts; 0(0.00%) untouched conn; 8941500 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -300.757ns/-8941.500ns; real time: 23 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 16:24:23 02/25/25
Level 4, iteration 1
9(0.01%) conflicts; 0(0.00%) untouched conn; 8905706 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -294.767ns/-8905.707ns; real time: 23 secs 
Level 4, iteration 2
6(0.01%) conflicts; 0(0.00%) untouched conn; 8924275 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -300.757ns/-8924.276ns; real time: 23 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 8972046 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -300.757ns/-8972.046ns; real time: 24 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 8972046 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -300.757ns/-8972.046ns; real time: 24 secs 

Start NBR section for performance tuning (iteration 1) at 16:24:24 02/25/25
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 8936252 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -300.397ns/-8936.253ns; real time: 24 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 8974511 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -304.620ns/-8974.512ns; real time: 24 secs 

Start NBR section for re-routing at 16:24:24 02/25/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 8972046 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -300.757ns/-8972.046ns; real time: 24 secs 

Start NBR section for post-routing at 16:24:24 02/25/25

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 49 (3.14%)
  Estimated worst slack<setup> : -300.757ns
  Timing score<setup> : 9067689
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=INTERNAL_OSC loads=1 clock_loads=1"  />

Total CPU time 22 secs 
Total REAL time: 27 secs 
Completely routed.
End of route.  1559 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 9067689 

Dumping design to file FipsyBaseline_Implementation.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -300.757
PAR_SUMMARY::Timing score<setup/<ns>> = 9067.689
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.312
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 22 secs 
Total REAL time to completion: 27 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "FipsyBaseline_Implementation.pt" -o "FipsyBaseline_Implementation.twr" "FipsyBaseline_Implementation.ncd" "FipsyBaseline_Implementation.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Tue Feb 25 16:24:28 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FipsyBaseline_Implementation.twr -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml FipsyBaseline_Implementation.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



Timing summary (Setup):
---------------

Timing errors: 53  Score: 9067689
Cumulative negative slack: 9067689

Constraints cover 24683 paths, 5 nets, and 1012 connections (64.91% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Tue Feb 25 16:24:28 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FipsyBaseline_Implementation.twr -gui -msgset C:/Users/enact/OneDrive/Documents/VGA_Pong_FipsyV2_campaign_20250215/ColorPong/promote.xml FipsyBaseline_Implementation.ncd FipsyBaseline_Implementation.prf 
Design file:     fipsybaseline_implementation.ncd
Preference file: fipsybaseline_implementation.prf
Device,speed:    LCMXO2-1200HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
Voltage:    3.300 V

VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   3.300 V (Bank 1, defined by PAR)
                   3.300 V (Bank 2, defined by PAR)
                   3.300 V (Bank 3, defined by PAR)



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 24683 paths, 5 nets, and 1012 connections (64.91% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 53 (setup), 0 (hold)
Score: 9067689 (setup), 0 (hold)
Cumulative negative slack: 9067689 (9067689+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 50 MB


iotiming  "FipsyBaseline_Implementation.ncd" "FipsyBaseline_Implementation.prf"
I/O Timing Report:
:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application iotiming from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application iotiming from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 4
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 5
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 5
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 6
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: 6
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...

Loading design for application iotiming from file fipsybaseline_implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: M
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Running Performance Grade: M
Computing Setup Time ...
Computing Max Clock to Output Delay ...
Computing Hold Time ...
Computing Min Clock to Output Delay ...
Done.

tmcheck -par "FipsyBaseline_Implementation.par" 

bitgen -f "FipsyBaseline_Implementation.t2b" -w "FipsyBaseline_Implementation.ncd"  -jedec "FipsyBaseline_Implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file FipsyBaseline_Implementation.ncd.
Design name: Fipsy_Top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200HC
Package:     QFN32
Performance: 4
Loading device for application Bitgen from file 'xo2c1200.nph' in environment: C:/Program Files/Lattice/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
INFO: Design contains EBR with ASYNC Reset Mode that has a limitation: The use of the EBR block asynchronous reset requires that certain timing be met between the clock and the reset within the memory block. See the device specific data sheet for additional details.
INFO: Design contains pre-loadable EBR during configuration that has a requirement: Since the GSR is disabled for the EBR, make sure write enable and chip enable are inactive during wake-up, so that the pre-loaded initialization values will not be corrupted during wake-up state.
DRC detected 0 errors and 0 warnings.
Reading Preference File from FipsyBaseline_Implementation.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by xo2c00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                         ENABLE  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "FipsyBaseline_Implementation.jed".
 
===========
UFM Summary.
===========
UFM Size:        511 Pages (128*511 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  511 Pages (Page 0 to Page 510).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 243456 bits for this design


Total CPU Time: 2 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 256 MB
