
EP_CPP_autoconsole.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076bc  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000424  08007890  08007890  00017890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007cb4  08007cb4  0002031c  2**0
                  CONTENTS
  4 .ARM          00000008  08007cb4  08007cb4  00017cb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007cbc  08007cbc  0002031c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007cbc  08007cbc  00017cbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007cc0  08007cc0  00017cc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  08007cc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200001dc  08007ea0  000201dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  2000027c  08007f40  0002027c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00000708  2000031c  08007fe0  0002031c  2**2
                  ALLOC
 12 ._user_heap_stack 00000604  20000a24  08007fe0  00020a24  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0002031c  2**0
                  CONTENTS, READONLY
 14 .debug_info   000158ad  00000000  00000000  0002034c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000028af  00000000  00000000  00035bf9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001060  00000000  00000000  000384a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000f48  00000000  00000000  00039508  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a4e5  00000000  00000000  0003a450  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001511b  00000000  00000000  00064935  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000f1f48  00000000  00000000  00079a50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  0016b998  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000565c  00000000  00000000  0016b9e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000031c 	.word	0x2000031c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007874 	.word	0x08007874

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000320 	.word	0x20000320
 800020c:	08007874 	.word	0x08007874

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000eec:	b480      	push	{r7}
 8000eee:	b083      	sub	sp, #12
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000ef4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000ef8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d013      	beq.n	8000f2c <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000f04:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f08:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000f0c:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d00b      	beq.n	8000f2c <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000f14:	e000      	b.n	8000f18 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000f16:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000f18:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d0f9      	beq.n	8000f16 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000f22:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000f26:	687a      	ldr	r2, [r7, #4]
 8000f28:	b2d2      	uxtb	r2, r2
 8000f2a:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000f2c:	687b      	ldr	r3, [r7, #4]
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
	...

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f40:	f000 fd78 	bl	8001a34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f44:	f000 f818 	bl	8000f78 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  ITM_Port32(31) = 1;
 8000f48:	4b09      	ldr	r3, [pc, #36]	; (8000f70 <main+0x34>)
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	601a      	str	r2, [r3, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4e:	f000 f967 	bl	8001220 <MX_GPIO_Init>
  MX_ETH_Init();
 8000f52:	f000 f879 	bl	8001048 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8000f56:	f000 f905 	bl	8001164 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8000f5a:	f000 f933 	bl	80011c4 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 8000f5e:	f000 f8c1 	bl	80010e4 <MX_I2C1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  printf(" C Main started!\n");
 8000f62:	4804      	ldr	r0, [pc, #16]	; (8000f74 <main+0x38>)
 8000f64:	f004 fb8c 	bl	8005680 <puts>
	  cpp_main();
 8000f68:	f000 fd44 	bl	80019f4 <cpp_main>
	  printf(" C Main started!\n");
 8000f6c:	e7f9      	b.n	8000f62 <main+0x26>
 8000f6e:	bf00      	nop
 8000f70:	e000007c 	.word	0xe000007c
 8000f74:	08007890 	.word	0x08007890

08000f78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b094      	sub	sp, #80	; 0x50
 8000f7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7e:	f107 0320 	add.w	r3, r7, #32
 8000f82:	2230      	movs	r2, #48	; 0x30
 8000f84:	2100      	movs	r1, #0
 8000f86:	4618      	mov	r0, r3
 8000f88:	f003 fe6c 	bl	8004c64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f8c:	f107 030c 	add.w	r3, r7, #12
 8000f90:	2200      	movs	r2, #0
 8000f92:	601a      	str	r2, [r3, #0]
 8000f94:	605a      	str	r2, [r3, #4]
 8000f96:	609a      	str	r2, [r3, #8]
 8000f98:	60da      	str	r2, [r3, #12]
 8000f9a:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000f9c:	f001 fe28 	bl	8002bf0 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa0:	4b27      	ldr	r3, [pc, #156]	; (8001040 <SystemClock_Config+0xc8>)
 8000fa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa4:	4a26      	ldr	r2, [pc, #152]	; (8001040 <SystemClock_Config+0xc8>)
 8000fa6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000faa:	6413      	str	r3, [r2, #64]	; 0x40
 8000fac:	4b24      	ldr	r3, [pc, #144]	; (8001040 <SystemClock_Config+0xc8>)
 8000fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fb4:	60bb      	str	r3, [r7, #8]
 8000fb6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000fb8:	4b22      	ldr	r3, [pc, #136]	; (8001044 <SystemClock_Config+0xcc>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fc0:	4a20      	ldr	r2, [pc, #128]	; (8001044 <SystemClock_Config+0xcc>)
 8000fc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000fc6:	6013      	str	r3, [r2, #0]
 8000fc8:	4b1e      	ldr	r3, [pc, #120]	; (8001044 <SystemClock_Config+0xcc>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000fd0:	607b      	str	r3, [r7, #4]
 8000fd2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000fd8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000fdc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fe2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000fe6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8000fec:	2348      	movs	r3, #72	; 0x48
 8000fee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000ff0:	2302      	movs	r3, #2
 8000ff2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ff8:	f107 0320 	add.w	r3, r7, #32
 8000ffc:	4618      	mov	r0, r3
 8000ffe:	f001 fe07 	bl	8002c10 <HAL_RCC_OscConfig>
 8001002:	4603      	mov	r3, r0
 8001004:	2b00      	cmp	r3, #0
 8001006:	d001      	beq.n	800100c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001008:	f000 f9c8 	bl	800139c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800100c:	230f      	movs	r3, #15
 800100e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001010:	2302      	movs	r3, #2
 8001012:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800101c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001022:	f107 030c 	add.w	r3, r7, #12
 8001026:	2102      	movs	r1, #2
 8001028:	4618      	mov	r0, r3
 800102a:	f002 f895 	bl	8003158 <HAL_RCC_ClockConfig>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001034:	f000 f9b2 	bl	800139c <Error_Handler>
  }
}
 8001038:	bf00      	nop
 800103a:	3750      	adds	r7, #80	; 0x50
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}
 8001040:	40023800 	.word	0x40023800
 8001044:	40007000 	.word	0x40007000

08001048 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 800104c:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <MX_ETH_Init+0x84>)
 800104e:	4a20      	ldr	r2, [pc, #128]	; (80010d0 <MX_ETH_Init+0x88>)
 8001050:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001052:	4b20      	ldr	r3, [pc, #128]	; (80010d4 <MX_ETH_Init+0x8c>)
 8001054:	2200      	movs	r2, #0
 8001056:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001058:	4b1e      	ldr	r3, [pc, #120]	; (80010d4 <MX_ETH_Init+0x8c>)
 800105a:	2280      	movs	r2, #128	; 0x80
 800105c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800105e:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <MX_ETH_Init+0x8c>)
 8001060:	22e1      	movs	r2, #225	; 0xe1
 8001062:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001064:	4b1b      	ldr	r3, [pc, #108]	; (80010d4 <MX_ETH_Init+0x8c>)
 8001066:	2200      	movs	r2, #0
 8001068:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800106a:	4b1a      	ldr	r3, [pc, #104]	; (80010d4 <MX_ETH_Init+0x8c>)
 800106c:	2200      	movs	r2, #0
 800106e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001070:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <MX_ETH_Init+0x8c>)
 8001072:	2200      	movs	r2, #0
 8001074:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001076:	4b15      	ldr	r3, [pc, #84]	; (80010cc <MX_ETH_Init+0x84>)
 8001078:	4a16      	ldr	r2, [pc, #88]	; (80010d4 <MX_ETH_Init+0x8c>)
 800107a:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800107c:	4b13      	ldr	r3, [pc, #76]	; (80010cc <MX_ETH_Init+0x84>)
 800107e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001082:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001084:	4b11      	ldr	r3, [pc, #68]	; (80010cc <MX_ETH_Init+0x84>)
 8001086:	4a14      	ldr	r2, [pc, #80]	; (80010d8 <MX_ETH_Init+0x90>)
 8001088:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800108a:	4b10      	ldr	r3, [pc, #64]	; (80010cc <MX_ETH_Init+0x84>)
 800108c:	4a13      	ldr	r2, [pc, #76]	; (80010dc <MX_ETH_Init+0x94>)
 800108e:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001090:	4b0e      	ldr	r3, [pc, #56]	; (80010cc <MX_ETH_Init+0x84>)
 8001092:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001096:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001098:	480c      	ldr	r0, [pc, #48]	; (80010cc <MX_ETH_Init+0x84>)
 800109a:	f000 fe33 	bl	8001d04 <HAL_ETH_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80010a4:	f000 f97a 	bl	800139c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80010a8:	2238      	movs	r2, #56	; 0x38
 80010aa:	2100      	movs	r1, #0
 80010ac:	480c      	ldr	r0, [pc, #48]	; (80010e0 <MX_ETH_Init+0x98>)
 80010ae:	f003 fdd9 	bl	8004c64 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80010b2:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <MX_ETH_Init+0x98>)
 80010b4:	2221      	movs	r2, #33	; 0x21
 80010b6:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 80010b8:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <MX_ETH_Init+0x98>)
 80010ba:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 80010be:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 80010c0:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <MX_ETH_Init+0x98>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 80010c6:	bf00      	nop
 80010c8:	bd80      	pop	{r7, pc}
 80010ca:	bf00      	nop
 80010cc:	20000370 	.word	0x20000370
 80010d0:	40028000 	.word	0x40028000
 80010d4:	20000a04 	.word	0x20000a04
 80010d8:	2000027c 	.word	0x2000027c
 80010dc:	200001dc 	.word	0x200001dc
 80010e0:	20000338 	.word	0x20000338

080010e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010e8:	4b1b      	ldr	r3, [pc, #108]	; (8001158 <MX_I2C1_Init+0x74>)
 80010ea:	4a1c      	ldr	r2, [pc, #112]	; (800115c <MX_I2C1_Init+0x78>)
 80010ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80010ee:	4b1a      	ldr	r3, [pc, #104]	; (8001158 <MX_I2C1_Init+0x74>)
 80010f0:	4a1b      	ldr	r2, [pc, #108]	; (8001160 <MX_I2C1_Init+0x7c>)
 80010f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80010f4:	4b18      	ldr	r3, [pc, #96]	; (8001158 <MX_I2C1_Init+0x74>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010fa:	4b17      	ldr	r3, [pc, #92]	; (8001158 <MX_I2C1_Init+0x74>)
 80010fc:	2201      	movs	r2, #1
 80010fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001100:	4b15      	ldr	r3, [pc, #84]	; (8001158 <MX_I2C1_Init+0x74>)
 8001102:	2200      	movs	r2, #0
 8001104:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001106:	4b14      	ldr	r3, [pc, #80]	; (8001158 <MX_I2C1_Init+0x74>)
 8001108:	2200      	movs	r2, #0
 800110a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800110c:	4b12      	ldr	r3, [pc, #72]	; (8001158 <MX_I2C1_Init+0x74>)
 800110e:	2200      	movs	r2, #0
 8001110:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001112:	4b11      	ldr	r3, [pc, #68]	; (8001158 <MX_I2C1_Init+0x74>)
 8001114:	2200      	movs	r2, #0
 8001116:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001118:	4b0f      	ldr	r3, [pc, #60]	; (8001158 <MX_I2C1_Init+0x74>)
 800111a:	2200      	movs	r2, #0
 800111c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800111e:	480e      	ldr	r0, [pc, #56]	; (8001158 <MX_I2C1_Init+0x74>)
 8001120:	f001 faf6 	bl	8002710 <HAL_I2C_Init>
 8001124:	4603      	mov	r3, r0
 8001126:	2b00      	cmp	r3, #0
 8001128:	d001      	beq.n	800112e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800112a:	f000 f937 	bl	800139c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800112e:	2100      	movs	r1, #0
 8001130:	4809      	ldr	r0, [pc, #36]	; (8001158 <MX_I2C1_Init+0x74>)
 8001132:	f001 fb7d 	bl	8002830 <HAL_I2CEx_ConfigAnalogFilter>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800113c:	f000 f92e 	bl	800139c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001140:	2100      	movs	r1, #0
 8001142:	4805      	ldr	r0, [pc, #20]	; (8001158 <MX_I2C1_Init+0x74>)
 8001144:	f001 fbbf 	bl	80028c6 <HAL_I2CEx_ConfigDigitalFilter>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d001      	beq.n	8001152 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800114e:	f000 f925 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001152:	bf00      	nop
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	20000420 	.word	0x20000420
 800115c:	40005400 	.word	0x40005400
 8001160:	00808cd2 	.word	0x00808cd2

08001164 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001168:	4b14      	ldr	r3, [pc, #80]	; (80011bc <MX_USART3_UART_Init+0x58>)
 800116a:	4a15      	ldr	r2, [pc, #84]	; (80011c0 <MX_USART3_UART_Init+0x5c>)
 800116c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800116e:	4b13      	ldr	r3, [pc, #76]	; (80011bc <MX_USART3_UART_Init+0x58>)
 8001170:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001174:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001176:	4b11      	ldr	r3, [pc, #68]	; (80011bc <MX_USART3_UART_Init+0x58>)
 8001178:	2200      	movs	r2, #0
 800117a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <MX_USART3_UART_Init+0x58>)
 800117e:	2200      	movs	r2, #0
 8001180:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <MX_USART3_UART_Init+0x58>)
 8001184:	2200      	movs	r2, #0
 8001186:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <MX_USART3_UART_Init+0x58>)
 800118a:	220c      	movs	r2, #12
 800118c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800118e:	4b0b      	ldr	r3, [pc, #44]	; (80011bc <MX_USART3_UART_Init+0x58>)
 8001190:	2200      	movs	r2, #0
 8001192:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <MX_USART3_UART_Init+0x58>)
 8001196:	2200      	movs	r2, #0
 8001198:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800119a:	4b08      	ldr	r3, [pc, #32]	; (80011bc <MX_USART3_UART_Init+0x58>)
 800119c:	2200      	movs	r2, #0
 800119e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80011a0:	4b06      	ldr	r3, [pc, #24]	; (80011bc <MX_USART3_UART_Init+0x58>)
 80011a2:	2200      	movs	r2, #0
 80011a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80011a6:	4805      	ldr	r0, [pc, #20]	; (80011bc <MX_USART3_UART_Init+0x58>)
 80011a8:	f002 fdec 	bl	8003d84 <HAL_UART_Init>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d001      	beq.n	80011b6 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80011b2:	f000 f8f3 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20000474 	.word	0x20000474
 80011c0:	40004800 	.word	0x40004800

080011c4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80011c8:	4b14      	ldr	r3, [pc, #80]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011ca:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80011ce:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 80011d0:	4b12      	ldr	r3, [pc, #72]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011d2:	2206      	movs	r2, #6
 80011d4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80011d6:	4b11      	ldr	r3, [pc, #68]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011d8:	2202      	movs	r2, #2
 80011da:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80011dc:	4b0f      	ldr	r3, [pc, #60]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011de:	2200      	movs	r2, #0
 80011e0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80011e2:	4b0e      	ldr	r3, [pc, #56]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011e4:	2202      	movs	r2, #2
 80011e6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80011e8:	4b0c      	ldr	r3, [pc, #48]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80011ee:	4b0b      	ldr	r3, [pc, #44]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80011f4:	4b09      	ldr	r3, [pc, #36]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80011fa:	4b08      	ldr	r3, [pc, #32]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80011fc:	2201      	movs	r2, #1
 80011fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001200:	4b06      	ldr	r3, [pc, #24]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001202:	2200      	movs	r2, #0
 8001204:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001206:	4805      	ldr	r0, [pc, #20]	; (800121c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001208:	f001 fba9 	bl	800295e <HAL_PCD_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001212:	f000 f8c3 	bl	800139c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001216:	bf00      	nop
 8001218:	bd80      	pop	{r7, pc}
 800121a:	bf00      	nop
 800121c:	200004fc 	.word	0x200004fc

08001220 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001220:	b580      	push	{r7, lr}
 8001222:	b08c      	sub	sp, #48	; 0x30
 8001224:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001226:	f107 031c 	add.w	r3, r7, #28
 800122a:	2200      	movs	r2, #0
 800122c:	601a      	str	r2, [r3, #0]
 800122e:	605a      	str	r2, [r3, #4]
 8001230:	609a      	str	r2, [r3, #8]
 8001232:	60da      	str	r2, [r3, #12]
 8001234:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001236:	4b47      	ldr	r3, [pc, #284]	; (8001354 <MX_GPIO_Init+0x134>)
 8001238:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800123a:	4a46      	ldr	r2, [pc, #280]	; (8001354 <MX_GPIO_Init+0x134>)
 800123c:	f043 0304 	orr.w	r3, r3, #4
 8001240:	6313      	str	r3, [r2, #48]	; 0x30
 8001242:	4b44      	ldr	r3, [pc, #272]	; (8001354 <MX_GPIO_Init+0x134>)
 8001244:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001246:	f003 0304 	and.w	r3, r3, #4
 800124a:	61bb      	str	r3, [r7, #24]
 800124c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800124e:	4b41      	ldr	r3, [pc, #260]	; (8001354 <MX_GPIO_Init+0x134>)
 8001250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001252:	4a40      	ldr	r2, [pc, #256]	; (8001354 <MX_GPIO_Init+0x134>)
 8001254:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001258:	6313      	str	r3, [r2, #48]	; 0x30
 800125a:	4b3e      	ldr	r3, [pc, #248]	; (8001354 <MX_GPIO_Init+0x134>)
 800125c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800125e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001262:	617b      	str	r3, [r7, #20]
 8001264:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001266:	4b3b      	ldr	r3, [pc, #236]	; (8001354 <MX_GPIO_Init+0x134>)
 8001268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126a:	4a3a      	ldr	r2, [pc, #232]	; (8001354 <MX_GPIO_Init+0x134>)
 800126c:	f043 0301 	orr.w	r3, r3, #1
 8001270:	6313      	str	r3, [r2, #48]	; 0x30
 8001272:	4b38      	ldr	r3, [pc, #224]	; (8001354 <MX_GPIO_Init+0x134>)
 8001274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001276:	f003 0301 	and.w	r3, r3, #1
 800127a:	613b      	str	r3, [r7, #16]
 800127c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800127e:	4b35      	ldr	r3, [pc, #212]	; (8001354 <MX_GPIO_Init+0x134>)
 8001280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001282:	4a34      	ldr	r2, [pc, #208]	; (8001354 <MX_GPIO_Init+0x134>)
 8001284:	f043 0302 	orr.w	r3, r3, #2
 8001288:	6313      	str	r3, [r2, #48]	; 0x30
 800128a:	4b32      	ldr	r3, [pc, #200]	; (8001354 <MX_GPIO_Init+0x134>)
 800128c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	60fb      	str	r3, [r7, #12]
 8001294:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001296:	4b2f      	ldr	r3, [pc, #188]	; (8001354 <MX_GPIO_Init+0x134>)
 8001298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800129a:	4a2e      	ldr	r2, [pc, #184]	; (8001354 <MX_GPIO_Init+0x134>)
 800129c:	f043 0308 	orr.w	r3, r3, #8
 80012a0:	6313      	str	r3, [r2, #48]	; 0x30
 80012a2:	4b2c      	ldr	r3, [pc, #176]	; (8001354 <MX_GPIO_Init+0x134>)
 80012a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	60bb      	str	r3, [r7, #8]
 80012ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80012ae:	4b29      	ldr	r3, [pc, #164]	; (8001354 <MX_GPIO_Init+0x134>)
 80012b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b2:	4a28      	ldr	r2, [pc, #160]	; (8001354 <MX_GPIO_Init+0x134>)
 80012b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012b8:	6313      	str	r3, [r2, #48]	; 0x30
 80012ba:	4b26      	ldr	r3, [pc, #152]	; (8001354 <MX_GPIO_Init+0x134>)
 80012bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012c2:	607b      	str	r3, [r7, #4]
 80012c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_green_Pin|LD3_red_Pin|LD2_blue_Pin, GPIO_PIN_RESET);
 80012c6:	2200      	movs	r2, #0
 80012c8:	f244 0181 	movw	r1, #16513	; 0x4081
 80012cc:	4822      	ldr	r0, [pc, #136]	; (8001358 <MX_GPIO_Init+0x138>)
 80012ce:	f001 f9eb 	bl	80026a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80012d2:	2200      	movs	r2, #0
 80012d4:	2140      	movs	r1, #64	; 0x40
 80012d6:	4821      	ldr	r0, [pc, #132]	; (800135c <MX_GPIO_Init+0x13c>)
 80012d8:	f001 f9e6 	bl	80026a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80012dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012e2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80012e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e8:	2300      	movs	r3, #0
 80012ea:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80012ec:	f107 031c 	add.w	r3, r7, #28
 80012f0:	4619      	mov	r1, r3
 80012f2:	481b      	ldr	r0, [pc, #108]	; (8001360 <MX_GPIO_Init+0x140>)
 80012f4:	f001 f82c 	bl	8002350 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_green_Pin LD3_red_Pin LD2_blue_Pin */
  GPIO_InitStruct.Pin = LD1_green_Pin|LD3_red_Pin|LD2_blue_Pin;
 80012f8:	f244 0381 	movw	r3, #16513	; 0x4081
 80012fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012fe:	2301      	movs	r3, #1
 8001300:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001302:	2300      	movs	r3, #0
 8001304:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001306:	2300      	movs	r3, #0
 8001308:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800130a:	f107 031c 	add.w	r3, r7, #28
 800130e:	4619      	mov	r1, r3
 8001310:	4811      	ldr	r0, [pc, #68]	; (8001358 <MX_GPIO_Init+0x138>)
 8001312:	f001 f81d 	bl	8002350 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001316:	2340      	movs	r3, #64	; 0x40
 8001318:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800131a:	2301      	movs	r3, #1
 800131c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131e:	2300      	movs	r3, #0
 8001320:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001322:	2300      	movs	r3, #0
 8001324:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001326:	f107 031c 	add.w	r3, r7, #28
 800132a:	4619      	mov	r1, r3
 800132c:	480b      	ldr	r0, [pc, #44]	; (800135c <MX_GPIO_Init+0x13c>)
 800132e:	f001 f80f 	bl	8002350 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001332:	2380      	movs	r3, #128	; 0x80
 8001334:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001336:	2300      	movs	r3, #0
 8001338:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800133e:	f107 031c 	add.w	r3, r7, #28
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	; (800135c <MX_GPIO_Init+0x13c>)
 8001346:	f001 f803 	bl	8002350 <HAL_GPIO_Init>

}
 800134a:	bf00      	nop
 800134c:	3730      	adds	r7, #48	; 0x30
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	40023800 	.word	0x40023800
 8001358:	40020400 	.word	0x40020400
 800135c:	40021800 	.word	0x40021800
 8001360:	40020800 	.word	0x40020800

08001364 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b086      	sub	sp, #24
 8001368:	af00      	add	r7, sp, #0
 800136a:	60f8      	str	r0, [r7, #12]
 800136c:	60b9      	str	r1, [r7, #8]
 800136e:	607a      	str	r2, [r7, #4]
 int DataIdx;

  for(DataIdx=0; DataIdx<len; DataIdx++)
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]
 8001374:	e009      	b.n	800138a <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	1c5a      	adds	r2, r3, #1
 800137a:	60ba      	str	r2, [r7, #8]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff fdb4 	bl	8000eec <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8001384:	697b      	ldr	r3, [r7, #20]
 8001386:	3301      	adds	r3, #1
 8001388:	617b      	str	r3, [r7, #20]
 800138a:	697a      	ldr	r2, [r7, #20]
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	429a      	cmp	r2, r3
 8001390:	dbf1      	blt.n	8001376 <_write+0x12>
  }
  return len;
 8001392:	687b      	ldr	r3, [r7, #4]
}
 8001394:	4618      	mov	r0, r3
 8001396:	3718      	adds	r7, #24
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013a0:	b672      	cpsid	i
}
 80013a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80013a4:	e7fe      	b.n	80013a4 <Error_Handler+0x8>
	...

080013a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80013ae:	4b0f      	ldr	r3, [pc, #60]	; (80013ec <HAL_MspInit+0x44>)
 80013b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b2:	4a0e      	ldr	r2, [pc, #56]	; (80013ec <HAL_MspInit+0x44>)
 80013b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b8:	6413      	str	r3, [r2, #64]	; 0x40
 80013ba:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <HAL_MspInit+0x44>)
 80013bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80013c6:	4b09      	ldr	r3, [pc, #36]	; (80013ec <HAL_MspInit+0x44>)
 80013c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013ca:	4a08      	ldr	r2, [pc, #32]	; (80013ec <HAL_MspInit+0x44>)
 80013cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013d0:	6453      	str	r3, [r2, #68]	; 0x44
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <HAL_MspInit+0x44>)
 80013d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013de:	bf00      	nop
 80013e0:	370c      	adds	r7, #12
 80013e2:	46bd      	mov	sp, r7
 80013e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e8:	4770      	bx	lr
 80013ea:	bf00      	nop
 80013ec:	40023800 	.word	0x40023800

080013f0 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b08e      	sub	sp, #56	; 0x38
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	4a4e      	ldr	r2, [pc, #312]	; (8001548 <HAL_ETH_MspInit+0x158>)
 800140e:	4293      	cmp	r3, r2
 8001410:	f040 8096 	bne.w	8001540 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001414:	4b4d      	ldr	r3, [pc, #308]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001418:	4a4c      	ldr	r2, [pc, #304]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800141a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800141e:	6313      	str	r3, [r2, #48]	; 0x30
 8001420:	4b4a      	ldr	r3, [pc, #296]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001422:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001424:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001428:	623b      	str	r3, [r7, #32]
 800142a:	6a3b      	ldr	r3, [r7, #32]
 800142c:	4b47      	ldr	r3, [pc, #284]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800142e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001430:	4a46      	ldr	r2, [pc, #280]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001432:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001436:	6313      	str	r3, [r2, #48]	; 0x30
 8001438:	4b44      	ldr	r3, [pc, #272]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800143a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001440:	61fb      	str	r3, [r7, #28]
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	4b41      	ldr	r3, [pc, #260]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001446:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001448:	4a40      	ldr	r2, [pc, #256]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800144a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800144e:	6313      	str	r3, [r2, #48]	; 0x30
 8001450:	4b3e      	ldr	r3, [pc, #248]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001452:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001454:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001458:	61bb      	str	r3, [r7, #24]
 800145a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800145c:	4b3b      	ldr	r3, [pc, #236]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001460:	4a3a      	ldr	r2, [pc, #232]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001462:	f043 0304 	orr.w	r3, r3, #4
 8001466:	6313      	str	r3, [r2, #48]	; 0x30
 8001468:	4b38      	ldr	r3, [pc, #224]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800146a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146c:	f003 0304 	and.w	r3, r3, #4
 8001470:	617b      	str	r3, [r7, #20]
 8001472:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001474:	4b35      	ldr	r3, [pc, #212]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001476:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001478:	4a34      	ldr	r2, [pc, #208]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800147a:	f043 0301 	orr.w	r3, r3, #1
 800147e:	6313      	str	r3, [r2, #48]	; 0x30
 8001480:	4b32      	ldr	r3, [pc, #200]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001484:	f003 0301 	and.w	r3, r3, #1
 8001488:	613b      	str	r3, [r7, #16]
 800148a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148c:	4b2f      	ldr	r3, [pc, #188]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800148e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001490:	4a2e      	ldr	r2, [pc, #184]	; (800154c <HAL_ETH_MspInit+0x15c>)
 8001492:	f043 0302 	orr.w	r3, r3, #2
 8001496:	6313      	str	r3, [r2, #48]	; 0x30
 8001498:	4b2c      	ldr	r3, [pc, #176]	; (800154c <HAL_ETH_MspInit+0x15c>)
 800149a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149c:	f003 0302 	and.w	r3, r3, #2
 80014a0:	60fb      	str	r3, [r7, #12]
 80014a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80014a4:	4b29      	ldr	r3, [pc, #164]	; (800154c <HAL_ETH_MspInit+0x15c>)
 80014a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a8:	4a28      	ldr	r2, [pc, #160]	; (800154c <HAL_ETH_MspInit+0x15c>)
 80014aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014ae:	6313      	str	r3, [r2, #48]	; 0x30
 80014b0:	4b26      	ldr	r3, [pc, #152]	; (800154c <HAL_ETH_MspInit+0x15c>)
 80014b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014b8:	60bb      	str	r3, [r7, #8]
 80014ba:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80014bc:	2332      	movs	r3, #50	; 0x32
 80014be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014c0:	2302      	movs	r3, #2
 80014c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014c4:	2300      	movs	r3, #0
 80014c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014c8:	2303      	movs	r3, #3
 80014ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014cc:	230b      	movs	r3, #11
 80014ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014d4:	4619      	mov	r1, r3
 80014d6:	481e      	ldr	r0, [pc, #120]	; (8001550 <HAL_ETH_MspInit+0x160>)
 80014d8:	f000 ff3a 	bl	8002350 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80014dc:	2386      	movs	r3, #134	; 0x86
 80014de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014e0:	2302      	movs	r3, #2
 80014e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e4:	2300      	movs	r3, #0
 80014e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014e8:	2303      	movs	r3, #3
 80014ea:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80014ec:	230b      	movs	r3, #11
 80014ee:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014f4:	4619      	mov	r1, r3
 80014f6:	4817      	ldr	r0, [pc, #92]	; (8001554 <HAL_ETH_MspInit+0x164>)
 80014f8:	f000 ff2a 	bl	8002350 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80014fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001500:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001502:	2302      	movs	r3, #2
 8001504:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150a:	2303      	movs	r3, #3
 800150c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800150e:	230b      	movs	r3, #11
 8001510:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001512:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001516:	4619      	mov	r1, r3
 8001518:	480f      	ldr	r0, [pc, #60]	; (8001558 <HAL_ETH_MspInit+0x168>)
 800151a:	f000 ff19 	bl	8002350 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800151e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001522:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001524:	2302      	movs	r3, #2
 8001526:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001528:	2300      	movs	r3, #0
 800152a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800152c:	2303      	movs	r3, #3
 800152e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001530:	230b      	movs	r3, #11
 8001532:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001534:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001538:	4619      	mov	r1, r3
 800153a:	4808      	ldr	r0, [pc, #32]	; (800155c <HAL_ETH_MspInit+0x16c>)
 800153c:	f000 ff08 	bl	8002350 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001540:	bf00      	nop
 8001542:	3738      	adds	r7, #56	; 0x38
 8001544:	46bd      	mov	sp, r7
 8001546:	bd80      	pop	{r7, pc}
 8001548:	40028000 	.word	0x40028000
 800154c:	40023800 	.word	0x40023800
 8001550:	40020800 	.word	0x40020800
 8001554:	40020000 	.word	0x40020000
 8001558:	40020400 	.word	0x40020400
 800155c:	40021800 	.word	0x40021800

08001560 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b0aa      	sub	sp, #168	; 0xa8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001578:	f107 0310 	add.w	r3, r7, #16
 800157c:	2284      	movs	r2, #132	; 0x84
 800157e:	2100      	movs	r1, #0
 8001580:	4618      	mov	r0, r3
 8001582:	f003 fb6f 	bl	8004c64 <memset>
  if(hi2c->Instance==I2C1)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4a22      	ldr	r2, [pc, #136]	; (8001614 <HAL_I2C_MspInit+0xb4>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d13c      	bne.n	800160a <HAL_I2C_MspInit+0xaa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001590:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001594:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001596:	2300      	movs	r3, #0
 8001598:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800159a:	f107 0310 	add.w	r3, r7, #16
 800159e:	4618      	mov	r0, r3
 80015a0:	f002 f800 	bl	80035a4 <HAL_RCCEx_PeriphCLKConfig>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80015aa:	f7ff fef7 	bl	800139c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ae:	4b1a      	ldr	r3, [pc, #104]	; (8001618 <HAL_I2C_MspInit+0xb8>)
 80015b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b2:	4a19      	ldr	r2, [pc, #100]	; (8001618 <HAL_I2C_MspInit+0xb8>)
 80015b4:	f043 0302 	orr.w	r3, r3, #2
 80015b8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ba:	4b17      	ldr	r3, [pc, #92]	; (8001618 <HAL_I2C_MspInit+0xb8>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	f003 0302 	and.w	r3, r3, #2
 80015c2:	60fb      	str	r3, [r7, #12]
 80015c4:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80015c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80015ca:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ce:	2312      	movs	r3, #18
 80015d0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015da:	2303      	movs	r3, #3
 80015dc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015e0:	2304      	movs	r3, #4
 80015e2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015e6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80015ea:	4619      	mov	r1, r3
 80015ec:	480b      	ldr	r0, [pc, #44]	; (800161c <HAL_I2C_MspInit+0xbc>)
 80015ee:	f000 feaf 	bl	8002350 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80015f2:	4b09      	ldr	r3, [pc, #36]	; (8001618 <HAL_I2C_MspInit+0xb8>)
 80015f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f6:	4a08      	ldr	r2, [pc, #32]	; (8001618 <HAL_I2C_MspInit+0xb8>)
 80015f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015fc:	6413      	str	r3, [r2, #64]	; 0x40
 80015fe:	4b06      	ldr	r3, [pc, #24]	; (8001618 <HAL_I2C_MspInit+0xb8>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001606:	60bb      	str	r3, [r7, #8]
 8001608:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800160a:	bf00      	nop
 800160c:	37a8      	adds	r7, #168	; 0xa8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	40005400 	.word	0x40005400
 8001618:	40023800 	.word	0x40023800
 800161c:	40020400 	.word	0x40020400

08001620 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b0aa      	sub	sp, #168	; 0xa8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001628:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800162c:	2200      	movs	r2, #0
 800162e:	601a      	str	r2, [r3, #0]
 8001630:	605a      	str	r2, [r3, #4]
 8001632:	609a      	str	r2, [r3, #8]
 8001634:	60da      	str	r2, [r3, #12]
 8001636:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001638:	f107 0310 	add.w	r3, r7, #16
 800163c:	2284      	movs	r2, #132	; 0x84
 800163e:	2100      	movs	r1, #0
 8001640:	4618      	mov	r0, r3
 8001642:	f003 fb0f 	bl	8004c64 <memset>
  if(huart->Instance==USART3)
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a22      	ldr	r2, [pc, #136]	; (80016d4 <HAL_UART_MspInit+0xb4>)
 800164c:	4293      	cmp	r3, r2
 800164e:	d13c      	bne.n	80016ca <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001650:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001654:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001656:	2300      	movs	r3, #0
 8001658:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800165a:	f107 0310 	add.w	r3, r7, #16
 800165e:	4618      	mov	r0, r3
 8001660:	f001 ffa0 	bl	80035a4 <HAL_RCCEx_PeriphCLKConfig>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800166a:	f7ff fe97 	bl	800139c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800166e:	4b1a      	ldr	r3, [pc, #104]	; (80016d8 <HAL_UART_MspInit+0xb8>)
 8001670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001672:	4a19      	ldr	r2, [pc, #100]	; (80016d8 <HAL_UART_MspInit+0xb8>)
 8001674:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001678:	6413      	str	r3, [r2, #64]	; 0x40
 800167a:	4b17      	ldr	r3, [pc, #92]	; (80016d8 <HAL_UART_MspInit+0xb8>)
 800167c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800167e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001682:	60fb      	str	r3, [r7, #12]
 8001684:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001686:	4b14      	ldr	r3, [pc, #80]	; (80016d8 <HAL_UART_MspInit+0xb8>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	4a13      	ldr	r2, [pc, #76]	; (80016d8 <HAL_UART_MspInit+0xb8>)
 800168c:	f043 0308 	orr.w	r3, r3, #8
 8001690:	6313      	str	r3, [r2, #48]	; 0x30
 8001692:	4b11      	ldr	r3, [pc, #68]	; (80016d8 <HAL_UART_MspInit+0xb8>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f003 0308 	and.w	r3, r3, #8
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800169e:	f44f 7340 	mov.w	r3, #768	; 0x300
 80016a2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a6:	2302      	movs	r3, #2
 80016a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b2:	2303      	movs	r3, #3
 80016b4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80016b8:	2307      	movs	r3, #7
 80016ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016be:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80016c2:	4619      	mov	r1, r3
 80016c4:	4805      	ldr	r0, [pc, #20]	; (80016dc <HAL_UART_MspInit+0xbc>)
 80016c6:	f000 fe43 	bl	8002350 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80016ca:	bf00      	nop
 80016cc:	37a8      	adds	r7, #168	; 0xa8
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}
 80016d2:	bf00      	nop
 80016d4:	40004800 	.word	0x40004800
 80016d8:	40023800 	.word	0x40023800
 80016dc:	40020c00 	.word	0x40020c00

080016e0 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b0ac      	sub	sp, #176	; 0xb0
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80016ec:	2200      	movs	r2, #0
 80016ee:	601a      	str	r2, [r3, #0]
 80016f0:	605a      	str	r2, [r3, #4]
 80016f2:	609a      	str	r2, [r3, #8]
 80016f4:	60da      	str	r2, [r3, #12]
 80016f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80016f8:	f107 0318 	add.w	r3, r7, #24
 80016fc:	2284      	movs	r2, #132	; 0x84
 80016fe:	2100      	movs	r1, #0
 8001700:	4618      	mov	r0, r3
 8001702:	f003 faaf 	bl	8004c64 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800170e:	d159      	bne.n	80017c4 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8001710:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001714:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8001716:	2300      	movs	r3, #0
 8001718:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800171c:	f107 0318 	add.w	r3, r7, #24
 8001720:	4618      	mov	r0, r3
 8001722:	f001 ff3f 	bl	80035a4 <HAL_RCCEx_PeriphCLKConfig>
 8001726:	4603      	mov	r3, r0
 8001728:	2b00      	cmp	r3, #0
 800172a:	d001      	beq.n	8001730 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800172c:	f7ff fe36 	bl	800139c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001730:	4b26      	ldr	r3, [pc, #152]	; (80017cc <HAL_PCD_MspInit+0xec>)
 8001732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001734:	4a25      	ldr	r2, [pc, #148]	; (80017cc <HAL_PCD_MspInit+0xec>)
 8001736:	f043 0301 	orr.w	r3, r3, #1
 800173a:	6313      	str	r3, [r2, #48]	; 0x30
 800173c:	4b23      	ldr	r3, [pc, #140]	; (80017cc <HAL_PCD_MspInit+0xec>)
 800173e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	617b      	str	r3, [r7, #20]
 8001746:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001748:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800174c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001750:	2302      	movs	r3, #2
 8001752:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001756:	2300      	movs	r3, #0
 8001758:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800175c:	2303      	movs	r3, #3
 800175e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001762:	230a      	movs	r3, #10
 8001764:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001768:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800176c:	4619      	mov	r1, r3
 800176e:	4818      	ldr	r0, [pc, #96]	; (80017d0 <HAL_PCD_MspInit+0xf0>)
 8001770:	f000 fdee 	bl	8002350 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001774:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001778:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177c:	2300      	movs	r3, #0
 800177e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001782:	2300      	movs	r3, #0
 8001784:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001788:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800178c:	4619      	mov	r1, r3
 800178e:	4810      	ldr	r0, [pc, #64]	; (80017d0 <HAL_PCD_MspInit+0xf0>)
 8001790:	f000 fdde 	bl	8002350 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001794:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <HAL_PCD_MspInit+0xec>)
 8001796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001798:	4a0c      	ldr	r2, [pc, #48]	; (80017cc <HAL_PCD_MspInit+0xec>)
 800179a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800179e:	6353      	str	r3, [r2, #52]	; 0x34
 80017a0:	4b0a      	ldr	r3, [pc, #40]	; (80017cc <HAL_PCD_MspInit+0xec>)
 80017a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017a4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	4b07      	ldr	r3, [pc, #28]	; (80017cc <HAL_PCD_MspInit+0xec>)
 80017ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017b0:	4a06      	ldr	r2, [pc, #24]	; (80017cc <HAL_PCD_MspInit+0xec>)
 80017b2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017b6:	6453      	str	r3, [r2, #68]	; 0x44
 80017b8:	4b04      	ldr	r3, [pc, #16]	; (80017cc <HAL_PCD_MspInit+0xec>)
 80017ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80017c4:	bf00      	nop
 80017c6:	37b0      	adds	r7, #176	; 0xb0
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40023800 	.word	0x40023800
 80017d0:	40020000 	.word	0x40020000

080017d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017d4:	b480      	push	{r7}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017d8:	e7fe      	b.n	80017d8 <NMI_Handler+0x4>

080017da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017de:	e7fe      	b.n	80017de <HardFault_Handler+0x4>

080017e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017e4:	e7fe      	b.n	80017e4 <MemManage_Handler+0x4>

080017e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017e6:	b480      	push	{r7}
 80017e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ea:	e7fe      	b.n	80017ea <BusFault_Handler+0x4>

080017ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017ec:	b480      	push	{r7}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017f0:	e7fe      	b.n	80017f0 <UsageFault_Handler+0x4>

080017f2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017f2:	b480      	push	{r7}
 80017f4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017f6:	bf00      	nop
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr

08001800 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800180e:	b480      	push	{r7}
 8001810:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr

0800181c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001820:	f000 f946 	bl	8001ab0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001824:	bf00      	nop
 8001826:	bd80      	pop	{r7, pc}

08001828 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
	return 1;
 800182c:	2301      	movs	r3, #1
}
 800182e:	4618      	mov	r0, r3
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <_kill>:

int _kill(int pid, int sig)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001842:	f003 f9e5 	bl	8004c10 <__errno>
 8001846:	4603      	mov	r3, r0
 8001848:	2216      	movs	r2, #22
 800184a:	601a      	str	r2, [r3, #0]
	return -1;
 800184c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001850:	4618      	mov	r0, r3
 8001852:	3708      	adds	r7, #8
 8001854:	46bd      	mov	sp, r7
 8001856:	bd80      	pop	{r7, pc}

08001858 <_exit>:

void _exit (int status)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001860:	f04f 31ff 	mov.w	r1, #4294967295
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f7ff ffe7 	bl	8001838 <_kill>
	while (1) {}		/* Make sure we hang here */
 800186a:	e7fe      	b.n	800186a <_exit+0x12>

0800186c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b086      	sub	sp, #24
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001878:	2300      	movs	r3, #0
 800187a:	617b      	str	r3, [r7, #20]
 800187c:	e00a      	b.n	8001894 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800187e:	f3af 8000 	nop.w
 8001882:	4601      	mov	r1, r0
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	1c5a      	adds	r2, r3, #1
 8001888:	60ba      	str	r2, [r7, #8]
 800188a:	b2ca      	uxtb	r2, r1
 800188c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800188e:	697b      	ldr	r3, [r7, #20]
 8001890:	3301      	adds	r3, #1
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	697a      	ldr	r2, [r7, #20]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	429a      	cmp	r2, r3
 800189a:	dbf0      	blt.n	800187e <_read+0x12>
	}

return len;
 800189c:	687b      	ldr	r3, [r7, #4]
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3718      	adds	r7, #24
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}

080018a6 <_close>:
	}
	return len;
}

int _close(int file)
{
 80018a6:	b480      	push	{r7}
 80018a8:	b083      	sub	sp, #12
 80018aa:	af00      	add	r7, sp, #0
 80018ac:	6078      	str	r0, [r7, #4]
	return -1;
 80018ae:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	370c      	adds	r7, #12
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr

080018be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018be:	b480      	push	{r7}
 80018c0:	b083      	sub	sp, #12
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	6078      	str	r0, [r7, #4]
 80018c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80018ce:	605a      	str	r2, [r3, #4]
	return 0;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr

080018de <_isatty>:

int _isatty(int file)
{
 80018de:	b480      	push	{r7}
 80018e0:	b083      	sub	sp, #12
 80018e2:	af00      	add	r7, sp, #0
 80018e4:	6078      	str	r0, [r7, #4]
	return 1;
 80018e6:	2301      	movs	r3, #1
}
 80018e8:	4618      	mov	r0, r3
 80018ea:	370c      	adds	r7, #12
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr

080018f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80018f4:	b480      	push	{r7}
 80018f6:	b085      	sub	sp, #20
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	60f8      	str	r0, [r7, #12]
 80018fc:	60b9      	str	r1, [r7, #8]
 80018fe:	607a      	str	r2, [r7, #4]
	return 0;
 8001900:	2300      	movs	r3, #0
}
 8001902:	4618      	mov	r0, r3
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
	...

08001910 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b086      	sub	sp, #24
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001918:	4a14      	ldr	r2, [pc, #80]	; (800196c <_sbrk+0x5c>)
 800191a:	4b15      	ldr	r3, [pc, #84]	; (8001970 <_sbrk+0x60>)
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001924:	4b13      	ldr	r3, [pc, #76]	; (8001974 <_sbrk+0x64>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2b00      	cmp	r3, #0
 800192a:	d102      	bne.n	8001932 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800192c:	4b11      	ldr	r3, [pc, #68]	; (8001974 <_sbrk+0x64>)
 800192e:	4a12      	ldr	r2, [pc, #72]	; (8001978 <_sbrk+0x68>)
 8001930:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001932:	4b10      	ldr	r3, [pc, #64]	; (8001974 <_sbrk+0x64>)
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	4413      	add	r3, r2
 800193a:	693a      	ldr	r2, [r7, #16]
 800193c:	429a      	cmp	r2, r3
 800193e:	d207      	bcs.n	8001950 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001940:	f003 f966 	bl	8004c10 <__errno>
 8001944:	4603      	mov	r3, r0
 8001946:	220c      	movs	r2, #12
 8001948:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800194a:	f04f 33ff 	mov.w	r3, #4294967295
 800194e:	e009      	b.n	8001964 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001950:	4b08      	ldr	r3, [pc, #32]	; (8001974 <_sbrk+0x64>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001956:	4b07      	ldr	r3, [pc, #28]	; (8001974 <_sbrk+0x64>)
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4413      	add	r3, r2
 800195e:	4a05      	ldr	r2, [pc, #20]	; (8001974 <_sbrk+0x64>)
 8001960:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001962:	68fb      	ldr	r3, [r7, #12]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3718      	adds	r7, #24
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20050000 	.word	0x20050000
 8001970:	00000400 	.word	0x00000400
 8001974:	20000a0c 	.word	0x20000a0c
 8001978:	20000a28 	.word	0x20000a28

0800197c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001980:	4b06      	ldr	r3, [pc, #24]	; (800199c <SystemInit+0x20>)
 8001982:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001986:	4a05      	ldr	r2, [pc, #20]	; (800199c <SystemInit+0x20>)
 8001988:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800198c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001990:	bf00      	nop
 8001992:	46bd      	mov	sp, r7
 8001994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001998:	4770      	bx	lr
 800199a:	bf00      	nop
 800199c:	e000ed00 	.word	0xe000ed00

080019a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80019a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80019d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80019a4:	480d      	ldr	r0, [pc, #52]	; (80019dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80019a6:	490e      	ldr	r1, [pc, #56]	; (80019e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80019a8:	4a0e      	ldr	r2, [pc, #56]	; (80019e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80019aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019ac:	e002      	b.n	80019b4 <LoopCopyDataInit>

080019ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019b2:	3304      	adds	r3, #4

080019b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019b8:	d3f9      	bcc.n	80019ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019ba:	4a0b      	ldr	r2, [pc, #44]	; (80019e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80019bc:	4c0b      	ldr	r4, [pc, #44]	; (80019ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80019be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019c0:	e001      	b.n	80019c6 <LoopFillZerobss>

080019c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019c4:	3204      	adds	r2, #4

080019c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019c8:	d3fb      	bcc.n	80019c2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80019ca:	f7ff ffd7 	bl	800197c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019ce:	f003 f925 	bl	8004c1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80019d2:	f7ff fab3 	bl	8000f3c <main>
  bx  lr    
 80019d6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80019d8:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80019dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019e0:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80019e4:	08007cc4 	.word	0x08007cc4
  ldr r2, =_sbss
 80019e8:	2000031c 	.word	0x2000031c
  ldr r4, =_ebss
 80019ec:	20000a24 	.word	0x20000a24

080019f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80019f0:	e7fe      	b.n	80019f0 <ADC_IRQHandler>
	...

080019f4 <cpp_main>:

#include "main.h"
#include <stdio.h> 		//For: printf()
#include <stdint.h> 	//For: int16_t

void cpp_main(){
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
	printf("CPP Main started!\n");
 80019fa:	480b      	ldr	r0, [pc, #44]	; (8001a28 <cpp_main+0x34>)
 80019fc:	f003 fe40 	bl	8005680 <puts>

	// Output to Console
	int16_t cnt = 0;
 8001a00:	2300      	movs	r3, #0
 8001a02:	80fb      	strh	r3, [r7, #6]
	printf("Cnt=%d",cnt); printf("\n");
 8001a04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a08:	4619      	mov	r1, r3
 8001a0a:	4808      	ldr	r0, [pc, #32]	; (8001a2c <cpp_main+0x38>)
 8001a0c:	f003 fd9c 	bl	8005548 <iprintf>
 8001a10:	200a      	movs	r0, #10
 8001a12:	f003 fdb1 	bl	8005578 <putchar>

	while(1){
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8001a16:	2180      	movs	r1, #128	; 0x80
 8001a18:	4805      	ldr	r0, [pc, #20]	; (8001a30 <cpp_main+0x3c>)
 8001a1a:	f000 fe5e 	bl	80026da <HAL_GPIO_TogglePin>
		HAL_Delay(250);
 8001a1e:	20fa      	movs	r0, #250	; 0xfa
 8001a20:	f000 f866 	bl	8001af0 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_7);
 8001a24:	e7f7      	b.n	8001a16 <cpp_main+0x22>
 8001a26:	bf00      	nop
 8001a28:	080078a4 	.word	0x080078a4
 8001a2c:	080078b8 	.word	0x080078b8
 8001a30:	40020400 	.word	0x40020400

08001a34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a38:	2003      	movs	r0, #3
 8001a3a:	f000 f92f 	bl	8001c9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f000 f806 	bl	8001a50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a44:	f7ff fcb0 	bl	80013a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a48:	2300      	movs	r3, #0
}
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_InitTick+0x54>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	4b12      	ldr	r3, [pc, #72]	; (8001aa8 <HAL_InitTick+0x58>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	4619      	mov	r1, r3
 8001a62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a66:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f000 f93b 	bl	8001cea <HAL_SYSTICK_Config>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e00e      	b.n	8001a9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b0f      	cmp	r3, #15
 8001a82:	d80a      	bhi.n	8001a9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a84:	2200      	movs	r2, #0
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	f04f 30ff 	mov.w	r0, #4294967295
 8001a8c:	f000 f911 	bl	8001cb2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a90:	4a06      	ldr	r2, [pc, #24]	; (8001aac <HAL_InitTick+0x5c>)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a96:	2300      	movs	r3, #0
 8001a98:	e000      	b.n	8001a9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
}
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	20000008 	.word	0x20000008
 8001aac:	20000004 	.word	0x20000004

08001ab0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ab4:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_IncTick+0x20>)
 8001ab6:	781b      	ldrb	r3, [r3, #0]
 8001ab8:	461a      	mov	r2, r3
 8001aba:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <HAL_IncTick+0x24>)
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4413      	add	r3, r2
 8001ac0:	4a04      	ldr	r2, [pc, #16]	; (8001ad4 <HAL_IncTick+0x24>)
 8001ac2:	6013      	str	r3, [r2, #0]
}
 8001ac4:	bf00      	nop
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	20000008 	.word	0x20000008
 8001ad4:	20000a10 	.word	0x20000a10

08001ad8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return uwTick;
 8001adc:	4b03      	ldr	r3, [pc, #12]	; (8001aec <HAL_GetTick+0x14>)
 8001ade:	681b      	ldr	r3, [r3, #0]
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	20000a10 	.word	0x20000a10

08001af0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b084      	sub	sp, #16
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001af8:	f7ff ffee 	bl	8001ad8 <HAL_GetTick>
 8001afc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b08:	d005      	beq.n	8001b16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	; (8001b34 <HAL_Delay+0x44>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	461a      	mov	r2, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	4413      	add	r3, r2
 8001b14:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b16:	bf00      	nop
 8001b18:	f7ff ffde 	bl	8001ad8 <HAL_GetTick>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	68bb      	ldr	r3, [r7, #8]
 8001b20:	1ad3      	subs	r3, r2, r3
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	429a      	cmp	r2, r3
 8001b26:	d8f7      	bhi.n	8001b18 <HAL_Delay+0x28>
  {
  }
}
 8001b28:	bf00      	nop
 8001b2a:	bf00      	nop
 8001b2c:	3710      	adds	r7, #16
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	20000008 	.word	0x20000008

08001b38 <__NVIC_SetPriorityGrouping>:
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	f003 0307 	and.w	r3, r3, #7
 8001b46:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b48:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <__NVIC_SetPriorityGrouping+0x40>)
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b4e:	68ba      	ldr	r2, [r7, #8]
 8001b50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b54:	4013      	ands	r3, r2
 8001b56:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b60:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <__NVIC_SetPriorityGrouping+0x44>)
 8001b62:	4313      	orrs	r3, r2
 8001b64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b66:	4a04      	ldr	r2, [pc, #16]	; (8001b78 <__NVIC_SetPriorityGrouping+0x40>)
 8001b68:	68bb      	ldr	r3, [r7, #8]
 8001b6a:	60d3      	str	r3, [r2, #12]
}
 8001b6c:	bf00      	nop
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr
 8001b78:	e000ed00 	.word	0xe000ed00
 8001b7c:	05fa0000 	.word	0x05fa0000

08001b80 <__NVIC_GetPriorityGrouping>:
{
 8001b80:	b480      	push	{r7}
 8001b82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b84:	4b04      	ldr	r3, [pc, #16]	; (8001b98 <__NVIC_GetPriorityGrouping+0x18>)
 8001b86:	68db      	ldr	r3, [r3, #12]
 8001b88:	0a1b      	lsrs	r3, r3, #8
 8001b8a:	f003 0307 	and.w	r3, r3, #7
}
 8001b8e:	4618      	mov	r0, r3
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr
 8001b98:	e000ed00 	.word	0xe000ed00

08001b9c <__NVIC_SetPriority>:
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	6039      	str	r1, [r7, #0]
 8001ba6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ba8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	db0a      	blt.n	8001bc6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	b2da      	uxtb	r2, r3
 8001bb4:	490c      	ldr	r1, [pc, #48]	; (8001be8 <__NVIC_SetPriority+0x4c>)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	0112      	lsls	r2, r2, #4
 8001bbc:	b2d2      	uxtb	r2, r2
 8001bbe:	440b      	add	r3, r1
 8001bc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001bc4:	e00a      	b.n	8001bdc <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	4908      	ldr	r1, [pc, #32]	; (8001bec <__NVIC_SetPriority+0x50>)
 8001bcc:	79fb      	ldrb	r3, [r7, #7]
 8001bce:	f003 030f 	and.w	r3, r3, #15
 8001bd2:	3b04      	subs	r3, #4
 8001bd4:	0112      	lsls	r2, r2, #4
 8001bd6:	b2d2      	uxtb	r2, r2
 8001bd8:	440b      	add	r3, r1
 8001bda:	761a      	strb	r2, [r3, #24]
}
 8001bdc:	bf00      	nop
 8001bde:	370c      	adds	r7, #12
 8001be0:	46bd      	mov	sp, r7
 8001be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be6:	4770      	bx	lr
 8001be8:	e000e100 	.word	0xe000e100
 8001bec:	e000ed00 	.word	0xe000ed00

08001bf0 <NVIC_EncodePriority>:
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b089      	sub	sp, #36	; 0x24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	f003 0307 	and.w	r3, r3, #7
 8001c02:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c04:	69fb      	ldr	r3, [r7, #28]
 8001c06:	f1c3 0307 	rsb	r3, r3, #7
 8001c0a:	2b04      	cmp	r3, #4
 8001c0c:	bf28      	it	cs
 8001c0e:	2304      	movcs	r3, #4
 8001c10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	3304      	adds	r3, #4
 8001c16:	2b06      	cmp	r3, #6
 8001c18:	d902      	bls.n	8001c20 <NVIC_EncodePriority+0x30>
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	3b03      	subs	r3, #3
 8001c1e:	e000      	b.n	8001c22 <NVIC_EncodePriority+0x32>
 8001c20:	2300      	movs	r3, #0
 8001c22:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c24:	f04f 32ff 	mov.w	r2, #4294967295
 8001c28:	69bb      	ldr	r3, [r7, #24]
 8001c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2e:	43da      	mvns	r2, r3
 8001c30:	68bb      	ldr	r3, [r7, #8]
 8001c32:	401a      	ands	r2, r3
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c38:	f04f 31ff 	mov.w	r1, #4294967295
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c42:	43d9      	mvns	r1, r3
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c48:	4313      	orrs	r3, r2
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3724      	adds	r7, #36	; 0x24
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c54:	4770      	bx	lr
	...

08001c58 <SysTick_Config>:
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c68:	d301      	bcc.n	8001c6e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	e00f      	b.n	8001c8e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c6e:	4a0a      	ldr	r2, [pc, #40]	; (8001c98 <SysTick_Config+0x40>)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c76:	210f      	movs	r1, #15
 8001c78:	f04f 30ff 	mov.w	r0, #4294967295
 8001c7c:	f7ff ff8e 	bl	8001b9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c80:	4b05      	ldr	r3, [pc, #20]	; (8001c98 <SysTick_Config+0x40>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c86:	4b04      	ldr	r3, [pc, #16]	; (8001c98 <SysTick_Config+0x40>)
 8001c88:	2207      	movs	r2, #7
 8001c8a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3708      	adds	r7, #8
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	e000e010 	.word	0xe000e010

08001c9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ca4:	6878      	ldr	r0, [r7, #4]
 8001ca6:	f7ff ff47 	bl	8001b38 <__NVIC_SetPriorityGrouping>
}
 8001caa:	bf00      	nop
 8001cac:	3708      	adds	r7, #8
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b086      	sub	sp, #24
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	4603      	mov	r3, r0
 8001cba:	60b9      	str	r1, [r7, #8]
 8001cbc:	607a      	str	r2, [r7, #4]
 8001cbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cc4:	f7ff ff5c 	bl	8001b80 <__NVIC_GetPriorityGrouping>
 8001cc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cca:	687a      	ldr	r2, [r7, #4]
 8001ccc:	68b9      	ldr	r1, [r7, #8]
 8001cce:	6978      	ldr	r0, [r7, #20]
 8001cd0:	f7ff ff8e 	bl	8001bf0 <NVIC_EncodePriority>
 8001cd4:	4602      	mov	r2, r0
 8001cd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cda:	4611      	mov	r1, r2
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff ff5d 	bl	8001b9c <__NVIC_SetPriority>
}
 8001ce2:	bf00      	nop
 8001ce4:	3718      	adds	r7, #24
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}

08001cea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cea:	b580      	push	{r7, lr}
 8001cec:	b082      	sub	sp, #8
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cf2:	6878      	ldr	r0, [r7, #4]
 8001cf4:	f7ff ffb0 	bl	8001c58 <SysTick_Config>
 8001cf8:	4603      	mov	r3, r0
}
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	3708      	adds	r7, #8
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bd80      	pop	{r7, pc}
	...

08001d04 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b084      	sub	sp, #16
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d101      	bne.n	8001d16 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001d12:	2301      	movs	r3, #1
 8001d14:	e06a      	b.n	8001dec <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d106      	bne.n	8001d2e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2223      	movs	r2, #35	; 0x23
 8001d24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001d28:	6878      	ldr	r0, [r7, #4]
 8001d2a:	f7ff fb61 	bl	80013f0 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d2e:	4b31      	ldr	r3, [pc, #196]	; (8001df4 <HAL_ETH_Init+0xf0>)
 8001d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d32:	4a30      	ldr	r2, [pc, #192]	; (8001df4 <HAL_ETH_Init+0xf0>)
 8001d34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001d38:	6453      	str	r3, [r2, #68]	; 0x44
 8001d3a:	4b2e      	ldr	r3, [pc, #184]	; (8001df4 <HAL_ETH_Init+0xf0>)
 8001d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d42:	60bb      	str	r3, [r7, #8]
 8001d44:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001d46:	4b2c      	ldr	r3, [pc, #176]	; (8001df8 <HAL_ETH_Init+0xf4>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	4a2b      	ldr	r2, [pc, #172]	; (8001df8 <HAL_ETH_Init+0xf4>)
 8001d4c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001d50:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001d52:	4b29      	ldr	r3, [pc, #164]	; (8001df8 <HAL_ETH_Init+0xf4>)
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	4927      	ldr	r1, [pc, #156]	; (8001df8 <HAL_ETH_Init+0xf4>)
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001d60:	4b25      	ldr	r3, [pc, #148]	; (8001df8 <HAL_ETH_Init+0xf4>)
 8001d62:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	687a      	ldr	r2, [r7, #4]
 8001d70:	6812      	ldr	r2, [r2, #0]
 8001d72:	f043 0301 	orr.w	r3, r3, #1
 8001d76:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001d7a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d7c:	f7ff feac 	bl	8001ad8 <HAL_GetTick>
 8001d80:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001d82:	e011      	b.n	8001da8 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001d84:	f7ff fea8 	bl	8001ad8 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001d92:	d909      	bls.n	8001da8 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	2204      	movs	r2, #4
 8001d98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	22e0      	movs	r2, #224	; 0xe0
 8001da0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e021      	b.n	8001dec <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d1e4      	bne.n	8001d84 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001dba:	6878      	ldr	r0, [r7, #4]
 8001dbc:	f000 f958 	bl	8002070 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001dc0:	6878      	ldr	r0, [r7, #4]
 8001dc2:	f000 f9ff 	bl	80021c4 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f000 fa55 	bl	8002276 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	461a      	mov	r2, r3
 8001dd2:	2100      	movs	r1, #0
 8001dd4:	6878      	ldr	r0, [r7, #4]
 8001dd6:	f000 f9bd 	bl	8002154 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	2210      	movs	r2, #16
 8001de6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001dea:	2300      	movs	r3, #0
}
 8001dec:	4618      	mov	r0, r3
 8001dee:	3710      	adds	r7, #16
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bd80      	pop	{r7, pc}
 8001df4:	40023800 	.word	0x40023800
 8001df8:	40013800 	.word	0x40013800

08001dfc <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b084      	sub	sp, #16
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
 8001e04:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	4b51      	ldr	r3, [pc, #324]	; (8001f58 <ETH_SetMACConfig+0x15c>)
 8001e12:	4013      	ands	r3, r2
 8001e14:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	7c1b      	ldrb	r3, [r3, #16]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d102      	bne.n	8001e24 <ETH_SetMACConfig+0x28>
 8001e1e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001e22:	e000      	b.n	8001e26 <ETH_SetMACConfig+0x2a>
 8001e24:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	7c5b      	ldrb	r3, [r3, #17]
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d102      	bne.n	8001e34 <ETH_SetMACConfig+0x38>
 8001e2e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e32:	e000      	b.n	8001e36 <ETH_SetMACConfig+0x3a>
 8001e34:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001e36:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001e3c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	7fdb      	ldrb	r3, [r3, #31]
 8001e42:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001e44:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001e4a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	7f92      	ldrb	r2, [r2, #30]
 8001e50:	2a00      	cmp	r2, #0
 8001e52:	d102      	bne.n	8001e5a <ETH_SetMACConfig+0x5e>
 8001e54:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e58:	e000      	b.n	8001e5c <ETH_SetMACConfig+0x60>
 8001e5a:	2200      	movs	r2, #0
                        macconf->Speed |
 8001e5c:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	7f1b      	ldrb	r3, [r3, #28]
 8001e62:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001e64:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001e6a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	791b      	ldrb	r3, [r3, #4]
 8001e70:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001e72:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001e74:	683a      	ldr	r2, [r7, #0]
 8001e76:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001e7a:	2a00      	cmp	r2, #0
 8001e7c:	d102      	bne.n	8001e84 <ETH_SetMACConfig+0x88>
 8001e7e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e82:	e000      	b.n	8001e86 <ETH_SetMACConfig+0x8a>
 8001e84:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001e86:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	7bdb      	ldrb	r3, [r3, #15]
 8001e8c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001e8e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001e94:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001e9c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	68fa      	ldr	r2, [r7, #12]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001eb6:	2001      	movs	r0, #1
 8001eb8:	f7ff fe1a 	bl	8001af0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	68fa      	ldr	r2, [r7, #12]
 8001ec2:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	699b      	ldr	r3, [r3, #24]
 8001eca:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001ecc:	68fa      	ldr	r2, [r7, #12]
 8001ece:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001eda:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001edc:	683a      	ldr	r2, [r7, #0]
 8001ede:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001ee2:	2a00      	cmp	r2, #0
 8001ee4:	d101      	bne.n	8001eea <ETH_SetMACConfig+0xee>
 8001ee6:	2280      	movs	r2, #128	; 0x80
 8001ee8:	e000      	b.n	8001eec <ETH_SetMACConfig+0xf0>
 8001eea:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001eec:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001eee:	683b      	ldr	r3, [r7, #0]
 8001ef0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001ef2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001ef4:	683a      	ldr	r2, [r7, #0]
 8001ef6:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001efa:	2a01      	cmp	r2, #1
 8001efc:	d101      	bne.n	8001f02 <ETH_SetMACConfig+0x106>
 8001efe:	2208      	movs	r2, #8
 8001f00:	e000      	b.n	8001f04 <ETH_SetMACConfig+0x108>
 8001f02:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001f04:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001f06:	683a      	ldr	r2, [r7, #0]
 8001f08:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001f0c:	2a01      	cmp	r2, #1
 8001f0e:	d101      	bne.n	8001f14 <ETH_SetMACConfig+0x118>
 8001f10:	2204      	movs	r2, #4
 8001f12:	e000      	b.n	8001f16 <ETH_SetMACConfig+0x11a>
 8001f14:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001f16:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001f18:	683a      	ldr	r2, [r7, #0]
 8001f1a:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001f1e:	2a01      	cmp	r2, #1
 8001f20:	d101      	bne.n	8001f26 <ETH_SetMACConfig+0x12a>
 8001f22:	2202      	movs	r2, #2
 8001f24:	e000      	b.n	8001f28 <ETH_SetMACConfig+0x12c>
 8001f26:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001f28:	4313      	orrs	r3, r2
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	68fa      	ldr	r2, [r7, #12]
 8001f36:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	699b      	ldr	r3, [r3, #24]
 8001f3e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001f40:	2001      	movs	r0, #1
 8001f42:	f7ff fdd5 	bl	8001af0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68fa      	ldr	r2, [r7, #12]
 8001f4c:	619a      	str	r2, [r3, #24]
}
 8001f4e:	bf00      	nop
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	ff20810f 	.word	0xff20810f

08001f5c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	b084      	sub	sp, #16
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	4b3d      	ldr	r3, [pc, #244]	; (800206c <ETH_SetDMAConfig+0x110>)
 8001f76:	4013      	ands	r3, r2
 8001f78:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	7b1b      	ldrb	r3, [r3, #12]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d102      	bne.n	8001f88 <ETH_SetDMAConfig+0x2c>
 8001f82:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001f86:	e000      	b.n	8001f8a <ETH_SetDMAConfig+0x2e>
 8001f88:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	7b5b      	ldrb	r3, [r3, #13]
 8001f8e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001f90:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001f92:	683a      	ldr	r2, [r7, #0]
 8001f94:	7f52      	ldrb	r2, [r2, #29]
 8001f96:	2a00      	cmp	r2, #0
 8001f98:	d102      	bne.n	8001fa0 <ETH_SetDMAConfig+0x44>
 8001f9a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001f9e:	e000      	b.n	8001fa2 <ETH_SetDMAConfig+0x46>
 8001fa0:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001fa2:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	7b9b      	ldrb	r3, [r3, #14]
 8001fa8:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001faa:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001fb0:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	7f1b      	ldrb	r3, [r3, #28]
 8001fb6:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001fb8:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	7f9b      	ldrb	r3, [r3, #30]
 8001fbe:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001fc0:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001fc6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001fce:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	68fa      	ldr	r2, [r7, #12]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001ff2:	2001      	movs	r0, #1
 8001ff4:	f7ff fd7c 	bl	8001af0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002000:	461a      	mov	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	791b      	ldrb	r3, [r3, #4]
 800200a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002010:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002016:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800201c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002024:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002026:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800202c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800202e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002034:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	6812      	ldr	r2, [r2, #0]
 800203a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800203e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8002042:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002050:	2001      	movs	r0, #1
 8002052:	f7ff fd4d 	bl	8001af0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800205e:	461a      	mov	r2, r3
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6013      	str	r3, [r2, #0]
}
 8002064:	bf00      	nop
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	f8de3f23 	.word	0xf8de3f23

08002070 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b0a6      	sub	sp, #152	; 0x98
 8002074:	af00      	add	r7, sp, #0
 8002076:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8002078:	2301      	movs	r3, #1
 800207a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 800207e:	2301      	movs	r3, #1
 8002080:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8002084:	2300      	movs	r3, #0
 8002086:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8002088:	2300      	movs	r3, #0
 800208a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800208e:	2301      	movs	r3, #1
 8002090:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002094:	2300      	movs	r3, #0
 8002096:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800209a:	2301      	movs	r3, #1
 800209c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80020a0:	2300      	movs	r3, #0
 80020a2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80020a6:	2300      	movs	r3, #0
 80020a8:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80020ac:	2300      	movs	r3, #0
 80020ae:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80020b6:	2300      	movs	r3, #0
 80020b8:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80020ba:	2300      	movs	r3, #0
 80020bc:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80020c0:	2300      	movs	r3, #0
 80020c2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80020cc:	2300      	movs	r3, #0
 80020ce:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80020d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80020d6:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80020d8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80020dc:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80020de:	2300      	movs	r3, #0
 80020e0:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80020e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80020e8:	4619      	mov	r1, r3
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff fe86 	bl	8001dfc <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80020f0:	2301      	movs	r3, #1
 80020f2:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80020f4:	2301      	movs	r3, #1
 80020f6:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80020f8:	2301      	movs	r3, #1
 80020fa:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80020fe:	2301      	movs	r3, #1
 8002100:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002106:	2300      	movs	r3, #0
 8002108:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800210c:	2300      	movs	r3, #0
 800210e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002112:	2300      	movs	r3, #0
 8002114:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002116:	2301      	movs	r3, #1
 8002118:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800211c:	2301      	movs	r3, #1
 800211e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002120:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002124:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002126:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800212a:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800212c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002130:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8002132:	2301      	movs	r3, #1
 8002134:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002138:	2300      	movs	r3, #0
 800213a:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800213c:	2300      	movs	r3, #0
 800213e:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8002140:	f107 0308 	add.w	r3, r7, #8
 8002144:	4619      	mov	r1, r3
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	f7ff ff08 	bl	8001f5c <ETH_SetDMAConfig>
}
 800214c:	bf00      	nop
 800214e:	3798      	adds	r7, #152	; 0x98
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}

08002154 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002154:	b480      	push	{r7}
 8002156:	b087      	sub	sp, #28
 8002158:	af00      	add	r7, sp, #0
 800215a:	60f8      	str	r0, [r7, #12]
 800215c:	60b9      	str	r1, [r7, #8]
 800215e:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	3305      	adds	r3, #5
 8002164:	781b      	ldrb	r3, [r3, #0]
 8002166:	021b      	lsls	r3, r3, #8
 8002168:	687a      	ldr	r2, [r7, #4]
 800216a:	3204      	adds	r2, #4
 800216c:	7812      	ldrb	r2, [r2, #0]
 800216e:	4313      	orrs	r3, r2
 8002170:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8002172:	68ba      	ldr	r2, [r7, #8]
 8002174:	4b11      	ldr	r3, [pc, #68]	; (80021bc <ETH_MACAddressConfig+0x68>)
 8002176:	4413      	add	r3, r2
 8002178:	461a      	mov	r2, r3
 800217a:	697b      	ldr	r3, [r7, #20]
 800217c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	3303      	adds	r3, #3
 8002182:	781b      	ldrb	r3, [r3, #0]
 8002184:	061a      	lsls	r2, r3, #24
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3302      	adds	r3, #2
 800218a:	781b      	ldrb	r3, [r3, #0]
 800218c:	041b      	lsls	r3, r3, #16
 800218e:	431a      	orrs	r2, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	3301      	adds	r3, #1
 8002194:	781b      	ldrb	r3, [r3, #0]
 8002196:	021b      	lsls	r3, r3, #8
 8002198:	4313      	orrs	r3, r2
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	7812      	ldrb	r2, [r2, #0]
 800219e:	4313      	orrs	r3, r2
 80021a0:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <ETH_MACAddressConfig+0x6c>)
 80021a6:	4413      	add	r3, r2
 80021a8:	461a      	mov	r2, r3
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	6013      	str	r3, [r2, #0]
}
 80021ae:	bf00      	nop
 80021b0:	371c      	adds	r7, #28
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	40028040 	.word	0x40028040
 80021c0:	40028044 	.word	0x40028044

080021c4 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80021cc:	2300      	movs	r3, #0
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	e03e      	b.n	8002250 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68d9      	ldr	r1, [r3, #12]
 80021d6:	68fa      	ldr	r2, [r7, #12]
 80021d8:	4613      	mov	r3, r2
 80021da:	009b      	lsls	r3, r3, #2
 80021dc:	4413      	add	r3, r2
 80021de:	00db      	lsls	r3, r3, #3
 80021e0:	440b      	add	r3, r1
 80021e2:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80021e4:	68bb      	ldr	r3, [r7, #8]
 80021e6:	2200      	movs	r2, #0
 80021e8:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	2200      	movs	r2, #0
 80021ee:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80021f6:	68bb      	ldr	r3, [r7, #8]
 80021f8:	2200      	movs	r2, #0
 80021fa:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80021fc:	68b9      	ldr	r1, [r7, #8]
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	3206      	adds	r2, #6
 8002204:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d80c      	bhi.n	8002234 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68d9      	ldr	r1, [r3, #12]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	1c5a      	adds	r2, r3, #1
 8002222:	4613      	mov	r3, r2
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	4413      	add	r3, r2
 8002228:	00db      	lsls	r3, r3, #3
 800222a:	440b      	add	r3, r1
 800222c:	461a      	mov	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	60da      	str	r2, [r3, #12]
 8002232:	e004      	b.n	800223e <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	461a      	mov	r2, r3
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	3301      	adds	r3, #1
 800224e:	60fb      	str	r3, [r7, #12]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	2b03      	cmp	r3, #3
 8002254:	d9bd      	bls.n	80021d2 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2200      	movs	r2, #0
 800225a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	68da      	ldr	r2, [r3, #12]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002268:	611a      	str	r2, [r3, #16]
}
 800226a:	bf00      	nop
 800226c:	3714      	adds	r7, #20
 800226e:	46bd      	mov	sp, r7
 8002270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002274:	4770      	bx	lr

08002276 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8002276:	b480      	push	{r7}
 8002278:	b085      	sub	sp, #20
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800227e:	2300      	movs	r3, #0
 8002280:	60fb      	str	r3, [r7, #12]
 8002282:	e046      	b.n	8002312 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6919      	ldr	r1, [r3, #16]
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4613      	mov	r3, r2
 800228c:	009b      	lsls	r3, r3, #2
 800228e:	4413      	add	r3, r2
 8002290:	00db      	lsls	r3, r3, #3
 8002292:	440b      	add	r3, r1
 8002294:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	2200      	movs	r2, #0
 800229a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	2200      	movs	r2, #0
 80022a0:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80022a2:	68bb      	ldr	r3, [r7, #8]
 80022a4:	2200      	movs	r2, #0
 80022a6:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	2200      	movs	r2, #0
 80022ac:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	2200      	movs	r2, #0
 80022b2:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	2200      	movs	r2, #0
 80022b8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80022c0:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 80022c2:	68bb      	ldr	r3, [r7, #8]
 80022c4:	f244 52f8 	movw	r2, #17912	; 0x45f8
 80022c8:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80022d2:	68bb      	ldr	r3, [r7, #8]
 80022d4:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 80022d6:	68b9      	ldr	r1, [r7, #8]
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	3212      	adds	r2, #18
 80022de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	2b02      	cmp	r3, #2
 80022e6:	d80c      	bhi.n	8002302 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6919      	ldr	r1, [r3, #16]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	1c5a      	adds	r2, r3, #1
 80022f0:	4613      	mov	r3, r2
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	4413      	add	r3, r2
 80022f6:	00db      	lsls	r3, r3, #3
 80022f8:	440b      	add	r3, r1
 80022fa:	461a      	mov	r2, r3
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	60da      	str	r2, [r3, #12]
 8002300:	e004      	b.n	800230c <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	691b      	ldr	r3, [r3, #16]
 8002306:	461a      	mov	r2, r3
 8002308:	68bb      	ldr	r3, [r7, #8]
 800230a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	3301      	adds	r3, #1
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2b03      	cmp	r3, #3
 8002316:	d9b5      	bls.n	8002284 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2200      	movs	r2, #0
 800231c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2200      	movs	r2, #0
 8002334:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	691a      	ldr	r2, [r3, #16]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8002342:	60da      	str	r2, [r3, #12]
}
 8002344:	bf00      	nop
 8002346:	3714      	adds	r7, #20
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002350:	b480      	push	{r7}
 8002352:	b089      	sub	sp, #36	; 0x24
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
 8002358:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800235a:	2300      	movs	r3, #0
 800235c:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8002362:	2300      	movs	r3, #0
 8002364:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8002366:	2300      	movs	r3, #0
 8002368:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800236a:	2300      	movs	r3, #0
 800236c:	61fb      	str	r3, [r7, #28]
 800236e:	e175      	b.n	800265c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8002370:	2201      	movs	r2, #1
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	fa02 f303 	lsl.w	r3, r2, r3
 8002378:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	697a      	ldr	r2, [r7, #20]
 8002380:	4013      	ands	r3, r2
 8002382:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002384:	693a      	ldr	r2, [r7, #16]
 8002386:	697b      	ldr	r3, [r7, #20]
 8002388:	429a      	cmp	r2, r3
 800238a:	f040 8164 	bne.w	8002656 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f003 0303 	and.w	r3, r3, #3
 8002396:	2b01      	cmp	r3, #1
 8002398:	d005      	beq.n	80023a6 <HAL_GPIO_Init+0x56>
 800239a:	683b      	ldr	r3, [r7, #0]
 800239c:	685b      	ldr	r3, [r3, #4]
 800239e:	f003 0303 	and.w	r3, r3, #3
 80023a2:	2b02      	cmp	r3, #2
 80023a4:	d130      	bne.n	8002408 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	689b      	ldr	r3, [r3, #8]
 80023aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80023ac:	69fb      	ldr	r3, [r7, #28]
 80023ae:	005b      	lsls	r3, r3, #1
 80023b0:	2203      	movs	r2, #3
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43db      	mvns	r3, r3
 80023b8:	69ba      	ldr	r2, [r7, #24]
 80023ba:	4013      	ands	r3, r2
 80023bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	68da      	ldr	r2, [r3, #12]
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	fa02 f303 	lsl.w	r3, r2, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	69ba      	ldr	r2, [r7, #24]
 80023d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023dc:	2201      	movs	r2, #1
 80023de:	69fb      	ldr	r3, [r7, #28]
 80023e0:	fa02 f303 	lsl.w	r3, r2, r3
 80023e4:	43db      	mvns	r3, r3
 80023e6:	69ba      	ldr	r2, [r7, #24]
 80023e8:	4013      	ands	r3, r2
 80023ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	091b      	lsrs	r3, r3, #4
 80023f2:	f003 0201 	and.w	r2, r3, #1
 80023f6:	69fb      	ldr	r3, [r7, #28]
 80023f8:	fa02 f303 	lsl.w	r3, r2, r3
 80023fc:	69ba      	ldr	r2, [r7, #24]
 80023fe:	4313      	orrs	r3, r2
 8002400:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f003 0303 	and.w	r3, r3, #3
 8002410:	2b03      	cmp	r3, #3
 8002412:	d017      	beq.n	8002444 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800241a:	69fb      	ldr	r3, [r7, #28]
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	2203      	movs	r2, #3
 8002420:	fa02 f303 	lsl.w	r3, r2, r3
 8002424:	43db      	mvns	r3, r3
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	4013      	ands	r3, r2
 800242a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	69fb      	ldr	r3, [r7, #28]
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	69ba      	ldr	r2, [r7, #24]
 800243a:	4313      	orrs	r3, r2
 800243c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	69ba      	ldr	r2, [r7, #24]
 8002442:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f003 0303 	and.w	r3, r3, #3
 800244c:	2b02      	cmp	r3, #2
 800244e:	d123      	bne.n	8002498 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002450:	69fb      	ldr	r3, [r7, #28]
 8002452:	08da      	lsrs	r2, r3, #3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	3208      	adds	r2, #8
 8002458:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800245c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800245e:	69fb      	ldr	r3, [r7, #28]
 8002460:	f003 0307 	and.w	r3, r3, #7
 8002464:	009b      	lsls	r3, r3, #2
 8002466:	220f      	movs	r2, #15
 8002468:	fa02 f303 	lsl.w	r3, r2, r3
 800246c:	43db      	mvns	r3, r3
 800246e:	69ba      	ldr	r2, [r7, #24]
 8002470:	4013      	ands	r3, r2
 8002472:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	691a      	ldr	r2, [r3, #16]
 8002478:	69fb      	ldr	r3, [r7, #28]
 800247a:	f003 0307 	and.w	r3, r3, #7
 800247e:	009b      	lsls	r3, r3, #2
 8002480:	fa02 f303 	lsl.w	r3, r2, r3
 8002484:	69ba      	ldr	r2, [r7, #24]
 8002486:	4313      	orrs	r3, r2
 8002488:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	08da      	lsrs	r2, r3, #3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	3208      	adds	r2, #8
 8002492:	69b9      	ldr	r1, [r7, #24]
 8002494:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800249e:	69fb      	ldr	r3, [r7, #28]
 80024a0:	005b      	lsls	r3, r3, #1
 80024a2:	2203      	movs	r2, #3
 80024a4:	fa02 f303 	lsl.w	r3, r2, r3
 80024a8:	43db      	mvns	r3, r3
 80024aa:	69ba      	ldr	r2, [r7, #24]
 80024ac:	4013      	ands	r3, r2
 80024ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80024b0:	683b      	ldr	r3, [r7, #0]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	f003 0203 	and.w	r2, r3, #3
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	69ba      	ldr	r2, [r7, #24]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	69ba      	ldr	r2, [r7, #24]
 80024ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80024cc:	683b      	ldr	r3, [r7, #0]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	f000 80be 	beq.w	8002656 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024da:	4b66      	ldr	r3, [pc, #408]	; (8002674 <HAL_GPIO_Init+0x324>)
 80024dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024de:	4a65      	ldr	r2, [pc, #404]	; (8002674 <HAL_GPIO_Init+0x324>)
 80024e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024e4:	6453      	str	r3, [r2, #68]	; 0x44
 80024e6:	4b63      	ldr	r3, [pc, #396]	; (8002674 <HAL_GPIO_Init+0x324>)
 80024e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024ee:	60fb      	str	r3, [r7, #12]
 80024f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80024f2:	4a61      	ldr	r2, [pc, #388]	; (8002678 <HAL_GPIO_Init+0x328>)
 80024f4:	69fb      	ldr	r3, [r7, #28]
 80024f6:	089b      	lsrs	r3, r3, #2
 80024f8:	3302      	adds	r3, #2
 80024fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002500:	69fb      	ldr	r3, [r7, #28]
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	220f      	movs	r2, #15
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	43db      	mvns	r3, r3
 8002510:	69ba      	ldr	r2, [r7, #24]
 8002512:	4013      	ands	r3, r2
 8002514:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a58      	ldr	r2, [pc, #352]	; (800267c <HAL_GPIO_Init+0x32c>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d037      	beq.n	800258e <HAL_GPIO_Init+0x23e>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	4a57      	ldr	r2, [pc, #348]	; (8002680 <HAL_GPIO_Init+0x330>)
 8002522:	4293      	cmp	r3, r2
 8002524:	d031      	beq.n	800258a <HAL_GPIO_Init+0x23a>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	4a56      	ldr	r2, [pc, #344]	; (8002684 <HAL_GPIO_Init+0x334>)
 800252a:	4293      	cmp	r3, r2
 800252c:	d02b      	beq.n	8002586 <HAL_GPIO_Init+0x236>
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	4a55      	ldr	r2, [pc, #340]	; (8002688 <HAL_GPIO_Init+0x338>)
 8002532:	4293      	cmp	r3, r2
 8002534:	d025      	beq.n	8002582 <HAL_GPIO_Init+0x232>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	4a54      	ldr	r2, [pc, #336]	; (800268c <HAL_GPIO_Init+0x33c>)
 800253a:	4293      	cmp	r3, r2
 800253c:	d01f      	beq.n	800257e <HAL_GPIO_Init+0x22e>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	4a53      	ldr	r2, [pc, #332]	; (8002690 <HAL_GPIO_Init+0x340>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d019      	beq.n	800257a <HAL_GPIO_Init+0x22a>
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a52      	ldr	r2, [pc, #328]	; (8002694 <HAL_GPIO_Init+0x344>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d013      	beq.n	8002576 <HAL_GPIO_Init+0x226>
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	4a51      	ldr	r2, [pc, #324]	; (8002698 <HAL_GPIO_Init+0x348>)
 8002552:	4293      	cmp	r3, r2
 8002554:	d00d      	beq.n	8002572 <HAL_GPIO_Init+0x222>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	4a50      	ldr	r2, [pc, #320]	; (800269c <HAL_GPIO_Init+0x34c>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d007      	beq.n	800256e <HAL_GPIO_Init+0x21e>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	4a4f      	ldr	r2, [pc, #316]	; (80026a0 <HAL_GPIO_Init+0x350>)
 8002562:	4293      	cmp	r3, r2
 8002564:	d101      	bne.n	800256a <HAL_GPIO_Init+0x21a>
 8002566:	2309      	movs	r3, #9
 8002568:	e012      	b.n	8002590 <HAL_GPIO_Init+0x240>
 800256a:	230a      	movs	r3, #10
 800256c:	e010      	b.n	8002590 <HAL_GPIO_Init+0x240>
 800256e:	2308      	movs	r3, #8
 8002570:	e00e      	b.n	8002590 <HAL_GPIO_Init+0x240>
 8002572:	2307      	movs	r3, #7
 8002574:	e00c      	b.n	8002590 <HAL_GPIO_Init+0x240>
 8002576:	2306      	movs	r3, #6
 8002578:	e00a      	b.n	8002590 <HAL_GPIO_Init+0x240>
 800257a:	2305      	movs	r3, #5
 800257c:	e008      	b.n	8002590 <HAL_GPIO_Init+0x240>
 800257e:	2304      	movs	r3, #4
 8002580:	e006      	b.n	8002590 <HAL_GPIO_Init+0x240>
 8002582:	2303      	movs	r3, #3
 8002584:	e004      	b.n	8002590 <HAL_GPIO_Init+0x240>
 8002586:	2302      	movs	r3, #2
 8002588:	e002      	b.n	8002590 <HAL_GPIO_Init+0x240>
 800258a:	2301      	movs	r3, #1
 800258c:	e000      	b.n	8002590 <HAL_GPIO_Init+0x240>
 800258e:	2300      	movs	r3, #0
 8002590:	69fa      	ldr	r2, [r7, #28]
 8002592:	f002 0203 	and.w	r2, r2, #3
 8002596:	0092      	lsls	r2, r2, #2
 8002598:	4093      	lsls	r3, r2
 800259a:	69ba      	ldr	r2, [r7, #24]
 800259c:	4313      	orrs	r3, r2
 800259e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80025a0:	4935      	ldr	r1, [pc, #212]	; (8002678 <HAL_GPIO_Init+0x328>)
 80025a2:	69fb      	ldr	r3, [r7, #28]
 80025a4:	089b      	lsrs	r3, r3, #2
 80025a6:	3302      	adds	r3, #2
 80025a8:	69ba      	ldr	r2, [r7, #24]
 80025aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025ae:	4b3d      	ldr	r3, [pc, #244]	; (80026a4 <HAL_GPIO_Init+0x354>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	43db      	mvns	r3, r3
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	4013      	ands	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d003      	beq.n	80025d2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025d2:	4a34      	ldr	r2, [pc, #208]	; (80026a4 <HAL_GPIO_Init+0x354>)
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025d8:	4b32      	ldr	r3, [pc, #200]	; (80026a4 <HAL_GPIO_Init+0x354>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025fc:	4a29      	ldr	r2, [pc, #164]	; (80026a4 <HAL_GPIO_Init+0x354>)
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002602:	4b28      	ldr	r3, [pc, #160]	; (80026a4 <HAL_GPIO_Init+0x354>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	43db      	mvns	r3, r3
 800260c:	69ba      	ldr	r2, [r7, #24]
 800260e:	4013      	ands	r3, r2
 8002610:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800261a:	2b00      	cmp	r3, #0
 800261c:	d003      	beq.n	8002626 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	693b      	ldr	r3, [r7, #16]
 8002622:	4313      	orrs	r3, r2
 8002624:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002626:	4a1f      	ldr	r2, [pc, #124]	; (80026a4 <HAL_GPIO_Init+0x354>)
 8002628:	69bb      	ldr	r3, [r7, #24]
 800262a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800262c:	4b1d      	ldr	r3, [pc, #116]	; (80026a4 <HAL_GPIO_Init+0x354>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002632:	693b      	ldr	r3, [r7, #16]
 8002634:	43db      	mvns	r3, r3
 8002636:	69ba      	ldr	r2, [r7, #24]
 8002638:	4013      	ands	r3, r2
 800263a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d003      	beq.n	8002650 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	4313      	orrs	r3, r2
 800264e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002650:	4a14      	ldr	r2, [pc, #80]	; (80026a4 <HAL_GPIO_Init+0x354>)
 8002652:	69bb      	ldr	r3, [r7, #24]
 8002654:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8002656:	69fb      	ldr	r3, [r7, #28]
 8002658:	3301      	adds	r3, #1
 800265a:	61fb      	str	r3, [r7, #28]
 800265c:	69fb      	ldr	r3, [r7, #28]
 800265e:	2b0f      	cmp	r3, #15
 8002660:	f67f ae86 	bls.w	8002370 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8002664:	bf00      	nop
 8002666:	bf00      	nop
 8002668:	3724      	adds	r7, #36	; 0x24
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	40023800 	.word	0x40023800
 8002678:	40013800 	.word	0x40013800
 800267c:	40020000 	.word	0x40020000
 8002680:	40020400 	.word	0x40020400
 8002684:	40020800 	.word	0x40020800
 8002688:	40020c00 	.word	0x40020c00
 800268c:	40021000 	.word	0x40021000
 8002690:	40021400 	.word	0x40021400
 8002694:	40021800 	.word	0x40021800
 8002698:	40021c00 	.word	0x40021c00
 800269c:	40022000 	.word	0x40022000
 80026a0:	40022400 	.word	0x40022400
 80026a4:	40013c00 	.word	0x40013c00

080026a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80026a8:	b480      	push	{r7}
 80026aa:	b083      	sub	sp, #12
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]
 80026b0:	460b      	mov	r3, r1
 80026b2:	807b      	strh	r3, [r7, #2]
 80026b4:	4613      	mov	r3, r2
 80026b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80026b8:	787b      	ldrb	r3, [r7, #1]
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d003      	beq.n	80026c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026be:	887a      	ldrh	r2, [r7, #2]
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80026c4:	e003      	b.n	80026ce <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80026c6:	887b      	ldrh	r3, [r7, #2]
 80026c8:	041a      	lsls	r2, r3, #16
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	619a      	str	r2, [r3, #24]
}
 80026ce:	bf00      	nop
 80026d0:	370c      	adds	r7, #12
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr

080026da <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80026da:	b480      	push	{r7}
 80026dc:	b085      	sub	sp, #20
 80026de:	af00      	add	r7, sp, #0
 80026e0:	6078      	str	r0, [r7, #4]
 80026e2:	460b      	mov	r3, r1
 80026e4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026ec:	887a      	ldrh	r2, [r7, #2]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	4013      	ands	r3, r2
 80026f2:	041a      	lsls	r2, r3, #16
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	43d9      	mvns	r1, r3
 80026f8:	887b      	ldrh	r3, [r7, #2]
 80026fa:	400b      	ands	r3, r1
 80026fc:	431a      	orrs	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	619a      	str	r2, [r3, #24]
}
 8002702:	bf00      	nop
 8002704:	3714      	adds	r7, #20
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
	...

08002710 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	b082      	sub	sp, #8
 8002714:	af00      	add	r7, sp, #0
 8002716:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2b00      	cmp	r3, #0
 800271c:	d101      	bne.n	8002722 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800271e:	2301      	movs	r3, #1
 8002720:	e07f      	b.n	8002822 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002728:	b2db      	uxtb	r3, r3
 800272a:	2b00      	cmp	r3, #0
 800272c:	d106      	bne.n	800273c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2200      	movs	r2, #0
 8002732:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7fe ff12 	bl	8001560 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	2224      	movs	r2, #36	; 0x24
 8002740:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	681a      	ldr	r2, [r3, #0]
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f022 0201 	bic.w	r2, r2, #1
 8002752:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685a      	ldr	r2, [r3, #4]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002760:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002770:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	68db      	ldr	r3, [r3, #12]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d107      	bne.n	800278a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	689a      	ldr	r2, [r3, #8]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	e006      	b.n	8002798 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	689a      	ldr	r2, [r3, #8]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002796:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	2b02      	cmp	r3, #2
 800279e:	d104      	bne.n	80027aa <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80027a8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6859      	ldr	r1, [r3, #4]
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4b1d      	ldr	r3, [pc, #116]	; (800282c <HAL_I2C_Init+0x11c>)
 80027b6:	430b      	orrs	r3, r1
 80027b8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68da      	ldr	r2, [r3, #12]
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80027c8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	691a      	ldr	r2, [r3, #16]
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	695b      	ldr	r3, [r3, #20]
 80027d2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	699b      	ldr	r3, [r3, #24]
 80027da:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	430a      	orrs	r2, r1
 80027e2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	69d9      	ldr	r1, [r3, #28]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	6a1a      	ldr	r2, [r3, #32]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	430a      	orrs	r2, r1
 80027f2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f042 0201 	orr.w	r2, r2, #1
 8002802:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2220      	movs	r2, #32
 800280e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002820:	2300      	movs	r3, #0
}
 8002822:	4618      	mov	r0, r3
 8002824:	3708      	adds	r7, #8
 8002826:	46bd      	mov	sp, r7
 8002828:	bd80      	pop	{r7, pc}
 800282a:	bf00      	nop
 800282c:	02008000 	.word	0x02008000

08002830 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
 8002838:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002840:	b2db      	uxtb	r3, r3
 8002842:	2b20      	cmp	r3, #32
 8002844:	d138      	bne.n	80028b8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800284c:	2b01      	cmp	r3, #1
 800284e:	d101      	bne.n	8002854 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002850:	2302      	movs	r3, #2
 8002852:	e032      	b.n	80028ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2201      	movs	r2, #1
 8002858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	2224      	movs	r2, #36	; 0x24
 8002860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f022 0201 	bic.w	r2, r2, #1
 8002872:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002882:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6819      	ldr	r1, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	683a      	ldr	r2, [r7, #0]
 8002890:	430a      	orrs	r2, r1
 8002892:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	681a      	ldr	r2, [r3, #0]
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f042 0201 	orr.w	r2, r2, #1
 80028a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2220      	movs	r2, #32
 80028a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2200      	movs	r2, #0
 80028b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80028b4:	2300      	movs	r3, #0
 80028b6:	e000      	b.n	80028ba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80028b8:	2302      	movs	r3, #2
  }
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	370c      	adds	r7, #12
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr

080028c6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80028c6:	b480      	push	{r7}
 80028c8:	b085      	sub	sp, #20
 80028ca:	af00      	add	r7, sp, #0
 80028cc:	6078      	str	r0, [r7, #4]
 80028ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80028d6:	b2db      	uxtb	r3, r3
 80028d8:	2b20      	cmp	r3, #32
 80028da:	d139      	bne.n	8002950 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d101      	bne.n	80028ea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80028e6:	2302      	movs	r3, #2
 80028e8:	e033      	b.n	8002952 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2201      	movs	r2, #1
 80028ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2224      	movs	r2, #36	; 0x24
 80028f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	f022 0201 	bic.w	r2, r2, #1
 8002908:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002918:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	021b      	lsls	r3, r3, #8
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	4313      	orrs	r3, r2
 8002922:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f042 0201 	orr.w	r2, r2, #1
 800293a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800294c:	2300      	movs	r3, #0
 800294e:	e000      	b.n	8002952 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002950:	2302      	movs	r3, #2
  }
}
 8002952:	4618      	mov	r0, r3
 8002954:	3714      	adds	r7, #20
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr

0800295e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800295e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002960:	b08f      	sub	sp, #60	; 0x3c
 8002962:	af0a      	add	r7, sp, #40	; 0x28
 8002964:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d101      	bne.n	8002970 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e116      	b.n	8002b9e <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800297c:	b2db      	uxtb	r3, r3
 800297e:	2b00      	cmp	r3, #0
 8002980:	d106      	bne.n	8002990 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800298a:	6878      	ldr	r0, [r7, #4]
 800298c:	f7fe fea8 	bl	80016e0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2203      	movs	r2, #3
 8002994:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002998:	68bb      	ldr	r3, [r7, #8]
 800299a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800299c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d102      	bne.n	80029aa <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4618      	mov	r0, r3
 80029b0:	f001 fe92 	bl	80046d8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	603b      	str	r3, [r7, #0]
 80029ba:	687e      	ldr	r6, [r7, #4]
 80029bc:	466d      	mov	r5, sp
 80029be:	f106 0410 	add.w	r4, r6, #16
 80029c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029c6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80029c8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80029ca:	e894 0003 	ldmia.w	r4, {r0, r1}
 80029ce:	e885 0003 	stmia.w	r5, {r0, r1}
 80029d2:	1d33      	adds	r3, r6, #4
 80029d4:	cb0e      	ldmia	r3, {r1, r2, r3}
 80029d6:	6838      	ldr	r0, [r7, #0]
 80029d8:	f001 fe26 	bl	8004628 <USB_CoreInit>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d005      	beq.n	80029ee <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2202      	movs	r2, #2
 80029e6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e0d7      	b.n	8002b9e <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	2100      	movs	r1, #0
 80029f4:	4618      	mov	r0, r3
 80029f6:	f001 fe80 	bl	80046fa <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80029fa:	2300      	movs	r3, #0
 80029fc:	73fb      	strb	r3, [r7, #15]
 80029fe:	e04a      	b.n	8002a96 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a00:	7bfa      	ldrb	r2, [r7, #15]
 8002a02:	6879      	ldr	r1, [r7, #4]
 8002a04:	4613      	mov	r3, r2
 8002a06:	00db      	lsls	r3, r3, #3
 8002a08:	4413      	add	r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	440b      	add	r3, r1
 8002a0e:	333d      	adds	r3, #61	; 0x3d
 8002a10:	2201      	movs	r2, #1
 8002a12:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002a14:	7bfa      	ldrb	r2, [r7, #15]
 8002a16:	6879      	ldr	r1, [r7, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	00db      	lsls	r3, r3, #3
 8002a1c:	4413      	add	r3, r2
 8002a1e:	009b      	lsls	r3, r3, #2
 8002a20:	440b      	add	r3, r1
 8002a22:	333c      	adds	r3, #60	; 0x3c
 8002a24:	7bfa      	ldrb	r2, [r7, #15]
 8002a26:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002a28:	7bfa      	ldrb	r2, [r7, #15]
 8002a2a:	7bfb      	ldrb	r3, [r7, #15]
 8002a2c:	b298      	uxth	r0, r3
 8002a2e:	6879      	ldr	r1, [r7, #4]
 8002a30:	4613      	mov	r3, r2
 8002a32:	00db      	lsls	r3, r3, #3
 8002a34:	4413      	add	r3, r2
 8002a36:	009b      	lsls	r3, r3, #2
 8002a38:	440b      	add	r3, r1
 8002a3a:	3344      	adds	r3, #68	; 0x44
 8002a3c:	4602      	mov	r2, r0
 8002a3e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002a40:	7bfa      	ldrb	r2, [r7, #15]
 8002a42:	6879      	ldr	r1, [r7, #4]
 8002a44:	4613      	mov	r3, r2
 8002a46:	00db      	lsls	r3, r3, #3
 8002a48:	4413      	add	r3, r2
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	3340      	adds	r3, #64	; 0x40
 8002a50:	2200      	movs	r2, #0
 8002a52:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002a54:	7bfa      	ldrb	r2, [r7, #15]
 8002a56:	6879      	ldr	r1, [r7, #4]
 8002a58:	4613      	mov	r3, r2
 8002a5a:	00db      	lsls	r3, r3, #3
 8002a5c:	4413      	add	r3, r2
 8002a5e:	009b      	lsls	r3, r3, #2
 8002a60:	440b      	add	r3, r1
 8002a62:	3348      	adds	r3, #72	; 0x48
 8002a64:	2200      	movs	r2, #0
 8002a66:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002a68:	7bfa      	ldrb	r2, [r7, #15]
 8002a6a:	6879      	ldr	r1, [r7, #4]
 8002a6c:	4613      	mov	r3, r2
 8002a6e:	00db      	lsls	r3, r3, #3
 8002a70:	4413      	add	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	334c      	adds	r3, #76	; 0x4c
 8002a78:	2200      	movs	r2, #0
 8002a7a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002a7c:	7bfa      	ldrb	r2, [r7, #15]
 8002a7e:	6879      	ldr	r1, [r7, #4]
 8002a80:	4613      	mov	r3, r2
 8002a82:	00db      	lsls	r3, r3, #3
 8002a84:	4413      	add	r3, r2
 8002a86:	009b      	lsls	r3, r3, #2
 8002a88:	440b      	add	r3, r1
 8002a8a:	3354      	adds	r3, #84	; 0x54
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a90:	7bfb      	ldrb	r3, [r7, #15]
 8002a92:	3301      	adds	r3, #1
 8002a94:	73fb      	strb	r3, [r7, #15]
 8002a96:	7bfa      	ldrb	r2, [r7, #15]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d3af      	bcc.n	8002a00 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	73fb      	strb	r3, [r7, #15]
 8002aa4:	e044      	b.n	8002b30 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002aa6:	7bfa      	ldrb	r2, [r7, #15]
 8002aa8:	6879      	ldr	r1, [r7, #4]
 8002aaa:	4613      	mov	r3, r2
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	4413      	add	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	440b      	add	r3, r1
 8002ab4:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002ab8:	2200      	movs	r2, #0
 8002aba:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002abc:	7bfa      	ldrb	r2, [r7, #15]
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	4613      	mov	r3, r2
 8002ac2:	00db      	lsls	r3, r3, #3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	440b      	add	r3, r1
 8002aca:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002ace:	7bfa      	ldrb	r2, [r7, #15]
 8002ad0:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002ad2:	7bfa      	ldrb	r2, [r7, #15]
 8002ad4:	6879      	ldr	r1, [r7, #4]
 8002ad6:	4613      	mov	r3, r2
 8002ad8:	00db      	lsls	r3, r3, #3
 8002ada:	4413      	add	r3, r2
 8002adc:	009b      	lsls	r3, r3, #2
 8002ade:	440b      	add	r3, r1
 8002ae0:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002ae8:	7bfa      	ldrb	r2, [r7, #15]
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	4613      	mov	r3, r2
 8002aee:	00db      	lsls	r3, r3, #3
 8002af0:	4413      	add	r3, r2
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	440b      	add	r3, r1
 8002af6:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002afa:	2200      	movs	r2, #0
 8002afc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002afe:	7bfa      	ldrb	r2, [r7, #15]
 8002b00:	6879      	ldr	r1, [r7, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	00db      	lsls	r3, r3, #3
 8002b06:	4413      	add	r3, r2
 8002b08:	009b      	lsls	r3, r3, #2
 8002b0a:	440b      	add	r3, r1
 8002b0c:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002b10:	2200      	movs	r2, #0
 8002b12:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002b14:	7bfa      	ldrb	r2, [r7, #15]
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	4413      	add	r3, r2
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	440b      	add	r3, r1
 8002b22:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b2a:	7bfb      	ldrb	r3, [r7, #15]
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	73fb      	strb	r3, [r7, #15]
 8002b30:	7bfa      	ldrb	r2, [r7, #15]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	429a      	cmp	r2, r3
 8002b38:	d3b5      	bcc.n	8002aa6 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	603b      	str	r3, [r7, #0]
 8002b40:	687e      	ldr	r6, [r7, #4]
 8002b42:	466d      	mov	r5, sp
 8002b44:	f106 0410 	add.w	r4, r6, #16
 8002b48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b4c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002b4e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002b50:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002b54:	e885 0003 	stmia.w	r5, {r0, r1}
 8002b58:	1d33      	adds	r3, r6, #4
 8002b5a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b5c:	6838      	ldr	r0, [r7, #0]
 8002b5e:	f001 fe19 	bl	8004794 <USB_DevInit>
 8002b62:	4603      	mov	r3, r0
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d005      	beq.n	8002b74 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2202      	movs	r2, #2
 8002b6c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e014      	b.n	8002b9e <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2200      	movs	r2, #0
 8002b78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d102      	bne.n	8002b92 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 f80b 	bl	8002ba8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	4618      	mov	r0, r3
 8002b98:	f001 ffd7 	bl	8004b4a <USB_DevDisconnect>

  return HAL_OK;
 8002b9c:	2300      	movs	r3, #0
}
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	3714      	adds	r7, #20
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002ba8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b085      	sub	sp, #20
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2201      	movs	r2, #1
 8002bba:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	699b      	ldr	r3, [r3, #24]
 8002bca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002bd6:	4b05      	ldr	r3, [pc, #20]	; (8002bec <HAL_PCDEx_ActivateLPM+0x44>)
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	68fa      	ldr	r2, [r7, #12]
 8002bdc:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8002bde:	2300      	movs	r3, #0
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3714      	adds	r7, #20
 8002be4:	46bd      	mov	sp, r7
 8002be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bea:	4770      	bx	lr
 8002bec:	10000003 	.word	0x10000003

08002bf0 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002bf4:	4b05      	ldr	r3, [pc, #20]	; (8002c0c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a04      	ldr	r2, [pc, #16]	; (8002c0c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bfe:	6013      	str	r3, [r2, #0]
}
 8002c00:	bf00      	nop
 8002c02:	46bd      	mov	sp, r7
 8002c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c08:	4770      	bx	lr
 8002c0a:	bf00      	nop
 8002c0c:	40007000 	.word	0x40007000

08002c10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b086      	sub	sp, #24
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d101      	bne.n	8002c26 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e291      	b.n	800314a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0301 	and.w	r3, r3, #1
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	f000 8087 	beq.w	8002d42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c34:	4b96      	ldr	r3, [pc, #600]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	f003 030c 	and.w	r3, r3, #12
 8002c3c:	2b04      	cmp	r3, #4
 8002c3e:	d00c      	beq.n	8002c5a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c40:	4b93      	ldr	r3, [pc, #588]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002c42:	689b      	ldr	r3, [r3, #8]
 8002c44:	f003 030c 	and.w	r3, r3, #12
 8002c48:	2b08      	cmp	r3, #8
 8002c4a:	d112      	bne.n	8002c72 <HAL_RCC_OscConfig+0x62>
 8002c4c:	4b90      	ldr	r3, [pc, #576]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002c4e:	685b      	ldr	r3, [r3, #4]
 8002c50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c58:	d10b      	bne.n	8002c72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c5a:	4b8d      	ldr	r3, [pc, #564]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d06c      	beq.n	8002d40 <HAL_RCC_OscConfig+0x130>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	685b      	ldr	r3, [r3, #4]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d168      	bne.n	8002d40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002c6e:	2301      	movs	r3, #1
 8002c70:	e26b      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c7a:	d106      	bne.n	8002c8a <HAL_RCC_OscConfig+0x7a>
 8002c7c:	4b84      	ldr	r3, [pc, #528]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	4a83      	ldr	r2, [pc, #524]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002c82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c86:	6013      	str	r3, [r2, #0]
 8002c88:	e02e      	b.n	8002ce8 <HAL_RCC_OscConfig+0xd8>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d10c      	bne.n	8002cac <HAL_RCC_OscConfig+0x9c>
 8002c92:	4b7f      	ldr	r3, [pc, #508]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a7e      	ldr	r2, [pc, #504]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002c98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c9c:	6013      	str	r3, [r2, #0]
 8002c9e:	4b7c      	ldr	r3, [pc, #496]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a7b      	ldr	r2, [pc, #492]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002ca4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ca8:	6013      	str	r3, [r2, #0]
 8002caa:	e01d      	b.n	8002ce8 <HAL_RCC_OscConfig+0xd8>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002cb4:	d10c      	bne.n	8002cd0 <HAL_RCC_OscConfig+0xc0>
 8002cb6:	4b76      	ldr	r3, [pc, #472]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a75      	ldr	r2, [pc, #468]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002cbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002cc0:	6013      	str	r3, [r2, #0]
 8002cc2:	4b73      	ldr	r3, [pc, #460]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a72      	ldr	r2, [pc, #456]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002cc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ccc:	6013      	str	r3, [r2, #0]
 8002cce:	e00b      	b.n	8002ce8 <HAL_RCC_OscConfig+0xd8>
 8002cd0:	4b6f      	ldr	r3, [pc, #444]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a6e      	ldr	r2, [pc, #440]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002cd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cda:	6013      	str	r3, [r2, #0]
 8002cdc:	4b6c      	ldr	r3, [pc, #432]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a6b      	ldr	r2, [pc, #428]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002ce2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ce6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d013      	beq.n	8002d18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf0:	f7fe fef2 	bl	8001ad8 <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cf8:	f7fe feee 	bl	8001ad8 <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b64      	cmp	r3, #100	; 0x64
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e21f      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0a:	4b61      	ldr	r3, [pc, #388]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d0f0      	beq.n	8002cf8 <HAL_RCC_OscConfig+0xe8>
 8002d16:	e014      	b.n	8002d42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d18:	f7fe fede 	bl	8001ad8 <HAL_GetTick>
 8002d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d20:	f7fe feda 	bl	8001ad8 <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b64      	cmp	r3, #100	; 0x64
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e20b      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d32:	4b57      	ldr	r3, [pc, #348]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1f0      	bne.n	8002d20 <HAL_RCC_OscConfig+0x110>
 8002d3e:	e000      	b.n	8002d42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d069      	beq.n	8002e22 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d4e:	4b50      	ldr	r3, [pc, #320]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 030c 	and.w	r3, r3, #12
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00b      	beq.n	8002d72 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d5a:	4b4d      	ldr	r3, [pc, #308]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
 8002d62:	2b08      	cmp	r3, #8
 8002d64:	d11c      	bne.n	8002da0 <HAL_RCC_OscConfig+0x190>
 8002d66:	4b4a      	ldr	r3, [pc, #296]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d116      	bne.n	8002da0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d72:	4b47      	ldr	r3, [pc, #284]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d005      	beq.n	8002d8a <HAL_RCC_OscConfig+0x17a>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d001      	beq.n	8002d8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e1df      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8a:	4b41      	ldr	r3, [pc, #260]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	493d      	ldr	r1, [pc, #244]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d9e:	e040      	b.n	8002e22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d023      	beq.n	8002df0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002da8:	4b39      	ldr	r3, [pc, #228]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4a38      	ldr	r2, [pc, #224]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002dae:	f043 0301 	orr.w	r3, r3, #1
 8002db2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002db4:	f7fe fe90 	bl	8001ad8 <HAL_GetTick>
 8002db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dba:	e008      	b.n	8002dce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dbc:	f7fe fe8c 	bl	8001ad8 <HAL_GetTick>
 8002dc0:	4602      	mov	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	2b02      	cmp	r3, #2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e1bd      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dce:	4b30      	ldr	r3, [pc, #192]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0302 	and.w	r3, r3, #2
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dda:	4b2d      	ldr	r3, [pc, #180]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	691b      	ldr	r3, [r3, #16]
 8002de6:	00db      	lsls	r3, r3, #3
 8002de8:	4929      	ldr	r1, [pc, #164]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	600b      	str	r3, [r1, #0]
 8002dee:	e018      	b.n	8002e22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002df0:	4b27      	ldr	r3, [pc, #156]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a26      	ldr	r2, [pc, #152]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002df6:	f023 0301 	bic.w	r3, r3, #1
 8002dfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dfc:	f7fe fe6c 	bl	8001ad8 <HAL_GetTick>
 8002e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e02:	e008      	b.n	8002e16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e04:	f7fe fe68 	bl	8001ad8 <HAL_GetTick>
 8002e08:	4602      	mov	r2, r0
 8002e0a:	693b      	ldr	r3, [r7, #16]
 8002e0c:	1ad3      	subs	r3, r2, r3
 8002e0e:	2b02      	cmp	r3, #2
 8002e10:	d901      	bls.n	8002e16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002e12:	2303      	movs	r3, #3
 8002e14:	e199      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e16:	4b1e      	ldr	r3, [pc, #120]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0302 	and.w	r3, r3, #2
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1f0      	bne.n	8002e04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0308 	and.w	r3, r3, #8
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d038      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d019      	beq.n	8002e6a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e36:	4b16      	ldr	r3, [pc, #88]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002e38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e3a:	4a15      	ldr	r2, [pc, #84]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e42:	f7fe fe49 	bl	8001ad8 <HAL_GetTick>
 8002e46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e48:	e008      	b.n	8002e5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e4a:	f7fe fe45 	bl	8001ad8 <HAL_GetTick>
 8002e4e:	4602      	mov	r2, r0
 8002e50:	693b      	ldr	r3, [r7, #16]
 8002e52:	1ad3      	subs	r3, r2, r3
 8002e54:	2b02      	cmp	r3, #2
 8002e56:	d901      	bls.n	8002e5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e58:	2303      	movs	r3, #3
 8002e5a:	e176      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e5c:	4b0c      	ldr	r3, [pc, #48]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002e5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e60:	f003 0302 	and.w	r3, r3, #2
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d0f0      	beq.n	8002e4a <HAL_RCC_OscConfig+0x23a>
 8002e68:	e01a      	b.n	8002ea0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e6a:	4b09      	ldr	r3, [pc, #36]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002e6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e6e:	4a08      	ldr	r2, [pc, #32]	; (8002e90 <HAL_RCC_OscConfig+0x280>)
 8002e70:	f023 0301 	bic.w	r3, r3, #1
 8002e74:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e76:	f7fe fe2f 	bl	8001ad8 <HAL_GetTick>
 8002e7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e7c:	e00a      	b.n	8002e94 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e7e:	f7fe fe2b 	bl	8001ad8 <HAL_GetTick>
 8002e82:	4602      	mov	r2, r0
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	1ad3      	subs	r3, r2, r3
 8002e88:	2b02      	cmp	r3, #2
 8002e8a:	d903      	bls.n	8002e94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e15c      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
 8002e90:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e94:	4b91      	ldr	r3, [pc, #580]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002e96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e98:	f003 0302 	and.w	r3, r3, #2
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d1ee      	bne.n	8002e7e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f003 0304 	and.w	r3, r3, #4
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 80a4 	beq.w	8002ff6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002eae:	4b8b      	ldr	r3, [pc, #556]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d10d      	bne.n	8002ed6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eba:	4b88      	ldr	r3, [pc, #544]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebe:	4a87      	ldr	r2, [pc, #540]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ec4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ec6:	4b85      	ldr	r3, [pc, #532]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ece:	60bb      	str	r3, [r7, #8]
 8002ed0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002ed2:	2301      	movs	r3, #1
 8002ed4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ed6:	4b82      	ldr	r3, [pc, #520]	; (80030e0 <HAL_RCC_OscConfig+0x4d0>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d118      	bne.n	8002f14 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002ee2:	4b7f      	ldr	r3, [pc, #508]	; (80030e0 <HAL_RCC_OscConfig+0x4d0>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a7e      	ldr	r2, [pc, #504]	; (80030e0 <HAL_RCC_OscConfig+0x4d0>)
 8002ee8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002eec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002eee:	f7fe fdf3 	bl	8001ad8 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ef6:	f7fe fdef 	bl	8001ad8 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b64      	cmp	r3, #100	; 0x64
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e120      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f08:	4b75      	ldr	r3, [pc, #468]	; (80030e0 <HAL_RCC_OscConfig+0x4d0>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	2b01      	cmp	r3, #1
 8002f1a:	d106      	bne.n	8002f2a <HAL_RCC_OscConfig+0x31a>
 8002f1c:	4b6f      	ldr	r3, [pc, #444]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f20:	4a6e      	ldr	r2, [pc, #440]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f22:	f043 0301 	orr.w	r3, r3, #1
 8002f26:	6713      	str	r3, [r2, #112]	; 0x70
 8002f28:	e02d      	b.n	8002f86 <HAL_RCC_OscConfig+0x376>
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d10c      	bne.n	8002f4c <HAL_RCC_OscConfig+0x33c>
 8002f32:	4b6a      	ldr	r3, [pc, #424]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f36:	4a69      	ldr	r2, [pc, #420]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f38:	f023 0301 	bic.w	r3, r3, #1
 8002f3c:	6713      	str	r3, [r2, #112]	; 0x70
 8002f3e:	4b67      	ldr	r3, [pc, #412]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f42:	4a66      	ldr	r2, [pc, #408]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f44:	f023 0304 	bic.w	r3, r3, #4
 8002f48:	6713      	str	r3, [r2, #112]	; 0x70
 8002f4a:	e01c      	b.n	8002f86 <HAL_RCC_OscConfig+0x376>
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	689b      	ldr	r3, [r3, #8]
 8002f50:	2b05      	cmp	r3, #5
 8002f52:	d10c      	bne.n	8002f6e <HAL_RCC_OscConfig+0x35e>
 8002f54:	4b61      	ldr	r3, [pc, #388]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f58:	4a60      	ldr	r2, [pc, #384]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f5a:	f043 0304 	orr.w	r3, r3, #4
 8002f5e:	6713      	str	r3, [r2, #112]	; 0x70
 8002f60:	4b5e      	ldr	r3, [pc, #376]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f64:	4a5d      	ldr	r2, [pc, #372]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f66:	f043 0301 	orr.w	r3, r3, #1
 8002f6a:	6713      	str	r3, [r2, #112]	; 0x70
 8002f6c:	e00b      	b.n	8002f86 <HAL_RCC_OscConfig+0x376>
 8002f6e:	4b5b      	ldr	r3, [pc, #364]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f72:	4a5a      	ldr	r2, [pc, #360]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f74:	f023 0301 	bic.w	r3, r3, #1
 8002f78:	6713      	str	r3, [r2, #112]	; 0x70
 8002f7a:	4b58      	ldr	r3, [pc, #352]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f7e:	4a57      	ldr	r2, [pc, #348]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002f80:	f023 0304 	bic.w	r3, r3, #4
 8002f84:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d015      	beq.n	8002fba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f8e:	f7fe fda3 	bl	8001ad8 <HAL_GetTick>
 8002f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f94:	e00a      	b.n	8002fac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f96:	f7fe fd9f 	bl	8001ad8 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d901      	bls.n	8002fac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002fa8:	2303      	movs	r3, #3
 8002faa:	e0ce      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002fac:	4b4b      	ldr	r3, [pc, #300]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002fae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d0ee      	beq.n	8002f96 <HAL_RCC_OscConfig+0x386>
 8002fb8:	e014      	b.n	8002fe4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fba:	f7fe fd8d 	bl	8001ad8 <HAL_GetTick>
 8002fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fc0:	e00a      	b.n	8002fd8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fc2:	f7fe fd89 	bl	8001ad8 <HAL_GetTick>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	1ad3      	subs	r3, r2, r3
 8002fcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	d901      	bls.n	8002fd8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002fd4:	2303      	movs	r3, #3
 8002fd6:	e0b8      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fd8:	4b40      	ldr	r3, [pc, #256]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1ee      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fe4:	7dfb      	ldrb	r3, [r7, #23]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d105      	bne.n	8002ff6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fea:	4b3c      	ldr	r3, [pc, #240]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002fec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fee:	4a3b      	ldr	r2, [pc, #236]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8002ff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002ff4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	699b      	ldr	r3, [r3, #24]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	f000 80a4 	beq.w	8003148 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003000:	4b36      	ldr	r3, [pc, #216]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	f003 030c 	and.w	r3, r3, #12
 8003008:	2b08      	cmp	r3, #8
 800300a:	d06b      	beq.n	80030e4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	2b02      	cmp	r3, #2
 8003012:	d149      	bne.n	80030a8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003014:	4b31      	ldr	r3, [pc, #196]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a30      	ldr	r2, [pc, #192]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 800301a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800301e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003020:	f7fe fd5a 	bl	8001ad8 <HAL_GetTick>
 8003024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003026:	e008      	b.n	800303a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003028:	f7fe fd56 	bl	8001ad8 <HAL_GetTick>
 800302c:	4602      	mov	r2, r0
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	2b02      	cmp	r3, #2
 8003034:	d901      	bls.n	800303a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003036:	2303      	movs	r3, #3
 8003038:	e087      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800303a:	4b28      	ldr	r3, [pc, #160]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d1f0      	bne.n	8003028 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	69da      	ldr	r2, [r3, #28]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6a1b      	ldr	r3, [r3, #32]
 800304e:	431a      	orrs	r2, r3
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003054:	019b      	lsls	r3, r3, #6
 8003056:	431a      	orrs	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305c:	085b      	lsrs	r3, r3, #1
 800305e:	3b01      	subs	r3, #1
 8003060:	041b      	lsls	r3, r3, #16
 8003062:	431a      	orrs	r2, r3
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003068:	061b      	lsls	r3, r3, #24
 800306a:	4313      	orrs	r3, r2
 800306c:	4a1b      	ldr	r2, [pc, #108]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 800306e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003072:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003074:	4b19      	ldr	r3, [pc, #100]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a18      	ldr	r2, [pc, #96]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 800307a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800307e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003080:	f7fe fd2a 	bl	8001ad8 <HAL_GetTick>
 8003084:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003086:	e008      	b.n	800309a <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003088:	f7fe fd26 	bl	8001ad8 <HAL_GetTick>
 800308c:	4602      	mov	r2, r0
 800308e:	693b      	ldr	r3, [r7, #16]
 8003090:	1ad3      	subs	r3, r2, r3
 8003092:	2b02      	cmp	r3, #2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e057      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800309a:	4b10      	ldr	r3, [pc, #64]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d0f0      	beq.n	8003088 <HAL_RCC_OscConfig+0x478>
 80030a6:	e04f      	b.n	8003148 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030a8:	4b0c      	ldr	r3, [pc, #48]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a0b      	ldr	r2, [pc, #44]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 80030ae:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80030b2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030b4:	f7fe fd10 	bl	8001ad8 <HAL_GetTick>
 80030b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ba:	e008      	b.n	80030ce <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030bc:	f7fe fd0c 	bl	8001ad8 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	1ad3      	subs	r3, r2, r3
 80030c6:	2b02      	cmp	r3, #2
 80030c8:	d901      	bls.n	80030ce <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80030ca:	2303      	movs	r3, #3
 80030cc:	e03d      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030ce:	4b03      	ldr	r3, [pc, #12]	; (80030dc <HAL_RCC_OscConfig+0x4cc>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d1f0      	bne.n	80030bc <HAL_RCC_OscConfig+0x4ac>
 80030da:	e035      	b.n	8003148 <HAL_RCC_OscConfig+0x538>
 80030dc:	40023800 	.word	0x40023800
 80030e0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80030e4:	4b1b      	ldr	r3, [pc, #108]	; (8003154 <HAL_RCC_OscConfig+0x544>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	2b01      	cmp	r3, #1
 80030f0:	d028      	beq.n	8003144 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d121      	bne.n	8003144 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800310a:	429a      	cmp	r2, r3
 800310c:	d11a      	bne.n	8003144 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003114:	4013      	ands	r3, r2
 8003116:	687a      	ldr	r2, [r7, #4]
 8003118:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800311a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800311c:	4293      	cmp	r3, r2
 800311e:	d111      	bne.n	8003144 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800312a:	085b      	lsrs	r3, r3, #1
 800312c:	3b01      	subs	r3, #1
 800312e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003130:	429a      	cmp	r2, r3
 8003132:	d107      	bne.n	8003144 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800313e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003140:	429a      	cmp	r2, r3
 8003142:	d001      	beq.n	8003148 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	e000      	b.n	800314a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3718      	adds	r7, #24
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40023800 	.word	0x40023800

08003158 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003158:	b580      	push	{r7, lr}
 800315a:	b084      	sub	sp, #16
 800315c:	af00      	add	r7, sp, #0
 800315e:	6078      	str	r0, [r7, #4]
 8003160:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003162:	2300      	movs	r3, #0
 8003164:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d101      	bne.n	8003170 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800316c:	2301      	movs	r3, #1
 800316e:	e0d0      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003170:	4b6a      	ldr	r3, [pc, #424]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 030f 	and.w	r3, r3, #15
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	429a      	cmp	r2, r3
 800317c:	d910      	bls.n	80031a0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800317e:	4b67      	ldr	r3, [pc, #412]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	f023 020f 	bic.w	r2, r3, #15
 8003186:	4965      	ldr	r1, [pc, #404]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	4313      	orrs	r3, r2
 800318c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800318e:	4b63      	ldr	r3, [pc, #396]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 030f 	and.w	r3, r3, #15
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e0b8      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d020      	beq.n	80031ee <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0304 	and.w	r3, r3, #4
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d005      	beq.n	80031c4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80031b8:	4b59      	ldr	r3, [pc, #356]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	4a58      	ldr	r2, [pc, #352]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80031c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0308 	and.w	r3, r3, #8
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d005      	beq.n	80031dc <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80031d0:	4b53      	ldr	r3, [pc, #332]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031d2:	689b      	ldr	r3, [r3, #8]
 80031d4:	4a52      	ldr	r2, [pc, #328]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80031da:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031dc:	4b50      	ldr	r3, [pc, #320]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	494d      	ldr	r1, [pc, #308]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80031ea:	4313      	orrs	r3, r2
 80031ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f003 0301 	and.w	r3, r3, #1
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d040      	beq.n	800327c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d107      	bne.n	8003212 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003202:	4b47      	ldr	r3, [pc, #284]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d115      	bne.n	800323a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800320e:	2301      	movs	r3, #1
 8003210:	e07f      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	685b      	ldr	r3, [r3, #4]
 8003216:	2b02      	cmp	r3, #2
 8003218:	d107      	bne.n	800322a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800321a:	4b41      	ldr	r3, [pc, #260]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d109      	bne.n	800323a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003226:	2301      	movs	r3, #1
 8003228:	e073      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800322a:	4b3d      	ldr	r3, [pc, #244]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f003 0302 	and.w	r3, r3, #2
 8003232:	2b00      	cmp	r3, #0
 8003234:	d101      	bne.n	800323a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e06b      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800323a:	4b39      	ldr	r3, [pc, #228]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	f023 0203 	bic.w	r2, r3, #3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	4936      	ldr	r1, [pc, #216]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 8003248:	4313      	orrs	r3, r2
 800324a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800324c:	f7fe fc44 	bl	8001ad8 <HAL_GetTick>
 8003250:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003252:	e00a      	b.n	800326a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003254:	f7fe fc40 	bl	8001ad8 <HAL_GetTick>
 8003258:	4602      	mov	r2, r0
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	1ad3      	subs	r3, r2, r3
 800325e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003262:	4293      	cmp	r3, r2
 8003264:	d901      	bls.n	800326a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003266:	2303      	movs	r3, #3
 8003268:	e053      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326a:	4b2d      	ldr	r3, [pc, #180]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	f003 020c 	and.w	r2, r3, #12
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	429a      	cmp	r2, r3
 800327a:	d1eb      	bne.n	8003254 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800327c:	4b27      	ldr	r3, [pc, #156]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 030f 	and.w	r3, r3, #15
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d210      	bcs.n	80032ac <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800328a:	4b24      	ldr	r3, [pc, #144]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f023 020f 	bic.w	r2, r3, #15
 8003292:	4922      	ldr	r1, [pc, #136]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	4313      	orrs	r3, r2
 8003298:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800329a:	4b20      	ldr	r3, [pc, #128]	; (800331c <HAL_RCC_ClockConfig+0x1c4>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f003 030f 	and.w	r3, r3, #15
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	429a      	cmp	r2, r3
 80032a6:	d001      	beq.n	80032ac <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80032a8:	2301      	movs	r3, #1
 80032aa:	e032      	b.n	8003312 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0304 	and.w	r3, r3, #4
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d008      	beq.n	80032ca <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032b8:	4b19      	ldr	r3, [pc, #100]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	68db      	ldr	r3, [r3, #12]
 80032c4:	4916      	ldr	r1, [pc, #88]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032c6:	4313      	orrs	r3, r2
 80032c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f003 0308 	and.w	r3, r3, #8
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d009      	beq.n	80032ea <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80032d6:	4b12      	ldr	r3, [pc, #72]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	00db      	lsls	r3, r3, #3
 80032e4:	490e      	ldr	r1, [pc, #56]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032ea:	f000 f821 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 80032ee:	4602      	mov	r2, r0
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_RCC_ClockConfig+0x1c8>)
 80032f2:	689b      	ldr	r3, [r3, #8]
 80032f4:	091b      	lsrs	r3, r3, #4
 80032f6:	f003 030f 	and.w	r3, r3, #15
 80032fa:	490a      	ldr	r1, [pc, #40]	; (8003324 <HAL_RCC_ClockConfig+0x1cc>)
 80032fc:	5ccb      	ldrb	r3, [r1, r3]
 80032fe:	fa22 f303 	lsr.w	r3, r2, r3
 8003302:	4a09      	ldr	r2, [pc, #36]	; (8003328 <HAL_RCC_ClockConfig+0x1d0>)
 8003304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003306:	4b09      	ldr	r3, [pc, #36]	; (800332c <HAL_RCC_ClockConfig+0x1d4>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f7fe fba0 	bl	8001a50 <HAL_InitTick>

  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3710      	adds	r7, #16
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40023c00 	.word	0x40023c00
 8003320:	40023800 	.word	0x40023800
 8003324:	080078c0 	.word	0x080078c0
 8003328:	20000000 	.word	0x20000000
 800332c:	20000004 	.word	0x20000004

08003330 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003330:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003334:	b094      	sub	sp, #80	; 0x50
 8003336:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8003338:	2300      	movs	r3, #0
 800333a:	647b      	str	r3, [r7, #68]	; 0x44
 800333c:	2300      	movs	r3, #0
 800333e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003340:	2300      	movs	r3, #0
 8003342:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8003344:	2300      	movs	r3, #0
 8003346:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003348:	4b79      	ldr	r3, [pc, #484]	; (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f003 030c 	and.w	r3, r3, #12
 8003350:	2b08      	cmp	r3, #8
 8003352:	d00d      	beq.n	8003370 <HAL_RCC_GetSysClockFreq+0x40>
 8003354:	2b08      	cmp	r3, #8
 8003356:	f200 80e1 	bhi.w	800351c <HAL_RCC_GetSysClockFreq+0x1ec>
 800335a:	2b00      	cmp	r3, #0
 800335c:	d002      	beq.n	8003364 <HAL_RCC_GetSysClockFreq+0x34>
 800335e:	2b04      	cmp	r3, #4
 8003360:	d003      	beq.n	800336a <HAL_RCC_GetSysClockFreq+0x3a>
 8003362:	e0db      	b.n	800351c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003364:	4b73      	ldr	r3, [pc, #460]	; (8003534 <HAL_RCC_GetSysClockFreq+0x204>)
 8003366:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003368:	e0db      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800336a:	4b73      	ldr	r3, [pc, #460]	; (8003538 <HAL_RCC_GetSysClockFreq+0x208>)
 800336c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800336e:	e0d8      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003370:	4b6f      	ldr	r3, [pc, #444]	; (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 8003372:	685b      	ldr	r3, [r3, #4]
 8003374:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003378:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800337a:	4b6d      	ldr	r3, [pc, #436]	; (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003382:	2b00      	cmp	r3, #0
 8003384:	d063      	beq.n	800344e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003386:	4b6a      	ldr	r3, [pc, #424]	; (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 8003388:	685b      	ldr	r3, [r3, #4]
 800338a:	099b      	lsrs	r3, r3, #6
 800338c:	2200      	movs	r2, #0
 800338e:	63bb      	str	r3, [r7, #56]	; 0x38
 8003390:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003392:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003398:	633b      	str	r3, [r7, #48]	; 0x30
 800339a:	2300      	movs	r3, #0
 800339c:	637b      	str	r3, [r7, #52]	; 0x34
 800339e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80033a2:	4622      	mov	r2, r4
 80033a4:	462b      	mov	r3, r5
 80033a6:	f04f 0000 	mov.w	r0, #0
 80033aa:	f04f 0100 	mov.w	r1, #0
 80033ae:	0159      	lsls	r1, r3, #5
 80033b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033b4:	0150      	lsls	r0, r2, #5
 80033b6:	4602      	mov	r2, r0
 80033b8:	460b      	mov	r3, r1
 80033ba:	4621      	mov	r1, r4
 80033bc:	1a51      	subs	r1, r2, r1
 80033be:	6139      	str	r1, [r7, #16]
 80033c0:	4629      	mov	r1, r5
 80033c2:	eb63 0301 	sbc.w	r3, r3, r1
 80033c6:	617b      	str	r3, [r7, #20]
 80033c8:	f04f 0200 	mov.w	r2, #0
 80033cc:	f04f 0300 	mov.w	r3, #0
 80033d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033d4:	4659      	mov	r1, fp
 80033d6:	018b      	lsls	r3, r1, #6
 80033d8:	4651      	mov	r1, sl
 80033da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033de:	4651      	mov	r1, sl
 80033e0:	018a      	lsls	r2, r1, #6
 80033e2:	4651      	mov	r1, sl
 80033e4:	ebb2 0801 	subs.w	r8, r2, r1
 80033e8:	4659      	mov	r1, fp
 80033ea:	eb63 0901 	sbc.w	r9, r3, r1
 80033ee:	f04f 0200 	mov.w	r2, #0
 80033f2:	f04f 0300 	mov.w	r3, #0
 80033f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003402:	4690      	mov	r8, r2
 8003404:	4699      	mov	r9, r3
 8003406:	4623      	mov	r3, r4
 8003408:	eb18 0303 	adds.w	r3, r8, r3
 800340c:	60bb      	str	r3, [r7, #8]
 800340e:	462b      	mov	r3, r5
 8003410:	eb49 0303 	adc.w	r3, r9, r3
 8003414:	60fb      	str	r3, [r7, #12]
 8003416:	f04f 0200 	mov.w	r2, #0
 800341a:	f04f 0300 	mov.w	r3, #0
 800341e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003422:	4629      	mov	r1, r5
 8003424:	024b      	lsls	r3, r1, #9
 8003426:	4621      	mov	r1, r4
 8003428:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800342c:	4621      	mov	r1, r4
 800342e:	024a      	lsls	r2, r1, #9
 8003430:	4610      	mov	r0, r2
 8003432:	4619      	mov	r1, r3
 8003434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003436:	2200      	movs	r2, #0
 8003438:	62bb      	str	r3, [r7, #40]	; 0x28
 800343a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800343c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003440:	f7fd fbd2 	bl	8000be8 <__aeabi_uldivmod>
 8003444:	4602      	mov	r2, r0
 8003446:	460b      	mov	r3, r1
 8003448:	4613      	mov	r3, r2
 800344a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800344c:	e058      	b.n	8003500 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800344e:	4b38      	ldr	r3, [pc, #224]	; (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	099b      	lsrs	r3, r3, #6
 8003454:	2200      	movs	r2, #0
 8003456:	4618      	mov	r0, r3
 8003458:	4611      	mov	r1, r2
 800345a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800345e:	623b      	str	r3, [r7, #32]
 8003460:	2300      	movs	r3, #0
 8003462:	627b      	str	r3, [r7, #36]	; 0x24
 8003464:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003468:	4642      	mov	r2, r8
 800346a:	464b      	mov	r3, r9
 800346c:	f04f 0000 	mov.w	r0, #0
 8003470:	f04f 0100 	mov.w	r1, #0
 8003474:	0159      	lsls	r1, r3, #5
 8003476:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800347a:	0150      	lsls	r0, r2, #5
 800347c:	4602      	mov	r2, r0
 800347e:	460b      	mov	r3, r1
 8003480:	4641      	mov	r1, r8
 8003482:	ebb2 0a01 	subs.w	sl, r2, r1
 8003486:	4649      	mov	r1, r9
 8003488:	eb63 0b01 	sbc.w	fp, r3, r1
 800348c:	f04f 0200 	mov.w	r2, #0
 8003490:	f04f 0300 	mov.w	r3, #0
 8003494:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003498:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800349c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034a0:	ebb2 040a 	subs.w	r4, r2, sl
 80034a4:	eb63 050b 	sbc.w	r5, r3, fp
 80034a8:	f04f 0200 	mov.w	r2, #0
 80034ac:	f04f 0300 	mov.w	r3, #0
 80034b0:	00eb      	lsls	r3, r5, #3
 80034b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80034b6:	00e2      	lsls	r2, r4, #3
 80034b8:	4614      	mov	r4, r2
 80034ba:	461d      	mov	r5, r3
 80034bc:	4643      	mov	r3, r8
 80034be:	18e3      	adds	r3, r4, r3
 80034c0:	603b      	str	r3, [r7, #0]
 80034c2:	464b      	mov	r3, r9
 80034c4:	eb45 0303 	adc.w	r3, r5, r3
 80034c8:	607b      	str	r3, [r7, #4]
 80034ca:	f04f 0200 	mov.w	r2, #0
 80034ce:	f04f 0300 	mov.w	r3, #0
 80034d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80034d6:	4629      	mov	r1, r5
 80034d8:	028b      	lsls	r3, r1, #10
 80034da:	4621      	mov	r1, r4
 80034dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034e0:	4621      	mov	r1, r4
 80034e2:	028a      	lsls	r2, r1, #10
 80034e4:	4610      	mov	r0, r2
 80034e6:	4619      	mov	r1, r3
 80034e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80034ea:	2200      	movs	r2, #0
 80034ec:	61bb      	str	r3, [r7, #24]
 80034ee:	61fa      	str	r2, [r7, #28]
 80034f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034f4:	f7fd fb78 	bl	8000be8 <__aeabi_uldivmod>
 80034f8:	4602      	mov	r2, r0
 80034fa:	460b      	mov	r3, r1
 80034fc:	4613      	mov	r3, r2
 80034fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003500:	4b0b      	ldr	r3, [pc, #44]	; (8003530 <HAL_RCC_GetSysClockFreq+0x200>)
 8003502:	685b      	ldr	r3, [r3, #4]
 8003504:	0c1b      	lsrs	r3, r3, #16
 8003506:	f003 0303 	and.w	r3, r3, #3
 800350a:	3301      	adds	r3, #1
 800350c:	005b      	lsls	r3, r3, #1
 800350e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003510:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003512:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003514:	fbb2 f3f3 	udiv	r3, r2, r3
 8003518:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800351a:	e002      	b.n	8003522 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800351c:	4b05      	ldr	r3, [pc, #20]	; (8003534 <HAL_RCC_GetSysClockFreq+0x204>)
 800351e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003520:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003522:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003524:	4618      	mov	r0, r3
 8003526:	3750      	adds	r7, #80	; 0x50
 8003528:	46bd      	mov	sp, r7
 800352a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800
 8003534:	00f42400 	.word	0x00f42400
 8003538:	007a1200 	.word	0x007a1200

0800353c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800353c:	b480      	push	{r7}
 800353e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003540:	4b03      	ldr	r3, [pc, #12]	; (8003550 <HAL_RCC_GetHCLKFreq+0x14>)
 8003542:	681b      	ldr	r3, [r3, #0]
}
 8003544:	4618      	mov	r0, r3
 8003546:	46bd      	mov	sp, r7
 8003548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354c:	4770      	bx	lr
 800354e:	bf00      	nop
 8003550:	20000000 	.word	0x20000000

08003554 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003558:	f7ff fff0 	bl	800353c <HAL_RCC_GetHCLKFreq>
 800355c:	4602      	mov	r2, r0
 800355e:	4b05      	ldr	r3, [pc, #20]	; (8003574 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003560:	689b      	ldr	r3, [r3, #8]
 8003562:	0a9b      	lsrs	r3, r3, #10
 8003564:	f003 0307 	and.w	r3, r3, #7
 8003568:	4903      	ldr	r1, [pc, #12]	; (8003578 <HAL_RCC_GetPCLK1Freq+0x24>)
 800356a:	5ccb      	ldrb	r3, [r1, r3]
 800356c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003570:	4618      	mov	r0, r3
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40023800 	.word	0x40023800
 8003578:	080078d0 	.word	0x080078d0

0800357c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003580:	f7ff ffdc 	bl	800353c <HAL_RCC_GetHCLKFreq>
 8003584:	4602      	mov	r2, r0
 8003586:	4b05      	ldr	r3, [pc, #20]	; (800359c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	0b5b      	lsrs	r3, r3, #13
 800358c:	f003 0307 	and.w	r3, r3, #7
 8003590:	4903      	ldr	r1, [pc, #12]	; (80035a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003592:	5ccb      	ldrb	r3, [r1, r3]
 8003594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003598:	4618      	mov	r0, r3
 800359a:	bd80      	pop	{r7, pc}
 800359c:	40023800 	.word	0x40023800
 80035a0:	080078d0 	.word	0x080078d0

080035a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b088      	sub	sp, #32
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80035ac:	2300      	movs	r3, #0
 80035ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80035b0:	2300      	movs	r3, #0
 80035b2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80035b4:	2300      	movs	r3, #0
 80035b6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80035b8:	2300      	movs	r3, #0
 80035ba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80035bc:	2300      	movs	r3, #0
 80035be:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d012      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80035cc:	4b69      	ldr	r3, [pc, #420]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	4a68      	ldr	r2, [pc, #416]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035d2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80035d6:	6093      	str	r3, [r2, #8]
 80035d8:	4b66      	ldr	r3, [pc, #408]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035e0:	4964      	ldr	r1, [pc, #400]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80035ee:	2301      	movs	r3, #1
 80035f0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d017      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80035fe:	4b5d      	ldr	r3, [pc, #372]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003600:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003604:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800360c:	4959      	ldr	r1, [pc, #356]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800360e:	4313      	orrs	r3, r2
 8003610:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003618:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800361c:	d101      	bne.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800361e:	2301      	movs	r3, #1
 8003620:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003626:	2b00      	cmp	r3, #0
 8003628:	d101      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800362a:	2301      	movs	r3, #1
 800362c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003636:	2b00      	cmp	r3, #0
 8003638:	d017      	beq.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800363a:	4b4e      	ldr	r3, [pc, #312]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800363c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003640:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003648:	494a      	ldr	r1, [pc, #296]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003654:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003658:	d101      	bne.n	800365e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800365a:	2301      	movs	r3, #1
 800365c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003662:	2b00      	cmp	r3, #0
 8003664:	d101      	bne.n	800366a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8003666:	2301      	movs	r3, #1
 8003668:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8003676:	2301      	movs	r3, #1
 8003678:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0320 	and.w	r3, r3, #32
 8003682:	2b00      	cmp	r3, #0
 8003684:	f000 808b 	beq.w	800379e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003688:	4b3a      	ldr	r3, [pc, #232]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800368a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800368c:	4a39      	ldr	r2, [pc, #228]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800368e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003692:	6413      	str	r3, [r2, #64]	; 0x40
 8003694:	4b37      	ldr	r3, [pc, #220]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003698:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800369c:	60bb      	str	r3, [r7, #8]
 800369e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80036a0:	4b35      	ldr	r3, [pc, #212]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	4a34      	ldr	r2, [pc, #208]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80036a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80036aa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036ac:	f7fe fa14 	bl	8001ad8 <HAL_GetTick>
 80036b0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80036b2:	e008      	b.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036b4:	f7fe fa10 	bl	8001ad8 <HAL_GetTick>
 80036b8:	4602      	mov	r2, r0
 80036ba:	697b      	ldr	r3, [r7, #20]
 80036bc:	1ad3      	subs	r3, r2, r3
 80036be:	2b64      	cmp	r3, #100	; 0x64
 80036c0:	d901      	bls.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80036c2:	2303      	movs	r3, #3
 80036c4:	e357      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80036c6:	4b2c      	ldr	r3, [pc, #176]	; (8003778 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d0f0      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80036d2:	4b28      	ldr	r3, [pc, #160]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036da:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80036dc:	693b      	ldr	r3, [r7, #16]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d035      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80036ea:	693a      	ldr	r2, [r7, #16]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d02e      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80036f0:	4b20      	ldr	r3, [pc, #128]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036f4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80036f8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80036fa:	4b1e      	ldr	r3, [pc, #120]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80036fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80036fe:	4a1d      	ldr	r2, [pc, #116]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003704:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003706:	4b1b      	ldr	r3, [pc, #108]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003708:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800370a:	4a1a      	ldr	r2, [pc, #104]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800370c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003710:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8003712:	4a18      	ldr	r2, [pc, #96]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003718:	4b16      	ldr	r3, [pc, #88]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800371a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800371c:	f003 0301 	and.w	r3, r3, #1
 8003720:	2b01      	cmp	r3, #1
 8003722:	d114      	bne.n	800374e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003724:	f7fe f9d8 	bl	8001ad8 <HAL_GetTick>
 8003728:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800372a:	e00a      	b.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800372c:	f7fe f9d4 	bl	8001ad8 <HAL_GetTick>
 8003730:	4602      	mov	r2, r0
 8003732:	697b      	ldr	r3, [r7, #20]
 8003734:	1ad3      	subs	r3, r2, r3
 8003736:	f241 3288 	movw	r2, #5000	; 0x1388
 800373a:	4293      	cmp	r3, r2
 800373c:	d901      	bls.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800373e:	2303      	movs	r3, #3
 8003740:	e319      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003742:	4b0c      	ldr	r3, [pc, #48]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003744:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	2b00      	cmp	r3, #0
 800374c:	d0ee      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003752:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003756:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800375a:	d111      	bne.n	8003780 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800375c:	4b05      	ldr	r3, [pc, #20]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800375e:	689b      	ldr	r3, [r3, #8]
 8003760:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003768:	4b04      	ldr	r3, [pc, #16]	; (800377c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800376a:	400b      	ands	r3, r1
 800376c:	4901      	ldr	r1, [pc, #4]	; (8003774 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800376e:	4313      	orrs	r3, r2
 8003770:	608b      	str	r3, [r1, #8]
 8003772:	e00b      	b.n	800378c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003774:	40023800 	.word	0x40023800
 8003778:	40007000 	.word	0x40007000
 800377c:	0ffffcff 	.word	0x0ffffcff
 8003780:	4baa      	ldr	r3, [pc, #680]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003782:	689b      	ldr	r3, [r3, #8]
 8003784:	4aa9      	ldr	r2, [pc, #676]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003786:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800378a:	6093      	str	r3, [r2, #8]
 800378c:	4ba7      	ldr	r3, [pc, #668]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800378e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003798:	49a4      	ldr	r1, [pc, #656]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800379a:	4313      	orrs	r3, r2
 800379c:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f003 0310 	and.w	r3, r3, #16
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d010      	beq.n	80037cc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80037aa:	4ba0      	ldr	r3, [pc, #640]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037ac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037b0:	4a9e      	ldr	r2, [pc, #632]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80037b6:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80037ba:	4b9c      	ldr	r3, [pc, #624]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037bc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c4:	4999      	ldr	r1, [pc, #612]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037c6:	4313      	orrs	r3, r2
 80037c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00a      	beq.n	80037ee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037d8:	4b94      	ldr	r3, [pc, #592]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80037de:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80037e6:	4991      	ldr	r1, [pc, #580]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d00a      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037fa:	4b8c      	ldr	r3, [pc, #560]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80037fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003800:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003808:	4988      	ldr	r1, [pc, #544]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800380a:	4313      	orrs	r3, r2
 800380c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003818:	2b00      	cmp	r3, #0
 800381a:	d00a      	beq.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800381c:	4b83      	ldr	r3, [pc, #524]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800381e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003822:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800382a:	4980      	ldr	r1, [pc, #512]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800382c:	4313      	orrs	r3, r2
 800382e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800383a:	2b00      	cmp	r3, #0
 800383c:	d00a      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800383e:	4b7b      	ldr	r3, [pc, #492]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003844:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800384c:	4977      	ldr	r1, [pc, #476]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800384e:	4313      	orrs	r3, r2
 8003850:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00a      	beq.n	8003876 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003860:	4b72      	ldr	r3, [pc, #456]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003862:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003866:	f023 0203 	bic.w	r2, r3, #3
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800386e:	496f      	ldr	r1, [pc, #444]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003870:	4313      	orrs	r3, r2
 8003872:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00a      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003882:	4b6a      	ldr	r3, [pc, #424]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003884:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003888:	f023 020c 	bic.w	r2, r3, #12
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003890:	4966      	ldr	r1, [pc, #408]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003892:	4313      	orrs	r3, r2
 8003894:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d00a      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80038a4:	4b61      	ldr	r3, [pc, #388]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038aa:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80038b2:	495e      	ldr	r1, [pc, #376]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038b4:	4313      	orrs	r3, r2
 80038b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80038c6:	4b59      	ldr	r3, [pc, #356]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038cc:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038d4:	4955      	ldr	r1, [pc, #340]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038d6:	4313      	orrs	r3, r2
 80038d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00a      	beq.n	80038fe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80038e8:	4b50      	ldr	r3, [pc, #320]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038f6:	494d      	ldr	r1, [pc, #308]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003906:	2b00      	cmp	r3, #0
 8003908:	d00a      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800390a:	4b48      	ldr	r3, [pc, #288]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800390c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003910:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003918:	4944      	ldr	r1, [pc, #272]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800391a:	4313      	orrs	r3, r2
 800391c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d00a      	beq.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800392c:	4b3f      	ldr	r3, [pc, #252]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800392e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003932:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800393a:	493c      	ldr	r1, [pc, #240]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800393c:	4313      	orrs	r3, r2
 800393e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800394a:	2b00      	cmp	r3, #0
 800394c:	d00a      	beq.n	8003964 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800394e:	4b37      	ldr	r3, [pc, #220]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003950:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003954:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800395c:	4933      	ldr	r1, [pc, #204]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800395e:	4313      	orrs	r3, r2
 8003960:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800396c:	2b00      	cmp	r3, #0
 800396e:	d00a      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003970:	4b2e      	ldr	r3, [pc, #184]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003972:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003976:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800397e:	492b      	ldr	r1, [pc, #172]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003980:	4313      	orrs	r3, r2
 8003982:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d011      	beq.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003992:	4b26      	ldr	r3, [pc, #152]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003994:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003998:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039a0:	4922      	ldr	r1, [pc, #136]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039a2:	4313      	orrs	r3, r2
 80039a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80039b0:	d101      	bne.n	80039b6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80039b2:	2301      	movs	r3, #1
 80039b4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d001      	beq.n	80039c6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80039c2:	2301      	movs	r3, #1
 80039c4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d00a      	beq.n	80039e8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039d2:	4b16      	ldr	r3, [pc, #88]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039d8:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039e0:	4912      	ldr	r1, [pc, #72]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d00b      	beq.n	8003a0c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80039f4:	4b0d      	ldr	r3, [pc, #52]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80039f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80039fa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003a04:	4909      	ldr	r1, [pc, #36]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003a0c:	69fb      	ldr	r3, [r7, #28]
 8003a0e:	2b01      	cmp	r3, #1
 8003a10:	d006      	beq.n	8003a20 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 80d9 	beq.w	8003bd2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003a20:	4b02      	ldr	r3, [pc, #8]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	4a01      	ldr	r2, [pc, #4]	; (8003a2c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003a26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003a2a:	e001      	b.n	8003a30 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003a32:	f7fe f851 	bl	8001ad8 <HAL_GetTick>
 8003a36:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a38:	e008      	b.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003a3a:	f7fe f84d 	bl	8001ad8 <HAL_GetTick>
 8003a3e:	4602      	mov	r2, r0
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	1ad3      	subs	r3, r2, r3
 8003a44:	2b64      	cmp	r3, #100	; 0x64
 8003a46:	d901      	bls.n	8003a4c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003a48:	2303      	movs	r3, #3
 8003a4a:	e194      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003a4c:	4b6c      	ldr	r3, [pc, #432]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d1f0      	bne.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0301 	and.w	r3, r3, #1
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d021      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d11d      	bne.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003a6c:	4b64      	ldr	r3, [pc, #400]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a72:	0c1b      	lsrs	r3, r3, #16
 8003a74:	f003 0303 	and.w	r3, r3, #3
 8003a78:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003a7a:	4b61      	ldr	r3, [pc, #388]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003a7c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003a80:	0e1b      	lsrs	r3, r3, #24
 8003a82:	f003 030f 	and.w	r3, r3, #15
 8003a86:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	019a      	lsls	r2, r3, #6
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	041b      	lsls	r3, r3, #16
 8003a92:	431a      	orrs	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	061b      	lsls	r3, r3, #24
 8003a98:	431a      	orrs	r2, r3
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	071b      	lsls	r3, r3, #28
 8003aa0:	4957      	ldr	r1, [pc, #348]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003aa2:	4313      	orrs	r3, r2
 8003aa4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d004      	beq.n	8003abe <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ab8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003abc:	d00a      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d02e      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ace:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ad2:	d129      	bne.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003ad4:	4b4a      	ldr	r3, [pc, #296]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ad6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ada:	0c1b      	lsrs	r3, r3, #16
 8003adc:	f003 0303 	and.w	r3, r3, #3
 8003ae0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003ae2:	4b47      	ldr	r3, [pc, #284]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ae4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ae8:	0f1b      	lsrs	r3, r3, #28
 8003aea:	f003 0307 	and.w	r3, r3, #7
 8003aee:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	019a      	lsls	r2, r3, #6
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	041b      	lsls	r3, r3, #16
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	061b      	lsls	r3, r3, #24
 8003b02:	431a      	orrs	r2, r3
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	071b      	lsls	r3, r3, #28
 8003b08:	493d      	ldr	r1, [pc, #244]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b0a:	4313      	orrs	r3, r2
 8003b0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003b10:	4b3b      	ldr	r3, [pc, #236]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003b16:	f023 021f 	bic.w	r2, r3, #31
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b1e:	3b01      	subs	r3, #1
 8003b20:	4937      	ldr	r1, [pc, #220]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b22:	4313      	orrs	r3, r2
 8003b24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d01d      	beq.n	8003b70 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003b34:	4b32      	ldr	r3, [pc, #200]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b36:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b3a:	0e1b      	lsrs	r3, r3, #24
 8003b3c:	f003 030f 	and.w	r3, r3, #15
 8003b40:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003b42:	4b2f      	ldr	r3, [pc, #188]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b44:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b48:	0f1b      	lsrs	r3, r3, #28
 8003b4a:	f003 0307 	and.w	r3, r3, #7
 8003b4e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	685b      	ldr	r3, [r3, #4]
 8003b54:	019a      	lsls	r2, r3, #6
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	691b      	ldr	r3, [r3, #16]
 8003b5a:	041b      	lsls	r3, r3, #16
 8003b5c:	431a      	orrs	r2, r3
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	061b      	lsls	r3, r3, #24
 8003b62:	431a      	orrs	r2, r3
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	071b      	lsls	r3, r3, #28
 8003b68:	4925      	ldr	r1, [pc, #148]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d011      	beq.n	8003ba0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	019a      	lsls	r2, r3, #6
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	691b      	ldr	r3, [r3, #16]
 8003b86:	041b      	lsls	r3, r3, #16
 8003b88:	431a      	orrs	r2, r3
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	68db      	ldr	r3, [r3, #12]
 8003b8e:	061b      	lsls	r3, r3, #24
 8003b90:	431a      	orrs	r2, r3
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	071b      	lsls	r3, r3, #28
 8003b98:	4919      	ldr	r1, [pc, #100]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003b9a:	4313      	orrs	r3, r2
 8003b9c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003ba0:	4b17      	ldr	r3, [pc, #92]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	4a16      	ldr	r2, [pc, #88]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ba6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003baa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003bac:	f7fd ff94 	bl	8001ad8 <HAL_GetTick>
 8003bb0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bb2:	e008      	b.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003bb4:	f7fd ff90 	bl	8001ad8 <HAL_GetTick>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	697b      	ldr	r3, [r7, #20]
 8003bbc:	1ad3      	subs	r3, r2, r3
 8003bbe:	2b64      	cmp	r3, #100	; 0x64
 8003bc0:	d901      	bls.n	8003bc6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bc2:	2303      	movs	r3, #3
 8003bc4:	e0d7      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003bc6:	4b0e      	ldr	r3, [pc, #56]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d0f0      	beq.n	8003bb4 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003bd2:	69bb      	ldr	r3, [r7, #24]
 8003bd4:	2b01      	cmp	r3, #1
 8003bd6:	f040 80cd 	bne.w	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003bda:	4b09      	ldr	r3, [pc, #36]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a08      	ldr	r2, [pc, #32]	; (8003c00 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003be0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003be4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003be6:	f7fd ff77 	bl	8001ad8 <HAL_GetTick>
 8003bea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003bec:	e00a      	b.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003bee:	f7fd ff73 	bl	8001ad8 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	2b64      	cmp	r3, #100	; 0x64
 8003bfa:	d903      	bls.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e0ba      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003c00:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003c04:	4b5e      	ldr	r3, [pc, #376]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003c0c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c10:	d0ed      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d009      	beq.n	8003c3a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d02e      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d12a      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003c3a:	4b51      	ldr	r3, [pc, #324]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c40:	0c1b      	lsrs	r3, r3, #16
 8003c42:	f003 0303 	and.w	r3, r3, #3
 8003c46:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003c48:	4b4d      	ldr	r3, [pc, #308]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c4e:	0f1b      	lsrs	r3, r3, #28
 8003c50:	f003 0307 	and.w	r3, r3, #7
 8003c54:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	019a      	lsls	r2, r3, #6
 8003c5c:	693b      	ldr	r3, [r7, #16]
 8003c5e:	041b      	lsls	r3, r3, #16
 8003c60:	431a      	orrs	r2, r3
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	699b      	ldr	r3, [r3, #24]
 8003c66:	061b      	lsls	r3, r3, #24
 8003c68:	431a      	orrs	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	071b      	lsls	r3, r3, #28
 8003c6e:	4944      	ldr	r1, [pc, #272]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003c76:	4b42      	ldr	r3, [pc, #264]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003c7c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c84:	3b01      	subs	r3, #1
 8003c86:	021b      	lsls	r3, r3, #8
 8003c88:	493d      	ldr	r1, [pc, #244]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d022      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ca0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ca4:	d11d      	bne.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003ca6:	4b36      	ldr	r3, [pc, #216]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cac:	0e1b      	lsrs	r3, r3, #24
 8003cae:	f003 030f 	and.w	r3, r3, #15
 8003cb2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003cb4:	4b32      	ldr	r3, [pc, #200]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003cb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cba:	0f1b      	lsrs	r3, r3, #28
 8003cbc:	f003 0307 	and.w	r3, r3, #7
 8003cc0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	019a      	lsls	r2, r3, #6
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6a1b      	ldr	r3, [r3, #32]
 8003ccc:	041b      	lsls	r3, r3, #16
 8003cce:	431a      	orrs	r2, r3
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	061b      	lsls	r3, r3, #24
 8003cd4:	431a      	orrs	r2, r3
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	071b      	lsls	r3, r3, #28
 8003cda:	4929      	ldr	r1, [pc, #164]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0308 	and.w	r3, r3, #8
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d028      	beq.n	8003d40 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003cee:	4b24      	ldr	r3, [pc, #144]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cf4:	0e1b      	lsrs	r3, r3, #24
 8003cf6:	f003 030f 	and.w	r3, r3, #15
 8003cfa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003cfc:	4b20      	ldr	r3, [pc, #128]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003cfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d02:	0c1b      	lsrs	r3, r3, #16
 8003d04:	f003 0303 	and.w	r3, r3, #3
 8003d08:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	695b      	ldr	r3, [r3, #20]
 8003d0e:	019a      	lsls	r2, r3, #6
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	041b      	lsls	r3, r3, #16
 8003d14:	431a      	orrs	r2, r3
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	061b      	lsls	r3, r3, #24
 8003d1a:	431a      	orrs	r2, r3
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	69db      	ldr	r3, [r3, #28]
 8003d20:	071b      	lsls	r3, r3, #28
 8003d22:	4917      	ldr	r1, [pc, #92]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003d2a:	4b15      	ldr	r3, [pc, #84]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003d30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d38:	4911      	ldr	r1, [pc, #68]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003d40:	4b0f      	ldr	r3, [pc, #60]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	4a0e      	ldr	r2, [pc, #56]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d46:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003d4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d4c:	f7fd fec4 	bl	8001ad8 <HAL_GetTick>
 8003d50:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d52:	e008      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003d54:	f7fd fec0 	bl	8001ad8 <HAL_GetTick>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	1ad3      	subs	r3, r2, r3
 8003d5e:	2b64      	cmp	r3, #100	; 0x64
 8003d60:	d901      	bls.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e007      	b.n	8003d76 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003d66:	4b06      	ldr	r3, [pc, #24]	; (8003d80 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003d6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003d72:	d1ef      	bne.n	8003d54 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8003d74:	2300      	movs	r3, #0
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3720      	adds	r7, #32
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	40023800 	.word	0x40023800

08003d84 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b082      	sub	sp, #8
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d101      	bne.n	8003d96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e040      	b.n	8003e18 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d106      	bne.n	8003dac <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7fd fc3a 	bl	8001620 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2224      	movs	r2, #36	; 0x24
 8003db0:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	f022 0201 	bic.w	r2, r2, #1
 8003dc0:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 f82c 	bl	8003e20 <UART_SetConfig>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b01      	cmp	r3, #1
 8003dcc:	d101      	bne.n	8003dd2 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e022      	b.n	8003e18 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d002      	beq.n	8003de0 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003dda:	6878      	ldr	r0, [r7, #4]
 8003ddc:	f000 fa84 	bl	80042e8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685a      	ldr	r2, [r3, #4]
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003dee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	689a      	ldr	r2, [r3, #8]
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003dfe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f042 0201 	orr.w	r2, r2, #1
 8003e0e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 fb0b 	bl	800442c <UART_CheckIdleState>
 8003e16:	4603      	mov	r3, r0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	3708      	adds	r7, #8
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	bd80      	pop	{r7, pc}

08003e20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	b088      	sub	sp, #32
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003e28:	2300      	movs	r3, #0
 8003e2a:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	691b      	ldr	r3, [r3, #16]
 8003e34:	431a      	orrs	r2, r3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	431a      	orrs	r2, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	69db      	ldr	r3, [r3, #28]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681a      	ldr	r2, [r3, #0]
 8003e4a:	4ba6      	ldr	r3, [pc, #664]	; (80040e4 <UART_SetConfig+0x2c4>)
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6812      	ldr	r2, [r2, #0]
 8003e52:	6979      	ldr	r1, [r7, #20]
 8003e54:	430b      	orrs	r3, r1
 8003e56:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	685b      	ldr	r3, [r3, #4]
 8003e5e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	68da      	ldr	r2, [r3, #12]
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	430a      	orrs	r2, r1
 8003e6c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a1b      	ldr	r3, [r3, #32]
 8003e78:	697a      	ldr	r2, [r7, #20]
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	689b      	ldr	r3, [r3, #8]
 8003e84:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	430a      	orrs	r2, r1
 8003e90:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	4a94      	ldr	r2, [pc, #592]	; (80040e8 <UART_SetConfig+0x2c8>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d120      	bne.n	8003ede <UART_SetConfig+0xbe>
 8003e9c:	4b93      	ldr	r3, [pc, #588]	; (80040ec <UART_SetConfig+0x2cc>)
 8003e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b03      	cmp	r3, #3
 8003ea8:	d816      	bhi.n	8003ed8 <UART_SetConfig+0xb8>
 8003eaa:	a201      	add	r2, pc, #4	; (adr r2, 8003eb0 <UART_SetConfig+0x90>)
 8003eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eb0:	08003ec1 	.word	0x08003ec1
 8003eb4:	08003ecd 	.word	0x08003ecd
 8003eb8:	08003ec7 	.word	0x08003ec7
 8003ebc:	08003ed3 	.word	0x08003ed3
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	77fb      	strb	r3, [r7, #31]
 8003ec4:	e150      	b.n	8004168 <UART_SetConfig+0x348>
 8003ec6:	2302      	movs	r3, #2
 8003ec8:	77fb      	strb	r3, [r7, #31]
 8003eca:	e14d      	b.n	8004168 <UART_SetConfig+0x348>
 8003ecc:	2304      	movs	r3, #4
 8003ece:	77fb      	strb	r3, [r7, #31]
 8003ed0:	e14a      	b.n	8004168 <UART_SetConfig+0x348>
 8003ed2:	2308      	movs	r3, #8
 8003ed4:	77fb      	strb	r3, [r7, #31]
 8003ed6:	e147      	b.n	8004168 <UART_SetConfig+0x348>
 8003ed8:	2310      	movs	r3, #16
 8003eda:	77fb      	strb	r3, [r7, #31]
 8003edc:	e144      	b.n	8004168 <UART_SetConfig+0x348>
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4a83      	ldr	r2, [pc, #524]	; (80040f0 <UART_SetConfig+0x2d0>)
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d132      	bne.n	8003f4e <UART_SetConfig+0x12e>
 8003ee8:	4b80      	ldr	r3, [pc, #512]	; (80040ec <UART_SetConfig+0x2cc>)
 8003eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003eee:	f003 030c 	and.w	r3, r3, #12
 8003ef2:	2b0c      	cmp	r3, #12
 8003ef4:	d828      	bhi.n	8003f48 <UART_SetConfig+0x128>
 8003ef6:	a201      	add	r2, pc, #4	; (adr r2, 8003efc <UART_SetConfig+0xdc>)
 8003ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003efc:	08003f31 	.word	0x08003f31
 8003f00:	08003f49 	.word	0x08003f49
 8003f04:	08003f49 	.word	0x08003f49
 8003f08:	08003f49 	.word	0x08003f49
 8003f0c:	08003f3d 	.word	0x08003f3d
 8003f10:	08003f49 	.word	0x08003f49
 8003f14:	08003f49 	.word	0x08003f49
 8003f18:	08003f49 	.word	0x08003f49
 8003f1c:	08003f37 	.word	0x08003f37
 8003f20:	08003f49 	.word	0x08003f49
 8003f24:	08003f49 	.word	0x08003f49
 8003f28:	08003f49 	.word	0x08003f49
 8003f2c:	08003f43 	.word	0x08003f43
 8003f30:	2300      	movs	r3, #0
 8003f32:	77fb      	strb	r3, [r7, #31]
 8003f34:	e118      	b.n	8004168 <UART_SetConfig+0x348>
 8003f36:	2302      	movs	r3, #2
 8003f38:	77fb      	strb	r3, [r7, #31]
 8003f3a:	e115      	b.n	8004168 <UART_SetConfig+0x348>
 8003f3c:	2304      	movs	r3, #4
 8003f3e:	77fb      	strb	r3, [r7, #31]
 8003f40:	e112      	b.n	8004168 <UART_SetConfig+0x348>
 8003f42:	2308      	movs	r3, #8
 8003f44:	77fb      	strb	r3, [r7, #31]
 8003f46:	e10f      	b.n	8004168 <UART_SetConfig+0x348>
 8003f48:	2310      	movs	r3, #16
 8003f4a:	77fb      	strb	r3, [r7, #31]
 8003f4c:	e10c      	b.n	8004168 <UART_SetConfig+0x348>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a68      	ldr	r2, [pc, #416]	; (80040f4 <UART_SetConfig+0x2d4>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d120      	bne.n	8003f9a <UART_SetConfig+0x17a>
 8003f58:	4b64      	ldr	r3, [pc, #400]	; (80040ec <UART_SetConfig+0x2cc>)
 8003f5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003f5e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003f62:	2b30      	cmp	r3, #48	; 0x30
 8003f64:	d013      	beq.n	8003f8e <UART_SetConfig+0x16e>
 8003f66:	2b30      	cmp	r3, #48	; 0x30
 8003f68:	d814      	bhi.n	8003f94 <UART_SetConfig+0x174>
 8003f6a:	2b20      	cmp	r3, #32
 8003f6c:	d009      	beq.n	8003f82 <UART_SetConfig+0x162>
 8003f6e:	2b20      	cmp	r3, #32
 8003f70:	d810      	bhi.n	8003f94 <UART_SetConfig+0x174>
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d002      	beq.n	8003f7c <UART_SetConfig+0x15c>
 8003f76:	2b10      	cmp	r3, #16
 8003f78:	d006      	beq.n	8003f88 <UART_SetConfig+0x168>
 8003f7a:	e00b      	b.n	8003f94 <UART_SetConfig+0x174>
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	77fb      	strb	r3, [r7, #31]
 8003f80:	e0f2      	b.n	8004168 <UART_SetConfig+0x348>
 8003f82:	2302      	movs	r3, #2
 8003f84:	77fb      	strb	r3, [r7, #31]
 8003f86:	e0ef      	b.n	8004168 <UART_SetConfig+0x348>
 8003f88:	2304      	movs	r3, #4
 8003f8a:	77fb      	strb	r3, [r7, #31]
 8003f8c:	e0ec      	b.n	8004168 <UART_SetConfig+0x348>
 8003f8e:	2308      	movs	r3, #8
 8003f90:	77fb      	strb	r3, [r7, #31]
 8003f92:	e0e9      	b.n	8004168 <UART_SetConfig+0x348>
 8003f94:	2310      	movs	r3, #16
 8003f96:	77fb      	strb	r3, [r7, #31]
 8003f98:	e0e6      	b.n	8004168 <UART_SetConfig+0x348>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a56      	ldr	r2, [pc, #344]	; (80040f8 <UART_SetConfig+0x2d8>)
 8003fa0:	4293      	cmp	r3, r2
 8003fa2:	d120      	bne.n	8003fe6 <UART_SetConfig+0x1c6>
 8003fa4:	4b51      	ldr	r3, [pc, #324]	; (80040ec <UART_SetConfig+0x2cc>)
 8003fa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003faa:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003fae:	2bc0      	cmp	r3, #192	; 0xc0
 8003fb0:	d013      	beq.n	8003fda <UART_SetConfig+0x1ba>
 8003fb2:	2bc0      	cmp	r3, #192	; 0xc0
 8003fb4:	d814      	bhi.n	8003fe0 <UART_SetConfig+0x1c0>
 8003fb6:	2b80      	cmp	r3, #128	; 0x80
 8003fb8:	d009      	beq.n	8003fce <UART_SetConfig+0x1ae>
 8003fba:	2b80      	cmp	r3, #128	; 0x80
 8003fbc:	d810      	bhi.n	8003fe0 <UART_SetConfig+0x1c0>
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d002      	beq.n	8003fc8 <UART_SetConfig+0x1a8>
 8003fc2:	2b40      	cmp	r3, #64	; 0x40
 8003fc4:	d006      	beq.n	8003fd4 <UART_SetConfig+0x1b4>
 8003fc6:	e00b      	b.n	8003fe0 <UART_SetConfig+0x1c0>
 8003fc8:	2300      	movs	r3, #0
 8003fca:	77fb      	strb	r3, [r7, #31]
 8003fcc:	e0cc      	b.n	8004168 <UART_SetConfig+0x348>
 8003fce:	2302      	movs	r3, #2
 8003fd0:	77fb      	strb	r3, [r7, #31]
 8003fd2:	e0c9      	b.n	8004168 <UART_SetConfig+0x348>
 8003fd4:	2304      	movs	r3, #4
 8003fd6:	77fb      	strb	r3, [r7, #31]
 8003fd8:	e0c6      	b.n	8004168 <UART_SetConfig+0x348>
 8003fda:	2308      	movs	r3, #8
 8003fdc:	77fb      	strb	r3, [r7, #31]
 8003fde:	e0c3      	b.n	8004168 <UART_SetConfig+0x348>
 8003fe0:	2310      	movs	r3, #16
 8003fe2:	77fb      	strb	r3, [r7, #31]
 8003fe4:	e0c0      	b.n	8004168 <UART_SetConfig+0x348>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a44      	ldr	r2, [pc, #272]	; (80040fc <UART_SetConfig+0x2dc>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d125      	bne.n	800403c <UART_SetConfig+0x21c>
 8003ff0:	4b3e      	ldr	r3, [pc, #248]	; (80040ec <UART_SetConfig+0x2cc>)
 8003ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ff6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ffa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003ffe:	d017      	beq.n	8004030 <UART_SetConfig+0x210>
 8004000:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004004:	d817      	bhi.n	8004036 <UART_SetConfig+0x216>
 8004006:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800400a:	d00b      	beq.n	8004024 <UART_SetConfig+0x204>
 800400c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004010:	d811      	bhi.n	8004036 <UART_SetConfig+0x216>
 8004012:	2b00      	cmp	r3, #0
 8004014:	d003      	beq.n	800401e <UART_SetConfig+0x1fe>
 8004016:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800401a:	d006      	beq.n	800402a <UART_SetConfig+0x20a>
 800401c:	e00b      	b.n	8004036 <UART_SetConfig+0x216>
 800401e:	2300      	movs	r3, #0
 8004020:	77fb      	strb	r3, [r7, #31]
 8004022:	e0a1      	b.n	8004168 <UART_SetConfig+0x348>
 8004024:	2302      	movs	r3, #2
 8004026:	77fb      	strb	r3, [r7, #31]
 8004028:	e09e      	b.n	8004168 <UART_SetConfig+0x348>
 800402a:	2304      	movs	r3, #4
 800402c:	77fb      	strb	r3, [r7, #31]
 800402e:	e09b      	b.n	8004168 <UART_SetConfig+0x348>
 8004030:	2308      	movs	r3, #8
 8004032:	77fb      	strb	r3, [r7, #31]
 8004034:	e098      	b.n	8004168 <UART_SetConfig+0x348>
 8004036:	2310      	movs	r3, #16
 8004038:	77fb      	strb	r3, [r7, #31]
 800403a:	e095      	b.n	8004168 <UART_SetConfig+0x348>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	4a2f      	ldr	r2, [pc, #188]	; (8004100 <UART_SetConfig+0x2e0>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d125      	bne.n	8004092 <UART_SetConfig+0x272>
 8004046:	4b29      	ldr	r3, [pc, #164]	; (80040ec <UART_SetConfig+0x2cc>)
 8004048:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800404c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004050:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004054:	d017      	beq.n	8004086 <UART_SetConfig+0x266>
 8004056:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800405a:	d817      	bhi.n	800408c <UART_SetConfig+0x26c>
 800405c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004060:	d00b      	beq.n	800407a <UART_SetConfig+0x25a>
 8004062:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004066:	d811      	bhi.n	800408c <UART_SetConfig+0x26c>
 8004068:	2b00      	cmp	r3, #0
 800406a:	d003      	beq.n	8004074 <UART_SetConfig+0x254>
 800406c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004070:	d006      	beq.n	8004080 <UART_SetConfig+0x260>
 8004072:	e00b      	b.n	800408c <UART_SetConfig+0x26c>
 8004074:	2301      	movs	r3, #1
 8004076:	77fb      	strb	r3, [r7, #31]
 8004078:	e076      	b.n	8004168 <UART_SetConfig+0x348>
 800407a:	2302      	movs	r3, #2
 800407c:	77fb      	strb	r3, [r7, #31]
 800407e:	e073      	b.n	8004168 <UART_SetConfig+0x348>
 8004080:	2304      	movs	r3, #4
 8004082:	77fb      	strb	r3, [r7, #31]
 8004084:	e070      	b.n	8004168 <UART_SetConfig+0x348>
 8004086:	2308      	movs	r3, #8
 8004088:	77fb      	strb	r3, [r7, #31]
 800408a:	e06d      	b.n	8004168 <UART_SetConfig+0x348>
 800408c:	2310      	movs	r3, #16
 800408e:	77fb      	strb	r3, [r7, #31]
 8004090:	e06a      	b.n	8004168 <UART_SetConfig+0x348>
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a1b      	ldr	r2, [pc, #108]	; (8004104 <UART_SetConfig+0x2e4>)
 8004098:	4293      	cmp	r3, r2
 800409a:	d138      	bne.n	800410e <UART_SetConfig+0x2ee>
 800409c:	4b13      	ldr	r3, [pc, #76]	; (80040ec <UART_SetConfig+0x2cc>)
 800409e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040a2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80040a6:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80040aa:	d017      	beq.n	80040dc <UART_SetConfig+0x2bc>
 80040ac:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 80040b0:	d82a      	bhi.n	8004108 <UART_SetConfig+0x2e8>
 80040b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040b6:	d00b      	beq.n	80040d0 <UART_SetConfig+0x2b0>
 80040b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040bc:	d824      	bhi.n	8004108 <UART_SetConfig+0x2e8>
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d003      	beq.n	80040ca <UART_SetConfig+0x2aa>
 80040c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80040c6:	d006      	beq.n	80040d6 <UART_SetConfig+0x2b6>
 80040c8:	e01e      	b.n	8004108 <UART_SetConfig+0x2e8>
 80040ca:	2300      	movs	r3, #0
 80040cc:	77fb      	strb	r3, [r7, #31]
 80040ce:	e04b      	b.n	8004168 <UART_SetConfig+0x348>
 80040d0:	2302      	movs	r3, #2
 80040d2:	77fb      	strb	r3, [r7, #31]
 80040d4:	e048      	b.n	8004168 <UART_SetConfig+0x348>
 80040d6:	2304      	movs	r3, #4
 80040d8:	77fb      	strb	r3, [r7, #31]
 80040da:	e045      	b.n	8004168 <UART_SetConfig+0x348>
 80040dc:	2308      	movs	r3, #8
 80040de:	77fb      	strb	r3, [r7, #31]
 80040e0:	e042      	b.n	8004168 <UART_SetConfig+0x348>
 80040e2:	bf00      	nop
 80040e4:	efff69f3 	.word	0xefff69f3
 80040e8:	40011000 	.word	0x40011000
 80040ec:	40023800 	.word	0x40023800
 80040f0:	40004400 	.word	0x40004400
 80040f4:	40004800 	.word	0x40004800
 80040f8:	40004c00 	.word	0x40004c00
 80040fc:	40005000 	.word	0x40005000
 8004100:	40011400 	.word	0x40011400
 8004104:	40007800 	.word	0x40007800
 8004108:	2310      	movs	r3, #16
 800410a:	77fb      	strb	r3, [r7, #31]
 800410c:	e02c      	b.n	8004168 <UART_SetConfig+0x348>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a72      	ldr	r2, [pc, #456]	; (80042dc <UART_SetConfig+0x4bc>)
 8004114:	4293      	cmp	r3, r2
 8004116:	d125      	bne.n	8004164 <UART_SetConfig+0x344>
 8004118:	4b71      	ldr	r3, [pc, #452]	; (80042e0 <UART_SetConfig+0x4c0>)
 800411a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800411e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004122:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004126:	d017      	beq.n	8004158 <UART_SetConfig+0x338>
 8004128:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800412c:	d817      	bhi.n	800415e <UART_SetConfig+0x33e>
 800412e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004132:	d00b      	beq.n	800414c <UART_SetConfig+0x32c>
 8004134:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004138:	d811      	bhi.n	800415e <UART_SetConfig+0x33e>
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <UART_SetConfig+0x326>
 800413e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004142:	d006      	beq.n	8004152 <UART_SetConfig+0x332>
 8004144:	e00b      	b.n	800415e <UART_SetConfig+0x33e>
 8004146:	2300      	movs	r3, #0
 8004148:	77fb      	strb	r3, [r7, #31]
 800414a:	e00d      	b.n	8004168 <UART_SetConfig+0x348>
 800414c:	2302      	movs	r3, #2
 800414e:	77fb      	strb	r3, [r7, #31]
 8004150:	e00a      	b.n	8004168 <UART_SetConfig+0x348>
 8004152:	2304      	movs	r3, #4
 8004154:	77fb      	strb	r3, [r7, #31]
 8004156:	e007      	b.n	8004168 <UART_SetConfig+0x348>
 8004158:	2308      	movs	r3, #8
 800415a:	77fb      	strb	r3, [r7, #31]
 800415c:	e004      	b.n	8004168 <UART_SetConfig+0x348>
 800415e:	2310      	movs	r3, #16
 8004160:	77fb      	strb	r3, [r7, #31]
 8004162:	e001      	b.n	8004168 <UART_SetConfig+0x348>
 8004164:	2310      	movs	r3, #16
 8004166:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	69db      	ldr	r3, [r3, #28]
 800416c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004170:	d15b      	bne.n	800422a <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004172:	7ffb      	ldrb	r3, [r7, #31]
 8004174:	2b08      	cmp	r3, #8
 8004176:	d828      	bhi.n	80041ca <UART_SetConfig+0x3aa>
 8004178:	a201      	add	r2, pc, #4	; (adr r2, 8004180 <UART_SetConfig+0x360>)
 800417a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800417e:	bf00      	nop
 8004180:	080041a5 	.word	0x080041a5
 8004184:	080041ad 	.word	0x080041ad
 8004188:	080041b5 	.word	0x080041b5
 800418c:	080041cb 	.word	0x080041cb
 8004190:	080041bb 	.word	0x080041bb
 8004194:	080041cb 	.word	0x080041cb
 8004198:	080041cb 	.word	0x080041cb
 800419c:	080041cb 	.word	0x080041cb
 80041a0:	080041c3 	.word	0x080041c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041a4:	f7ff f9d6 	bl	8003554 <HAL_RCC_GetPCLK1Freq>
 80041a8:	61b8      	str	r0, [r7, #24]
        break;
 80041aa:	e013      	b.n	80041d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80041ac:	f7ff f9e6 	bl	800357c <HAL_RCC_GetPCLK2Freq>
 80041b0:	61b8      	str	r0, [r7, #24]
        break;
 80041b2:	e00f      	b.n	80041d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80041b4:	4b4b      	ldr	r3, [pc, #300]	; (80042e4 <UART_SetConfig+0x4c4>)
 80041b6:	61bb      	str	r3, [r7, #24]
        break;
 80041b8:	e00c      	b.n	80041d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041ba:	f7ff f8b9 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 80041be:	61b8      	str	r0, [r7, #24]
        break;
 80041c0:	e008      	b.n	80041d4 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041c6:	61bb      	str	r3, [r7, #24]
        break;
 80041c8:	e004      	b.n	80041d4 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80041ca:	2300      	movs	r3, #0
 80041cc:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	77bb      	strb	r3, [r7, #30]
        break;
 80041d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d074      	beq.n	80042c4 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80041da:	69bb      	ldr	r3, [r7, #24]
 80041dc:	005a      	lsls	r2, r3, #1
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	085b      	lsrs	r3, r3, #1
 80041e4:	441a      	add	r2, r3
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ee:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	2b0f      	cmp	r3, #15
 80041f4:	d916      	bls.n	8004224 <UART_SetConfig+0x404>
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041fc:	d212      	bcs.n	8004224 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	b29b      	uxth	r3, r3
 8004202:	f023 030f 	bic.w	r3, r3, #15
 8004206:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	085b      	lsrs	r3, r3, #1
 800420c:	b29b      	uxth	r3, r3
 800420e:	f003 0307 	and.w	r3, r3, #7
 8004212:	b29a      	uxth	r2, r3
 8004214:	89fb      	ldrh	r3, [r7, #14]
 8004216:	4313      	orrs	r3, r2
 8004218:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	89fa      	ldrh	r2, [r7, #14]
 8004220:	60da      	str	r2, [r3, #12]
 8004222:	e04f      	b.n	80042c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004224:	2301      	movs	r3, #1
 8004226:	77bb      	strb	r3, [r7, #30]
 8004228:	e04c      	b.n	80042c4 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800422a:	7ffb      	ldrb	r3, [r7, #31]
 800422c:	2b08      	cmp	r3, #8
 800422e:	d828      	bhi.n	8004282 <UART_SetConfig+0x462>
 8004230:	a201      	add	r2, pc, #4	; (adr r2, 8004238 <UART_SetConfig+0x418>)
 8004232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004236:	bf00      	nop
 8004238:	0800425d 	.word	0x0800425d
 800423c:	08004265 	.word	0x08004265
 8004240:	0800426d 	.word	0x0800426d
 8004244:	08004283 	.word	0x08004283
 8004248:	08004273 	.word	0x08004273
 800424c:	08004283 	.word	0x08004283
 8004250:	08004283 	.word	0x08004283
 8004254:	08004283 	.word	0x08004283
 8004258:	0800427b 	.word	0x0800427b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800425c:	f7ff f97a 	bl	8003554 <HAL_RCC_GetPCLK1Freq>
 8004260:	61b8      	str	r0, [r7, #24]
        break;
 8004262:	e013      	b.n	800428c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004264:	f7ff f98a 	bl	800357c <HAL_RCC_GetPCLK2Freq>
 8004268:	61b8      	str	r0, [r7, #24]
        break;
 800426a:	e00f      	b.n	800428c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800426c:	4b1d      	ldr	r3, [pc, #116]	; (80042e4 <UART_SetConfig+0x4c4>)
 800426e:	61bb      	str	r3, [r7, #24]
        break;
 8004270:	e00c      	b.n	800428c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004272:	f7ff f85d 	bl	8003330 <HAL_RCC_GetSysClockFreq>
 8004276:	61b8      	str	r0, [r7, #24]
        break;
 8004278:	e008      	b.n	800428c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800427a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800427e:	61bb      	str	r3, [r7, #24]
        break;
 8004280:	e004      	b.n	800428c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004282:	2300      	movs	r3, #0
 8004284:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004286:	2301      	movs	r3, #1
 8004288:	77bb      	strb	r3, [r7, #30]
        break;
 800428a:	bf00      	nop
    }

    if (pclk != 0U)
 800428c:	69bb      	ldr	r3, [r7, #24]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d018      	beq.n	80042c4 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	085a      	lsrs	r2, r3, #1
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	441a      	add	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80042a4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	2b0f      	cmp	r3, #15
 80042aa:	d909      	bls.n	80042c0 <UART_SetConfig+0x4a0>
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042b2:	d205      	bcs.n	80042c0 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	b29a      	uxth	r2, r3
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	60da      	str	r2, [r3, #12]
 80042be:	e001      	b.n	80042c4 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2200      	movs	r2, #0
 80042c8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2200      	movs	r2, #0
 80042ce:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80042d0:	7fbb      	ldrb	r3, [r7, #30]
}
 80042d2:	4618      	mov	r0, r3
 80042d4:	3720      	adds	r7, #32
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40007c00 	.word	0x40007c00
 80042e0:	40023800 	.word	0x40023800
 80042e4:	00f42400 	.word	0x00f42400

080042e8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f4:	f003 0301 	and.w	r3, r3, #1
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d00a      	beq.n	8004312 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	430a      	orrs	r2, r1
 8004310:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004316:	f003 0302 	and.w	r3, r3, #2
 800431a:	2b00      	cmp	r3, #0
 800431c:	d00a      	beq.n	8004334 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	685b      	ldr	r3, [r3, #4]
 8004324:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	430a      	orrs	r2, r1
 8004332:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004338:	f003 0304 	and.w	r3, r3, #4
 800433c:	2b00      	cmp	r3, #0
 800433e:	d00a      	beq.n	8004356 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	430a      	orrs	r2, r1
 8004354:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435a:	f003 0308 	and.w	r3, r3, #8
 800435e:	2b00      	cmp	r3, #0
 8004360:	d00a      	beq.n	8004378 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	430a      	orrs	r2, r1
 8004376:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800437c:	f003 0310 	and.w	r3, r3, #16
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	430a      	orrs	r2, r1
 8004398:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800439e:	f003 0320 	and.w	r3, r3, #32
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00a      	beq.n	80043bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	430a      	orrs	r2, r1
 80043ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d01a      	beq.n	80043fe <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	685b      	ldr	r3, [r3, #4]
 80043ce:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	430a      	orrs	r2, r1
 80043dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80043e6:	d10a      	bne.n	80043fe <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	430a      	orrs	r2, r1
 80043fc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004406:	2b00      	cmp	r3, #0
 8004408:	d00a      	beq.n	8004420 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	430a      	orrs	r2, r1
 800441e:	605a      	str	r2, [r3, #4]
  }
}
 8004420:	bf00      	nop
 8004422:	370c      	adds	r7, #12
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b086      	sub	sp, #24
 8004430:	af02      	add	r7, sp, #8
 8004432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800443c:	f7fd fb4c 	bl	8001ad8 <HAL_GetTick>
 8004440:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0308 	and.w	r3, r3, #8
 800444c:	2b08      	cmp	r3, #8
 800444e:	d10e      	bne.n	800446e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004450:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004454:	9300      	str	r3, [sp, #0]
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	2200      	movs	r2, #0
 800445a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f81b 	bl	800449a <UART_WaitOnFlagUntilTimeout>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e011      	b.n	8004492 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2220      	movs	r2, #32
 8004472:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2220      	movs	r2, #32
 8004478:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2200      	movs	r2, #0
 8004486:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2200      	movs	r2, #0
 800448c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004490:	2300      	movs	r3, #0
}
 8004492:	4618      	mov	r0, r3
 8004494:	3710      	adds	r7, #16
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}

0800449a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800449a:	b580      	push	{r7, lr}
 800449c:	b09c      	sub	sp, #112	; 0x70
 800449e:	af00      	add	r7, sp, #0
 80044a0:	60f8      	str	r0, [r7, #12]
 80044a2:	60b9      	str	r1, [r7, #8]
 80044a4:	603b      	str	r3, [r7, #0]
 80044a6:	4613      	mov	r3, r2
 80044a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044aa:	e0a7      	b.n	80045fc <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044ac:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044b2:	f000 80a3 	beq.w	80045fc <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044b6:	f7fd fb0f 	bl	8001ad8 <HAL_GetTick>
 80044ba:	4602      	mov	r2, r0
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	1ad3      	subs	r3, r2, r3
 80044c0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d302      	bcc.n	80044cc <UART_WaitOnFlagUntilTimeout+0x32>
 80044c6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d13f      	bne.n	800454c <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044d2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80044d4:	e853 3f00 	ldrex	r3, [r3]
 80044d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80044da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80044dc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80044e0:	667b      	str	r3, [r7, #100]	; 0x64
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	461a      	mov	r2, r3
 80044e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 80044ec:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ee:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80044f0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80044f2:	e841 2300 	strex	r3, r2, [r1]
 80044f6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80044f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1e6      	bne.n	80044cc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	3308      	adds	r3, #8
 8004504:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004506:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004508:	e853 3f00 	ldrex	r3, [r3]
 800450c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800450e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004510:	f023 0301 	bic.w	r3, r3, #1
 8004514:	663b      	str	r3, [r7, #96]	; 0x60
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	3308      	adds	r3, #8
 800451c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800451e:	64ba      	str	r2, [r7, #72]	; 0x48
 8004520:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004522:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8004524:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004526:	e841 2300 	strex	r3, r2, [r1]
 800452a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800452c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1e5      	bne.n	80044fe <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004548:	2303      	movs	r3, #3
 800454a:	e068      	b.n	800461e <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	f003 0304 	and.w	r3, r3, #4
 8004556:	2b00      	cmp	r3, #0
 8004558:	d050      	beq.n	80045fc <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	69db      	ldr	r3, [r3, #28]
 8004560:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004564:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004568:	d148      	bne.n	80045fc <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004572:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800457a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800457c:	e853 3f00 	ldrex	r3, [r3]
 8004580:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004584:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004588:	66fb      	str	r3, [r7, #108]	; 0x6c
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	461a      	mov	r2, r3
 8004590:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004592:	637b      	str	r3, [r7, #52]	; 0x34
 8004594:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004596:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004598:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800459a:	e841 2300 	strex	r3, r2, [r1]
 800459e:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80045a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d1e6      	bne.n	8004574 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	3308      	adds	r3, #8
 80045ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	e853 3f00 	ldrex	r3, [r3]
 80045b4:	613b      	str	r3, [r7, #16]
   return(result);
 80045b6:	693b      	ldr	r3, [r7, #16]
 80045b8:	f023 0301 	bic.w	r3, r3, #1
 80045bc:	66bb      	str	r3, [r7, #104]	; 0x68
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	3308      	adds	r3, #8
 80045c4:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80045c6:	623a      	str	r2, [r7, #32]
 80045c8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ca:	69f9      	ldr	r1, [r7, #28]
 80045cc:	6a3a      	ldr	r2, [r7, #32]
 80045ce:	e841 2300 	strex	r3, r2, [r1]
 80045d2:	61bb      	str	r3, [r7, #24]
   return(result);
 80045d4:	69bb      	ldr	r3, [r7, #24]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1e5      	bne.n	80045a6 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2220      	movs	r2, #32
 80045de:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2220      	movs	r2, #32
 80045e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	2220      	movs	r2, #32
 80045ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80045f8:	2303      	movs	r3, #3
 80045fa:	e010      	b.n	800461e <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	69da      	ldr	r2, [r3, #28]
 8004602:	68bb      	ldr	r3, [r7, #8]
 8004604:	4013      	ands	r3, r2
 8004606:	68ba      	ldr	r2, [r7, #8]
 8004608:	429a      	cmp	r2, r3
 800460a:	bf0c      	ite	eq
 800460c:	2301      	moveq	r3, #1
 800460e:	2300      	movne	r3, #0
 8004610:	b2db      	uxtb	r3, r3
 8004612:	461a      	mov	r2, r3
 8004614:	79fb      	ldrb	r3, [r7, #7]
 8004616:	429a      	cmp	r2, r3
 8004618:	f43f af48 	beq.w	80044ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800461c:	2300      	movs	r3, #0
}
 800461e:	4618      	mov	r0, r3
 8004620:	3770      	adds	r7, #112	; 0x70
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
	...

08004628 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004628:	b084      	sub	sp, #16
 800462a:	b580      	push	{r7, lr}
 800462c:	b084      	sub	sp, #16
 800462e:	af00      	add	r7, sp, #0
 8004630:	6078      	str	r0, [r7, #4]
 8004632:	f107 001c 	add.w	r0, r7, #28
 8004636:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800463a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800463c:	2b01      	cmp	r3, #1
 800463e:	d120      	bne.n	8004682 <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004644:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68da      	ldr	r2, [r3, #12]
 8004650:	4b20      	ldr	r3, [pc, #128]	; (80046d4 <USB_CoreInit+0xac>)
 8004652:	4013      	ands	r3, r2
 8004654:	687a      	ldr	r2, [r7, #4]
 8004656:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	68db      	ldr	r3, [r3, #12]
 800465c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004664:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004666:	2b01      	cmp	r3, #1
 8004668:	d105      	bne.n	8004676 <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	68db      	ldr	r3, [r3, #12]
 800466e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f000 fa96 	bl	8004ba8 <USB_CoreReset>
 800467c:	4603      	mov	r3, r0
 800467e:	73fb      	strb	r3, [r7, #15]
 8004680:	e010      	b.n	80046a4 <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 fa8a 	bl	8004ba8 <USB_CoreReset>
 8004694:	4603      	mov	r3, r0
 8004696:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800469c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 80046a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046a6:	2b01      	cmp	r3, #1
 80046a8:	d10b      	bne.n	80046c2 <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	689b      	ldr	r3, [r3, #8]
 80046ae:	f043 0206 	orr.w	r2, r3, #6
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	f043 0220 	orr.w	r2, r3, #32
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80046c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80046ce:	b004      	add	sp, #16
 80046d0:	4770      	bx	lr
 80046d2:	bf00      	nop
 80046d4:	ffbdffbf 	.word	0xffbdffbf

080046d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80046d8:	b480      	push	{r7}
 80046da:	b083      	sub	sp, #12
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f023 0201 	bic.w	r2, r3, #1
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80046ec:	2300      	movs	r3, #0
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	370c      	adds	r7, #12
 80046f2:	46bd      	mov	sp, r7
 80046f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f8:	4770      	bx	lr

080046fa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b084      	sub	sp, #16
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
 8004702:	460b      	mov	r3, r1
 8004704:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004706:	2300      	movs	r3, #0
 8004708:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	68db      	ldr	r3, [r3, #12]
 800470e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004716:	78fb      	ldrb	r3, [r7, #3]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d115      	bne.n	8004748 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004728:	2001      	movs	r0, #1
 800472a:	f7fd f9e1 	bl	8001af0 <HAL_Delay>
      ms++;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	3301      	adds	r3, #1
 8004732:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004734:	6878      	ldr	r0, [r7, #4]
 8004736:	f000 fa29 	bl	8004b8c <USB_GetMode>
 800473a:	4603      	mov	r3, r0
 800473c:	2b01      	cmp	r3, #1
 800473e:	d01e      	beq.n	800477e <USB_SetCurrentMode+0x84>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2b31      	cmp	r3, #49	; 0x31
 8004744:	d9f0      	bls.n	8004728 <USB_SetCurrentMode+0x2e>
 8004746:	e01a      	b.n	800477e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004748:	78fb      	ldrb	r3, [r7, #3]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d115      	bne.n	800477a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	68db      	ldr	r3, [r3, #12]
 8004752:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800475a:	2001      	movs	r0, #1
 800475c:	f7fd f9c8 	bl	8001af0 <HAL_Delay>
      ms++;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	3301      	adds	r3, #1
 8004764:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004766:	6878      	ldr	r0, [r7, #4]
 8004768:	f000 fa10 	bl	8004b8c <USB_GetMode>
 800476c:	4603      	mov	r3, r0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d005      	beq.n	800477e <USB_SetCurrentMode+0x84>
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2b31      	cmp	r3, #49	; 0x31
 8004776:	d9f0      	bls.n	800475a <USB_SetCurrentMode+0x60>
 8004778:	e001      	b.n	800477e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e005      	b.n	800478a <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	2b32      	cmp	r3, #50	; 0x32
 8004782:	d101      	bne.n	8004788 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e000      	b.n	800478a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3710      	adds	r7, #16
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}
	...

08004794 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004794:	b084      	sub	sp, #16
 8004796:	b580      	push	{r7, lr}
 8004798:	b086      	sub	sp, #24
 800479a:	af00      	add	r7, sp, #0
 800479c:	6078      	str	r0, [r7, #4]
 800479e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80047a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80047a6:	2300      	movs	r3, #0
 80047a8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 80047ae:	2300      	movs	r3, #0
 80047b0:	613b      	str	r3, [r7, #16]
 80047b2:	e009      	b.n	80047c8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 80047b4:	687a      	ldr	r2, [r7, #4]
 80047b6:	693b      	ldr	r3, [r7, #16]
 80047b8:	3340      	adds	r3, #64	; 0x40
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	2200      	movs	r2, #0
 80047c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	3301      	adds	r3, #1
 80047c6:	613b      	str	r3, [r7, #16]
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	2b0e      	cmp	r3, #14
 80047cc:	d9f2      	bls.n	80047b4 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80047ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d11c      	bne.n	800480e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	68fa      	ldr	r2, [r7, #12]
 80047de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80047e2:	f043 0302 	orr.w	r3, r3, #2
 80047e6:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047ec:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	e005      	b.n	800481a <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004812:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004820:	461a      	mov	r2, r3
 8004822:	2300      	movs	r3, #0
 8004824:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800482c:	4619      	mov	r1, r3
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004834:	461a      	mov	r2, r3
 8004836:	680b      	ldr	r3, [r1, #0]
 8004838:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800483a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800483c:	2b01      	cmp	r3, #1
 800483e:	d10c      	bne.n	800485a <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004840:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004842:	2b00      	cmp	r3, #0
 8004844:	d104      	bne.n	8004850 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004846:	2100      	movs	r1, #0
 8004848:	6878      	ldr	r0, [r7, #4]
 800484a:	f000 f965 	bl	8004b18 <USB_SetDevSpeed>
 800484e:	e008      	b.n	8004862 <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004850:	2101      	movs	r1, #1
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 f960 	bl	8004b18 <USB_SetDevSpeed>
 8004858:	e003      	b.n	8004862 <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800485a:	2103      	movs	r1, #3
 800485c:	6878      	ldr	r0, [r7, #4]
 800485e:	f000 f95b 	bl	8004b18 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004862:	2110      	movs	r1, #16
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f000 f8f3 	bl	8004a50 <USB_FlushTxFifo>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d001      	beq.n	8004874 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004870:	2301      	movs	r3, #1
 8004872:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f000 f91f 	bl	8004ab8 <USB_FlushRxFifo>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d001      	beq.n	8004884 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004880:	2301      	movs	r3, #1
 8004882:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800488a:	461a      	mov	r2, r3
 800488c:	2300      	movs	r3, #0
 800488e:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004896:	461a      	mov	r2, r3
 8004898:	2300      	movs	r3, #0
 800489a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80048a2:	461a      	mov	r2, r3
 80048a4:	2300      	movs	r3, #0
 80048a6:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80048a8:	2300      	movs	r3, #0
 80048aa:	613b      	str	r3, [r7, #16]
 80048ac:	e043      	b.n	8004936 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	015a      	lsls	r2, r3, #5
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	4413      	add	r3, r2
 80048b6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80048c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80048c4:	d118      	bne.n	80048f8 <USB_DevInit+0x164>
    {
      if (i == 0U)
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10a      	bne.n	80048e2 <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	015a      	lsls	r2, r3, #5
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	4413      	add	r3, r2
 80048d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048d8:	461a      	mov	r2, r3
 80048da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80048de:	6013      	str	r3, [r2, #0]
 80048e0:	e013      	b.n	800490a <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	015a      	lsls	r2, r3, #5
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	4413      	add	r3, r2
 80048ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80048ee:	461a      	mov	r2, r3
 80048f0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80048f4:	6013      	str	r3, [r2, #0]
 80048f6:	e008      	b.n	800490a <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	015a      	lsls	r2, r3, #5
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	4413      	add	r3, r2
 8004900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004904:	461a      	mov	r2, r3
 8004906:	2300      	movs	r3, #0
 8004908:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	015a      	lsls	r2, r3, #5
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	4413      	add	r3, r2
 8004912:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004916:	461a      	mov	r2, r3
 8004918:	2300      	movs	r3, #0
 800491a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	015a      	lsls	r2, r3, #5
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	4413      	add	r3, r2
 8004924:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004928:	461a      	mov	r2, r3
 800492a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800492e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004930:	693b      	ldr	r3, [r7, #16]
 8004932:	3301      	adds	r3, #1
 8004934:	613b      	str	r3, [r7, #16]
 8004936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004938:	693a      	ldr	r2, [r7, #16]
 800493a:	429a      	cmp	r2, r3
 800493c:	d3b7      	bcc.n	80048ae <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800493e:	2300      	movs	r3, #0
 8004940:	613b      	str	r3, [r7, #16]
 8004942:	e043      	b.n	80049cc <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	015a      	lsls	r2, r3, #5
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	4413      	add	r3, r2
 800494c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004956:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800495a:	d118      	bne.n	800498e <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d10a      	bne.n	8004978 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	015a      	lsls	r2, r3, #5
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	4413      	add	r3, r2
 800496a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800496e:	461a      	mov	r2, r3
 8004970:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004974:	6013      	str	r3, [r2, #0]
 8004976:	e013      	b.n	80049a0 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004978:	693b      	ldr	r3, [r7, #16]
 800497a:	015a      	lsls	r2, r3, #5
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	4413      	add	r3, r2
 8004980:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004984:	461a      	mov	r2, r3
 8004986:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800498a:	6013      	str	r3, [r2, #0]
 800498c:	e008      	b.n	80049a0 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	015a      	lsls	r2, r3, #5
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	4413      	add	r3, r2
 8004996:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800499a:	461a      	mov	r2, r3
 800499c:	2300      	movs	r3, #0
 800499e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	015a      	lsls	r2, r3, #5
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	4413      	add	r3, r2
 80049a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049ac:	461a      	mov	r2, r3
 80049ae:	2300      	movs	r3, #0
 80049b0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	015a      	lsls	r2, r3, #5
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	4413      	add	r3, r2
 80049ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049be:	461a      	mov	r2, r3
 80049c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80049c4:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80049c6:	693b      	ldr	r3, [r7, #16]
 80049c8:	3301      	adds	r3, #1
 80049ca:	613b      	str	r3, [r7, #16]
 80049cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d3b7      	bcc.n	8004944 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049da:	691b      	ldr	r3, [r3, #16]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049e2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049e6:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2200      	movs	r2, #0
 80049ec:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80049f4:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80049f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d105      	bne.n	8004a08 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	699b      	ldr	r3, [r3, #24]
 8004a00:	f043 0210 	orr.w	r2, r3, #16
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	699a      	ldr	r2, [r3, #24]
 8004a0c:	4b0e      	ldr	r3, [pc, #56]	; (8004a48 <USB_DevInit+0x2b4>)
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004a14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d005      	beq.n	8004a26 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	699b      	ldr	r3, [r3, #24]
 8004a1e:	f043 0208 	orr.w	r2, r3, #8
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004a26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d105      	bne.n	8004a38 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	699a      	ldr	r2, [r3, #24]
 8004a30:	4b06      	ldr	r3, [pc, #24]	; (8004a4c <USB_DevInit+0x2b8>)
 8004a32:	4313      	orrs	r3, r2
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004a38:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a3a:	4618      	mov	r0, r3
 8004a3c:	3718      	adds	r7, #24
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a44:	b004      	add	sp, #16
 8004a46:	4770      	bx	lr
 8004a48:	803c3800 	.word	0x803c3800
 8004a4c:	40000004 	.word	0x40000004

08004a50 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a50:	b480      	push	{r7}
 8004a52:	b085      	sub	sp, #20
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	3301      	adds	r3, #1
 8004a62:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	4a13      	ldr	r2, [pc, #76]	; (8004ab4 <USB_FlushTxFifo+0x64>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d901      	bls.n	8004a70 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004a6c:	2303      	movs	r3, #3
 8004a6e:	e01b      	b.n	8004aa8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	691b      	ldr	r3, [r3, #16]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	daf2      	bge.n	8004a5e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004a78:	2300      	movs	r3, #0
 8004a7a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	019b      	lsls	r3, r3, #6
 8004a80:	f043 0220 	orr.w	r2, r3, #32
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	3301      	adds	r3, #1
 8004a8c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	4a08      	ldr	r2, [pc, #32]	; (8004ab4 <USB_FlushTxFifo+0x64>)
 8004a92:	4293      	cmp	r3, r2
 8004a94:	d901      	bls.n	8004a9a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e006      	b.n	8004aa8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	f003 0320 	and.w	r3, r3, #32
 8004aa2:	2b20      	cmp	r3, #32
 8004aa4:	d0f0      	beq.n	8004a88 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3714      	adds	r7, #20
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr
 8004ab4:	00030d40 	.word	0x00030d40

08004ab8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ab8:	b480      	push	{r7}
 8004aba:	b085      	sub	sp, #20
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	3301      	adds	r3, #1
 8004ac8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	4a11      	ldr	r2, [pc, #68]	; (8004b14 <USB_FlushRxFifo+0x5c>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d901      	bls.n	8004ad6 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004ad2:	2303      	movs	r3, #3
 8004ad4:	e018      	b.n	8004b08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	691b      	ldr	r3, [r3, #16]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	daf2      	bge.n	8004ac4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004ade:	2300      	movs	r3, #0
 8004ae0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2210      	movs	r2, #16
 8004ae6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	3301      	adds	r3, #1
 8004aec:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	4a08      	ldr	r2, [pc, #32]	; (8004b14 <USB_FlushRxFifo+0x5c>)
 8004af2:	4293      	cmp	r3, r2
 8004af4:	d901      	bls.n	8004afa <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004af6:	2303      	movs	r3, #3
 8004af8:	e006      	b.n	8004b08 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	691b      	ldr	r3, [r3, #16]
 8004afe:	f003 0310 	and.w	r3, r3, #16
 8004b02:	2b10      	cmp	r3, #16
 8004b04:	d0f0      	beq.n	8004ae8 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004b06:	2300      	movs	r3, #0
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	00030d40 	.word	0x00030d40

08004b18 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	460b      	mov	r3, r1
 8004b22:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	78fb      	ldrb	r3, [r7, #3]
 8004b32:	68f9      	ldr	r1, [r7, #12]
 8004b34:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004b3c:	2300      	movs	r3, #0
}
 8004b3e:	4618      	mov	r0, r3
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr

08004b4a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004b4a:	b480      	push	{r7}
 8004b4c:	b085      	sub	sp, #20
 8004b4e:	af00      	add	r7, sp, #0
 8004b50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68fa      	ldr	r2, [r7, #12]
 8004b60:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004b64:	f023 0303 	bic.w	r3, r3, #3
 8004b68:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	68fa      	ldr	r2, [r7, #12]
 8004b74:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004b78:	f043 0302 	orr.w	r3, r3, #2
 8004b7c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	f003 0301 	and.w	r3, r3, #1
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	370c      	adds	r7, #12
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr

08004ba8 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	3301      	adds	r3, #1
 8004bb8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	4a13      	ldr	r2, [pc, #76]	; (8004c0c <USB_CoreReset+0x64>)
 8004bbe:	4293      	cmp	r3, r2
 8004bc0:	d901      	bls.n	8004bc6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004bc2:	2303      	movs	r3, #3
 8004bc4:	e01b      	b.n	8004bfe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	daf2      	bge.n	8004bb4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	f043 0201 	orr.w	r2, r3, #1
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	3301      	adds	r3, #1
 8004be2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	4a09      	ldr	r2, [pc, #36]	; (8004c0c <USB_CoreReset+0x64>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d901      	bls.n	8004bf0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004bec:	2303      	movs	r3, #3
 8004bee:	e006      	b.n	8004bfe <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	691b      	ldr	r3, [r3, #16]
 8004bf4:	f003 0301 	and.w	r3, r3, #1
 8004bf8:	2b01      	cmp	r3, #1
 8004bfa:	d0f0      	beq.n	8004bde <USB_CoreReset+0x36>

  return HAL_OK;
 8004bfc:	2300      	movs	r3, #0
}
 8004bfe:	4618      	mov	r0, r3
 8004c00:	3714      	adds	r7, #20
 8004c02:	46bd      	mov	sp, r7
 8004c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c08:	4770      	bx	lr
 8004c0a:	bf00      	nop
 8004c0c:	00030d40 	.word	0x00030d40

08004c10 <__errno>:
 8004c10:	4b01      	ldr	r3, [pc, #4]	; (8004c18 <__errno+0x8>)
 8004c12:	6818      	ldr	r0, [r3, #0]
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	2000000c 	.word	0x2000000c

08004c1c <__libc_init_array>:
 8004c1c:	b570      	push	{r4, r5, r6, lr}
 8004c1e:	4d0d      	ldr	r5, [pc, #52]	; (8004c54 <__libc_init_array+0x38>)
 8004c20:	4c0d      	ldr	r4, [pc, #52]	; (8004c58 <__libc_init_array+0x3c>)
 8004c22:	1b64      	subs	r4, r4, r5
 8004c24:	10a4      	asrs	r4, r4, #2
 8004c26:	2600      	movs	r6, #0
 8004c28:	42a6      	cmp	r6, r4
 8004c2a:	d109      	bne.n	8004c40 <__libc_init_array+0x24>
 8004c2c:	4d0b      	ldr	r5, [pc, #44]	; (8004c5c <__libc_init_array+0x40>)
 8004c2e:	4c0c      	ldr	r4, [pc, #48]	; (8004c60 <__libc_init_array+0x44>)
 8004c30:	f002 fe20 	bl	8007874 <_init>
 8004c34:	1b64      	subs	r4, r4, r5
 8004c36:	10a4      	asrs	r4, r4, #2
 8004c38:	2600      	movs	r6, #0
 8004c3a:	42a6      	cmp	r6, r4
 8004c3c:	d105      	bne.n	8004c4a <__libc_init_array+0x2e>
 8004c3e:	bd70      	pop	{r4, r5, r6, pc}
 8004c40:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c44:	4798      	blx	r3
 8004c46:	3601      	adds	r6, #1
 8004c48:	e7ee      	b.n	8004c28 <__libc_init_array+0xc>
 8004c4a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004c4e:	4798      	blx	r3
 8004c50:	3601      	adds	r6, #1
 8004c52:	e7f2      	b.n	8004c3a <__libc_init_array+0x1e>
 8004c54:	08007cbc 	.word	0x08007cbc
 8004c58:	08007cbc 	.word	0x08007cbc
 8004c5c:	08007cbc 	.word	0x08007cbc
 8004c60:	08007cc0 	.word	0x08007cc0

08004c64 <memset>:
 8004c64:	4402      	add	r2, r0
 8004c66:	4603      	mov	r3, r0
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d100      	bne.n	8004c6e <memset+0xa>
 8004c6c:	4770      	bx	lr
 8004c6e:	f803 1b01 	strb.w	r1, [r3], #1
 8004c72:	e7f9      	b.n	8004c68 <memset+0x4>

08004c74 <__cvt>:
 8004c74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004c78:	ec55 4b10 	vmov	r4, r5, d0
 8004c7c:	2d00      	cmp	r5, #0
 8004c7e:	460e      	mov	r6, r1
 8004c80:	4619      	mov	r1, r3
 8004c82:	462b      	mov	r3, r5
 8004c84:	bfbb      	ittet	lt
 8004c86:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004c8a:	461d      	movlt	r5, r3
 8004c8c:	2300      	movge	r3, #0
 8004c8e:	232d      	movlt	r3, #45	; 0x2d
 8004c90:	700b      	strb	r3, [r1, #0]
 8004c92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004c94:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004c98:	4691      	mov	r9, r2
 8004c9a:	f023 0820 	bic.w	r8, r3, #32
 8004c9e:	bfbc      	itt	lt
 8004ca0:	4622      	movlt	r2, r4
 8004ca2:	4614      	movlt	r4, r2
 8004ca4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004ca8:	d005      	beq.n	8004cb6 <__cvt+0x42>
 8004caa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004cae:	d100      	bne.n	8004cb2 <__cvt+0x3e>
 8004cb0:	3601      	adds	r6, #1
 8004cb2:	2102      	movs	r1, #2
 8004cb4:	e000      	b.n	8004cb8 <__cvt+0x44>
 8004cb6:	2103      	movs	r1, #3
 8004cb8:	ab03      	add	r3, sp, #12
 8004cba:	9301      	str	r3, [sp, #4]
 8004cbc:	ab02      	add	r3, sp, #8
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	ec45 4b10 	vmov	d0, r4, r5
 8004cc4:	4653      	mov	r3, sl
 8004cc6:	4632      	mov	r2, r6
 8004cc8:	f000 fe2e 	bl	8005928 <_dtoa_r>
 8004ccc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004cd0:	4607      	mov	r7, r0
 8004cd2:	d102      	bne.n	8004cda <__cvt+0x66>
 8004cd4:	f019 0f01 	tst.w	r9, #1
 8004cd8:	d022      	beq.n	8004d20 <__cvt+0xac>
 8004cda:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004cde:	eb07 0906 	add.w	r9, r7, r6
 8004ce2:	d110      	bne.n	8004d06 <__cvt+0x92>
 8004ce4:	783b      	ldrb	r3, [r7, #0]
 8004ce6:	2b30      	cmp	r3, #48	; 0x30
 8004ce8:	d10a      	bne.n	8004d00 <__cvt+0x8c>
 8004cea:	2200      	movs	r2, #0
 8004cec:	2300      	movs	r3, #0
 8004cee:	4620      	mov	r0, r4
 8004cf0:	4629      	mov	r1, r5
 8004cf2:	f7fb ff09 	bl	8000b08 <__aeabi_dcmpeq>
 8004cf6:	b918      	cbnz	r0, 8004d00 <__cvt+0x8c>
 8004cf8:	f1c6 0601 	rsb	r6, r6, #1
 8004cfc:	f8ca 6000 	str.w	r6, [sl]
 8004d00:	f8da 3000 	ldr.w	r3, [sl]
 8004d04:	4499      	add	r9, r3
 8004d06:	2200      	movs	r2, #0
 8004d08:	2300      	movs	r3, #0
 8004d0a:	4620      	mov	r0, r4
 8004d0c:	4629      	mov	r1, r5
 8004d0e:	f7fb fefb 	bl	8000b08 <__aeabi_dcmpeq>
 8004d12:	b108      	cbz	r0, 8004d18 <__cvt+0xa4>
 8004d14:	f8cd 900c 	str.w	r9, [sp, #12]
 8004d18:	2230      	movs	r2, #48	; 0x30
 8004d1a:	9b03      	ldr	r3, [sp, #12]
 8004d1c:	454b      	cmp	r3, r9
 8004d1e:	d307      	bcc.n	8004d30 <__cvt+0xbc>
 8004d20:	9b03      	ldr	r3, [sp, #12]
 8004d22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004d24:	1bdb      	subs	r3, r3, r7
 8004d26:	4638      	mov	r0, r7
 8004d28:	6013      	str	r3, [r2, #0]
 8004d2a:	b004      	add	sp, #16
 8004d2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d30:	1c59      	adds	r1, r3, #1
 8004d32:	9103      	str	r1, [sp, #12]
 8004d34:	701a      	strb	r2, [r3, #0]
 8004d36:	e7f0      	b.n	8004d1a <__cvt+0xa6>

08004d38 <__exponent>:
 8004d38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d3a:	4603      	mov	r3, r0
 8004d3c:	2900      	cmp	r1, #0
 8004d3e:	bfb8      	it	lt
 8004d40:	4249      	neglt	r1, r1
 8004d42:	f803 2b02 	strb.w	r2, [r3], #2
 8004d46:	bfb4      	ite	lt
 8004d48:	222d      	movlt	r2, #45	; 0x2d
 8004d4a:	222b      	movge	r2, #43	; 0x2b
 8004d4c:	2909      	cmp	r1, #9
 8004d4e:	7042      	strb	r2, [r0, #1]
 8004d50:	dd2a      	ble.n	8004da8 <__exponent+0x70>
 8004d52:	f10d 0407 	add.w	r4, sp, #7
 8004d56:	46a4      	mov	ip, r4
 8004d58:	270a      	movs	r7, #10
 8004d5a:	46a6      	mov	lr, r4
 8004d5c:	460a      	mov	r2, r1
 8004d5e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004d62:	fb07 1516 	mls	r5, r7, r6, r1
 8004d66:	3530      	adds	r5, #48	; 0x30
 8004d68:	2a63      	cmp	r2, #99	; 0x63
 8004d6a:	f104 34ff 	add.w	r4, r4, #4294967295
 8004d6e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004d72:	4631      	mov	r1, r6
 8004d74:	dcf1      	bgt.n	8004d5a <__exponent+0x22>
 8004d76:	3130      	adds	r1, #48	; 0x30
 8004d78:	f1ae 0502 	sub.w	r5, lr, #2
 8004d7c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004d80:	1c44      	adds	r4, r0, #1
 8004d82:	4629      	mov	r1, r5
 8004d84:	4561      	cmp	r1, ip
 8004d86:	d30a      	bcc.n	8004d9e <__exponent+0x66>
 8004d88:	f10d 0209 	add.w	r2, sp, #9
 8004d8c:	eba2 020e 	sub.w	r2, r2, lr
 8004d90:	4565      	cmp	r5, ip
 8004d92:	bf88      	it	hi
 8004d94:	2200      	movhi	r2, #0
 8004d96:	4413      	add	r3, r2
 8004d98:	1a18      	subs	r0, r3, r0
 8004d9a:	b003      	add	sp, #12
 8004d9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004da2:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004da6:	e7ed      	b.n	8004d84 <__exponent+0x4c>
 8004da8:	2330      	movs	r3, #48	; 0x30
 8004daa:	3130      	adds	r1, #48	; 0x30
 8004dac:	7083      	strb	r3, [r0, #2]
 8004dae:	70c1      	strb	r1, [r0, #3]
 8004db0:	1d03      	adds	r3, r0, #4
 8004db2:	e7f1      	b.n	8004d98 <__exponent+0x60>

08004db4 <_printf_float>:
 8004db4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004db8:	ed2d 8b02 	vpush	{d8}
 8004dbc:	b08d      	sub	sp, #52	; 0x34
 8004dbe:	460c      	mov	r4, r1
 8004dc0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004dc4:	4616      	mov	r6, r2
 8004dc6:	461f      	mov	r7, r3
 8004dc8:	4605      	mov	r5, r0
 8004dca:	f001 fd53 	bl	8006874 <_localeconv_r>
 8004dce:	f8d0 a000 	ldr.w	sl, [r0]
 8004dd2:	4650      	mov	r0, sl
 8004dd4:	f7fb fa1c 	bl	8000210 <strlen>
 8004dd8:	2300      	movs	r3, #0
 8004dda:	930a      	str	r3, [sp, #40]	; 0x28
 8004ddc:	6823      	ldr	r3, [r4, #0]
 8004dde:	9305      	str	r3, [sp, #20]
 8004de0:	f8d8 3000 	ldr.w	r3, [r8]
 8004de4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004de8:	3307      	adds	r3, #7
 8004dea:	f023 0307 	bic.w	r3, r3, #7
 8004dee:	f103 0208 	add.w	r2, r3, #8
 8004df2:	f8c8 2000 	str.w	r2, [r8]
 8004df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dfa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004dfe:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004e02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004e06:	9307      	str	r3, [sp, #28]
 8004e08:	f8cd 8018 	str.w	r8, [sp, #24]
 8004e0c:	ee08 0a10 	vmov	s16, r0
 8004e10:	4b9f      	ldr	r3, [pc, #636]	; (8005090 <_printf_float+0x2dc>)
 8004e12:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e16:	f04f 32ff 	mov.w	r2, #4294967295
 8004e1a:	f7fb fea7 	bl	8000b6c <__aeabi_dcmpun>
 8004e1e:	bb88      	cbnz	r0, 8004e84 <_printf_float+0xd0>
 8004e20:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004e24:	4b9a      	ldr	r3, [pc, #616]	; (8005090 <_printf_float+0x2dc>)
 8004e26:	f04f 32ff 	mov.w	r2, #4294967295
 8004e2a:	f7fb fe81 	bl	8000b30 <__aeabi_dcmple>
 8004e2e:	bb48      	cbnz	r0, 8004e84 <_printf_float+0xd0>
 8004e30:	2200      	movs	r2, #0
 8004e32:	2300      	movs	r3, #0
 8004e34:	4640      	mov	r0, r8
 8004e36:	4649      	mov	r1, r9
 8004e38:	f7fb fe70 	bl	8000b1c <__aeabi_dcmplt>
 8004e3c:	b110      	cbz	r0, 8004e44 <_printf_float+0x90>
 8004e3e:	232d      	movs	r3, #45	; 0x2d
 8004e40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e44:	4b93      	ldr	r3, [pc, #588]	; (8005094 <_printf_float+0x2e0>)
 8004e46:	4894      	ldr	r0, [pc, #592]	; (8005098 <_printf_float+0x2e4>)
 8004e48:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004e4c:	bf94      	ite	ls
 8004e4e:	4698      	movls	r8, r3
 8004e50:	4680      	movhi	r8, r0
 8004e52:	2303      	movs	r3, #3
 8004e54:	6123      	str	r3, [r4, #16]
 8004e56:	9b05      	ldr	r3, [sp, #20]
 8004e58:	f023 0204 	bic.w	r2, r3, #4
 8004e5c:	6022      	str	r2, [r4, #0]
 8004e5e:	f04f 0900 	mov.w	r9, #0
 8004e62:	9700      	str	r7, [sp, #0]
 8004e64:	4633      	mov	r3, r6
 8004e66:	aa0b      	add	r2, sp, #44	; 0x2c
 8004e68:	4621      	mov	r1, r4
 8004e6a:	4628      	mov	r0, r5
 8004e6c:	f000 f9d8 	bl	8005220 <_printf_common>
 8004e70:	3001      	adds	r0, #1
 8004e72:	f040 8090 	bne.w	8004f96 <_printf_float+0x1e2>
 8004e76:	f04f 30ff 	mov.w	r0, #4294967295
 8004e7a:	b00d      	add	sp, #52	; 0x34
 8004e7c:	ecbd 8b02 	vpop	{d8}
 8004e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e84:	4642      	mov	r2, r8
 8004e86:	464b      	mov	r3, r9
 8004e88:	4640      	mov	r0, r8
 8004e8a:	4649      	mov	r1, r9
 8004e8c:	f7fb fe6e 	bl	8000b6c <__aeabi_dcmpun>
 8004e90:	b140      	cbz	r0, 8004ea4 <_printf_float+0xf0>
 8004e92:	464b      	mov	r3, r9
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	bfbc      	itt	lt
 8004e98:	232d      	movlt	r3, #45	; 0x2d
 8004e9a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004e9e:	487f      	ldr	r0, [pc, #508]	; (800509c <_printf_float+0x2e8>)
 8004ea0:	4b7f      	ldr	r3, [pc, #508]	; (80050a0 <_printf_float+0x2ec>)
 8004ea2:	e7d1      	b.n	8004e48 <_printf_float+0x94>
 8004ea4:	6863      	ldr	r3, [r4, #4]
 8004ea6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004eaa:	9206      	str	r2, [sp, #24]
 8004eac:	1c5a      	adds	r2, r3, #1
 8004eae:	d13f      	bne.n	8004f30 <_printf_float+0x17c>
 8004eb0:	2306      	movs	r3, #6
 8004eb2:	6063      	str	r3, [r4, #4]
 8004eb4:	9b05      	ldr	r3, [sp, #20]
 8004eb6:	6861      	ldr	r1, [r4, #4]
 8004eb8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	9303      	str	r3, [sp, #12]
 8004ec0:	ab0a      	add	r3, sp, #40	; 0x28
 8004ec2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004ec6:	ab09      	add	r3, sp, #36	; 0x24
 8004ec8:	ec49 8b10 	vmov	d0, r8, r9
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	6022      	str	r2, [r4, #0]
 8004ed0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004ed4:	4628      	mov	r0, r5
 8004ed6:	f7ff fecd 	bl	8004c74 <__cvt>
 8004eda:	9b06      	ldr	r3, [sp, #24]
 8004edc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004ede:	2b47      	cmp	r3, #71	; 0x47
 8004ee0:	4680      	mov	r8, r0
 8004ee2:	d108      	bne.n	8004ef6 <_printf_float+0x142>
 8004ee4:	1cc8      	adds	r0, r1, #3
 8004ee6:	db02      	blt.n	8004eee <_printf_float+0x13a>
 8004ee8:	6863      	ldr	r3, [r4, #4]
 8004eea:	4299      	cmp	r1, r3
 8004eec:	dd41      	ble.n	8004f72 <_printf_float+0x1be>
 8004eee:	f1ab 0b02 	sub.w	fp, fp, #2
 8004ef2:	fa5f fb8b 	uxtb.w	fp, fp
 8004ef6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004efa:	d820      	bhi.n	8004f3e <_printf_float+0x18a>
 8004efc:	3901      	subs	r1, #1
 8004efe:	465a      	mov	r2, fp
 8004f00:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004f04:	9109      	str	r1, [sp, #36]	; 0x24
 8004f06:	f7ff ff17 	bl	8004d38 <__exponent>
 8004f0a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f0c:	1813      	adds	r3, r2, r0
 8004f0e:	2a01      	cmp	r2, #1
 8004f10:	4681      	mov	r9, r0
 8004f12:	6123      	str	r3, [r4, #16]
 8004f14:	dc02      	bgt.n	8004f1c <_printf_float+0x168>
 8004f16:	6822      	ldr	r2, [r4, #0]
 8004f18:	07d2      	lsls	r2, r2, #31
 8004f1a:	d501      	bpl.n	8004f20 <_printf_float+0x16c>
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	6123      	str	r3, [r4, #16]
 8004f20:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d09c      	beq.n	8004e62 <_printf_float+0xae>
 8004f28:	232d      	movs	r3, #45	; 0x2d
 8004f2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f2e:	e798      	b.n	8004e62 <_printf_float+0xae>
 8004f30:	9a06      	ldr	r2, [sp, #24]
 8004f32:	2a47      	cmp	r2, #71	; 0x47
 8004f34:	d1be      	bne.n	8004eb4 <_printf_float+0x100>
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1bc      	bne.n	8004eb4 <_printf_float+0x100>
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e7b9      	b.n	8004eb2 <_printf_float+0xfe>
 8004f3e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004f42:	d118      	bne.n	8004f76 <_printf_float+0x1c2>
 8004f44:	2900      	cmp	r1, #0
 8004f46:	6863      	ldr	r3, [r4, #4]
 8004f48:	dd0b      	ble.n	8004f62 <_printf_float+0x1ae>
 8004f4a:	6121      	str	r1, [r4, #16]
 8004f4c:	b913      	cbnz	r3, 8004f54 <_printf_float+0x1a0>
 8004f4e:	6822      	ldr	r2, [r4, #0]
 8004f50:	07d0      	lsls	r0, r2, #31
 8004f52:	d502      	bpl.n	8004f5a <_printf_float+0x1a6>
 8004f54:	3301      	adds	r3, #1
 8004f56:	440b      	add	r3, r1
 8004f58:	6123      	str	r3, [r4, #16]
 8004f5a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004f5c:	f04f 0900 	mov.w	r9, #0
 8004f60:	e7de      	b.n	8004f20 <_printf_float+0x16c>
 8004f62:	b913      	cbnz	r3, 8004f6a <_printf_float+0x1b6>
 8004f64:	6822      	ldr	r2, [r4, #0]
 8004f66:	07d2      	lsls	r2, r2, #31
 8004f68:	d501      	bpl.n	8004f6e <_printf_float+0x1ba>
 8004f6a:	3302      	adds	r3, #2
 8004f6c:	e7f4      	b.n	8004f58 <_printf_float+0x1a4>
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e7f2      	b.n	8004f58 <_printf_float+0x1a4>
 8004f72:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004f76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f78:	4299      	cmp	r1, r3
 8004f7a:	db05      	blt.n	8004f88 <_printf_float+0x1d4>
 8004f7c:	6823      	ldr	r3, [r4, #0]
 8004f7e:	6121      	str	r1, [r4, #16]
 8004f80:	07d8      	lsls	r0, r3, #31
 8004f82:	d5ea      	bpl.n	8004f5a <_printf_float+0x1a6>
 8004f84:	1c4b      	adds	r3, r1, #1
 8004f86:	e7e7      	b.n	8004f58 <_printf_float+0x1a4>
 8004f88:	2900      	cmp	r1, #0
 8004f8a:	bfd4      	ite	le
 8004f8c:	f1c1 0202 	rsble	r2, r1, #2
 8004f90:	2201      	movgt	r2, #1
 8004f92:	4413      	add	r3, r2
 8004f94:	e7e0      	b.n	8004f58 <_printf_float+0x1a4>
 8004f96:	6823      	ldr	r3, [r4, #0]
 8004f98:	055a      	lsls	r2, r3, #21
 8004f9a:	d407      	bmi.n	8004fac <_printf_float+0x1f8>
 8004f9c:	6923      	ldr	r3, [r4, #16]
 8004f9e:	4642      	mov	r2, r8
 8004fa0:	4631      	mov	r1, r6
 8004fa2:	4628      	mov	r0, r5
 8004fa4:	47b8      	blx	r7
 8004fa6:	3001      	adds	r0, #1
 8004fa8:	d12c      	bne.n	8005004 <_printf_float+0x250>
 8004faa:	e764      	b.n	8004e76 <_printf_float+0xc2>
 8004fac:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004fb0:	f240 80e0 	bls.w	8005174 <_printf_float+0x3c0>
 8004fb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004fb8:	2200      	movs	r2, #0
 8004fba:	2300      	movs	r3, #0
 8004fbc:	f7fb fda4 	bl	8000b08 <__aeabi_dcmpeq>
 8004fc0:	2800      	cmp	r0, #0
 8004fc2:	d034      	beq.n	800502e <_printf_float+0x27a>
 8004fc4:	4a37      	ldr	r2, [pc, #220]	; (80050a4 <_printf_float+0x2f0>)
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	4631      	mov	r1, r6
 8004fca:	4628      	mov	r0, r5
 8004fcc:	47b8      	blx	r7
 8004fce:	3001      	adds	r0, #1
 8004fd0:	f43f af51 	beq.w	8004e76 <_printf_float+0xc2>
 8004fd4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	db02      	blt.n	8004fe2 <_printf_float+0x22e>
 8004fdc:	6823      	ldr	r3, [r4, #0]
 8004fde:	07d8      	lsls	r0, r3, #31
 8004fe0:	d510      	bpl.n	8005004 <_printf_float+0x250>
 8004fe2:	ee18 3a10 	vmov	r3, s16
 8004fe6:	4652      	mov	r2, sl
 8004fe8:	4631      	mov	r1, r6
 8004fea:	4628      	mov	r0, r5
 8004fec:	47b8      	blx	r7
 8004fee:	3001      	adds	r0, #1
 8004ff0:	f43f af41 	beq.w	8004e76 <_printf_float+0xc2>
 8004ff4:	f04f 0800 	mov.w	r8, #0
 8004ff8:	f104 091a 	add.w	r9, r4, #26
 8004ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ffe:	3b01      	subs	r3, #1
 8005000:	4543      	cmp	r3, r8
 8005002:	dc09      	bgt.n	8005018 <_printf_float+0x264>
 8005004:	6823      	ldr	r3, [r4, #0]
 8005006:	079b      	lsls	r3, r3, #30
 8005008:	f100 8105 	bmi.w	8005216 <_printf_float+0x462>
 800500c:	68e0      	ldr	r0, [r4, #12]
 800500e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005010:	4298      	cmp	r0, r3
 8005012:	bfb8      	it	lt
 8005014:	4618      	movlt	r0, r3
 8005016:	e730      	b.n	8004e7a <_printf_float+0xc6>
 8005018:	2301      	movs	r3, #1
 800501a:	464a      	mov	r2, r9
 800501c:	4631      	mov	r1, r6
 800501e:	4628      	mov	r0, r5
 8005020:	47b8      	blx	r7
 8005022:	3001      	adds	r0, #1
 8005024:	f43f af27 	beq.w	8004e76 <_printf_float+0xc2>
 8005028:	f108 0801 	add.w	r8, r8, #1
 800502c:	e7e6      	b.n	8004ffc <_printf_float+0x248>
 800502e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005030:	2b00      	cmp	r3, #0
 8005032:	dc39      	bgt.n	80050a8 <_printf_float+0x2f4>
 8005034:	4a1b      	ldr	r2, [pc, #108]	; (80050a4 <_printf_float+0x2f0>)
 8005036:	2301      	movs	r3, #1
 8005038:	4631      	mov	r1, r6
 800503a:	4628      	mov	r0, r5
 800503c:	47b8      	blx	r7
 800503e:	3001      	adds	r0, #1
 8005040:	f43f af19 	beq.w	8004e76 <_printf_float+0xc2>
 8005044:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005048:	4313      	orrs	r3, r2
 800504a:	d102      	bne.n	8005052 <_printf_float+0x29e>
 800504c:	6823      	ldr	r3, [r4, #0]
 800504e:	07d9      	lsls	r1, r3, #31
 8005050:	d5d8      	bpl.n	8005004 <_printf_float+0x250>
 8005052:	ee18 3a10 	vmov	r3, s16
 8005056:	4652      	mov	r2, sl
 8005058:	4631      	mov	r1, r6
 800505a:	4628      	mov	r0, r5
 800505c:	47b8      	blx	r7
 800505e:	3001      	adds	r0, #1
 8005060:	f43f af09 	beq.w	8004e76 <_printf_float+0xc2>
 8005064:	f04f 0900 	mov.w	r9, #0
 8005068:	f104 0a1a 	add.w	sl, r4, #26
 800506c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800506e:	425b      	negs	r3, r3
 8005070:	454b      	cmp	r3, r9
 8005072:	dc01      	bgt.n	8005078 <_printf_float+0x2c4>
 8005074:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005076:	e792      	b.n	8004f9e <_printf_float+0x1ea>
 8005078:	2301      	movs	r3, #1
 800507a:	4652      	mov	r2, sl
 800507c:	4631      	mov	r1, r6
 800507e:	4628      	mov	r0, r5
 8005080:	47b8      	blx	r7
 8005082:	3001      	adds	r0, #1
 8005084:	f43f aef7 	beq.w	8004e76 <_printf_float+0xc2>
 8005088:	f109 0901 	add.w	r9, r9, #1
 800508c:	e7ee      	b.n	800506c <_printf_float+0x2b8>
 800508e:	bf00      	nop
 8005090:	7fefffff 	.word	0x7fefffff
 8005094:	080078dc 	.word	0x080078dc
 8005098:	080078e0 	.word	0x080078e0
 800509c:	080078e8 	.word	0x080078e8
 80050a0:	080078e4 	.word	0x080078e4
 80050a4:	080078ec 	.word	0x080078ec
 80050a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050ac:	429a      	cmp	r2, r3
 80050ae:	bfa8      	it	ge
 80050b0:	461a      	movge	r2, r3
 80050b2:	2a00      	cmp	r2, #0
 80050b4:	4691      	mov	r9, r2
 80050b6:	dc37      	bgt.n	8005128 <_printf_float+0x374>
 80050b8:	f04f 0b00 	mov.w	fp, #0
 80050bc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050c0:	f104 021a 	add.w	r2, r4, #26
 80050c4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80050c6:	9305      	str	r3, [sp, #20]
 80050c8:	eba3 0309 	sub.w	r3, r3, r9
 80050cc:	455b      	cmp	r3, fp
 80050ce:	dc33      	bgt.n	8005138 <_printf_float+0x384>
 80050d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80050d4:	429a      	cmp	r2, r3
 80050d6:	db3b      	blt.n	8005150 <_printf_float+0x39c>
 80050d8:	6823      	ldr	r3, [r4, #0]
 80050da:	07da      	lsls	r2, r3, #31
 80050dc:	d438      	bmi.n	8005150 <_printf_float+0x39c>
 80050de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80050e0:	9a05      	ldr	r2, [sp, #20]
 80050e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80050e4:	1a9a      	subs	r2, r3, r2
 80050e6:	eba3 0901 	sub.w	r9, r3, r1
 80050ea:	4591      	cmp	r9, r2
 80050ec:	bfa8      	it	ge
 80050ee:	4691      	movge	r9, r2
 80050f0:	f1b9 0f00 	cmp.w	r9, #0
 80050f4:	dc35      	bgt.n	8005162 <_printf_float+0x3ae>
 80050f6:	f04f 0800 	mov.w	r8, #0
 80050fa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80050fe:	f104 0a1a 	add.w	sl, r4, #26
 8005102:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005106:	1a9b      	subs	r3, r3, r2
 8005108:	eba3 0309 	sub.w	r3, r3, r9
 800510c:	4543      	cmp	r3, r8
 800510e:	f77f af79 	ble.w	8005004 <_printf_float+0x250>
 8005112:	2301      	movs	r3, #1
 8005114:	4652      	mov	r2, sl
 8005116:	4631      	mov	r1, r6
 8005118:	4628      	mov	r0, r5
 800511a:	47b8      	blx	r7
 800511c:	3001      	adds	r0, #1
 800511e:	f43f aeaa 	beq.w	8004e76 <_printf_float+0xc2>
 8005122:	f108 0801 	add.w	r8, r8, #1
 8005126:	e7ec      	b.n	8005102 <_printf_float+0x34e>
 8005128:	4613      	mov	r3, r2
 800512a:	4631      	mov	r1, r6
 800512c:	4642      	mov	r2, r8
 800512e:	4628      	mov	r0, r5
 8005130:	47b8      	blx	r7
 8005132:	3001      	adds	r0, #1
 8005134:	d1c0      	bne.n	80050b8 <_printf_float+0x304>
 8005136:	e69e      	b.n	8004e76 <_printf_float+0xc2>
 8005138:	2301      	movs	r3, #1
 800513a:	4631      	mov	r1, r6
 800513c:	4628      	mov	r0, r5
 800513e:	9205      	str	r2, [sp, #20]
 8005140:	47b8      	blx	r7
 8005142:	3001      	adds	r0, #1
 8005144:	f43f ae97 	beq.w	8004e76 <_printf_float+0xc2>
 8005148:	9a05      	ldr	r2, [sp, #20]
 800514a:	f10b 0b01 	add.w	fp, fp, #1
 800514e:	e7b9      	b.n	80050c4 <_printf_float+0x310>
 8005150:	ee18 3a10 	vmov	r3, s16
 8005154:	4652      	mov	r2, sl
 8005156:	4631      	mov	r1, r6
 8005158:	4628      	mov	r0, r5
 800515a:	47b8      	blx	r7
 800515c:	3001      	adds	r0, #1
 800515e:	d1be      	bne.n	80050de <_printf_float+0x32a>
 8005160:	e689      	b.n	8004e76 <_printf_float+0xc2>
 8005162:	9a05      	ldr	r2, [sp, #20]
 8005164:	464b      	mov	r3, r9
 8005166:	4442      	add	r2, r8
 8005168:	4631      	mov	r1, r6
 800516a:	4628      	mov	r0, r5
 800516c:	47b8      	blx	r7
 800516e:	3001      	adds	r0, #1
 8005170:	d1c1      	bne.n	80050f6 <_printf_float+0x342>
 8005172:	e680      	b.n	8004e76 <_printf_float+0xc2>
 8005174:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005176:	2a01      	cmp	r2, #1
 8005178:	dc01      	bgt.n	800517e <_printf_float+0x3ca>
 800517a:	07db      	lsls	r3, r3, #31
 800517c:	d538      	bpl.n	80051f0 <_printf_float+0x43c>
 800517e:	2301      	movs	r3, #1
 8005180:	4642      	mov	r2, r8
 8005182:	4631      	mov	r1, r6
 8005184:	4628      	mov	r0, r5
 8005186:	47b8      	blx	r7
 8005188:	3001      	adds	r0, #1
 800518a:	f43f ae74 	beq.w	8004e76 <_printf_float+0xc2>
 800518e:	ee18 3a10 	vmov	r3, s16
 8005192:	4652      	mov	r2, sl
 8005194:	4631      	mov	r1, r6
 8005196:	4628      	mov	r0, r5
 8005198:	47b8      	blx	r7
 800519a:	3001      	adds	r0, #1
 800519c:	f43f ae6b 	beq.w	8004e76 <_printf_float+0xc2>
 80051a0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80051a4:	2200      	movs	r2, #0
 80051a6:	2300      	movs	r3, #0
 80051a8:	f7fb fcae 	bl	8000b08 <__aeabi_dcmpeq>
 80051ac:	b9d8      	cbnz	r0, 80051e6 <_printf_float+0x432>
 80051ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051b0:	f108 0201 	add.w	r2, r8, #1
 80051b4:	3b01      	subs	r3, #1
 80051b6:	4631      	mov	r1, r6
 80051b8:	4628      	mov	r0, r5
 80051ba:	47b8      	blx	r7
 80051bc:	3001      	adds	r0, #1
 80051be:	d10e      	bne.n	80051de <_printf_float+0x42a>
 80051c0:	e659      	b.n	8004e76 <_printf_float+0xc2>
 80051c2:	2301      	movs	r3, #1
 80051c4:	4652      	mov	r2, sl
 80051c6:	4631      	mov	r1, r6
 80051c8:	4628      	mov	r0, r5
 80051ca:	47b8      	blx	r7
 80051cc:	3001      	adds	r0, #1
 80051ce:	f43f ae52 	beq.w	8004e76 <_printf_float+0xc2>
 80051d2:	f108 0801 	add.w	r8, r8, #1
 80051d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80051d8:	3b01      	subs	r3, #1
 80051da:	4543      	cmp	r3, r8
 80051dc:	dcf1      	bgt.n	80051c2 <_printf_float+0x40e>
 80051de:	464b      	mov	r3, r9
 80051e0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80051e4:	e6dc      	b.n	8004fa0 <_printf_float+0x1ec>
 80051e6:	f04f 0800 	mov.w	r8, #0
 80051ea:	f104 0a1a 	add.w	sl, r4, #26
 80051ee:	e7f2      	b.n	80051d6 <_printf_float+0x422>
 80051f0:	2301      	movs	r3, #1
 80051f2:	4642      	mov	r2, r8
 80051f4:	e7df      	b.n	80051b6 <_printf_float+0x402>
 80051f6:	2301      	movs	r3, #1
 80051f8:	464a      	mov	r2, r9
 80051fa:	4631      	mov	r1, r6
 80051fc:	4628      	mov	r0, r5
 80051fe:	47b8      	blx	r7
 8005200:	3001      	adds	r0, #1
 8005202:	f43f ae38 	beq.w	8004e76 <_printf_float+0xc2>
 8005206:	f108 0801 	add.w	r8, r8, #1
 800520a:	68e3      	ldr	r3, [r4, #12]
 800520c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800520e:	1a5b      	subs	r3, r3, r1
 8005210:	4543      	cmp	r3, r8
 8005212:	dcf0      	bgt.n	80051f6 <_printf_float+0x442>
 8005214:	e6fa      	b.n	800500c <_printf_float+0x258>
 8005216:	f04f 0800 	mov.w	r8, #0
 800521a:	f104 0919 	add.w	r9, r4, #25
 800521e:	e7f4      	b.n	800520a <_printf_float+0x456>

08005220 <_printf_common>:
 8005220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005224:	4616      	mov	r6, r2
 8005226:	4699      	mov	r9, r3
 8005228:	688a      	ldr	r2, [r1, #8]
 800522a:	690b      	ldr	r3, [r1, #16]
 800522c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005230:	4293      	cmp	r3, r2
 8005232:	bfb8      	it	lt
 8005234:	4613      	movlt	r3, r2
 8005236:	6033      	str	r3, [r6, #0]
 8005238:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800523c:	4607      	mov	r7, r0
 800523e:	460c      	mov	r4, r1
 8005240:	b10a      	cbz	r2, 8005246 <_printf_common+0x26>
 8005242:	3301      	adds	r3, #1
 8005244:	6033      	str	r3, [r6, #0]
 8005246:	6823      	ldr	r3, [r4, #0]
 8005248:	0699      	lsls	r1, r3, #26
 800524a:	bf42      	ittt	mi
 800524c:	6833      	ldrmi	r3, [r6, #0]
 800524e:	3302      	addmi	r3, #2
 8005250:	6033      	strmi	r3, [r6, #0]
 8005252:	6825      	ldr	r5, [r4, #0]
 8005254:	f015 0506 	ands.w	r5, r5, #6
 8005258:	d106      	bne.n	8005268 <_printf_common+0x48>
 800525a:	f104 0a19 	add.w	sl, r4, #25
 800525e:	68e3      	ldr	r3, [r4, #12]
 8005260:	6832      	ldr	r2, [r6, #0]
 8005262:	1a9b      	subs	r3, r3, r2
 8005264:	42ab      	cmp	r3, r5
 8005266:	dc26      	bgt.n	80052b6 <_printf_common+0x96>
 8005268:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800526c:	1e13      	subs	r3, r2, #0
 800526e:	6822      	ldr	r2, [r4, #0]
 8005270:	bf18      	it	ne
 8005272:	2301      	movne	r3, #1
 8005274:	0692      	lsls	r2, r2, #26
 8005276:	d42b      	bmi.n	80052d0 <_printf_common+0xb0>
 8005278:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800527c:	4649      	mov	r1, r9
 800527e:	4638      	mov	r0, r7
 8005280:	47c0      	blx	r8
 8005282:	3001      	adds	r0, #1
 8005284:	d01e      	beq.n	80052c4 <_printf_common+0xa4>
 8005286:	6823      	ldr	r3, [r4, #0]
 8005288:	68e5      	ldr	r5, [r4, #12]
 800528a:	6832      	ldr	r2, [r6, #0]
 800528c:	f003 0306 	and.w	r3, r3, #6
 8005290:	2b04      	cmp	r3, #4
 8005292:	bf08      	it	eq
 8005294:	1aad      	subeq	r5, r5, r2
 8005296:	68a3      	ldr	r3, [r4, #8]
 8005298:	6922      	ldr	r2, [r4, #16]
 800529a:	bf0c      	ite	eq
 800529c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052a0:	2500      	movne	r5, #0
 80052a2:	4293      	cmp	r3, r2
 80052a4:	bfc4      	itt	gt
 80052a6:	1a9b      	subgt	r3, r3, r2
 80052a8:	18ed      	addgt	r5, r5, r3
 80052aa:	2600      	movs	r6, #0
 80052ac:	341a      	adds	r4, #26
 80052ae:	42b5      	cmp	r5, r6
 80052b0:	d11a      	bne.n	80052e8 <_printf_common+0xc8>
 80052b2:	2000      	movs	r0, #0
 80052b4:	e008      	b.n	80052c8 <_printf_common+0xa8>
 80052b6:	2301      	movs	r3, #1
 80052b8:	4652      	mov	r2, sl
 80052ba:	4649      	mov	r1, r9
 80052bc:	4638      	mov	r0, r7
 80052be:	47c0      	blx	r8
 80052c0:	3001      	adds	r0, #1
 80052c2:	d103      	bne.n	80052cc <_printf_common+0xac>
 80052c4:	f04f 30ff 	mov.w	r0, #4294967295
 80052c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052cc:	3501      	adds	r5, #1
 80052ce:	e7c6      	b.n	800525e <_printf_common+0x3e>
 80052d0:	18e1      	adds	r1, r4, r3
 80052d2:	1c5a      	adds	r2, r3, #1
 80052d4:	2030      	movs	r0, #48	; 0x30
 80052d6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80052da:	4422      	add	r2, r4
 80052dc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80052e0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80052e4:	3302      	adds	r3, #2
 80052e6:	e7c7      	b.n	8005278 <_printf_common+0x58>
 80052e8:	2301      	movs	r3, #1
 80052ea:	4622      	mov	r2, r4
 80052ec:	4649      	mov	r1, r9
 80052ee:	4638      	mov	r0, r7
 80052f0:	47c0      	blx	r8
 80052f2:	3001      	adds	r0, #1
 80052f4:	d0e6      	beq.n	80052c4 <_printf_common+0xa4>
 80052f6:	3601      	adds	r6, #1
 80052f8:	e7d9      	b.n	80052ae <_printf_common+0x8e>
	...

080052fc <_printf_i>:
 80052fc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005300:	7e0f      	ldrb	r7, [r1, #24]
 8005302:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005304:	2f78      	cmp	r7, #120	; 0x78
 8005306:	4691      	mov	r9, r2
 8005308:	4680      	mov	r8, r0
 800530a:	460c      	mov	r4, r1
 800530c:	469a      	mov	sl, r3
 800530e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005312:	d807      	bhi.n	8005324 <_printf_i+0x28>
 8005314:	2f62      	cmp	r7, #98	; 0x62
 8005316:	d80a      	bhi.n	800532e <_printf_i+0x32>
 8005318:	2f00      	cmp	r7, #0
 800531a:	f000 80d8 	beq.w	80054ce <_printf_i+0x1d2>
 800531e:	2f58      	cmp	r7, #88	; 0x58
 8005320:	f000 80a3 	beq.w	800546a <_printf_i+0x16e>
 8005324:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005328:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800532c:	e03a      	b.n	80053a4 <_printf_i+0xa8>
 800532e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005332:	2b15      	cmp	r3, #21
 8005334:	d8f6      	bhi.n	8005324 <_printf_i+0x28>
 8005336:	a101      	add	r1, pc, #4	; (adr r1, 800533c <_printf_i+0x40>)
 8005338:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800533c:	08005395 	.word	0x08005395
 8005340:	080053a9 	.word	0x080053a9
 8005344:	08005325 	.word	0x08005325
 8005348:	08005325 	.word	0x08005325
 800534c:	08005325 	.word	0x08005325
 8005350:	08005325 	.word	0x08005325
 8005354:	080053a9 	.word	0x080053a9
 8005358:	08005325 	.word	0x08005325
 800535c:	08005325 	.word	0x08005325
 8005360:	08005325 	.word	0x08005325
 8005364:	08005325 	.word	0x08005325
 8005368:	080054b5 	.word	0x080054b5
 800536c:	080053d9 	.word	0x080053d9
 8005370:	08005497 	.word	0x08005497
 8005374:	08005325 	.word	0x08005325
 8005378:	08005325 	.word	0x08005325
 800537c:	080054d7 	.word	0x080054d7
 8005380:	08005325 	.word	0x08005325
 8005384:	080053d9 	.word	0x080053d9
 8005388:	08005325 	.word	0x08005325
 800538c:	08005325 	.word	0x08005325
 8005390:	0800549f 	.word	0x0800549f
 8005394:	682b      	ldr	r3, [r5, #0]
 8005396:	1d1a      	adds	r2, r3, #4
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	602a      	str	r2, [r5, #0]
 800539c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053a0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80053a4:	2301      	movs	r3, #1
 80053a6:	e0a3      	b.n	80054f0 <_printf_i+0x1f4>
 80053a8:	6820      	ldr	r0, [r4, #0]
 80053aa:	6829      	ldr	r1, [r5, #0]
 80053ac:	0606      	lsls	r6, r0, #24
 80053ae:	f101 0304 	add.w	r3, r1, #4
 80053b2:	d50a      	bpl.n	80053ca <_printf_i+0xce>
 80053b4:	680e      	ldr	r6, [r1, #0]
 80053b6:	602b      	str	r3, [r5, #0]
 80053b8:	2e00      	cmp	r6, #0
 80053ba:	da03      	bge.n	80053c4 <_printf_i+0xc8>
 80053bc:	232d      	movs	r3, #45	; 0x2d
 80053be:	4276      	negs	r6, r6
 80053c0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053c4:	485e      	ldr	r0, [pc, #376]	; (8005540 <_printf_i+0x244>)
 80053c6:	230a      	movs	r3, #10
 80053c8:	e019      	b.n	80053fe <_printf_i+0x102>
 80053ca:	680e      	ldr	r6, [r1, #0]
 80053cc:	602b      	str	r3, [r5, #0]
 80053ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80053d2:	bf18      	it	ne
 80053d4:	b236      	sxthne	r6, r6
 80053d6:	e7ef      	b.n	80053b8 <_printf_i+0xbc>
 80053d8:	682b      	ldr	r3, [r5, #0]
 80053da:	6820      	ldr	r0, [r4, #0]
 80053dc:	1d19      	adds	r1, r3, #4
 80053de:	6029      	str	r1, [r5, #0]
 80053e0:	0601      	lsls	r1, r0, #24
 80053e2:	d501      	bpl.n	80053e8 <_printf_i+0xec>
 80053e4:	681e      	ldr	r6, [r3, #0]
 80053e6:	e002      	b.n	80053ee <_printf_i+0xf2>
 80053e8:	0646      	lsls	r6, r0, #25
 80053ea:	d5fb      	bpl.n	80053e4 <_printf_i+0xe8>
 80053ec:	881e      	ldrh	r6, [r3, #0]
 80053ee:	4854      	ldr	r0, [pc, #336]	; (8005540 <_printf_i+0x244>)
 80053f0:	2f6f      	cmp	r7, #111	; 0x6f
 80053f2:	bf0c      	ite	eq
 80053f4:	2308      	moveq	r3, #8
 80053f6:	230a      	movne	r3, #10
 80053f8:	2100      	movs	r1, #0
 80053fa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80053fe:	6865      	ldr	r5, [r4, #4]
 8005400:	60a5      	str	r5, [r4, #8]
 8005402:	2d00      	cmp	r5, #0
 8005404:	bfa2      	ittt	ge
 8005406:	6821      	ldrge	r1, [r4, #0]
 8005408:	f021 0104 	bicge.w	r1, r1, #4
 800540c:	6021      	strge	r1, [r4, #0]
 800540e:	b90e      	cbnz	r6, 8005414 <_printf_i+0x118>
 8005410:	2d00      	cmp	r5, #0
 8005412:	d04d      	beq.n	80054b0 <_printf_i+0x1b4>
 8005414:	4615      	mov	r5, r2
 8005416:	fbb6 f1f3 	udiv	r1, r6, r3
 800541a:	fb03 6711 	mls	r7, r3, r1, r6
 800541e:	5dc7      	ldrb	r7, [r0, r7]
 8005420:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005424:	4637      	mov	r7, r6
 8005426:	42bb      	cmp	r3, r7
 8005428:	460e      	mov	r6, r1
 800542a:	d9f4      	bls.n	8005416 <_printf_i+0x11a>
 800542c:	2b08      	cmp	r3, #8
 800542e:	d10b      	bne.n	8005448 <_printf_i+0x14c>
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	07de      	lsls	r6, r3, #31
 8005434:	d508      	bpl.n	8005448 <_printf_i+0x14c>
 8005436:	6923      	ldr	r3, [r4, #16]
 8005438:	6861      	ldr	r1, [r4, #4]
 800543a:	4299      	cmp	r1, r3
 800543c:	bfde      	ittt	le
 800543e:	2330      	movle	r3, #48	; 0x30
 8005440:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005444:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005448:	1b52      	subs	r2, r2, r5
 800544a:	6122      	str	r2, [r4, #16]
 800544c:	f8cd a000 	str.w	sl, [sp]
 8005450:	464b      	mov	r3, r9
 8005452:	aa03      	add	r2, sp, #12
 8005454:	4621      	mov	r1, r4
 8005456:	4640      	mov	r0, r8
 8005458:	f7ff fee2 	bl	8005220 <_printf_common>
 800545c:	3001      	adds	r0, #1
 800545e:	d14c      	bne.n	80054fa <_printf_i+0x1fe>
 8005460:	f04f 30ff 	mov.w	r0, #4294967295
 8005464:	b004      	add	sp, #16
 8005466:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800546a:	4835      	ldr	r0, [pc, #212]	; (8005540 <_printf_i+0x244>)
 800546c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005470:	6829      	ldr	r1, [r5, #0]
 8005472:	6823      	ldr	r3, [r4, #0]
 8005474:	f851 6b04 	ldr.w	r6, [r1], #4
 8005478:	6029      	str	r1, [r5, #0]
 800547a:	061d      	lsls	r5, r3, #24
 800547c:	d514      	bpl.n	80054a8 <_printf_i+0x1ac>
 800547e:	07df      	lsls	r7, r3, #31
 8005480:	bf44      	itt	mi
 8005482:	f043 0320 	orrmi.w	r3, r3, #32
 8005486:	6023      	strmi	r3, [r4, #0]
 8005488:	b91e      	cbnz	r6, 8005492 <_printf_i+0x196>
 800548a:	6823      	ldr	r3, [r4, #0]
 800548c:	f023 0320 	bic.w	r3, r3, #32
 8005490:	6023      	str	r3, [r4, #0]
 8005492:	2310      	movs	r3, #16
 8005494:	e7b0      	b.n	80053f8 <_printf_i+0xfc>
 8005496:	6823      	ldr	r3, [r4, #0]
 8005498:	f043 0320 	orr.w	r3, r3, #32
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	2378      	movs	r3, #120	; 0x78
 80054a0:	4828      	ldr	r0, [pc, #160]	; (8005544 <_printf_i+0x248>)
 80054a2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80054a6:	e7e3      	b.n	8005470 <_printf_i+0x174>
 80054a8:	0659      	lsls	r1, r3, #25
 80054aa:	bf48      	it	mi
 80054ac:	b2b6      	uxthmi	r6, r6
 80054ae:	e7e6      	b.n	800547e <_printf_i+0x182>
 80054b0:	4615      	mov	r5, r2
 80054b2:	e7bb      	b.n	800542c <_printf_i+0x130>
 80054b4:	682b      	ldr	r3, [r5, #0]
 80054b6:	6826      	ldr	r6, [r4, #0]
 80054b8:	6961      	ldr	r1, [r4, #20]
 80054ba:	1d18      	adds	r0, r3, #4
 80054bc:	6028      	str	r0, [r5, #0]
 80054be:	0635      	lsls	r5, r6, #24
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	d501      	bpl.n	80054c8 <_printf_i+0x1cc>
 80054c4:	6019      	str	r1, [r3, #0]
 80054c6:	e002      	b.n	80054ce <_printf_i+0x1d2>
 80054c8:	0670      	lsls	r0, r6, #25
 80054ca:	d5fb      	bpl.n	80054c4 <_printf_i+0x1c8>
 80054cc:	8019      	strh	r1, [r3, #0]
 80054ce:	2300      	movs	r3, #0
 80054d0:	6123      	str	r3, [r4, #16]
 80054d2:	4615      	mov	r5, r2
 80054d4:	e7ba      	b.n	800544c <_printf_i+0x150>
 80054d6:	682b      	ldr	r3, [r5, #0]
 80054d8:	1d1a      	adds	r2, r3, #4
 80054da:	602a      	str	r2, [r5, #0]
 80054dc:	681d      	ldr	r5, [r3, #0]
 80054de:	6862      	ldr	r2, [r4, #4]
 80054e0:	2100      	movs	r1, #0
 80054e2:	4628      	mov	r0, r5
 80054e4:	f7fa fe9c 	bl	8000220 <memchr>
 80054e8:	b108      	cbz	r0, 80054ee <_printf_i+0x1f2>
 80054ea:	1b40      	subs	r0, r0, r5
 80054ec:	6060      	str	r0, [r4, #4]
 80054ee:	6863      	ldr	r3, [r4, #4]
 80054f0:	6123      	str	r3, [r4, #16]
 80054f2:	2300      	movs	r3, #0
 80054f4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054f8:	e7a8      	b.n	800544c <_printf_i+0x150>
 80054fa:	6923      	ldr	r3, [r4, #16]
 80054fc:	462a      	mov	r2, r5
 80054fe:	4649      	mov	r1, r9
 8005500:	4640      	mov	r0, r8
 8005502:	47d0      	blx	sl
 8005504:	3001      	adds	r0, #1
 8005506:	d0ab      	beq.n	8005460 <_printf_i+0x164>
 8005508:	6823      	ldr	r3, [r4, #0]
 800550a:	079b      	lsls	r3, r3, #30
 800550c:	d413      	bmi.n	8005536 <_printf_i+0x23a>
 800550e:	68e0      	ldr	r0, [r4, #12]
 8005510:	9b03      	ldr	r3, [sp, #12]
 8005512:	4298      	cmp	r0, r3
 8005514:	bfb8      	it	lt
 8005516:	4618      	movlt	r0, r3
 8005518:	e7a4      	b.n	8005464 <_printf_i+0x168>
 800551a:	2301      	movs	r3, #1
 800551c:	4632      	mov	r2, r6
 800551e:	4649      	mov	r1, r9
 8005520:	4640      	mov	r0, r8
 8005522:	47d0      	blx	sl
 8005524:	3001      	adds	r0, #1
 8005526:	d09b      	beq.n	8005460 <_printf_i+0x164>
 8005528:	3501      	adds	r5, #1
 800552a:	68e3      	ldr	r3, [r4, #12]
 800552c:	9903      	ldr	r1, [sp, #12]
 800552e:	1a5b      	subs	r3, r3, r1
 8005530:	42ab      	cmp	r3, r5
 8005532:	dcf2      	bgt.n	800551a <_printf_i+0x21e>
 8005534:	e7eb      	b.n	800550e <_printf_i+0x212>
 8005536:	2500      	movs	r5, #0
 8005538:	f104 0619 	add.w	r6, r4, #25
 800553c:	e7f5      	b.n	800552a <_printf_i+0x22e>
 800553e:	bf00      	nop
 8005540:	080078ee 	.word	0x080078ee
 8005544:	080078ff 	.word	0x080078ff

08005548 <iprintf>:
 8005548:	b40f      	push	{r0, r1, r2, r3}
 800554a:	4b0a      	ldr	r3, [pc, #40]	; (8005574 <iprintf+0x2c>)
 800554c:	b513      	push	{r0, r1, r4, lr}
 800554e:	681c      	ldr	r4, [r3, #0]
 8005550:	b124      	cbz	r4, 800555c <iprintf+0x14>
 8005552:	69a3      	ldr	r3, [r4, #24]
 8005554:	b913      	cbnz	r3, 800555c <iprintf+0x14>
 8005556:	4620      	mov	r0, r4
 8005558:	f001 f8ee 	bl	8006738 <__sinit>
 800555c:	ab05      	add	r3, sp, #20
 800555e:	9a04      	ldr	r2, [sp, #16]
 8005560:	68a1      	ldr	r1, [r4, #8]
 8005562:	9301      	str	r3, [sp, #4]
 8005564:	4620      	mov	r0, r4
 8005566:	f001 feab 	bl	80072c0 <_vfiprintf_r>
 800556a:	b002      	add	sp, #8
 800556c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005570:	b004      	add	sp, #16
 8005572:	4770      	bx	lr
 8005574:	2000000c 	.word	0x2000000c

08005578 <putchar>:
 8005578:	4b09      	ldr	r3, [pc, #36]	; (80055a0 <putchar+0x28>)
 800557a:	b513      	push	{r0, r1, r4, lr}
 800557c:	681c      	ldr	r4, [r3, #0]
 800557e:	4601      	mov	r1, r0
 8005580:	b134      	cbz	r4, 8005590 <putchar+0x18>
 8005582:	69a3      	ldr	r3, [r4, #24]
 8005584:	b923      	cbnz	r3, 8005590 <putchar+0x18>
 8005586:	9001      	str	r0, [sp, #4]
 8005588:	4620      	mov	r0, r4
 800558a:	f001 f8d5 	bl	8006738 <__sinit>
 800558e:	9901      	ldr	r1, [sp, #4]
 8005590:	68a2      	ldr	r2, [r4, #8]
 8005592:	4620      	mov	r0, r4
 8005594:	b002      	add	sp, #8
 8005596:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800559a:	f001 bfc1 	b.w	8007520 <_putc_r>
 800559e:	bf00      	nop
 80055a0:	2000000c 	.word	0x2000000c

080055a4 <_puts_r>:
 80055a4:	b570      	push	{r4, r5, r6, lr}
 80055a6:	460e      	mov	r6, r1
 80055a8:	4605      	mov	r5, r0
 80055aa:	b118      	cbz	r0, 80055b4 <_puts_r+0x10>
 80055ac:	6983      	ldr	r3, [r0, #24]
 80055ae:	b90b      	cbnz	r3, 80055b4 <_puts_r+0x10>
 80055b0:	f001 f8c2 	bl	8006738 <__sinit>
 80055b4:	69ab      	ldr	r3, [r5, #24]
 80055b6:	68ac      	ldr	r4, [r5, #8]
 80055b8:	b913      	cbnz	r3, 80055c0 <_puts_r+0x1c>
 80055ba:	4628      	mov	r0, r5
 80055bc:	f001 f8bc 	bl	8006738 <__sinit>
 80055c0:	4b2c      	ldr	r3, [pc, #176]	; (8005674 <_puts_r+0xd0>)
 80055c2:	429c      	cmp	r4, r3
 80055c4:	d120      	bne.n	8005608 <_puts_r+0x64>
 80055c6:	686c      	ldr	r4, [r5, #4]
 80055c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055ca:	07db      	lsls	r3, r3, #31
 80055cc:	d405      	bmi.n	80055da <_puts_r+0x36>
 80055ce:	89a3      	ldrh	r3, [r4, #12]
 80055d0:	0598      	lsls	r0, r3, #22
 80055d2:	d402      	bmi.n	80055da <_puts_r+0x36>
 80055d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055d6:	f001 f952 	bl	800687e <__retarget_lock_acquire_recursive>
 80055da:	89a3      	ldrh	r3, [r4, #12]
 80055dc:	0719      	lsls	r1, r3, #28
 80055de:	d51d      	bpl.n	800561c <_puts_r+0x78>
 80055e0:	6923      	ldr	r3, [r4, #16]
 80055e2:	b1db      	cbz	r3, 800561c <_puts_r+0x78>
 80055e4:	3e01      	subs	r6, #1
 80055e6:	68a3      	ldr	r3, [r4, #8]
 80055e8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80055ec:	3b01      	subs	r3, #1
 80055ee:	60a3      	str	r3, [r4, #8]
 80055f0:	bb39      	cbnz	r1, 8005642 <_puts_r+0x9e>
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	da38      	bge.n	8005668 <_puts_r+0xc4>
 80055f6:	4622      	mov	r2, r4
 80055f8:	210a      	movs	r1, #10
 80055fa:	4628      	mov	r0, r5
 80055fc:	f000 f848 	bl	8005690 <__swbuf_r>
 8005600:	3001      	adds	r0, #1
 8005602:	d011      	beq.n	8005628 <_puts_r+0x84>
 8005604:	250a      	movs	r5, #10
 8005606:	e011      	b.n	800562c <_puts_r+0x88>
 8005608:	4b1b      	ldr	r3, [pc, #108]	; (8005678 <_puts_r+0xd4>)
 800560a:	429c      	cmp	r4, r3
 800560c:	d101      	bne.n	8005612 <_puts_r+0x6e>
 800560e:	68ac      	ldr	r4, [r5, #8]
 8005610:	e7da      	b.n	80055c8 <_puts_r+0x24>
 8005612:	4b1a      	ldr	r3, [pc, #104]	; (800567c <_puts_r+0xd8>)
 8005614:	429c      	cmp	r4, r3
 8005616:	bf08      	it	eq
 8005618:	68ec      	ldreq	r4, [r5, #12]
 800561a:	e7d5      	b.n	80055c8 <_puts_r+0x24>
 800561c:	4621      	mov	r1, r4
 800561e:	4628      	mov	r0, r5
 8005620:	f000 f888 	bl	8005734 <__swsetup_r>
 8005624:	2800      	cmp	r0, #0
 8005626:	d0dd      	beq.n	80055e4 <_puts_r+0x40>
 8005628:	f04f 35ff 	mov.w	r5, #4294967295
 800562c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800562e:	07da      	lsls	r2, r3, #31
 8005630:	d405      	bmi.n	800563e <_puts_r+0x9a>
 8005632:	89a3      	ldrh	r3, [r4, #12]
 8005634:	059b      	lsls	r3, r3, #22
 8005636:	d402      	bmi.n	800563e <_puts_r+0x9a>
 8005638:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800563a:	f001 f921 	bl	8006880 <__retarget_lock_release_recursive>
 800563e:	4628      	mov	r0, r5
 8005640:	bd70      	pop	{r4, r5, r6, pc}
 8005642:	2b00      	cmp	r3, #0
 8005644:	da04      	bge.n	8005650 <_puts_r+0xac>
 8005646:	69a2      	ldr	r2, [r4, #24]
 8005648:	429a      	cmp	r2, r3
 800564a:	dc06      	bgt.n	800565a <_puts_r+0xb6>
 800564c:	290a      	cmp	r1, #10
 800564e:	d004      	beq.n	800565a <_puts_r+0xb6>
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	1c5a      	adds	r2, r3, #1
 8005654:	6022      	str	r2, [r4, #0]
 8005656:	7019      	strb	r1, [r3, #0]
 8005658:	e7c5      	b.n	80055e6 <_puts_r+0x42>
 800565a:	4622      	mov	r2, r4
 800565c:	4628      	mov	r0, r5
 800565e:	f000 f817 	bl	8005690 <__swbuf_r>
 8005662:	3001      	adds	r0, #1
 8005664:	d1bf      	bne.n	80055e6 <_puts_r+0x42>
 8005666:	e7df      	b.n	8005628 <_puts_r+0x84>
 8005668:	6823      	ldr	r3, [r4, #0]
 800566a:	250a      	movs	r5, #10
 800566c:	1c5a      	adds	r2, r3, #1
 800566e:	6022      	str	r2, [r4, #0]
 8005670:	701d      	strb	r5, [r3, #0]
 8005672:	e7db      	b.n	800562c <_puts_r+0x88>
 8005674:	080079c0 	.word	0x080079c0
 8005678:	080079e0 	.word	0x080079e0
 800567c:	080079a0 	.word	0x080079a0

08005680 <puts>:
 8005680:	4b02      	ldr	r3, [pc, #8]	; (800568c <puts+0xc>)
 8005682:	4601      	mov	r1, r0
 8005684:	6818      	ldr	r0, [r3, #0]
 8005686:	f7ff bf8d 	b.w	80055a4 <_puts_r>
 800568a:	bf00      	nop
 800568c:	2000000c 	.word	0x2000000c

08005690 <__swbuf_r>:
 8005690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005692:	460e      	mov	r6, r1
 8005694:	4614      	mov	r4, r2
 8005696:	4605      	mov	r5, r0
 8005698:	b118      	cbz	r0, 80056a2 <__swbuf_r+0x12>
 800569a:	6983      	ldr	r3, [r0, #24]
 800569c:	b90b      	cbnz	r3, 80056a2 <__swbuf_r+0x12>
 800569e:	f001 f84b 	bl	8006738 <__sinit>
 80056a2:	4b21      	ldr	r3, [pc, #132]	; (8005728 <__swbuf_r+0x98>)
 80056a4:	429c      	cmp	r4, r3
 80056a6:	d12b      	bne.n	8005700 <__swbuf_r+0x70>
 80056a8:	686c      	ldr	r4, [r5, #4]
 80056aa:	69a3      	ldr	r3, [r4, #24]
 80056ac:	60a3      	str	r3, [r4, #8]
 80056ae:	89a3      	ldrh	r3, [r4, #12]
 80056b0:	071a      	lsls	r2, r3, #28
 80056b2:	d52f      	bpl.n	8005714 <__swbuf_r+0x84>
 80056b4:	6923      	ldr	r3, [r4, #16]
 80056b6:	b36b      	cbz	r3, 8005714 <__swbuf_r+0x84>
 80056b8:	6923      	ldr	r3, [r4, #16]
 80056ba:	6820      	ldr	r0, [r4, #0]
 80056bc:	1ac0      	subs	r0, r0, r3
 80056be:	6963      	ldr	r3, [r4, #20]
 80056c0:	b2f6      	uxtb	r6, r6
 80056c2:	4283      	cmp	r3, r0
 80056c4:	4637      	mov	r7, r6
 80056c6:	dc04      	bgt.n	80056d2 <__swbuf_r+0x42>
 80056c8:	4621      	mov	r1, r4
 80056ca:	4628      	mov	r0, r5
 80056cc:	f000 ffa0 	bl	8006610 <_fflush_r>
 80056d0:	bb30      	cbnz	r0, 8005720 <__swbuf_r+0x90>
 80056d2:	68a3      	ldr	r3, [r4, #8]
 80056d4:	3b01      	subs	r3, #1
 80056d6:	60a3      	str	r3, [r4, #8]
 80056d8:	6823      	ldr	r3, [r4, #0]
 80056da:	1c5a      	adds	r2, r3, #1
 80056dc:	6022      	str	r2, [r4, #0]
 80056de:	701e      	strb	r6, [r3, #0]
 80056e0:	6963      	ldr	r3, [r4, #20]
 80056e2:	3001      	adds	r0, #1
 80056e4:	4283      	cmp	r3, r0
 80056e6:	d004      	beq.n	80056f2 <__swbuf_r+0x62>
 80056e8:	89a3      	ldrh	r3, [r4, #12]
 80056ea:	07db      	lsls	r3, r3, #31
 80056ec:	d506      	bpl.n	80056fc <__swbuf_r+0x6c>
 80056ee:	2e0a      	cmp	r6, #10
 80056f0:	d104      	bne.n	80056fc <__swbuf_r+0x6c>
 80056f2:	4621      	mov	r1, r4
 80056f4:	4628      	mov	r0, r5
 80056f6:	f000 ff8b 	bl	8006610 <_fflush_r>
 80056fa:	b988      	cbnz	r0, 8005720 <__swbuf_r+0x90>
 80056fc:	4638      	mov	r0, r7
 80056fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005700:	4b0a      	ldr	r3, [pc, #40]	; (800572c <__swbuf_r+0x9c>)
 8005702:	429c      	cmp	r4, r3
 8005704:	d101      	bne.n	800570a <__swbuf_r+0x7a>
 8005706:	68ac      	ldr	r4, [r5, #8]
 8005708:	e7cf      	b.n	80056aa <__swbuf_r+0x1a>
 800570a:	4b09      	ldr	r3, [pc, #36]	; (8005730 <__swbuf_r+0xa0>)
 800570c:	429c      	cmp	r4, r3
 800570e:	bf08      	it	eq
 8005710:	68ec      	ldreq	r4, [r5, #12]
 8005712:	e7ca      	b.n	80056aa <__swbuf_r+0x1a>
 8005714:	4621      	mov	r1, r4
 8005716:	4628      	mov	r0, r5
 8005718:	f000 f80c 	bl	8005734 <__swsetup_r>
 800571c:	2800      	cmp	r0, #0
 800571e:	d0cb      	beq.n	80056b8 <__swbuf_r+0x28>
 8005720:	f04f 37ff 	mov.w	r7, #4294967295
 8005724:	e7ea      	b.n	80056fc <__swbuf_r+0x6c>
 8005726:	bf00      	nop
 8005728:	080079c0 	.word	0x080079c0
 800572c:	080079e0 	.word	0x080079e0
 8005730:	080079a0 	.word	0x080079a0

08005734 <__swsetup_r>:
 8005734:	4b32      	ldr	r3, [pc, #200]	; (8005800 <__swsetup_r+0xcc>)
 8005736:	b570      	push	{r4, r5, r6, lr}
 8005738:	681d      	ldr	r5, [r3, #0]
 800573a:	4606      	mov	r6, r0
 800573c:	460c      	mov	r4, r1
 800573e:	b125      	cbz	r5, 800574a <__swsetup_r+0x16>
 8005740:	69ab      	ldr	r3, [r5, #24]
 8005742:	b913      	cbnz	r3, 800574a <__swsetup_r+0x16>
 8005744:	4628      	mov	r0, r5
 8005746:	f000 fff7 	bl	8006738 <__sinit>
 800574a:	4b2e      	ldr	r3, [pc, #184]	; (8005804 <__swsetup_r+0xd0>)
 800574c:	429c      	cmp	r4, r3
 800574e:	d10f      	bne.n	8005770 <__swsetup_r+0x3c>
 8005750:	686c      	ldr	r4, [r5, #4]
 8005752:	89a3      	ldrh	r3, [r4, #12]
 8005754:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005758:	0719      	lsls	r1, r3, #28
 800575a:	d42c      	bmi.n	80057b6 <__swsetup_r+0x82>
 800575c:	06dd      	lsls	r5, r3, #27
 800575e:	d411      	bmi.n	8005784 <__swsetup_r+0x50>
 8005760:	2309      	movs	r3, #9
 8005762:	6033      	str	r3, [r6, #0]
 8005764:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005768:	81a3      	strh	r3, [r4, #12]
 800576a:	f04f 30ff 	mov.w	r0, #4294967295
 800576e:	e03e      	b.n	80057ee <__swsetup_r+0xba>
 8005770:	4b25      	ldr	r3, [pc, #148]	; (8005808 <__swsetup_r+0xd4>)
 8005772:	429c      	cmp	r4, r3
 8005774:	d101      	bne.n	800577a <__swsetup_r+0x46>
 8005776:	68ac      	ldr	r4, [r5, #8]
 8005778:	e7eb      	b.n	8005752 <__swsetup_r+0x1e>
 800577a:	4b24      	ldr	r3, [pc, #144]	; (800580c <__swsetup_r+0xd8>)
 800577c:	429c      	cmp	r4, r3
 800577e:	bf08      	it	eq
 8005780:	68ec      	ldreq	r4, [r5, #12]
 8005782:	e7e6      	b.n	8005752 <__swsetup_r+0x1e>
 8005784:	0758      	lsls	r0, r3, #29
 8005786:	d512      	bpl.n	80057ae <__swsetup_r+0x7a>
 8005788:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800578a:	b141      	cbz	r1, 800579e <__swsetup_r+0x6a>
 800578c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005790:	4299      	cmp	r1, r3
 8005792:	d002      	beq.n	800579a <__swsetup_r+0x66>
 8005794:	4630      	mov	r0, r6
 8005796:	f001 fc89 	bl	80070ac <_free_r>
 800579a:	2300      	movs	r3, #0
 800579c:	6363      	str	r3, [r4, #52]	; 0x34
 800579e:	89a3      	ldrh	r3, [r4, #12]
 80057a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80057a4:	81a3      	strh	r3, [r4, #12]
 80057a6:	2300      	movs	r3, #0
 80057a8:	6063      	str	r3, [r4, #4]
 80057aa:	6923      	ldr	r3, [r4, #16]
 80057ac:	6023      	str	r3, [r4, #0]
 80057ae:	89a3      	ldrh	r3, [r4, #12]
 80057b0:	f043 0308 	orr.w	r3, r3, #8
 80057b4:	81a3      	strh	r3, [r4, #12]
 80057b6:	6923      	ldr	r3, [r4, #16]
 80057b8:	b94b      	cbnz	r3, 80057ce <__swsetup_r+0x9a>
 80057ba:	89a3      	ldrh	r3, [r4, #12]
 80057bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80057c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057c4:	d003      	beq.n	80057ce <__swsetup_r+0x9a>
 80057c6:	4621      	mov	r1, r4
 80057c8:	4630      	mov	r0, r6
 80057ca:	f001 f87f 	bl	80068cc <__smakebuf_r>
 80057ce:	89a0      	ldrh	r0, [r4, #12]
 80057d0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80057d4:	f010 0301 	ands.w	r3, r0, #1
 80057d8:	d00a      	beq.n	80057f0 <__swsetup_r+0xbc>
 80057da:	2300      	movs	r3, #0
 80057dc:	60a3      	str	r3, [r4, #8]
 80057de:	6963      	ldr	r3, [r4, #20]
 80057e0:	425b      	negs	r3, r3
 80057e2:	61a3      	str	r3, [r4, #24]
 80057e4:	6923      	ldr	r3, [r4, #16]
 80057e6:	b943      	cbnz	r3, 80057fa <__swsetup_r+0xc6>
 80057e8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80057ec:	d1ba      	bne.n	8005764 <__swsetup_r+0x30>
 80057ee:	bd70      	pop	{r4, r5, r6, pc}
 80057f0:	0781      	lsls	r1, r0, #30
 80057f2:	bf58      	it	pl
 80057f4:	6963      	ldrpl	r3, [r4, #20]
 80057f6:	60a3      	str	r3, [r4, #8]
 80057f8:	e7f4      	b.n	80057e4 <__swsetup_r+0xb0>
 80057fa:	2000      	movs	r0, #0
 80057fc:	e7f7      	b.n	80057ee <__swsetup_r+0xba>
 80057fe:	bf00      	nop
 8005800:	2000000c 	.word	0x2000000c
 8005804:	080079c0 	.word	0x080079c0
 8005808:	080079e0 	.word	0x080079e0
 800580c:	080079a0 	.word	0x080079a0

08005810 <quorem>:
 8005810:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005814:	6903      	ldr	r3, [r0, #16]
 8005816:	690c      	ldr	r4, [r1, #16]
 8005818:	42a3      	cmp	r3, r4
 800581a:	4607      	mov	r7, r0
 800581c:	f2c0 8081 	blt.w	8005922 <quorem+0x112>
 8005820:	3c01      	subs	r4, #1
 8005822:	f101 0814 	add.w	r8, r1, #20
 8005826:	f100 0514 	add.w	r5, r0, #20
 800582a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800582e:	9301      	str	r3, [sp, #4]
 8005830:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005834:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005838:	3301      	adds	r3, #1
 800583a:	429a      	cmp	r2, r3
 800583c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005840:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005844:	fbb2 f6f3 	udiv	r6, r2, r3
 8005848:	d331      	bcc.n	80058ae <quorem+0x9e>
 800584a:	f04f 0e00 	mov.w	lr, #0
 800584e:	4640      	mov	r0, r8
 8005850:	46ac      	mov	ip, r5
 8005852:	46f2      	mov	sl, lr
 8005854:	f850 2b04 	ldr.w	r2, [r0], #4
 8005858:	b293      	uxth	r3, r2
 800585a:	fb06 e303 	mla	r3, r6, r3, lr
 800585e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005862:	b29b      	uxth	r3, r3
 8005864:	ebaa 0303 	sub.w	r3, sl, r3
 8005868:	f8dc a000 	ldr.w	sl, [ip]
 800586c:	0c12      	lsrs	r2, r2, #16
 800586e:	fa13 f38a 	uxtah	r3, r3, sl
 8005872:	fb06 e202 	mla	r2, r6, r2, lr
 8005876:	9300      	str	r3, [sp, #0]
 8005878:	9b00      	ldr	r3, [sp, #0]
 800587a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800587e:	b292      	uxth	r2, r2
 8005880:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005884:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005888:	f8bd 3000 	ldrh.w	r3, [sp]
 800588c:	4581      	cmp	r9, r0
 800588e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005892:	f84c 3b04 	str.w	r3, [ip], #4
 8005896:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800589a:	d2db      	bcs.n	8005854 <quorem+0x44>
 800589c:	f855 300b 	ldr.w	r3, [r5, fp]
 80058a0:	b92b      	cbnz	r3, 80058ae <quorem+0x9e>
 80058a2:	9b01      	ldr	r3, [sp, #4]
 80058a4:	3b04      	subs	r3, #4
 80058a6:	429d      	cmp	r5, r3
 80058a8:	461a      	mov	r2, r3
 80058aa:	d32e      	bcc.n	800590a <quorem+0xfa>
 80058ac:	613c      	str	r4, [r7, #16]
 80058ae:	4638      	mov	r0, r7
 80058b0:	f001 fae4 	bl	8006e7c <__mcmp>
 80058b4:	2800      	cmp	r0, #0
 80058b6:	db24      	blt.n	8005902 <quorem+0xf2>
 80058b8:	3601      	adds	r6, #1
 80058ba:	4628      	mov	r0, r5
 80058bc:	f04f 0c00 	mov.w	ip, #0
 80058c0:	f858 2b04 	ldr.w	r2, [r8], #4
 80058c4:	f8d0 e000 	ldr.w	lr, [r0]
 80058c8:	b293      	uxth	r3, r2
 80058ca:	ebac 0303 	sub.w	r3, ip, r3
 80058ce:	0c12      	lsrs	r2, r2, #16
 80058d0:	fa13 f38e 	uxtah	r3, r3, lr
 80058d4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80058d8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80058dc:	b29b      	uxth	r3, r3
 80058de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80058e2:	45c1      	cmp	r9, r8
 80058e4:	f840 3b04 	str.w	r3, [r0], #4
 80058e8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80058ec:	d2e8      	bcs.n	80058c0 <quorem+0xb0>
 80058ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058f2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058f6:	b922      	cbnz	r2, 8005902 <quorem+0xf2>
 80058f8:	3b04      	subs	r3, #4
 80058fa:	429d      	cmp	r5, r3
 80058fc:	461a      	mov	r2, r3
 80058fe:	d30a      	bcc.n	8005916 <quorem+0x106>
 8005900:	613c      	str	r4, [r7, #16]
 8005902:	4630      	mov	r0, r6
 8005904:	b003      	add	sp, #12
 8005906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800590a:	6812      	ldr	r2, [r2, #0]
 800590c:	3b04      	subs	r3, #4
 800590e:	2a00      	cmp	r2, #0
 8005910:	d1cc      	bne.n	80058ac <quorem+0x9c>
 8005912:	3c01      	subs	r4, #1
 8005914:	e7c7      	b.n	80058a6 <quorem+0x96>
 8005916:	6812      	ldr	r2, [r2, #0]
 8005918:	3b04      	subs	r3, #4
 800591a:	2a00      	cmp	r2, #0
 800591c:	d1f0      	bne.n	8005900 <quorem+0xf0>
 800591e:	3c01      	subs	r4, #1
 8005920:	e7eb      	b.n	80058fa <quorem+0xea>
 8005922:	2000      	movs	r0, #0
 8005924:	e7ee      	b.n	8005904 <quorem+0xf4>
	...

08005928 <_dtoa_r>:
 8005928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800592c:	ed2d 8b04 	vpush	{d8-d9}
 8005930:	ec57 6b10 	vmov	r6, r7, d0
 8005934:	b093      	sub	sp, #76	; 0x4c
 8005936:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005938:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800593c:	9106      	str	r1, [sp, #24]
 800593e:	ee10 aa10 	vmov	sl, s0
 8005942:	4604      	mov	r4, r0
 8005944:	9209      	str	r2, [sp, #36]	; 0x24
 8005946:	930c      	str	r3, [sp, #48]	; 0x30
 8005948:	46bb      	mov	fp, r7
 800594a:	b975      	cbnz	r5, 800596a <_dtoa_r+0x42>
 800594c:	2010      	movs	r0, #16
 800594e:	f000 fffd 	bl	800694c <malloc>
 8005952:	4602      	mov	r2, r0
 8005954:	6260      	str	r0, [r4, #36]	; 0x24
 8005956:	b920      	cbnz	r0, 8005962 <_dtoa_r+0x3a>
 8005958:	4ba7      	ldr	r3, [pc, #668]	; (8005bf8 <_dtoa_r+0x2d0>)
 800595a:	21ea      	movs	r1, #234	; 0xea
 800595c:	48a7      	ldr	r0, [pc, #668]	; (8005bfc <_dtoa_r+0x2d4>)
 800595e:	f001 fe8d 	bl	800767c <__assert_func>
 8005962:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005966:	6005      	str	r5, [r0, #0]
 8005968:	60c5      	str	r5, [r0, #12]
 800596a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800596c:	6819      	ldr	r1, [r3, #0]
 800596e:	b151      	cbz	r1, 8005986 <_dtoa_r+0x5e>
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	604a      	str	r2, [r1, #4]
 8005974:	2301      	movs	r3, #1
 8005976:	4093      	lsls	r3, r2
 8005978:	608b      	str	r3, [r1, #8]
 800597a:	4620      	mov	r0, r4
 800597c:	f001 f83c 	bl	80069f8 <_Bfree>
 8005980:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	1e3b      	subs	r3, r7, #0
 8005988:	bfaa      	itet	ge
 800598a:	2300      	movge	r3, #0
 800598c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005990:	f8c8 3000 	strge.w	r3, [r8]
 8005994:	4b9a      	ldr	r3, [pc, #616]	; (8005c00 <_dtoa_r+0x2d8>)
 8005996:	bfbc      	itt	lt
 8005998:	2201      	movlt	r2, #1
 800599a:	f8c8 2000 	strlt.w	r2, [r8]
 800599e:	ea33 030b 	bics.w	r3, r3, fp
 80059a2:	d11b      	bne.n	80059dc <_dtoa_r+0xb4>
 80059a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059a6:	f242 730f 	movw	r3, #9999	; 0x270f
 80059aa:	6013      	str	r3, [r2, #0]
 80059ac:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80059b0:	4333      	orrs	r3, r6
 80059b2:	f000 8592 	beq.w	80064da <_dtoa_r+0xbb2>
 80059b6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059b8:	b963      	cbnz	r3, 80059d4 <_dtoa_r+0xac>
 80059ba:	4b92      	ldr	r3, [pc, #584]	; (8005c04 <_dtoa_r+0x2dc>)
 80059bc:	e022      	b.n	8005a04 <_dtoa_r+0xdc>
 80059be:	4b92      	ldr	r3, [pc, #584]	; (8005c08 <_dtoa_r+0x2e0>)
 80059c0:	9301      	str	r3, [sp, #4]
 80059c2:	3308      	adds	r3, #8
 80059c4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80059c6:	6013      	str	r3, [r2, #0]
 80059c8:	9801      	ldr	r0, [sp, #4]
 80059ca:	b013      	add	sp, #76	; 0x4c
 80059cc:	ecbd 8b04 	vpop	{d8-d9}
 80059d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059d4:	4b8b      	ldr	r3, [pc, #556]	; (8005c04 <_dtoa_r+0x2dc>)
 80059d6:	9301      	str	r3, [sp, #4]
 80059d8:	3303      	adds	r3, #3
 80059da:	e7f3      	b.n	80059c4 <_dtoa_r+0x9c>
 80059dc:	2200      	movs	r2, #0
 80059de:	2300      	movs	r3, #0
 80059e0:	4650      	mov	r0, sl
 80059e2:	4659      	mov	r1, fp
 80059e4:	f7fb f890 	bl	8000b08 <__aeabi_dcmpeq>
 80059e8:	ec4b ab19 	vmov	d9, sl, fp
 80059ec:	4680      	mov	r8, r0
 80059ee:	b158      	cbz	r0, 8005a08 <_dtoa_r+0xe0>
 80059f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80059f2:	2301      	movs	r3, #1
 80059f4:	6013      	str	r3, [r2, #0]
 80059f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f000 856b 	beq.w	80064d4 <_dtoa_r+0xbac>
 80059fe:	4883      	ldr	r0, [pc, #524]	; (8005c0c <_dtoa_r+0x2e4>)
 8005a00:	6018      	str	r0, [r3, #0]
 8005a02:	1e43      	subs	r3, r0, #1
 8005a04:	9301      	str	r3, [sp, #4]
 8005a06:	e7df      	b.n	80059c8 <_dtoa_r+0xa0>
 8005a08:	ec4b ab10 	vmov	d0, sl, fp
 8005a0c:	aa10      	add	r2, sp, #64	; 0x40
 8005a0e:	a911      	add	r1, sp, #68	; 0x44
 8005a10:	4620      	mov	r0, r4
 8005a12:	f001 fad9 	bl	8006fc8 <__d2b>
 8005a16:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005a1a:	ee08 0a10 	vmov	s16, r0
 8005a1e:	2d00      	cmp	r5, #0
 8005a20:	f000 8084 	beq.w	8005b2c <_dtoa_r+0x204>
 8005a24:	ee19 3a90 	vmov	r3, s19
 8005a28:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a2c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005a30:	4656      	mov	r6, sl
 8005a32:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005a36:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005a3a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005a3e:	4b74      	ldr	r3, [pc, #464]	; (8005c10 <_dtoa_r+0x2e8>)
 8005a40:	2200      	movs	r2, #0
 8005a42:	4630      	mov	r0, r6
 8005a44:	4639      	mov	r1, r7
 8005a46:	f7fa fc3f 	bl	80002c8 <__aeabi_dsub>
 8005a4a:	a365      	add	r3, pc, #404	; (adr r3, 8005be0 <_dtoa_r+0x2b8>)
 8005a4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a50:	f7fa fdf2 	bl	8000638 <__aeabi_dmul>
 8005a54:	a364      	add	r3, pc, #400	; (adr r3, 8005be8 <_dtoa_r+0x2c0>)
 8005a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a5a:	f7fa fc37 	bl	80002cc <__adddf3>
 8005a5e:	4606      	mov	r6, r0
 8005a60:	4628      	mov	r0, r5
 8005a62:	460f      	mov	r7, r1
 8005a64:	f7fa fd7e 	bl	8000564 <__aeabi_i2d>
 8005a68:	a361      	add	r3, pc, #388	; (adr r3, 8005bf0 <_dtoa_r+0x2c8>)
 8005a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a6e:	f7fa fde3 	bl	8000638 <__aeabi_dmul>
 8005a72:	4602      	mov	r2, r0
 8005a74:	460b      	mov	r3, r1
 8005a76:	4630      	mov	r0, r6
 8005a78:	4639      	mov	r1, r7
 8005a7a:	f7fa fc27 	bl	80002cc <__adddf3>
 8005a7e:	4606      	mov	r6, r0
 8005a80:	460f      	mov	r7, r1
 8005a82:	f7fb f889 	bl	8000b98 <__aeabi_d2iz>
 8005a86:	2200      	movs	r2, #0
 8005a88:	9000      	str	r0, [sp, #0]
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	4630      	mov	r0, r6
 8005a8e:	4639      	mov	r1, r7
 8005a90:	f7fb f844 	bl	8000b1c <__aeabi_dcmplt>
 8005a94:	b150      	cbz	r0, 8005aac <_dtoa_r+0x184>
 8005a96:	9800      	ldr	r0, [sp, #0]
 8005a98:	f7fa fd64 	bl	8000564 <__aeabi_i2d>
 8005a9c:	4632      	mov	r2, r6
 8005a9e:	463b      	mov	r3, r7
 8005aa0:	f7fb f832 	bl	8000b08 <__aeabi_dcmpeq>
 8005aa4:	b910      	cbnz	r0, 8005aac <_dtoa_r+0x184>
 8005aa6:	9b00      	ldr	r3, [sp, #0]
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	9b00      	ldr	r3, [sp, #0]
 8005aae:	2b16      	cmp	r3, #22
 8005ab0:	d85a      	bhi.n	8005b68 <_dtoa_r+0x240>
 8005ab2:	9a00      	ldr	r2, [sp, #0]
 8005ab4:	4b57      	ldr	r3, [pc, #348]	; (8005c14 <_dtoa_r+0x2ec>)
 8005ab6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005abe:	ec51 0b19 	vmov	r0, r1, d9
 8005ac2:	f7fb f82b 	bl	8000b1c <__aeabi_dcmplt>
 8005ac6:	2800      	cmp	r0, #0
 8005ac8:	d050      	beq.n	8005b6c <_dtoa_r+0x244>
 8005aca:	9b00      	ldr	r3, [sp, #0]
 8005acc:	3b01      	subs	r3, #1
 8005ace:	9300      	str	r3, [sp, #0]
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	930b      	str	r3, [sp, #44]	; 0x2c
 8005ad4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005ad6:	1b5d      	subs	r5, r3, r5
 8005ad8:	1e6b      	subs	r3, r5, #1
 8005ada:	9305      	str	r3, [sp, #20]
 8005adc:	bf45      	ittet	mi
 8005ade:	f1c5 0301 	rsbmi	r3, r5, #1
 8005ae2:	9304      	strmi	r3, [sp, #16]
 8005ae4:	2300      	movpl	r3, #0
 8005ae6:	2300      	movmi	r3, #0
 8005ae8:	bf4c      	ite	mi
 8005aea:	9305      	strmi	r3, [sp, #20]
 8005aec:	9304      	strpl	r3, [sp, #16]
 8005aee:	9b00      	ldr	r3, [sp, #0]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	db3d      	blt.n	8005b70 <_dtoa_r+0x248>
 8005af4:	9b05      	ldr	r3, [sp, #20]
 8005af6:	9a00      	ldr	r2, [sp, #0]
 8005af8:	920a      	str	r2, [sp, #40]	; 0x28
 8005afa:	4413      	add	r3, r2
 8005afc:	9305      	str	r3, [sp, #20]
 8005afe:	2300      	movs	r3, #0
 8005b00:	9307      	str	r3, [sp, #28]
 8005b02:	9b06      	ldr	r3, [sp, #24]
 8005b04:	2b09      	cmp	r3, #9
 8005b06:	f200 8089 	bhi.w	8005c1c <_dtoa_r+0x2f4>
 8005b0a:	2b05      	cmp	r3, #5
 8005b0c:	bfc4      	itt	gt
 8005b0e:	3b04      	subgt	r3, #4
 8005b10:	9306      	strgt	r3, [sp, #24]
 8005b12:	9b06      	ldr	r3, [sp, #24]
 8005b14:	f1a3 0302 	sub.w	r3, r3, #2
 8005b18:	bfcc      	ite	gt
 8005b1a:	2500      	movgt	r5, #0
 8005b1c:	2501      	movle	r5, #1
 8005b1e:	2b03      	cmp	r3, #3
 8005b20:	f200 8087 	bhi.w	8005c32 <_dtoa_r+0x30a>
 8005b24:	e8df f003 	tbb	[pc, r3]
 8005b28:	59383a2d 	.word	0x59383a2d
 8005b2c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005b30:	441d      	add	r5, r3
 8005b32:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005b36:	2b20      	cmp	r3, #32
 8005b38:	bfc1      	itttt	gt
 8005b3a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005b3e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005b42:	fa0b f303 	lslgt.w	r3, fp, r3
 8005b46:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005b4a:	bfda      	itte	le
 8005b4c:	f1c3 0320 	rsble	r3, r3, #32
 8005b50:	fa06 f003 	lslle.w	r0, r6, r3
 8005b54:	4318      	orrgt	r0, r3
 8005b56:	f7fa fcf5 	bl	8000544 <__aeabi_ui2d>
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	4606      	mov	r6, r0
 8005b5e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005b62:	3d01      	subs	r5, #1
 8005b64:	930e      	str	r3, [sp, #56]	; 0x38
 8005b66:	e76a      	b.n	8005a3e <_dtoa_r+0x116>
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e7b2      	b.n	8005ad2 <_dtoa_r+0x1aa>
 8005b6c:	900b      	str	r0, [sp, #44]	; 0x2c
 8005b6e:	e7b1      	b.n	8005ad4 <_dtoa_r+0x1ac>
 8005b70:	9b04      	ldr	r3, [sp, #16]
 8005b72:	9a00      	ldr	r2, [sp, #0]
 8005b74:	1a9b      	subs	r3, r3, r2
 8005b76:	9304      	str	r3, [sp, #16]
 8005b78:	4253      	negs	r3, r2
 8005b7a:	9307      	str	r3, [sp, #28]
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8005b80:	e7bf      	b.n	8005b02 <_dtoa_r+0x1da>
 8005b82:	2300      	movs	r3, #0
 8005b84:	9308      	str	r3, [sp, #32]
 8005b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	dc55      	bgt.n	8005c38 <_dtoa_r+0x310>
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005b92:	461a      	mov	r2, r3
 8005b94:	9209      	str	r2, [sp, #36]	; 0x24
 8005b96:	e00c      	b.n	8005bb2 <_dtoa_r+0x28a>
 8005b98:	2301      	movs	r3, #1
 8005b9a:	e7f3      	b.n	8005b84 <_dtoa_r+0x25c>
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005ba0:	9308      	str	r3, [sp, #32]
 8005ba2:	9b00      	ldr	r3, [sp, #0]
 8005ba4:	4413      	add	r3, r2
 8005ba6:	9302      	str	r3, [sp, #8]
 8005ba8:	3301      	adds	r3, #1
 8005baa:	2b01      	cmp	r3, #1
 8005bac:	9303      	str	r3, [sp, #12]
 8005bae:	bfb8      	it	lt
 8005bb0:	2301      	movlt	r3, #1
 8005bb2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	6042      	str	r2, [r0, #4]
 8005bb8:	2204      	movs	r2, #4
 8005bba:	f102 0614 	add.w	r6, r2, #20
 8005bbe:	429e      	cmp	r6, r3
 8005bc0:	6841      	ldr	r1, [r0, #4]
 8005bc2:	d93d      	bls.n	8005c40 <_dtoa_r+0x318>
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	f000 fed7 	bl	8006978 <_Balloc>
 8005bca:	9001      	str	r0, [sp, #4]
 8005bcc:	2800      	cmp	r0, #0
 8005bce:	d13b      	bne.n	8005c48 <_dtoa_r+0x320>
 8005bd0:	4b11      	ldr	r3, [pc, #68]	; (8005c18 <_dtoa_r+0x2f0>)
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005bd8:	e6c0      	b.n	800595c <_dtoa_r+0x34>
 8005bda:	2301      	movs	r3, #1
 8005bdc:	e7df      	b.n	8005b9e <_dtoa_r+0x276>
 8005bde:	bf00      	nop
 8005be0:	636f4361 	.word	0x636f4361
 8005be4:	3fd287a7 	.word	0x3fd287a7
 8005be8:	8b60c8b3 	.word	0x8b60c8b3
 8005bec:	3fc68a28 	.word	0x3fc68a28
 8005bf0:	509f79fb 	.word	0x509f79fb
 8005bf4:	3fd34413 	.word	0x3fd34413
 8005bf8:	0800791d 	.word	0x0800791d
 8005bfc:	08007934 	.word	0x08007934
 8005c00:	7ff00000 	.word	0x7ff00000
 8005c04:	08007919 	.word	0x08007919
 8005c08:	08007910 	.word	0x08007910
 8005c0c:	080078ed 	.word	0x080078ed
 8005c10:	3ff80000 	.word	0x3ff80000
 8005c14:	08007a88 	.word	0x08007a88
 8005c18:	0800798f 	.word	0x0800798f
 8005c1c:	2501      	movs	r5, #1
 8005c1e:	2300      	movs	r3, #0
 8005c20:	9306      	str	r3, [sp, #24]
 8005c22:	9508      	str	r5, [sp, #32]
 8005c24:	f04f 33ff 	mov.w	r3, #4294967295
 8005c28:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	2312      	movs	r3, #18
 8005c30:	e7b0      	b.n	8005b94 <_dtoa_r+0x26c>
 8005c32:	2301      	movs	r3, #1
 8005c34:	9308      	str	r3, [sp, #32]
 8005c36:	e7f5      	b.n	8005c24 <_dtoa_r+0x2fc>
 8005c38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c3a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005c3e:	e7b8      	b.n	8005bb2 <_dtoa_r+0x28a>
 8005c40:	3101      	adds	r1, #1
 8005c42:	6041      	str	r1, [r0, #4]
 8005c44:	0052      	lsls	r2, r2, #1
 8005c46:	e7b8      	b.n	8005bba <_dtoa_r+0x292>
 8005c48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c4a:	9a01      	ldr	r2, [sp, #4]
 8005c4c:	601a      	str	r2, [r3, #0]
 8005c4e:	9b03      	ldr	r3, [sp, #12]
 8005c50:	2b0e      	cmp	r3, #14
 8005c52:	f200 809d 	bhi.w	8005d90 <_dtoa_r+0x468>
 8005c56:	2d00      	cmp	r5, #0
 8005c58:	f000 809a 	beq.w	8005d90 <_dtoa_r+0x468>
 8005c5c:	9b00      	ldr	r3, [sp, #0]
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	dd32      	ble.n	8005cc8 <_dtoa_r+0x3a0>
 8005c62:	4ab7      	ldr	r2, [pc, #732]	; (8005f40 <_dtoa_r+0x618>)
 8005c64:	f003 030f 	and.w	r3, r3, #15
 8005c68:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005c6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005c70:	9b00      	ldr	r3, [sp, #0]
 8005c72:	05d8      	lsls	r0, r3, #23
 8005c74:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005c78:	d516      	bpl.n	8005ca8 <_dtoa_r+0x380>
 8005c7a:	4bb2      	ldr	r3, [pc, #712]	; (8005f44 <_dtoa_r+0x61c>)
 8005c7c:	ec51 0b19 	vmov	r0, r1, d9
 8005c80:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005c84:	f7fa fe02 	bl	800088c <__aeabi_ddiv>
 8005c88:	f007 070f 	and.w	r7, r7, #15
 8005c8c:	4682      	mov	sl, r0
 8005c8e:	468b      	mov	fp, r1
 8005c90:	2503      	movs	r5, #3
 8005c92:	4eac      	ldr	r6, [pc, #688]	; (8005f44 <_dtoa_r+0x61c>)
 8005c94:	b957      	cbnz	r7, 8005cac <_dtoa_r+0x384>
 8005c96:	4642      	mov	r2, r8
 8005c98:	464b      	mov	r3, r9
 8005c9a:	4650      	mov	r0, sl
 8005c9c:	4659      	mov	r1, fp
 8005c9e:	f7fa fdf5 	bl	800088c <__aeabi_ddiv>
 8005ca2:	4682      	mov	sl, r0
 8005ca4:	468b      	mov	fp, r1
 8005ca6:	e028      	b.n	8005cfa <_dtoa_r+0x3d2>
 8005ca8:	2502      	movs	r5, #2
 8005caa:	e7f2      	b.n	8005c92 <_dtoa_r+0x36a>
 8005cac:	07f9      	lsls	r1, r7, #31
 8005cae:	d508      	bpl.n	8005cc2 <_dtoa_r+0x39a>
 8005cb0:	4640      	mov	r0, r8
 8005cb2:	4649      	mov	r1, r9
 8005cb4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005cb8:	f7fa fcbe 	bl	8000638 <__aeabi_dmul>
 8005cbc:	3501      	adds	r5, #1
 8005cbe:	4680      	mov	r8, r0
 8005cc0:	4689      	mov	r9, r1
 8005cc2:	107f      	asrs	r7, r7, #1
 8005cc4:	3608      	adds	r6, #8
 8005cc6:	e7e5      	b.n	8005c94 <_dtoa_r+0x36c>
 8005cc8:	f000 809b 	beq.w	8005e02 <_dtoa_r+0x4da>
 8005ccc:	9b00      	ldr	r3, [sp, #0]
 8005cce:	4f9d      	ldr	r7, [pc, #628]	; (8005f44 <_dtoa_r+0x61c>)
 8005cd0:	425e      	negs	r6, r3
 8005cd2:	4b9b      	ldr	r3, [pc, #620]	; (8005f40 <_dtoa_r+0x618>)
 8005cd4:	f006 020f 	and.w	r2, r6, #15
 8005cd8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce0:	ec51 0b19 	vmov	r0, r1, d9
 8005ce4:	f7fa fca8 	bl	8000638 <__aeabi_dmul>
 8005ce8:	1136      	asrs	r6, r6, #4
 8005cea:	4682      	mov	sl, r0
 8005cec:	468b      	mov	fp, r1
 8005cee:	2300      	movs	r3, #0
 8005cf0:	2502      	movs	r5, #2
 8005cf2:	2e00      	cmp	r6, #0
 8005cf4:	d17a      	bne.n	8005dec <_dtoa_r+0x4c4>
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d1d3      	bne.n	8005ca2 <_dtoa_r+0x37a>
 8005cfa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	f000 8082 	beq.w	8005e06 <_dtoa_r+0x4de>
 8005d02:	4b91      	ldr	r3, [pc, #580]	; (8005f48 <_dtoa_r+0x620>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	4650      	mov	r0, sl
 8005d08:	4659      	mov	r1, fp
 8005d0a:	f7fa ff07 	bl	8000b1c <__aeabi_dcmplt>
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	d079      	beq.n	8005e06 <_dtoa_r+0x4de>
 8005d12:	9b03      	ldr	r3, [sp, #12]
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d076      	beq.n	8005e06 <_dtoa_r+0x4de>
 8005d18:	9b02      	ldr	r3, [sp, #8]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	dd36      	ble.n	8005d8c <_dtoa_r+0x464>
 8005d1e:	9b00      	ldr	r3, [sp, #0]
 8005d20:	4650      	mov	r0, sl
 8005d22:	4659      	mov	r1, fp
 8005d24:	1e5f      	subs	r7, r3, #1
 8005d26:	2200      	movs	r2, #0
 8005d28:	4b88      	ldr	r3, [pc, #544]	; (8005f4c <_dtoa_r+0x624>)
 8005d2a:	f7fa fc85 	bl	8000638 <__aeabi_dmul>
 8005d2e:	9e02      	ldr	r6, [sp, #8]
 8005d30:	4682      	mov	sl, r0
 8005d32:	468b      	mov	fp, r1
 8005d34:	3501      	adds	r5, #1
 8005d36:	4628      	mov	r0, r5
 8005d38:	f7fa fc14 	bl	8000564 <__aeabi_i2d>
 8005d3c:	4652      	mov	r2, sl
 8005d3e:	465b      	mov	r3, fp
 8005d40:	f7fa fc7a 	bl	8000638 <__aeabi_dmul>
 8005d44:	4b82      	ldr	r3, [pc, #520]	; (8005f50 <_dtoa_r+0x628>)
 8005d46:	2200      	movs	r2, #0
 8005d48:	f7fa fac0 	bl	80002cc <__adddf3>
 8005d4c:	46d0      	mov	r8, sl
 8005d4e:	46d9      	mov	r9, fp
 8005d50:	4682      	mov	sl, r0
 8005d52:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8005d56:	2e00      	cmp	r6, #0
 8005d58:	d158      	bne.n	8005e0c <_dtoa_r+0x4e4>
 8005d5a:	4b7e      	ldr	r3, [pc, #504]	; (8005f54 <_dtoa_r+0x62c>)
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	4640      	mov	r0, r8
 8005d60:	4649      	mov	r1, r9
 8005d62:	f7fa fab1 	bl	80002c8 <__aeabi_dsub>
 8005d66:	4652      	mov	r2, sl
 8005d68:	465b      	mov	r3, fp
 8005d6a:	4680      	mov	r8, r0
 8005d6c:	4689      	mov	r9, r1
 8005d6e:	f7fa fef3 	bl	8000b58 <__aeabi_dcmpgt>
 8005d72:	2800      	cmp	r0, #0
 8005d74:	f040 8295 	bne.w	80062a2 <_dtoa_r+0x97a>
 8005d78:	4652      	mov	r2, sl
 8005d7a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005d7e:	4640      	mov	r0, r8
 8005d80:	4649      	mov	r1, r9
 8005d82:	f7fa fecb 	bl	8000b1c <__aeabi_dcmplt>
 8005d86:	2800      	cmp	r0, #0
 8005d88:	f040 8289 	bne.w	800629e <_dtoa_r+0x976>
 8005d8c:	ec5b ab19 	vmov	sl, fp, d9
 8005d90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f2c0 8148 	blt.w	8006028 <_dtoa_r+0x700>
 8005d98:	9a00      	ldr	r2, [sp, #0]
 8005d9a:	2a0e      	cmp	r2, #14
 8005d9c:	f300 8144 	bgt.w	8006028 <_dtoa_r+0x700>
 8005da0:	4b67      	ldr	r3, [pc, #412]	; (8005f40 <_dtoa_r+0x618>)
 8005da2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005da6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005daa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	f280 80d5 	bge.w	8005f5c <_dtoa_r+0x634>
 8005db2:	9b03      	ldr	r3, [sp, #12]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	f300 80d1 	bgt.w	8005f5c <_dtoa_r+0x634>
 8005dba:	f040 826f 	bne.w	800629c <_dtoa_r+0x974>
 8005dbe:	4b65      	ldr	r3, [pc, #404]	; (8005f54 <_dtoa_r+0x62c>)
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	4640      	mov	r0, r8
 8005dc4:	4649      	mov	r1, r9
 8005dc6:	f7fa fc37 	bl	8000638 <__aeabi_dmul>
 8005dca:	4652      	mov	r2, sl
 8005dcc:	465b      	mov	r3, fp
 8005dce:	f7fa feb9 	bl	8000b44 <__aeabi_dcmpge>
 8005dd2:	9e03      	ldr	r6, [sp, #12]
 8005dd4:	4637      	mov	r7, r6
 8005dd6:	2800      	cmp	r0, #0
 8005dd8:	f040 8245 	bne.w	8006266 <_dtoa_r+0x93e>
 8005ddc:	9d01      	ldr	r5, [sp, #4]
 8005dde:	2331      	movs	r3, #49	; 0x31
 8005de0:	f805 3b01 	strb.w	r3, [r5], #1
 8005de4:	9b00      	ldr	r3, [sp, #0]
 8005de6:	3301      	adds	r3, #1
 8005de8:	9300      	str	r3, [sp, #0]
 8005dea:	e240      	b.n	800626e <_dtoa_r+0x946>
 8005dec:	07f2      	lsls	r2, r6, #31
 8005dee:	d505      	bpl.n	8005dfc <_dtoa_r+0x4d4>
 8005df0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005df4:	f7fa fc20 	bl	8000638 <__aeabi_dmul>
 8005df8:	3501      	adds	r5, #1
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	1076      	asrs	r6, r6, #1
 8005dfe:	3708      	adds	r7, #8
 8005e00:	e777      	b.n	8005cf2 <_dtoa_r+0x3ca>
 8005e02:	2502      	movs	r5, #2
 8005e04:	e779      	b.n	8005cfa <_dtoa_r+0x3d2>
 8005e06:	9f00      	ldr	r7, [sp, #0]
 8005e08:	9e03      	ldr	r6, [sp, #12]
 8005e0a:	e794      	b.n	8005d36 <_dtoa_r+0x40e>
 8005e0c:	9901      	ldr	r1, [sp, #4]
 8005e0e:	4b4c      	ldr	r3, [pc, #304]	; (8005f40 <_dtoa_r+0x618>)
 8005e10:	4431      	add	r1, r6
 8005e12:	910d      	str	r1, [sp, #52]	; 0x34
 8005e14:	9908      	ldr	r1, [sp, #32]
 8005e16:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005e1a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005e1e:	2900      	cmp	r1, #0
 8005e20:	d043      	beq.n	8005eaa <_dtoa_r+0x582>
 8005e22:	494d      	ldr	r1, [pc, #308]	; (8005f58 <_dtoa_r+0x630>)
 8005e24:	2000      	movs	r0, #0
 8005e26:	f7fa fd31 	bl	800088c <__aeabi_ddiv>
 8005e2a:	4652      	mov	r2, sl
 8005e2c:	465b      	mov	r3, fp
 8005e2e:	f7fa fa4b 	bl	80002c8 <__aeabi_dsub>
 8005e32:	9d01      	ldr	r5, [sp, #4]
 8005e34:	4682      	mov	sl, r0
 8005e36:	468b      	mov	fp, r1
 8005e38:	4649      	mov	r1, r9
 8005e3a:	4640      	mov	r0, r8
 8005e3c:	f7fa feac 	bl	8000b98 <__aeabi_d2iz>
 8005e40:	4606      	mov	r6, r0
 8005e42:	f7fa fb8f 	bl	8000564 <__aeabi_i2d>
 8005e46:	4602      	mov	r2, r0
 8005e48:	460b      	mov	r3, r1
 8005e4a:	4640      	mov	r0, r8
 8005e4c:	4649      	mov	r1, r9
 8005e4e:	f7fa fa3b 	bl	80002c8 <__aeabi_dsub>
 8005e52:	3630      	adds	r6, #48	; 0x30
 8005e54:	f805 6b01 	strb.w	r6, [r5], #1
 8005e58:	4652      	mov	r2, sl
 8005e5a:	465b      	mov	r3, fp
 8005e5c:	4680      	mov	r8, r0
 8005e5e:	4689      	mov	r9, r1
 8005e60:	f7fa fe5c 	bl	8000b1c <__aeabi_dcmplt>
 8005e64:	2800      	cmp	r0, #0
 8005e66:	d163      	bne.n	8005f30 <_dtoa_r+0x608>
 8005e68:	4642      	mov	r2, r8
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	4936      	ldr	r1, [pc, #216]	; (8005f48 <_dtoa_r+0x620>)
 8005e6e:	2000      	movs	r0, #0
 8005e70:	f7fa fa2a 	bl	80002c8 <__aeabi_dsub>
 8005e74:	4652      	mov	r2, sl
 8005e76:	465b      	mov	r3, fp
 8005e78:	f7fa fe50 	bl	8000b1c <__aeabi_dcmplt>
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	f040 80b5 	bne.w	8005fec <_dtoa_r+0x6c4>
 8005e82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e84:	429d      	cmp	r5, r3
 8005e86:	d081      	beq.n	8005d8c <_dtoa_r+0x464>
 8005e88:	4b30      	ldr	r3, [pc, #192]	; (8005f4c <_dtoa_r+0x624>)
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	4650      	mov	r0, sl
 8005e8e:	4659      	mov	r1, fp
 8005e90:	f7fa fbd2 	bl	8000638 <__aeabi_dmul>
 8005e94:	4b2d      	ldr	r3, [pc, #180]	; (8005f4c <_dtoa_r+0x624>)
 8005e96:	4682      	mov	sl, r0
 8005e98:	468b      	mov	fp, r1
 8005e9a:	4640      	mov	r0, r8
 8005e9c:	4649      	mov	r1, r9
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	f7fa fbca 	bl	8000638 <__aeabi_dmul>
 8005ea4:	4680      	mov	r8, r0
 8005ea6:	4689      	mov	r9, r1
 8005ea8:	e7c6      	b.n	8005e38 <_dtoa_r+0x510>
 8005eaa:	4650      	mov	r0, sl
 8005eac:	4659      	mov	r1, fp
 8005eae:	f7fa fbc3 	bl	8000638 <__aeabi_dmul>
 8005eb2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005eb4:	9d01      	ldr	r5, [sp, #4]
 8005eb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8005eb8:	4682      	mov	sl, r0
 8005eba:	468b      	mov	fp, r1
 8005ebc:	4649      	mov	r1, r9
 8005ebe:	4640      	mov	r0, r8
 8005ec0:	f7fa fe6a 	bl	8000b98 <__aeabi_d2iz>
 8005ec4:	4606      	mov	r6, r0
 8005ec6:	f7fa fb4d 	bl	8000564 <__aeabi_i2d>
 8005eca:	3630      	adds	r6, #48	; 0x30
 8005ecc:	4602      	mov	r2, r0
 8005ece:	460b      	mov	r3, r1
 8005ed0:	4640      	mov	r0, r8
 8005ed2:	4649      	mov	r1, r9
 8005ed4:	f7fa f9f8 	bl	80002c8 <__aeabi_dsub>
 8005ed8:	f805 6b01 	strb.w	r6, [r5], #1
 8005edc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005ede:	429d      	cmp	r5, r3
 8005ee0:	4680      	mov	r8, r0
 8005ee2:	4689      	mov	r9, r1
 8005ee4:	f04f 0200 	mov.w	r2, #0
 8005ee8:	d124      	bne.n	8005f34 <_dtoa_r+0x60c>
 8005eea:	4b1b      	ldr	r3, [pc, #108]	; (8005f58 <_dtoa_r+0x630>)
 8005eec:	4650      	mov	r0, sl
 8005eee:	4659      	mov	r1, fp
 8005ef0:	f7fa f9ec 	bl	80002cc <__adddf3>
 8005ef4:	4602      	mov	r2, r0
 8005ef6:	460b      	mov	r3, r1
 8005ef8:	4640      	mov	r0, r8
 8005efa:	4649      	mov	r1, r9
 8005efc:	f7fa fe2c 	bl	8000b58 <__aeabi_dcmpgt>
 8005f00:	2800      	cmp	r0, #0
 8005f02:	d173      	bne.n	8005fec <_dtoa_r+0x6c4>
 8005f04:	4652      	mov	r2, sl
 8005f06:	465b      	mov	r3, fp
 8005f08:	4913      	ldr	r1, [pc, #76]	; (8005f58 <_dtoa_r+0x630>)
 8005f0a:	2000      	movs	r0, #0
 8005f0c:	f7fa f9dc 	bl	80002c8 <__aeabi_dsub>
 8005f10:	4602      	mov	r2, r0
 8005f12:	460b      	mov	r3, r1
 8005f14:	4640      	mov	r0, r8
 8005f16:	4649      	mov	r1, r9
 8005f18:	f7fa fe00 	bl	8000b1c <__aeabi_dcmplt>
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	f43f af35 	beq.w	8005d8c <_dtoa_r+0x464>
 8005f22:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8005f24:	1e6b      	subs	r3, r5, #1
 8005f26:	930f      	str	r3, [sp, #60]	; 0x3c
 8005f28:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005f2c:	2b30      	cmp	r3, #48	; 0x30
 8005f2e:	d0f8      	beq.n	8005f22 <_dtoa_r+0x5fa>
 8005f30:	9700      	str	r7, [sp, #0]
 8005f32:	e049      	b.n	8005fc8 <_dtoa_r+0x6a0>
 8005f34:	4b05      	ldr	r3, [pc, #20]	; (8005f4c <_dtoa_r+0x624>)
 8005f36:	f7fa fb7f 	bl	8000638 <__aeabi_dmul>
 8005f3a:	4680      	mov	r8, r0
 8005f3c:	4689      	mov	r9, r1
 8005f3e:	e7bd      	b.n	8005ebc <_dtoa_r+0x594>
 8005f40:	08007a88 	.word	0x08007a88
 8005f44:	08007a60 	.word	0x08007a60
 8005f48:	3ff00000 	.word	0x3ff00000
 8005f4c:	40240000 	.word	0x40240000
 8005f50:	401c0000 	.word	0x401c0000
 8005f54:	40140000 	.word	0x40140000
 8005f58:	3fe00000 	.word	0x3fe00000
 8005f5c:	9d01      	ldr	r5, [sp, #4]
 8005f5e:	4656      	mov	r6, sl
 8005f60:	465f      	mov	r7, fp
 8005f62:	4642      	mov	r2, r8
 8005f64:	464b      	mov	r3, r9
 8005f66:	4630      	mov	r0, r6
 8005f68:	4639      	mov	r1, r7
 8005f6a:	f7fa fc8f 	bl	800088c <__aeabi_ddiv>
 8005f6e:	f7fa fe13 	bl	8000b98 <__aeabi_d2iz>
 8005f72:	4682      	mov	sl, r0
 8005f74:	f7fa faf6 	bl	8000564 <__aeabi_i2d>
 8005f78:	4642      	mov	r2, r8
 8005f7a:	464b      	mov	r3, r9
 8005f7c:	f7fa fb5c 	bl	8000638 <__aeabi_dmul>
 8005f80:	4602      	mov	r2, r0
 8005f82:	460b      	mov	r3, r1
 8005f84:	4630      	mov	r0, r6
 8005f86:	4639      	mov	r1, r7
 8005f88:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8005f8c:	f7fa f99c 	bl	80002c8 <__aeabi_dsub>
 8005f90:	f805 6b01 	strb.w	r6, [r5], #1
 8005f94:	9e01      	ldr	r6, [sp, #4]
 8005f96:	9f03      	ldr	r7, [sp, #12]
 8005f98:	1bae      	subs	r6, r5, r6
 8005f9a:	42b7      	cmp	r7, r6
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	d135      	bne.n	800600e <_dtoa_r+0x6e6>
 8005fa2:	f7fa f993 	bl	80002cc <__adddf3>
 8005fa6:	4642      	mov	r2, r8
 8005fa8:	464b      	mov	r3, r9
 8005faa:	4606      	mov	r6, r0
 8005fac:	460f      	mov	r7, r1
 8005fae:	f7fa fdd3 	bl	8000b58 <__aeabi_dcmpgt>
 8005fb2:	b9d0      	cbnz	r0, 8005fea <_dtoa_r+0x6c2>
 8005fb4:	4642      	mov	r2, r8
 8005fb6:	464b      	mov	r3, r9
 8005fb8:	4630      	mov	r0, r6
 8005fba:	4639      	mov	r1, r7
 8005fbc:	f7fa fda4 	bl	8000b08 <__aeabi_dcmpeq>
 8005fc0:	b110      	cbz	r0, 8005fc8 <_dtoa_r+0x6a0>
 8005fc2:	f01a 0f01 	tst.w	sl, #1
 8005fc6:	d110      	bne.n	8005fea <_dtoa_r+0x6c2>
 8005fc8:	4620      	mov	r0, r4
 8005fca:	ee18 1a10 	vmov	r1, s16
 8005fce:	f000 fd13 	bl	80069f8 <_Bfree>
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	9800      	ldr	r0, [sp, #0]
 8005fd6:	702b      	strb	r3, [r5, #0]
 8005fd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005fda:	3001      	adds	r0, #1
 8005fdc:	6018      	str	r0, [r3, #0]
 8005fde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	f43f acf1 	beq.w	80059c8 <_dtoa_r+0xa0>
 8005fe6:	601d      	str	r5, [r3, #0]
 8005fe8:	e4ee      	b.n	80059c8 <_dtoa_r+0xa0>
 8005fea:	9f00      	ldr	r7, [sp, #0]
 8005fec:	462b      	mov	r3, r5
 8005fee:	461d      	mov	r5, r3
 8005ff0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ff4:	2a39      	cmp	r2, #57	; 0x39
 8005ff6:	d106      	bne.n	8006006 <_dtoa_r+0x6de>
 8005ff8:	9a01      	ldr	r2, [sp, #4]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	d1f7      	bne.n	8005fee <_dtoa_r+0x6c6>
 8005ffe:	9901      	ldr	r1, [sp, #4]
 8006000:	2230      	movs	r2, #48	; 0x30
 8006002:	3701      	adds	r7, #1
 8006004:	700a      	strb	r2, [r1, #0]
 8006006:	781a      	ldrb	r2, [r3, #0]
 8006008:	3201      	adds	r2, #1
 800600a:	701a      	strb	r2, [r3, #0]
 800600c:	e790      	b.n	8005f30 <_dtoa_r+0x608>
 800600e:	4ba6      	ldr	r3, [pc, #664]	; (80062a8 <_dtoa_r+0x980>)
 8006010:	2200      	movs	r2, #0
 8006012:	f7fa fb11 	bl	8000638 <__aeabi_dmul>
 8006016:	2200      	movs	r2, #0
 8006018:	2300      	movs	r3, #0
 800601a:	4606      	mov	r6, r0
 800601c:	460f      	mov	r7, r1
 800601e:	f7fa fd73 	bl	8000b08 <__aeabi_dcmpeq>
 8006022:	2800      	cmp	r0, #0
 8006024:	d09d      	beq.n	8005f62 <_dtoa_r+0x63a>
 8006026:	e7cf      	b.n	8005fc8 <_dtoa_r+0x6a0>
 8006028:	9a08      	ldr	r2, [sp, #32]
 800602a:	2a00      	cmp	r2, #0
 800602c:	f000 80d7 	beq.w	80061de <_dtoa_r+0x8b6>
 8006030:	9a06      	ldr	r2, [sp, #24]
 8006032:	2a01      	cmp	r2, #1
 8006034:	f300 80ba 	bgt.w	80061ac <_dtoa_r+0x884>
 8006038:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800603a:	2a00      	cmp	r2, #0
 800603c:	f000 80b2 	beq.w	80061a4 <_dtoa_r+0x87c>
 8006040:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006044:	9e07      	ldr	r6, [sp, #28]
 8006046:	9d04      	ldr	r5, [sp, #16]
 8006048:	9a04      	ldr	r2, [sp, #16]
 800604a:	441a      	add	r2, r3
 800604c:	9204      	str	r2, [sp, #16]
 800604e:	9a05      	ldr	r2, [sp, #20]
 8006050:	2101      	movs	r1, #1
 8006052:	441a      	add	r2, r3
 8006054:	4620      	mov	r0, r4
 8006056:	9205      	str	r2, [sp, #20]
 8006058:	f000 fd86 	bl	8006b68 <__i2b>
 800605c:	4607      	mov	r7, r0
 800605e:	2d00      	cmp	r5, #0
 8006060:	dd0c      	ble.n	800607c <_dtoa_r+0x754>
 8006062:	9b05      	ldr	r3, [sp, #20]
 8006064:	2b00      	cmp	r3, #0
 8006066:	dd09      	ble.n	800607c <_dtoa_r+0x754>
 8006068:	42ab      	cmp	r3, r5
 800606a:	9a04      	ldr	r2, [sp, #16]
 800606c:	bfa8      	it	ge
 800606e:	462b      	movge	r3, r5
 8006070:	1ad2      	subs	r2, r2, r3
 8006072:	9204      	str	r2, [sp, #16]
 8006074:	9a05      	ldr	r2, [sp, #20]
 8006076:	1aed      	subs	r5, r5, r3
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	9305      	str	r3, [sp, #20]
 800607c:	9b07      	ldr	r3, [sp, #28]
 800607e:	b31b      	cbz	r3, 80060c8 <_dtoa_r+0x7a0>
 8006080:	9b08      	ldr	r3, [sp, #32]
 8006082:	2b00      	cmp	r3, #0
 8006084:	f000 80af 	beq.w	80061e6 <_dtoa_r+0x8be>
 8006088:	2e00      	cmp	r6, #0
 800608a:	dd13      	ble.n	80060b4 <_dtoa_r+0x78c>
 800608c:	4639      	mov	r1, r7
 800608e:	4632      	mov	r2, r6
 8006090:	4620      	mov	r0, r4
 8006092:	f000 fe29 	bl	8006ce8 <__pow5mult>
 8006096:	ee18 2a10 	vmov	r2, s16
 800609a:	4601      	mov	r1, r0
 800609c:	4607      	mov	r7, r0
 800609e:	4620      	mov	r0, r4
 80060a0:	f000 fd78 	bl	8006b94 <__multiply>
 80060a4:	ee18 1a10 	vmov	r1, s16
 80060a8:	4680      	mov	r8, r0
 80060aa:	4620      	mov	r0, r4
 80060ac:	f000 fca4 	bl	80069f8 <_Bfree>
 80060b0:	ee08 8a10 	vmov	s16, r8
 80060b4:	9b07      	ldr	r3, [sp, #28]
 80060b6:	1b9a      	subs	r2, r3, r6
 80060b8:	d006      	beq.n	80060c8 <_dtoa_r+0x7a0>
 80060ba:	ee18 1a10 	vmov	r1, s16
 80060be:	4620      	mov	r0, r4
 80060c0:	f000 fe12 	bl	8006ce8 <__pow5mult>
 80060c4:	ee08 0a10 	vmov	s16, r0
 80060c8:	2101      	movs	r1, #1
 80060ca:	4620      	mov	r0, r4
 80060cc:	f000 fd4c 	bl	8006b68 <__i2b>
 80060d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	4606      	mov	r6, r0
 80060d6:	f340 8088 	ble.w	80061ea <_dtoa_r+0x8c2>
 80060da:	461a      	mov	r2, r3
 80060dc:	4601      	mov	r1, r0
 80060de:	4620      	mov	r0, r4
 80060e0:	f000 fe02 	bl	8006ce8 <__pow5mult>
 80060e4:	9b06      	ldr	r3, [sp, #24]
 80060e6:	2b01      	cmp	r3, #1
 80060e8:	4606      	mov	r6, r0
 80060ea:	f340 8081 	ble.w	80061f0 <_dtoa_r+0x8c8>
 80060ee:	f04f 0800 	mov.w	r8, #0
 80060f2:	6933      	ldr	r3, [r6, #16]
 80060f4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80060f8:	6918      	ldr	r0, [r3, #16]
 80060fa:	f000 fce5 	bl	8006ac8 <__hi0bits>
 80060fe:	f1c0 0020 	rsb	r0, r0, #32
 8006102:	9b05      	ldr	r3, [sp, #20]
 8006104:	4418      	add	r0, r3
 8006106:	f010 001f 	ands.w	r0, r0, #31
 800610a:	f000 8092 	beq.w	8006232 <_dtoa_r+0x90a>
 800610e:	f1c0 0320 	rsb	r3, r0, #32
 8006112:	2b04      	cmp	r3, #4
 8006114:	f340 808a 	ble.w	800622c <_dtoa_r+0x904>
 8006118:	f1c0 001c 	rsb	r0, r0, #28
 800611c:	9b04      	ldr	r3, [sp, #16]
 800611e:	4403      	add	r3, r0
 8006120:	9304      	str	r3, [sp, #16]
 8006122:	9b05      	ldr	r3, [sp, #20]
 8006124:	4403      	add	r3, r0
 8006126:	4405      	add	r5, r0
 8006128:	9305      	str	r3, [sp, #20]
 800612a:	9b04      	ldr	r3, [sp, #16]
 800612c:	2b00      	cmp	r3, #0
 800612e:	dd07      	ble.n	8006140 <_dtoa_r+0x818>
 8006130:	ee18 1a10 	vmov	r1, s16
 8006134:	461a      	mov	r2, r3
 8006136:	4620      	mov	r0, r4
 8006138:	f000 fe30 	bl	8006d9c <__lshift>
 800613c:	ee08 0a10 	vmov	s16, r0
 8006140:	9b05      	ldr	r3, [sp, #20]
 8006142:	2b00      	cmp	r3, #0
 8006144:	dd05      	ble.n	8006152 <_dtoa_r+0x82a>
 8006146:	4631      	mov	r1, r6
 8006148:	461a      	mov	r2, r3
 800614a:	4620      	mov	r0, r4
 800614c:	f000 fe26 	bl	8006d9c <__lshift>
 8006150:	4606      	mov	r6, r0
 8006152:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006154:	2b00      	cmp	r3, #0
 8006156:	d06e      	beq.n	8006236 <_dtoa_r+0x90e>
 8006158:	ee18 0a10 	vmov	r0, s16
 800615c:	4631      	mov	r1, r6
 800615e:	f000 fe8d 	bl	8006e7c <__mcmp>
 8006162:	2800      	cmp	r0, #0
 8006164:	da67      	bge.n	8006236 <_dtoa_r+0x90e>
 8006166:	9b00      	ldr	r3, [sp, #0]
 8006168:	3b01      	subs	r3, #1
 800616a:	ee18 1a10 	vmov	r1, s16
 800616e:	9300      	str	r3, [sp, #0]
 8006170:	220a      	movs	r2, #10
 8006172:	2300      	movs	r3, #0
 8006174:	4620      	mov	r0, r4
 8006176:	f000 fc61 	bl	8006a3c <__multadd>
 800617a:	9b08      	ldr	r3, [sp, #32]
 800617c:	ee08 0a10 	vmov	s16, r0
 8006180:	2b00      	cmp	r3, #0
 8006182:	f000 81b1 	beq.w	80064e8 <_dtoa_r+0xbc0>
 8006186:	2300      	movs	r3, #0
 8006188:	4639      	mov	r1, r7
 800618a:	220a      	movs	r2, #10
 800618c:	4620      	mov	r0, r4
 800618e:	f000 fc55 	bl	8006a3c <__multadd>
 8006192:	9b02      	ldr	r3, [sp, #8]
 8006194:	2b00      	cmp	r3, #0
 8006196:	4607      	mov	r7, r0
 8006198:	f300 808e 	bgt.w	80062b8 <_dtoa_r+0x990>
 800619c:	9b06      	ldr	r3, [sp, #24]
 800619e:	2b02      	cmp	r3, #2
 80061a0:	dc51      	bgt.n	8006246 <_dtoa_r+0x91e>
 80061a2:	e089      	b.n	80062b8 <_dtoa_r+0x990>
 80061a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80061a6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80061aa:	e74b      	b.n	8006044 <_dtoa_r+0x71c>
 80061ac:	9b03      	ldr	r3, [sp, #12]
 80061ae:	1e5e      	subs	r6, r3, #1
 80061b0:	9b07      	ldr	r3, [sp, #28]
 80061b2:	42b3      	cmp	r3, r6
 80061b4:	bfbf      	itttt	lt
 80061b6:	9b07      	ldrlt	r3, [sp, #28]
 80061b8:	9607      	strlt	r6, [sp, #28]
 80061ba:	1af2      	sublt	r2, r6, r3
 80061bc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80061be:	bfb6      	itet	lt
 80061c0:	189b      	addlt	r3, r3, r2
 80061c2:	1b9e      	subge	r6, r3, r6
 80061c4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80061c6:	9b03      	ldr	r3, [sp, #12]
 80061c8:	bfb8      	it	lt
 80061ca:	2600      	movlt	r6, #0
 80061cc:	2b00      	cmp	r3, #0
 80061ce:	bfb7      	itett	lt
 80061d0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80061d4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80061d8:	1a9d      	sublt	r5, r3, r2
 80061da:	2300      	movlt	r3, #0
 80061dc:	e734      	b.n	8006048 <_dtoa_r+0x720>
 80061de:	9e07      	ldr	r6, [sp, #28]
 80061e0:	9d04      	ldr	r5, [sp, #16]
 80061e2:	9f08      	ldr	r7, [sp, #32]
 80061e4:	e73b      	b.n	800605e <_dtoa_r+0x736>
 80061e6:	9a07      	ldr	r2, [sp, #28]
 80061e8:	e767      	b.n	80060ba <_dtoa_r+0x792>
 80061ea:	9b06      	ldr	r3, [sp, #24]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	dc18      	bgt.n	8006222 <_dtoa_r+0x8fa>
 80061f0:	f1ba 0f00 	cmp.w	sl, #0
 80061f4:	d115      	bne.n	8006222 <_dtoa_r+0x8fa>
 80061f6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80061fa:	b993      	cbnz	r3, 8006222 <_dtoa_r+0x8fa>
 80061fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006200:	0d1b      	lsrs	r3, r3, #20
 8006202:	051b      	lsls	r3, r3, #20
 8006204:	b183      	cbz	r3, 8006228 <_dtoa_r+0x900>
 8006206:	9b04      	ldr	r3, [sp, #16]
 8006208:	3301      	adds	r3, #1
 800620a:	9304      	str	r3, [sp, #16]
 800620c:	9b05      	ldr	r3, [sp, #20]
 800620e:	3301      	adds	r3, #1
 8006210:	9305      	str	r3, [sp, #20]
 8006212:	f04f 0801 	mov.w	r8, #1
 8006216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006218:	2b00      	cmp	r3, #0
 800621a:	f47f af6a 	bne.w	80060f2 <_dtoa_r+0x7ca>
 800621e:	2001      	movs	r0, #1
 8006220:	e76f      	b.n	8006102 <_dtoa_r+0x7da>
 8006222:	f04f 0800 	mov.w	r8, #0
 8006226:	e7f6      	b.n	8006216 <_dtoa_r+0x8ee>
 8006228:	4698      	mov	r8, r3
 800622a:	e7f4      	b.n	8006216 <_dtoa_r+0x8ee>
 800622c:	f43f af7d 	beq.w	800612a <_dtoa_r+0x802>
 8006230:	4618      	mov	r0, r3
 8006232:	301c      	adds	r0, #28
 8006234:	e772      	b.n	800611c <_dtoa_r+0x7f4>
 8006236:	9b03      	ldr	r3, [sp, #12]
 8006238:	2b00      	cmp	r3, #0
 800623a:	dc37      	bgt.n	80062ac <_dtoa_r+0x984>
 800623c:	9b06      	ldr	r3, [sp, #24]
 800623e:	2b02      	cmp	r3, #2
 8006240:	dd34      	ble.n	80062ac <_dtoa_r+0x984>
 8006242:	9b03      	ldr	r3, [sp, #12]
 8006244:	9302      	str	r3, [sp, #8]
 8006246:	9b02      	ldr	r3, [sp, #8]
 8006248:	b96b      	cbnz	r3, 8006266 <_dtoa_r+0x93e>
 800624a:	4631      	mov	r1, r6
 800624c:	2205      	movs	r2, #5
 800624e:	4620      	mov	r0, r4
 8006250:	f000 fbf4 	bl	8006a3c <__multadd>
 8006254:	4601      	mov	r1, r0
 8006256:	4606      	mov	r6, r0
 8006258:	ee18 0a10 	vmov	r0, s16
 800625c:	f000 fe0e 	bl	8006e7c <__mcmp>
 8006260:	2800      	cmp	r0, #0
 8006262:	f73f adbb 	bgt.w	8005ddc <_dtoa_r+0x4b4>
 8006266:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006268:	9d01      	ldr	r5, [sp, #4]
 800626a:	43db      	mvns	r3, r3
 800626c:	9300      	str	r3, [sp, #0]
 800626e:	f04f 0800 	mov.w	r8, #0
 8006272:	4631      	mov	r1, r6
 8006274:	4620      	mov	r0, r4
 8006276:	f000 fbbf 	bl	80069f8 <_Bfree>
 800627a:	2f00      	cmp	r7, #0
 800627c:	f43f aea4 	beq.w	8005fc8 <_dtoa_r+0x6a0>
 8006280:	f1b8 0f00 	cmp.w	r8, #0
 8006284:	d005      	beq.n	8006292 <_dtoa_r+0x96a>
 8006286:	45b8      	cmp	r8, r7
 8006288:	d003      	beq.n	8006292 <_dtoa_r+0x96a>
 800628a:	4641      	mov	r1, r8
 800628c:	4620      	mov	r0, r4
 800628e:	f000 fbb3 	bl	80069f8 <_Bfree>
 8006292:	4639      	mov	r1, r7
 8006294:	4620      	mov	r0, r4
 8006296:	f000 fbaf 	bl	80069f8 <_Bfree>
 800629a:	e695      	b.n	8005fc8 <_dtoa_r+0x6a0>
 800629c:	2600      	movs	r6, #0
 800629e:	4637      	mov	r7, r6
 80062a0:	e7e1      	b.n	8006266 <_dtoa_r+0x93e>
 80062a2:	9700      	str	r7, [sp, #0]
 80062a4:	4637      	mov	r7, r6
 80062a6:	e599      	b.n	8005ddc <_dtoa_r+0x4b4>
 80062a8:	40240000 	.word	0x40240000
 80062ac:	9b08      	ldr	r3, [sp, #32]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	f000 80ca 	beq.w	8006448 <_dtoa_r+0xb20>
 80062b4:	9b03      	ldr	r3, [sp, #12]
 80062b6:	9302      	str	r3, [sp, #8]
 80062b8:	2d00      	cmp	r5, #0
 80062ba:	dd05      	ble.n	80062c8 <_dtoa_r+0x9a0>
 80062bc:	4639      	mov	r1, r7
 80062be:	462a      	mov	r2, r5
 80062c0:	4620      	mov	r0, r4
 80062c2:	f000 fd6b 	bl	8006d9c <__lshift>
 80062c6:	4607      	mov	r7, r0
 80062c8:	f1b8 0f00 	cmp.w	r8, #0
 80062cc:	d05b      	beq.n	8006386 <_dtoa_r+0xa5e>
 80062ce:	6879      	ldr	r1, [r7, #4]
 80062d0:	4620      	mov	r0, r4
 80062d2:	f000 fb51 	bl	8006978 <_Balloc>
 80062d6:	4605      	mov	r5, r0
 80062d8:	b928      	cbnz	r0, 80062e6 <_dtoa_r+0x9be>
 80062da:	4b87      	ldr	r3, [pc, #540]	; (80064f8 <_dtoa_r+0xbd0>)
 80062dc:	4602      	mov	r2, r0
 80062de:	f240 21ea 	movw	r1, #746	; 0x2ea
 80062e2:	f7ff bb3b 	b.w	800595c <_dtoa_r+0x34>
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	3202      	adds	r2, #2
 80062ea:	0092      	lsls	r2, r2, #2
 80062ec:	f107 010c 	add.w	r1, r7, #12
 80062f0:	300c      	adds	r0, #12
 80062f2:	f000 fb33 	bl	800695c <memcpy>
 80062f6:	2201      	movs	r2, #1
 80062f8:	4629      	mov	r1, r5
 80062fa:	4620      	mov	r0, r4
 80062fc:	f000 fd4e 	bl	8006d9c <__lshift>
 8006300:	9b01      	ldr	r3, [sp, #4]
 8006302:	f103 0901 	add.w	r9, r3, #1
 8006306:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800630a:	4413      	add	r3, r2
 800630c:	9305      	str	r3, [sp, #20]
 800630e:	f00a 0301 	and.w	r3, sl, #1
 8006312:	46b8      	mov	r8, r7
 8006314:	9304      	str	r3, [sp, #16]
 8006316:	4607      	mov	r7, r0
 8006318:	4631      	mov	r1, r6
 800631a:	ee18 0a10 	vmov	r0, s16
 800631e:	f7ff fa77 	bl	8005810 <quorem>
 8006322:	4641      	mov	r1, r8
 8006324:	9002      	str	r0, [sp, #8]
 8006326:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800632a:	ee18 0a10 	vmov	r0, s16
 800632e:	f000 fda5 	bl	8006e7c <__mcmp>
 8006332:	463a      	mov	r2, r7
 8006334:	9003      	str	r0, [sp, #12]
 8006336:	4631      	mov	r1, r6
 8006338:	4620      	mov	r0, r4
 800633a:	f000 fdbb 	bl	8006eb4 <__mdiff>
 800633e:	68c2      	ldr	r2, [r0, #12]
 8006340:	f109 3bff 	add.w	fp, r9, #4294967295
 8006344:	4605      	mov	r5, r0
 8006346:	bb02      	cbnz	r2, 800638a <_dtoa_r+0xa62>
 8006348:	4601      	mov	r1, r0
 800634a:	ee18 0a10 	vmov	r0, s16
 800634e:	f000 fd95 	bl	8006e7c <__mcmp>
 8006352:	4602      	mov	r2, r0
 8006354:	4629      	mov	r1, r5
 8006356:	4620      	mov	r0, r4
 8006358:	9207      	str	r2, [sp, #28]
 800635a:	f000 fb4d 	bl	80069f8 <_Bfree>
 800635e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006362:	ea43 0102 	orr.w	r1, r3, r2
 8006366:	9b04      	ldr	r3, [sp, #16]
 8006368:	430b      	orrs	r3, r1
 800636a:	464d      	mov	r5, r9
 800636c:	d10f      	bne.n	800638e <_dtoa_r+0xa66>
 800636e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8006372:	d02a      	beq.n	80063ca <_dtoa_r+0xaa2>
 8006374:	9b03      	ldr	r3, [sp, #12]
 8006376:	2b00      	cmp	r3, #0
 8006378:	dd02      	ble.n	8006380 <_dtoa_r+0xa58>
 800637a:	9b02      	ldr	r3, [sp, #8]
 800637c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006380:	f88b a000 	strb.w	sl, [fp]
 8006384:	e775      	b.n	8006272 <_dtoa_r+0x94a>
 8006386:	4638      	mov	r0, r7
 8006388:	e7ba      	b.n	8006300 <_dtoa_r+0x9d8>
 800638a:	2201      	movs	r2, #1
 800638c:	e7e2      	b.n	8006354 <_dtoa_r+0xa2c>
 800638e:	9b03      	ldr	r3, [sp, #12]
 8006390:	2b00      	cmp	r3, #0
 8006392:	db04      	blt.n	800639e <_dtoa_r+0xa76>
 8006394:	9906      	ldr	r1, [sp, #24]
 8006396:	430b      	orrs	r3, r1
 8006398:	9904      	ldr	r1, [sp, #16]
 800639a:	430b      	orrs	r3, r1
 800639c:	d122      	bne.n	80063e4 <_dtoa_r+0xabc>
 800639e:	2a00      	cmp	r2, #0
 80063a0:	ddee      	ble.n	8006380 <_dtoa_r+0xa58>
 80063a2:	ee18 1a10 	vmov	r1, s16
 80063a6:	2201      	movs	r2, #1
 80063a8:	4620      	mov	r0, r4
 80063aa:	f000 fcf7 	bl	8006d9c <__lshift>
 80063ae:	4631      	mov	r1, r6
 80063b0:	ee08 0a10 	vmov	s16, r0
 80063b4:	f000 fd62 	bl	8006e7c <__mcmp>
 80063b8:	2800      	cmp	r0, #0
 80063ba:	dc03      	bgt.n	80063c4 <_dtoa_r+0xa9c>
 80063bc:	d1e0      	bne.n	8006380 <_dtoa_r+0xa58>
 80063be:	f01a 0f01 	tst.w	sl, #1
 80063c2:	d0dd      	beq.n	8006380 <_dtoa_r+0xa58>
 80063c4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80063c8:	d1d7      	bne.n	800637a <_dtoa_r+0xa52>
 80063ca:	2339      	movs	r3, #57	; 0x39
 80063cc:	f88b 3000 	strb.w	r3, [fp]
 80063d0:	462b      	mov	r3, r5
 80063d2:	461d      	mov	r5, r3
 80063d4:	3b01      	subs	r3, #1
 80063d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80063da:	2a39      	cmp	r2, #57	; 0x39
 80063dc:	d071      	beq.n	80064c2 <_dtoa_r+0xb9a>
 80063de:	3201      	adds	r2, #1
 80063e0:	701a      	strb	r2, [r3, #0]
 80063e2:	e746      	b.n	8006272 <_dtoa_r+0x94a>
 80063e4:	2a00      	cmp	r2, #0
 80063e6:	dd07      	ble.n	80063f8 <_dtoa_r+0xad0>
 80063e8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80063ec:	d0ed      	beq.n	80063ca <_dtoa_r+0xaa2>
 80063ee:	f10a 0301 	add.w	r3, sl, #1
 80063f2:	f88b 3000 	strb.w	r3, [fp]
 80063f6:	e73c      	b.n	8006272 <_dtoa_r+0x94a>
 80063f8:	9b05      	ldr	r3, [sp, #20]
 80063fa:	f809 ac01 	strb.w	sl, [r9, #-1]
 80063fe:	4599      	cmp	r9, r3
 8006400:	d047      	beq.n	8006492 <_dtoa_r+0xb6a>
 8006402:	ee18 1a10 	vmov	r1, s16
 8006406:	2300      	movs	r3, #0
 8006408:	220a      	movs	r2, #10
 800640a:	4620      	mov	r0, r4
 800640c:	f000 fb16 	bl	8006a3c <__multadd>
 8006410:	45b8      	cmp	r8, r7
 8006412:	ee08 0a10 	vmov	s16, r0
 8006416:	f04f 0300 	mov.w	r3, #0
 800641a:	f04f 020a 	mov.w	r2, #10
 800641e:	4641      	mov	r1, r8
 8006420:	4620      	mov	r0, r4
 8006422:	d106      	bne.n	8006432 <_dtoa_r+0xb0a>
 8006424:	f000 fb0a 	bl	8006a3c <__multadd>
 8006428:	4680      	mov	r8, r0
 800642a:	4607      	mov	r7, r0
 800642c:	f109 0901 	add.w	r9, r9, #1
 8006430:	e772      	b.n	8006318 <_dtoa_r+0x9f0>
 8006432:	f000 fb03 	bl	8006a3c <__multadd>
 8006436:	4639      	mov	r1, r7
 8006438:	4680      	mov	r8, r0
 800643a:	2300      	movs	r3, #0
 800643c:	220a      	movs	r2, #10
 800643e:	4620      	mov	r0, r4
 8006440:	f000 fafc 	bl	8006a3c <__multadd>
 8006444:	4607      	mov	r7, r0
 8006446:	e7f1      	b.n	800642c <_dtoa_r+0xb04>
 8006448:	9b03      	ldr	r3, [sp, #12]
 800644a:	9302      	str	r3, [sp, #8]
 800644c:	9d01      	ldr	r5, [sp, #4]
 800644e:	ee18 0a10 	vmov	r0, s16
 8006452:	4631      	mov	r1, r6
 8006454:	f7ff f9dc 	bl	8005810 <quorem>
 8006458:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800645c:	9b01      	ldr	r3, [sp, #4]
 800645e:	f805 ab01 	strb.w	sl, [r5], #1
 8006462:	1aea      	subs	r2, r5, r3
 8006464:	9b02      	ldr	r3, [sp, #8]
 8006466:	4293      	cmp	r3, r2
 8006468:	dd09      	ble.n	800647e <_dtoa_r+0xb56>
 800646a:	ee18 1a10 	vmov	r1, s16
 800646e:	2300      	movs	r3, #0
 8006470:	220a      	movs	r2, #10
 8006472:	4620      	mov	r0, r4
 8006474:	f000 fae2 	bl	8006a3c <__multadd>
 8006478:	ee08 0a10 	vmov	s16, r0
 800647c:	e7e7      	b.n	800644e <_dtoa_r+0xb26>
 800647e:	9b02      	ldr	r3, [sp, #8]
 8006480:	2b00      	cmp	r3, #0
 8006482:	bfc8      	it	gt
 8006484:	461d      	movgt	r5, r3
 8006486:	9b01      	ldr	r3, [sp, #4]
 8006488:	bfd8      	it	le
 800648a:	2501      	movle	r5, #1
 800648c:	441d      	add	r5, r3
 800648e:	f04f 0800 	mov.w	r8, #0
 8006492:	ee18 1a10 	vmov	r1, s16
 8006496:	2201      	movs	r2, #1
 8006498:	4620      	mov	r0, r4
 800649a:	f000 fc7f 	bl	8006d9c <__lshift>
 800649e:	4631      	mov	r1, r6
 80064a0:	ee08 0a10 	vmov	s16, r0
 80064a4:	f000 fcea 	bl	8006e7c <__mcmp>
 80064a8:	2800      	cmp	r0, #0
 80064aa:	dc91      	bgt.n	80063d0 <_dtoa_r+0xaa8>
 80064ac:	d102      	bne.n	80064b4 <_dtoa_r+0xb8c>
 80064ae:	f01a 0f01 	tst.w	sl, #1
 80064b2:	d18d      	bne.n	80063d0 <_dtoa_r+0xaa8>
 80064b4:	462b      	mov	r3, r5
 80064b6:	461d      	mov	r5, r3
 80064b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064bc:	2a30      	cmp	r2, #48	; 0x30
 80064be:	d0fa      	beq.n	80064b6 <_dtoa_r+0xb8e>
 80064c0:	e6d7      	b.n	8006272 <_dtoa_r+0x94a>
 80064c2:	9a01      	ldr	r2, [sp, #4]
 80064c4:	429a      	cmp	r2, r3
 80064c6:	d184      	bne.n	80063d2 <_dtoa_r+0xaaa>
 80064c8:	9b00      	ldr	r3, [sp, #0]
 80064ca:	3301      	adds	r3, #1
 80064cc:	9300      	str	r3, [sp, #0]
 80064ce:	2331      	movs	r3, #49	; 0x31
 80064d0:	7013      	strb	r3, [r2, #0]
 80064d2:	e6ce      	b.n	8006272 <_dtoa_r+0x94a>
 80064d4:	4b09      	ldr	r3, [pc, #36]	; (80064fc <_dtoa_r+0xbd4>)
 80064d6:	f7ff ba95 	b.w	8005a04 <_dtoa_r+0xdc>
 80064da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80064dc:	2b00      	cmp	r3, #0
 80064de:	f47f aa6e 	bne.w	80059be <_dtoa_r+0x96>
 80064e2:	4b07      	ldr	r3, [pc, #28]	; (8006500 <_dtoa_r+0xbd8>)
 80064e4:	f7ff ba8e 	b.w	8005a04 <_dtoa_r+0xdc>
 80064e8:	9b02      	ldr	r3, [sp, #8]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	dcae      	bgt.n	800644c <_dtoa_r+0xb24>
 80064ee:	9b06      	ldr	r3, [sp, #24]
 80064f0:	2b02      	cmp	r3, #2
 80064f2:	f73f aea8 	bgt.w	8006246 <_dtoa_r+0x91e>
 80064f6:	e7a9      	b.n	800644c <_dtoa_r+0xb24>
 80064f8:	0800798f 	.word	0x0800798f
 80064fc:	080078ec 	.word	0x080078ec
 8006500:	08007910 	.word	0x08007910

08006504 <__sflush_r>:
 8006504:	898a      	ldrh	r2, [r1, #12]
 8006506:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800650a:	4605      	mov	r5, r0
 800650c:	0710      	lsls	r0, r2, #28
 800650e:	460c      	mov	r4, r1
 8006510:	d458      	bmi.n	80065c4 <__sflush_r+0xc0>
 8006512:	684b      	ldr	r3, [r1, #4]
 8006514:	2b00      	cmp	r3, #0
 8006516:	dc05      	bgt.n	8006524 <__sflush_r+0x20>
 8006518:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800651a:	2b00      	cmp	r3, #0
 800651c:	dc02      	bgt.n	8006524 <__sflush_r+0x20>
 800651e:	2000      	movs	r0, #0
 8006520:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006524:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006526:	2e00      	cmp	r6, #0
 8006528:	d0f9      	beq.n	800651e <__sflush_r+0x1a>
 800652a:	2300      	movs	r3, #0
 800652c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006530:	682f      	ldr	r7, [r5, #0]
 8006532:	602b      	str	r3, [r5, #0]
 8006534:	d032      	beq.n	800659c <__sflush_r+0x98>
 8006536:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006538:	89a3      	ldrh	r3, [r4, #12]
 800653a:	075a      	lsls	r2, r3, #29
 800653c:	d505      	bpl.n	800654a <__sflush_r+0x46>
 800653e:	6863      	ldr	r3, [r4, #4]
 8006540:	1ac0      	subs	r0, r0, r3
 8006542:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006544:	b10b      	cbz	r3, 800654a <__sflush_r+0x46>
 8006546:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006548:	1ac0      	subs	r0, r0, r3
 800654a:	2300      	movs	r3, #0
 800654c:	4602      	mov	r2, r0
 800654e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006550:	6a21      	ldr	r1, [r4, #32]
 8006552:	4628      	mov	r0, r5
 8006554:	47b0      	blx	r6
 8006556:	1c43      	adds	r3, r0, #1
 8006558:	89a3      	ldrh	r3, [r4, #12]
 800655a:	d106      	bne.n	800656a <__sflush_r+0x66>
 800655c:	6829      	ldr	r1, [r5, #0]
 800655e:	291d      	cmp	r1, #29
 8006560:	d82c      	bhi.n	80065bc <__sflush_r+0xb8>
 8006562:	4a2a      	ldr	r2, [pc, #168]	; (800660c <__sflush_r+0x108>)
 8006564:	40ca      	lsrs	r2, r1
 8006566:	07d6      	lsls	r6, r2, #31
 8006568:	d528      	bpl.n	80065bc <__sflush_r+0xb8>
 800656a:	2200      	movs	r2, #0
 800656c:	6062      	str	r2, [r4, #4]
 800656e:	04d9      	lsls	r1, r3, #19
 8006570:	6922      	ldr	r2, [r4, #16]
 8006572:	6022      	str	r2, [r4, #0]
 8006574:	d504      	bpl.n	8006580 <__sflush_r+0x7c>
 8006576:	1c42      	adds	r2, r0, #1
 8006578:	d101      	bne.n	800657e <__sflush_r+0x7a>
 800657a:	682b      	ldr	r3, [r5, #0]
 800657c:	b903      	cbnz	r3, 8006580 <__sflush_r+0x7c>
 800657e:	6560      	str	r0, [r4, #84]	; 0x54
 8006580:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006582:	602f      	str	r7, [r5, #0]
 8006584:	2900      	cmp	r1, #0
 8006586:	d0ca      	beq.n	800651e <__sflush_r+0x1a>
 8006588:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800658c:	4299      	cmp	r1, r3
 800658e:	d002      	beq.n	8006596 <__sflush_r+0x92>
 8006590:	4628      	mov	r0, r5
 8006592:	f000 fd8b 	bl	80070ac <_free_r>
 8006596:	2000      	movs	r0, #0
 8006598:	6360      	str	r0, [r4, #52]	; 0x34
 800659a:	e7c1      	b.n	8006520 <__sflush_r+0x1c>
 800659c:	6a21      	ldr	r1, [r4, #32]
 800659e:	2301      	movs	r3, #1
 80065a0:	4628      	mov	r0, r5
 80065a2:	47b0      	blx	r6
 80065a4:	1c41      	adds	r1, r0, #1
 80065a6:	d1c7      	bne.n	8006538 <__sflush_r+0x34>
 80065a8:	682b      	ldr	r3, [r5, #0]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d0c4      	beq.n	8006538 <__sflush_r+0x34>
 80065ae:	2b1d      	cmp	r3, #29
 80065b0:	d001      	beq.n	80065b6 <__sflush_r+0xb2>
 80065b2:	2b16      	cmp	r3, #22
 80065b4:	d101      	bne.n	80065ba <__sflush_r+0xb6>
 80065b6:	602f      	str	r7, [r5, #0]
 80065b8:	e7b1      	b.n	800651e <__sflush_r+0x1a>
 80065ba:	89a3      	ldrh	r3, [r4, #12]
 80065bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065c0:	81a3      	strh	r3, [r4, #12]
 80065c2:	e7ad      	b.n	8006520 <__sflush_r+0x1c>
 80065c4:	690f      	ldr	r7, [r1, #16]
 80065c6:	2f00      	cmp	r7, #0
 80065c8:	d0a9      	beq.n	800651e <__sflush_r+0x1a>
 80065ca:	0793      	lsls	r3, r2, #30
 80065cc:	680e      	ldr	r6, [r1, #0]
 80065ce:	bf08      	it	eq
 80065d0:	694b      	ldreq	r3, [r1, #20]
 80065d2:	600f      	str	r7, [r1, #0]
 80065d4:	bf18      	it	ne
 80065d6:	2300      	movne	r3, #0
 80065d8:	eba6 0807 	sub.w	r8, r6, r7
 80065dc:	608b      	str	r3, [r1, #8]
 80065de:	f1b8 0f00 	cmp.w	r8, #0
 80065e2:	dd9c      	ble.n	800651e <__sflush_r+0x1a>
 80065e4:	6a21      	ldr	r1, [r4, #32]
 80065e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80065e8:	4643      	mov	r3, r8
 80065ea:	463a      	mov	r2, r7
 80065ec:	4628      	mov	r0, r5
 80065ee:	47b0      	blx	r6
 80065f0:	2800      	cmp	r0, #0
 80065f2:	dc06      	bgt.n	8006602 <__sflush_r+0xfe>
 80065f4:	89a3      	ldrh	r3, [r4, #12]
 80065f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065fa:	81a3      	strh	r3, [r4, #12]
 80065fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006600:	e78e      	b.n	8006520 <__sflush_r+0x1c>
 8006602:	4407      	add	r7, r0
 8006604:	eba8 0800 	sub.w	r8, r8, r0
 8006608:	e7e9      	b.n	80065de <__sflush_r+0xda>
 800660a:	bf00      	nop
 800660c:	20400001 	.word	0x20400001

08006610 <_fflush_r>:
 8006610:	b538      	push	{r3, r4, r5, lr}
 8006612:	690b      	ldr	r3, [r1, #16]
 8006614:	4605      	mov	r5, r0
 8006616:	460c      	mov	r4, r1
 8006618:	b913      	cbnz	r3, 8006620 <_fflush_r+0x10>
 800661a:	2500      	movs	r5, #0
 800661c:	4628      	mov	r0, r5
 800661e:	bd38      	pop	{r3, r4, r5, pc}
 8006620:	b118      	cbz	r0, 800662a <_fflush_r+0x1a>
 8006622:	6983      	ldr	r3, [r0, #24]
 8006624:	b90b      	cbnz	r3, 800662a <_fflush_r+0x1a>
 8006626:	f000 f887 	bl	8006738 <__sinit>
 800662a:	4b14      	ldr	r3, [pc, #80]	; (800667c <_fflush_r+0x6c>)
 800662c:	429c      	cmp	r4, r3
 800662e:	d11b      	bne.n	8006668 <_fflush_r+0x58>
 8006630:	686c      	ldr	r4, [r5, #4]
 8006632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d0ef      	beq.n	800661a <_fflush_r+0xa>
 800663a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800663c:	07d0      	lsls	r0, r2, #31
 800663e:	d404      	bmi.n	800664a <_fflush_r+0x3a>
 8006640:	0599      	lsls	r1, r3, #22
 8006642:	d402      	bmi.n	800664a <_fflush_r+0x3a>
 8006644:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006646:	f000 f91a 	bl	800687e <__retarget_lock_acquire_recursive>
 800664a:	4628      	mov	r0, r5
 800664c:	4621      	mov	r1, r4
 800664e:	f7ff ff59 	bl	8006504 <__sflush_r>
 8006652:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006654:	07da      	lsls	r2, r3, #31
 8006656:	4605      	mov	r5, r0
 8006658:	d4e0      	bmi.n	800661c <_fflush_r+0xc>
 800665a:	89a3      	ldrh	r3, [r4, #12]
 800665c:	059b      	lsls	r3, r3, #22
 800665e:	d4dd      	bmi.n	800661c <_fflush_r+0xc>
 8006660:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006662:	f000 f90d 	bl	8006880 <__retarget_lock_release_recursive>
 8006666:	e7d9      	b.n	800661c <_fflush_r+0xc>
 8006668:	4b05      	ldr	r3, [pc, #20]	; (8006680 <_fflush_r+0x70>)
 800666a:	429c      	cmp	r4, r3
 800666c:	d101      	bne.n	8006672 <_fflush_r+0x62>
 800666e:	68ac      	ldr	r4, [r5, #8]
 8006670:	e7df      	b.n	8006632 <_fflush_r+0x22>
 8006672:	4b04      	ldr	r3, [pc, #16]	; (8006684 <_fflush_r+0x74>)
 8006674:	429c      	cmp	r4, r3
 8006676:	bf08      	it	eq
 8006678:	68ec      	ldreq	r4, [r5, #12]
 800667a:	e7da      	b.n	8006632 <_fflush_r+0x22>
 800667c:	080079c0 	.word	0x080079c0
 8006680:	080079e0 	.word	0x080079e0
 8006684:	080079a0 	.word	0x080079a0

08006688 <std>:
 8006688:	2300      	movs	r3, #0
 800668a:	b510      	push	{r4, lr}
 800668c:	4604      	mov	r4, r0
 800668e:	e9c0 3300 	strd	r3, r3, [r0]
 8006692:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006696:	6083      	str	r3, [r0, #8]
 8006698:	8181      	strh	r1, [r0, #12]
 800669a:	6643      	str	r3, [r0, #100]	; 0x64
 800669c:	81c2      	strh	r2, [r0, #14]
 800669e:	6183      	str	r3, [r0, #24]
 80066a0:	4619      	mov	r1, r3
 80066a2:	2208      	movs	r2, #8
 80066a4:	305c      	adds	r0, #92	; 0x5c
 80066a6:	f7fe fadd 	bl	8004c64 <memset>
 80066aa:	4b05      	ldr	r3, [pc, #20]	; (80066c0 <std+0x38>)
 80066ac:	6263      	str	r3, [r4, #36]	; 0x24
 80066ae:	4b05      	ldr	r3, [pc, #20]	; (80066c4 <std+0x3c>)
 80066b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80066b2:	4b05      	ldr	r3, [pc, #20]	; (80066c8 <std+0x40>)
 80066b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80066b6:	4b05      	ldr	r3, [pc, #20]	; (80066cc <std+0x44>)
 80066b8:	6224      	str	r4, [r4, #32]
 80066ba:	6323      	str	r3, [r4, #48]	; 0x30
 80066bc:	bd10      	pop	{r4, pc}
 80066be:	bf00      	nop
 80066c0:	080075d1 	.word	0x080075d1
 80066c4:	080075f3 	.word	0x080075f3
 80066c8:	0800762b 	.word	0x0800762b
 80066cc:	0800764f 	.word	0x0800764f

080066d0 <_cleanup_r>:
 80066d0:	4901      	ldr	r1, [pc, #4]	; (80066d8 <_cleanup_r+0x8>)
 80066d2:	f000 b8af 	b.w	8006834 <_fwalk_reent>
 80066d6:	bf00      	nop
 80066d8:	08006611 	.word	0x08006611

080066dc <__sfmoreglue>:
 80066dc:	b570      	push	{r4, r5, r6, lr}
 80066de:	2268      	movs	r2, #104	; 0x68
 80066e0:	1e4d      	subs	r5, r1, #1
 80066e2:	4355      	muls	r5, r2
 80066e4:	460e      	mov	r6, r1
 80066e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80066ea:	f000 fd4b 	bl	8007184 <_malloc_r>
 80066ee:	4604      	mov	r4, r0
 80066f0:	b140      	cbz	r0, 8006704 <__sfmoreglue+0x28>
 80066f2:	2100      	movs	r1, #0
 80066f4:	e9c0 1600 	strd	r1, r6, [r0]
 80066f8:	300c      	adds	r0, #12
 80066fa:	60a0      	str	r0, [r4, #8]
 80066fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006700:	f7fe fab0 	bl	8004c64 <memset>
 8006704:	4620      	mov	r0, r4
 8006706:	bd70      	pop	{r4, r5, r6, pc}

08006708 <__sfp_lock_acquire>:
 8006708:	4801      	ldr	r0, [pc, #4]	; (8006710 <__sfp_lock_acquire+0x8>)
 800670a:	f000 b8b8 	b.w	800687e <__retarget_lock_acquire_recursive>
 800670e:	bf00      	nop
 8006710:	20000a15 	.word	0x20000a15

08006714 <__sfp_lock_release>:
 8006714:	4801      	ldr	r0, [pc, #4]	; (800671c <__sfp_lock_release+0x8>)
 8006716:	f000 b8b3 	b.w	8006880 <__retarget_lock_release_recursive>
 800671a:	bf00      	nop
 800671c:	20000a15 	.word	0x20000a15

08006720 <__sinit_lock_acquire>:
 8006720:	4801      	ldr	r0, [pc, #4]	; (8006728 <__sinit_lock_acquire+0x8>)
 8006722:	f000 b8ac 	b.w	800687e <__retarget_lock_acquire_recursive>
 8006726:	bf00      	nop
 8006728:	20000a16 	.word	0x20000a16

0800672c <__sinit_lock_release>:
 800672c:	4801      	ldr	r0, [pc, #4]	; (8006734 <__sinit_lock_release+0x8>)
 800672e:	f000 b8a7 	b.w	8006880 <__retarget_lock_release_recursive>
 8006732:	bf00      	nop
 8006734:	20000a16 	.word	0x20000a16

08006738 <__sinit>:
 8006738:	b510      	push	{r4, lr}
 800673a:	4604      	mov	r4, r0
 800673c:	f7ff fff0 	bl	8006720 <__sinit_lock_acquire>
 8006740:	69a3      	ldr	r3, [r4, #24]
 8006742:	b11b      	cbz	r3, 800674c <__sinit+0x14>
 8006744:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006748:	f7ff bff0 	b.w	800672c <__sinit_lock_release>
 800674c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006750:	6523      	str	r3, [r4, #80]	; 0x50
 8006752:	4b13      	ldr	r3, [pc, #76]	; (80067a0 <__sinit+0x68>)
 8006754:	4a13      	ldr	r2, [pc, #76]	; (80067a4 <__sinit+0x6c>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	62a2      	str	r2, [r4, #40]	; 0x28
 800675a:	42a3      	cmp	r3, r4
 800675c:	bf04      	itt	eq
 800675e:	2301      	moveq	r3, #1
 8006760:	61a3      	streq	r3, [r4, #24]
 8006762:	4620      	mov	r0, r4
 8006764:	f000 f820 	bl	80067a8 <__sfp>
 8006768:	6060      	str	r0, [r4, #4]
 800676a:	4620      	mov	r0, r4
 800676c:	f000 f81c 	bl	80067a8 <__sfp>
 8006770:	60a0      	str	r0, [r4, #8]
 8006772:	4620      	mov	r0, r4
 8006774:	f000 f818 	bl	80067a8 <__sfp>
 8006778:	2200      	movs	r2, #0
 800677a:	60e0      	str	r0, [r4, #12]
 800677c:	2104      	movs	r1, #4
 800677e:	6860      	ldr	r0, [r4, #4]
 8006780:	f7ff ff82 	bl	8006688 <std>
 8006784:	68a0      	ldr	r0, [r4, #8]
 8006786:	2201      	movs	r2, #1
 8006788:	2109      	movs	r1, #9
 800678a:	f7ff ff7d 	bl	8006688 <std>
 800678e:	68e0      	ldr	r0, [r4, #12]
 8006790:	2202      	movs	r2, #2
 8006792:	2112      	movs	r1, #18
 8006794:	f7ff ff78 	bl	8006688 <std>
 8006798:	2301      	movs	r3, #1
 800679a:	61a3      	str	r3, [r4, #24]
 800679c:	e7d2      	b.n	8006744 <__sinit+0xc>
 800679e:	bf00      	nop
 80067a0:	080078d8 	.word	0x080078d8
 80067a4:	080066d1 	.word	0x080066d1

080067a8 <__sfp>:
 80067a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067aa:	4607      	mov	r7, r0
 80067ac:	f7ff ffac 	bl	8006708 <__sfp_lock_acquire>
 80067b0:	4b1e      	ldr	r3, [pc, #120]	; (800682c <__sfp+0x84>)
 80067b2:	681e      	ldr	r6, [r3, #0]
 80067b4:	69b3      	ldr	r3, [r6, #24]
 80067b6:	b913      	cbnz	r3, 80067be <__sfp+0x16>
 80067b8:	4630      	mov	r0, r6
 80067ba:	f7ff ffbd 	bl	8006738 <__sinit>
 80067be:	3648      	adds	r6, #72	; 0x48
 80067c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80067c4:	3b01      	subs	r3, #1
 80067c6:	d503      	bpl.n	80067d0 <__sfp+0x28>
 80067c8:	6833      	ldr	r3, [r6, #0]
 80067ca:	b30b      	cbz	r3, 8006810 <__sfp+0x68>
 80067cc:	6836      	ldr	r6, [r6, #0]
 80067ce:	e7f7      	b.n	80067c0 <__sfp+0x18>
 80067d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80067d4:	b9d5      	cbnz	r5, 800680c <__sfp+0x64>
 80067d6:	4b16      	ldr	r3, [pc, #88]	; (8006830 <__sfp+0x88>)
 80067d8:	60e3      	str	r3, [r4, #12]
 80067da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80067de:	6665      	str	r5, [r4, #100]	; 0x64
 80067e0:	f000 f84c 	bl	800687c <__retarget_lock_init_recursive>
 80067e4:	f7ff ff96 	bl	8006714 <__sfp_lock_release>
 80067e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80067ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80067f0:	6025      	str	r5, [r4, #0]
 80067f2:	61a5      	str	r5, [r4, #24]
 80067f4:	2208      	movs	r2, #8
 80067f6:	4629      	mov	r1, r5
 80067f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80067fc:	f7fe fa32 	bl	8004c64 <memset>
 8006800:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006804:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006808:	4620      	mov	r0, r4
 800680a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800680c:	3468      	adds	r4, #104	; 0x68
 800680e:	e7d9      	b.n	80067c4 <__sfp+0x1c>
 8006810:	2104      	movs	r1, #4
 8006812:	4638      	mov	r0, r7
 8006814:	f7ff ff62 	bl	80066dc <__sfmoreglue>
 8006818:	4604      	mov	r4, r0
 800681a:	6030      	str	r0, [r6, #0]
 800681c:	2800      	cmp	r0, #0
 800681e:	d1d5      	bne.n	80067cc <__sfp+0x24>
 8006820:	f7ff ff78 	bl	8006714 <__sfp_lock_release>
 8006824:	230c      	movs	r3, #12
 8006826:	603b      	str	r3, [r7, #0]
 8006828:	e7ee      	b.n	8006808 <__sfp+0x60>
 800682a:	bf00      	nop
 800682c:	080078d8 	.word	0x080078d8
 8006830:	ffff0001 	.word	0xffff0001

08006834 <_fwalk_reent>:
 8006834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006838:	4606      	mov	r6, r0
 800683a:	4688      	mov	r8, r1
 800683c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006840:	2700      	movs	r7, #0
 8006842:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006846:	f1b9 0901 	subs.w	r9, r9, #1
 800684a:	d505      	bpl.n	8006858 <_fwalk_reent+0x24>
 800684c:	6824      	ldr	r4, [r4, #0]
 800684e:	2c00      	cmp	r4, #0
 8006850:	d1f7      	bne.n	8006842 <_fwalk_reent+0xe>
 8006852:	4638      	mov	r0, r7
 8006854:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006858:	89ab      	ldrh	r3, [r5, #12]
 800685a:	2b01      	cmp	r3, #1
 800685c:	d907      	bls.n	800686e <_fwalk_reent+0x3a>
 800685e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006862:	3301      	adds	r3, #1
 8006864:	d003      	beq.n	800686e <_fwalk_reent+0x3a>
 8006866:	4629      	mov	r1, r5
 8006868:	4630      	mov	r0, r6
 800686a:	47c0      	blx	r8
 800686c:	4307      	orrs	r7, r0
 800686e:	3568      	adds	r5, #104	; 0x68
 8006870:	e7e9      	b.n	8006846 <_fwalk_reent+0x12>
	...

08006874 <_localeconv_r>:
 8006874:	4800      	ldr	r0, [pc, #0]	; (8006878 <_localeconv_r+0x4>)
 8006876:	4770      	bx	lr
 8006878:	20000160 	.word	0x20000160

0800687c <__retarget_lock_init_recursive>:
 800687c:	4770      	bx	lr

0800687e <__retarget_lock_acquire_recursive>:
 800687e:	4770      	bx	lr

08006880 <__retarget_lock_release_recursive>:
 8006880:	4770      	bx	lr

08006882 <__swhatbuf_r>:
 8006882:	b570      	push	{r4, r5, r6, lr}
 8006884:	460e      	mov	r6, r1
 8006886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800688a:	2900      	cmp	r1, #0
 800688c:	b096      	sub	sp, #88	; 0x58
 800688e:	4614      	mov	r4, r2
 8006890:	461d      	mov	r5, r3
 8006892:	da08      	bge.n	80068a6 <__swhatbuf_r+0x24>
 8006894:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	602a      	str	r2, [r5, #0]
 800689c:	061a      	lsls	r2, r3, #24
 800689e:	d410      	bmi.n	80068c2 <__swhatbuf_r+0x40>
 80068a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068a4:	e00e      	b.n	80068c4 <__swhatbuf_r+0x42>
 80068a6:	466a      	mov	r2, sp
 80068a8:	f000 ff28 	bl	80076fc <_fstat_r>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	dbf1      	blt.n	8006894 <__swhatbuf_r+0x12>
 80068b0:	9a01      	ldr	r2, [sp, #4]
 80068b2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80068b6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80068ba:	425a      	negs	r2, r3
 80068bc:	415a      	adcs	r2, r3
 80068be:	602a      	str	r2, [r5, #0]
 80068c0:	e7ee      	b.n	80068a0 <__swhatbuf_r+0x1e>
 80068c2:	2340      	movs	r3, #64	; 0x40
 80068c4:	2000      	movs	r0, #0
 80068c6:	6023      	str	r3, [r4, #0]
 80068c8:	b016      	add	sp, #88	; 0x58
 80068ca:	bd70      	pop	{r4, r5, r6, pc}

080068cc <__smakebuf_r>:
 80068cc:	898b      	ldrh	r3, [r1, #12]
 80068ce:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80068d0:	079d      	lsls	r5, r3, #30
 80068d2:	4606      	mov	r6, r0
 80068d4:	460c      	mov	r4, r1
 80068d6:	d507      	bpl.n	80068e8 <__smakebuf_r+0x1c>
 80068d8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80068dc:	6023      	str	r3, [r4, #0]
 80068de:	6123      	str	r3, [r4, #16]
 80068e0:	2301      	movs	r3, #1
 80068e2:	6163      	str	r3, [r4, #20]
 80068e4:	b002      	add	sp, #8
 80068e6:	bd70      	pop	{r4, r5, r6, pc}
 80068e8:	ab01      	add	r3, sp, #4
 80068ea:	466a      	mov	r2, sp
 80068ec:	f7ff ffc9 	bl	8006882 <__swhatbuf_r>
 80068f0:	9900      	ldr	r1, [sp, #0]
 80068f2:	4605      	mov	r5, r0
 80068f4:	4630      	mov	r0, r6
 80068f6:	f000 fc45 	bl	8007184 <_malloc_r>
 80068fa:	b948      	cbnz	r0, 8006910 <__smakebuf_r+0x44>
 80068fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006900:	059a      	lsls	r2, r3, #22
 8006902:	d4ef      	bmi.n	80068e4 <__smakebuf_r+0x18>
 8006904:	f023 0303 	bic.w	r3, r3, #3
 8006908:	f043 0302 	orr.w	r3, r3, #2
 800690c:	81a3      	strh	r3, [r4, #12]
 800690e:	e7e3      	b.n	80068d8 <__smakebuf_r+0xc>
 8006910:	4b0d      	ldr	r3, [pc, #52]	; (8006948 <__smakebuf_r+0x7c>)
 8006912:	62b3      	str	r3, [r6, #40]	; 0x28
 8006914:	89a3      	ldrh	r3, [r4, #12]
 8006916:	6020      	str	r0, [r4, #0]
 8006918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800691c:	81a3      	strh	r3, [r4, #12]
 800691e:	9b00      	ldr	r3, [sp, #0]
 8006920:	6163      	str	r3, [r4, #20]
 8006922:	9b01      	ldr	r3, [sp, #4]
 8006924:	6120      	str	r0, [r4, #16]
 8006926:	b15b      	cbz	r3, 8006940 <__smakebuf_r+0x74>
 8006928:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800692c:	4630      	mov	r0, r6
 800692e:	f000 fef7 	bl	8007720 <_isatty_r>
 8006932:	b128      	cbz	r0, 8006940 <__smakebuf_r+0x74>
 8006934:	89a3      	ldrh	r3, [r4, #12]
 8006936:	f023 0303 	bic.w	r3, r3, #3
 800693a:	f043 0301 	orr.w	r3, r3, #1
 800693e:	81a3      	strh	r3, [r4, #12]
 8006940:	89a0      	ldrh	r0, [r4, #12]
 8006942:	4305      	orrs	r5, r0
 8006944:	81a5      	strh	r5, [r4, #12]
 8006946:	e7cd      	b.n	80068e4 <__smakebuf_r+0x18>
 8006948:	080066d1 	.word	0x080066d1

0800694c <malloc>:
 800694c:	4b02      	ldr	r3, [pc, #8]	; (8006958 <malloc+0xc>)
 800694e:	4601      	mov	r1, r0
 8006950:	6818      	ldr	r0, [r3, #0]
 8006952:	f000 bc17 	b.w	8007184 <_malloc_r>
 8006956:	bf00      	nop
 8006958:	2000000c 	.word	0x2000000c

0800695c <memcpy>:
 800695c:	440a      	add	r2, r1
 800695e:	4291      	cmp	r1, r2
 8006960:	f100 33ff 	add.w	r3, r0, #4294967295
 8006964:	d100      	bne.n	8006968 <memcpy+0xc>
 8006966:	4770      	bx	lr
 8006968:	b510      	push	{r4, lr}
 800696a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800696e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006972:	4291      	cmp	r1, r2
 8006974:	d1f9      	bne.n	800696a <memcpy+0xe>
 8006976:	bd10      	pop	{r4, pc}

08006978 <_Balloc>:
 8006978:	b570      	push	{r4, r5, r6, lr}
 800697a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800697c:	4604      	mov	r4, r0
 800697e:	460d      	mov	r5, r1
 8006980:	b976      	cbnz	r6, 80069a0 <_Balloc+0x28>
 8006982:	2010      	movs	r0, #16
 8006984:	f7ff ffe2 	bl	800694c <malloc>
 8006988:	4602      	mov	r2, r0
 800698a:	6260      	str	r0, [r4, #36]	; 0x24
 800698c:	b920      	cbnz	r0, 8006998 <_Balloc+0x20>
 800698e:	4b18      	ldr	r3, [pc, #96]	; (80069f0 <_Balloc+0x78>)
 8006990:	4818      	ldr	r0, [pc, #96]	; (80069f4 <_Balloc+0x7c>)
 8006992:	2166      	movs	r1, #102	; 0x66
 8006994:	f000 fe72 	bl	800767c <__assert_func>
 8006998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800699c:	6006      	str	r6, [r0, #0]
 800699e:	60c6      	str	r6, [r0, #12]
 80069a0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80069a2:	68f3      	ldr	r3, [r6, #12]
 80069a4:	b183      	cbz	r3, 80069c8 <_Balloc+0x50>
 80069a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069a8:	68db      	ldr	r3, [r3, #12]
 80069aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80069ae:	b9b8      	cbnz	r0, 80069e0 <_Balloc+0x68>
 80069b0:	2101      	movs	r1, #1
 80069b2:	fa01 f605 	lsl.w	r6, r1, r5
 80069b6:	1d72      	adds	r2, r6, #5
 80069b8:	0092      	lsls	r2, r2, #2
 80069ba:	4620      	mov	r0, r4
 80069bc:	f000 fb60 	bl	8007080 <_calloc_r>
 80069c0:	b160      	cbz	r0, 80069dc <_Balloc+0x64>
 80069c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80069c6:	e00e      	b.n	80069e6 <_Balloc+0x6e>
 80069c8:	2221      	movs	r2, #33	; 0x21
 80069ca:	2104      	movs	r1, #4
 80069cc:	4620      	mov	r0, r4
 80069ce:	f000 fb57 	bl	8007080 <_calloc_r>
 80069d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069d4:	60f0      	str	r0, [r6, #12]
 80069d6:	68db      	ldr	r3, [r3, #12]
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d1e4      	bne.n	80069a6 <_Balloc+0x2e>
 80069dc:	2000      	movs	r0, #0
 80069de:	bd70      	pop	{r4, r5, r6, pc}
 80069e0:	6802      	ldr	r2, [r0, #0]
 80069e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80069e6:	2300      	movs	r3, #0
 80069e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80069ec:	e7f7      	b.n	80069de <_Balloc+0x66>
 80069ee:	bf00      	nop
 80069f0:	0800791d 	.word	0x0800791d
 80069f4:	08007a00 	.word	0x08007a00

080069f8 <_Bfree>:
 80069f8:	b570      	push	{r4, r5, r6, lr}
 80069fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80069fc:	4605      	mov	r5, r0
 80069fe:	460c      	mov	r4, r1
 8006a00:	b976      	cbnz	r6, 8006a20 <_Bfree+0x28>
 8006a02:	2010      	movs	r0, #16
 8006a04:	f7ff ffa2 	bl	800694c <malloc>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	6268      	str	r0, [r5, #36]	; 0x24
 8006a0c:	b920      	cbnz	r0, 8006a18 <_Bfree+0x20>
 8006a0e:	4b09      	ldr	r3, [pc, #36]	; (8006a34 <_Bfree+0x3c>)
 8006a10:	4809      	ldr	r0, [pc, #36]	; (8006a38 <_Bfree+0x40>)
 8006a12:	218a      	movs	r1, #138	; 0x8a
 8006a14:	f000 fe32 	bl	800767c <__assert_func>
 8006a18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a1c:	6006      	str	r6, [r0, #0]
 8006a1e:	60c6      	str	r6, [r0, #12]
 8006a20:	b13c      	cbz	r4, 8006a32 <_Bfree+0x3a>
 8006a22:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006a24:	6862      	ldr	r2, [r4, #4]
 8006a26:	68db      	ldr	r3, [r3, #12]
 8006a28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006a2c:	6021      	str	r1, [r4, #0]
 8006a2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006a32:	bd70      	pop	{r4, r5, r6, pc}
 8006a34:	0800791d 	.word	0x0800791d
 8006a38:	08007a00 	.word	0x08007a00

08006a3c <__multadd>:
 8006a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a40:	690d      	ldr	r5, [r1, #16]
 8006a42:	4607      	mov	r7, r0
 8006a44:	460c      	mov	r4, r1
 8006a46:	461e      	mov	r6, r3
 8006a48:	f101 0c14 	add.w	ip, r1, #20
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	f8dc 3000 	ldr.w	r3, [ip]
 8006a52:	b299      	uxth	r1, r3
 8006a54:	fb02 6101 	mla	r1, r2, r1, r6
 8006a58:	0c1e      	lsrs	r6, r3, #16
 8006a5a:	0c0b      	lsrs	r3, r1, #16
 8006a5c:	fb02 3306 	mla	r3, r2, r6, r3
 8006a60:	b289      	uxth	r1, r1
 8006a62:	3001      	adds	r0, #1
 8006a64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006a68:	4285      	cmp	r5, r0
 8006a6a:	f84c 1b04 	str.w	r1, [ip], #4
 8006a6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006a72:	dcec      	bgt.n	8006a4e <__multadd+0x12>
 8006a74:	b30e      	cbz	r6, 8006aba <__multadd+0x7e>
 8006a76:	68a3      	ldr	r3, [r4, #8]
 8006a78:	42ab      	cmp	r3, r5
 8006a7a:	dc19      	bgt.n	8006ab0 <__multadd+0x74>
 8006a7c:	6861      	ldr	r1, [r4, #4]
 8006a7e:	4638      	mov	r0, r7
 8006a80:	3101      	adds	r1, #1
 8006a82:	f7ff ff79 	bl	8006978 <_Balloc>
 8006a86:	4680      	mov	r8, r0
 8006a88:	b928      	cbnz	r0, 8006a96 <__multadd+0x5a>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	4b0c      	ldr	r3, [pc, #48]	; (8006ac0 <__multadd+0x84>)
 8006a8e:	480d      	ldr	r0, [pc, #52]	; (8006ac4 <__multadd+0x88>)
 8006a90:	21b5      	movs	r1, #181	; 0xb5
 8006a92:	f000 fdf3 	bl	800767c <__assert_func>
 8006a96:	6922      	ldr	r2, [r4, #16]
 8006a98:	3202      	adds	r2, #2
 8006a9a:	f104 010c 	add.w	r1, r4, #12
 8006a9e:	0092      	lsls	r2, r2, #2
 8006aa0:	300c      	adds	r0, #12
 8006aa2:	f7ff ff5b 	bl	800695c <memcpy>
 8006aa6:	4621      	mov	r1, r4
 8006aa8:	4638      	mov	r0, r7
 8006aaa:	f7ff ffa5 	bl	80069f8 <_Bfree>
 8006aae:	4644      	mov	r4, r8
 8006ab0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ab4:	3501      	adds	r5, #1
 8006ab6:	615e      	str	r6, [r3, #20]
 8006ab8:	6125      	str	r5, [r4, #16]
 8006aba:	4620      	mov	r0, r4
 8006abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006ac0:	0800798f 	.word	0x0800798f
 8006ac4:	08007a00 	.word	0x08007a00

08006ac8 <__hi0bits>:
 8006ac8:	0c03      	lsrs	r3, r0, #16
 8006aca:	041b      	lsls	r3, r3, #16
 8006acc:	b9d3      	cbnz	r3, 8006b04 <__hi0bits+0x3c>
 8006ace:	0400      	lsls	r0, r0, #16
 8006ad0:	2310      	movs	r3, #16
 8006ad2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006ad6:	bf04      	itt	eq
 8006ad8:	0200      	lsleq	r0, r0, #8
 8006ada:	3308      	addeq	r3, #8
 8006adc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006ae0:	bf04      	itt	eq
 8006ae2:	0100      	lsleq	r0, r0, #4
 8006ae4:	3304      	addeq	r3, #4
 8006ae6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006aea:	bf04      	itt	eq
 8006aec:	0080      	lsleq	r0, r0, #2
 8006aee:	3302      	addeq	r3, #2
 8006af0:	2800      	cmp	r0, #0
 8006af2:	db05      	blt.n	8006b00 <__hi0bits+0x38>
 8006af4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006af8:	f103 0301 	add.w	r3, r3, #1
 8006afc:	bf08      	it	eq
 8006afe:	2320      	moveq	r3, #32
 8006b00:	4618      	mov	r0, r3
 8006b02:	4770      	bx	lr
 8006b04:	2300      	movs	r3, #0
 8006b06:	e7e4      	b.n	8006ad2 <__hi0bits+0xa>

08006b08 <__lo0bits>:
 8006b08:	6803      	ldr	r3, [r0, #0]
 8006b0a:	f013 0207 	ands.w	r2, r3, #7
 8006b0e:	4601      	mov	r1, r0
 8006b10:	d00b      	beq.n	8006b2a <__lo0bits+0x22>
 8006b12:	07da      	lsls	r2, r3, #31
 8006b14:	d423      	bmi.n	8006b5e <__lo0bits+0x56>
 8006b16:	0798      	lsls	r0, r3, #30
 8006b18:	bf49      	itett	mi
 8006b1a:	085b      	lsrmi	r3, r3, #1
 8006b1c:	089b      	lsrpl	r3, r3, #2
 8006b1e:	2001      	movmi	r0, #1
 8006b20:	600b      	strmi	r3, [r1, #0]
 8006b22:	bf5c      	itt	pl
 8006b24:	600b      	strpl	r3, [r1, #0]
 8006b26:	2002      	movpl	r0, #2
 8006b28:	4770      	bx	lr
 8006b2a:	b298      	uxth	r0, r3
 8006b2c:	b9a8      	cbnz	r0, 8006b5a <__lo0bits+0x52>
 8006b2e:	0c1b      	lsrs	r3, r3, #16
 8006b30:	2010      	movs	r0, #16
 8006b32:	b2da      	uxtb	r2, r3
 8006b34:	b90a      	cbnz	r2, 8006b3a <__lo0bits+0x32>
 8006b36:	3008      	adds	r0, #8
 8006b38:	0a1b      	lsrs	r3, r3, #8
 8006b3a:	071a      	lsls	r2, r3, #28
 8006b3c:	bf04      	itt	eq
 8006b3e:	091b      	lsreq	r3, r3, #4
 8006b40:	3004      	addeq	r0, #4
 8006b42:	079a      	lsls	r2, r3, #30
 8006b44:	bf04      	itt	eq
 8006b46:	089b      	lsreq	r3, r3, #2
 8006b48:	3002      	addeq	r0, #2
 8006b4a:	07da      	lsls	r2, r3, #31
 8006b4c:	d403      	bmi.n	8006b56 <__lo0bits+0x4e>
 8006b4e:	085b      	lsrs	r3, r3, #1
 8006b50:	f100 0001 	add.w	r0, r0, #1
 8006b54:	d005      	beq.n	8006b62 <__lo0bits+0x5a>
 8006b56:	600b      	str	r3, [r1, #0]
 8006b58:	4770      	bx	lr
 8006b5a:	4610      	mov	r0, r2
 8006b5c:	e7e9      	b.n	8006b32 <__lo0bits+0x2a>
 8006b5e:	2000      	movs	r0, #0
 8006b60:	4770      	bx	lr
 8006b62:	2020      	movs	r0, #32
 8006b64:	4770      	bx	lr
	...

08006b68 <__i2b>:
 8006b68:	b510      	push	{r4, lr}
 8006b6a:	460c      	mov	r4, r1
 8006b6c:	2101      	movs	r1, #1
 8006b6e:	f7ff ff03 	bl	8006978 <_Balloc>
 8006b72:	4602      	mov	r2, r0
 8006b74:	b928      	cbnz	r0, 8006b82 <__i2b+0x1a>
 8006b76:	4b05      	ldr	r3, [pc, #20]	; (8006b8c <__i2b+0x24>)
 8006b78:	4805      	ldr	r0, [pc, #20]	; (8006b90 <__i2b+0x28>)
 8006b7a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006b7e:	f000 fd7d 	bl	800767c <__assert_func>
 8006b82:	2301      	movs	r3, #1
 8006b84:	6144      	str	r4, [r0, #20]
 8006b86:	6103      	str	r3, [r0, #16]
 8006b88:	bd10      	pop	{r4, pc}
 8006b8a:	bf00      	nop
 8006b8c:	0800798f 	.word	0x0800798f
 8006b90:	08007a00 	.word	0x08007a00

08006b94 <__multiply>:
 8006b94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b98:	4691      	mov	r9, r2
 8006b9a:	690a      	ldr	r2, [r1, #16]
 8006b9c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ba0:	429a      	cmp	r2, r3
 8006ba2:	bfb8      	it	lt
 8006ba4:	460b      	movlt	r3, r1
 8006ba6:	460c      	mov	r4, r1
 8006ba8:	bfbc      	itt	lt
 8006baa:	464c      	movlt	r4, r9
 8006bac:	4699      	movlt	r9, r3
 8006bae:	6927      	ldr	r7, [r4, #16]
 8006bb0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006bb4:	68a3      	ldr	r3, [r4, #8]
 8006bb6:	6861      	ldr	r1, [r4, #4]
 8006bb8:	eb07 060a 	add.w	r6, r7, sl
 8006bbc:	42b3      	cmp	r3, r6
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	bfb8      	it	lt
 8006bc2:	3101      	addlt	r1, #1
 8006bc4:	f7ff fed8 	bl	8006978 <_Balloc>
 8006bc8:	b930      	cbnz	r0, 8006bd8 <__multiply+0x44>
 8006bca:	4602      	mov	r2, r0
 8006bcc:	4b44      	ldr	r3, [pc, #272]	; (8006ce0 <__multiply+0x14c>)
 8006bce:	4845      	ldr	r0, [pc, #276]	; (8006ce4 <__multiply+0x150>)
 8006bd0:	f240 115d 	movw	r1, #349	; 0x15d
 8006bd4:	f000 fd52 	bl	800767c <__assert_func>
 8006bd8:	f100 0514 	add.w	r5, r0, #20
 8006bdc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006be0:	462b      	mov	r3, r5
 8006be2:	2200      	movs	r2, #0
 8006be4:	4543      	cmp	r3, r8
 8006be6:	d321      	bcc.n	8006c2c <__multiply+0x98>
 8006be8:	f104 0314 	add.w	r3, r4, #20
 8006bec:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006bf0:	f109 0314 	add.w	r3, r9, #20
 8006bf4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006bf8:	9202      	str	r2, [sp, #8]
 8006bfa:	1b3a      	subs	r2, r7, r4
 8006bfc:	3a15      	subs	r2, #21
 8006bfe:	f022 0203 	bic.w	r2, r2, #3
 8006c02:	3204      	adds	r2, #4
 8006c04:	f104 0115 	add.w	r1, r4, #21
 8006c08:	428f      	cmp	r7, r1
 8006c0a:	bf38      	it	cc
 8006c0c:	2204      	movcc	r2, #4
 8006c0e:	9201      	str	r2, [sp, #4]
 8006c10:	9a02      	ldr	r2, [sp, #8]
 8006c12:	9303      	str	r3, [sp, #12]
 8006c14:	429a      	cmp	r2, r3
 8006c16:	d80c      	bhi.n	8006c32 <__multiply+0x9e>
 8006c18:	2e00      	cmp	r6, #0
 8006c1a:	dd03      	ble.n	8006c24 <__multiply+0x90>
 8006c1c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d05a      	beq.n	8006cda <__multiply+0x146>
 8006c24:	6106      	str	r6, [r0, #16]
 8006c26:	b005      	add	sp, #20
 8006c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c2c:	f843 2b04 	str.w	r2, [r3], #4
 8006c30:	e7d8      	b.n	8006be4 <__multiply+0x50>
 8006c32:	f8b3 a000 	ldrh.w	sl, [r3]
 8006c36:	f1ba 0f00 	cmp.w	sl, #0
 8006c3a:	d024      	beq.n	8006c86 <__multiply+0xf2>
 8006c3c:	f104 0e14 	add.w	lr, r4, #20
 8006c40:	46a9      	mov	r9, r5
 8006c42:	f04f 0c00 	mov.w	ip, #0
 8006c46:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006c4a:	f8d9 1000 	ldr.w	r1, [r9]
 8006c4e:	fa1f fb82 	uxth.w	fp, r2
 8006c52:	b289      	uxth	r1, r1
 8006c54:	fb0a 110b 	mla	r1, sl, fp, r1
 8006c58:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006c5c:	f8d9 2000 	ldr.w	r2, [r9]
 8006c60:	4461      	add	r1, ip
 8006c62:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c66:	fb0a c20b 	mla	r2, sl, fp, ip
 8006c6a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006c6e:	b289      	uxth	r1, r1
 8006c70:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006c74:	4577      	cmp	r7, lr
 8006c76:	f849 1b04 	str.w	r1, [r9], #4
 8006c7a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006c7e:	d8e2      	bhi.n	8006c46 <__multiply+0xb2>
 8006c80:	9a01      	ldr	r2, [sp, #4]
 8006c82:	f845 c002 	str.w	ip, [r5, r2]
 8006c86:	9a03      	ldr	r2, [sp, #12]
 8006c88:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006c8c:	3304      	adds	r3, #4
 8006c8e:	f1b9 0f00 	cmp.w	r9, #0
 8006c92:	d020      	beq.n	8006cd6 <__multiply+0x142>
 8006c94:	6829      	ldr	r1, [r5, #0]
 8006c96:	f104 0c14 	add.w	ip, r4, #20
 8006c9a:	46ae      	mov	lr, r5
 8006c9c:	f04f 0a00 	mov.w	sl, #0
 8006ca0:	f8bc b000 	ldrh.w	fp, [ip]
 8006ca4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006ca8:	fb09 220b 	mla	r2, r9, fp, r2
 8006cac:	4492      	add	sl, r2
 8006cae:	b289      	uxth	r1, r1
 8006cb0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006cb4:	f84e 1b04 	str.w	r1, [lr], #4
 8006cb8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006cbc:	f8be 1000 	ldrh.w	r1, [lr]
 8006cc0:	0c12      	lsrs	r2, r2, #16
 8006cc2:	fb09 1102 	mla	r1, r9, r2, r1
 8006cc6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006cca:	4567      	cmp	r7, ip
 8006ccc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006cd0:	d8e6      	bhi.n	8006ca0 <__multiply+0x10c>
 8006cd2:	9a01      	ldr	r2, [sp, #4]
 8006cd4:	50a9      	str	r1, [r5, r2]
 8006cd6:	3504      	adds	r5, #4
 8006cd8:	e79a      	b.n	8006c10 <__multiply+0x7c>
 8006cda:	3e01      	subs	r6, #1
 8006cdc:	e79c      	b.n	8006c18 <__multiply+0x84>
 8006cde:	bf00      	nop
 8006ce0:	0800798f 	.word	0x0800798f
 8006ce4:	08007a00 	.word	0x08007a00

08006ce8 <__pow5mult>:
 8006ce8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006cec:	4615      	mov	r5, r2
 8006cee:	f012 0203 	ands.w	r2, r2, #3
 8006cf2:	4606      	mov	r6, r0
 8006cf4:	460f      	mov	r7, r1
 8006cf6:	d007      	beq.n	8006d08 <__pow5mult+0x20>
 8006cf8:	4c25      	ldr	r4, [pc, #148]	; (8006d90 <__pow5mult+0xa8>)
 8006cfa:	3a01      	subs	r2, #1
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d02:	f7ff fe9b 	bl	8006a3c <__multadd>
 8006d06:	4607      	mov	r7, r0
 8006d08:	10ad      	asrs	r5, r5, #2
 8006d0a:	d03d      	beq.n	8006d88 <__pow5mult+0xa0>
 8006d0c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006d0e:	b97c      	cbnz	r4, 8006d30 <__pow5mult+0x48>
 8006d10:	2010      	movs	r0, #16
 8006d12:	f7ff fe1b 	bl	800694c <malloc>
 8006d16:	4602      	mov	r2, r0
 8006d18:	6270      	str	r0, [r6, #36]	; 0x24
 8006d1a:	b928      	cbnz	r0, 8006d28 <__pow5mult+0x40>
 8006d1c:	4b1d      	ldr	r3, [pc, #116]	; (8006d94 <__pow5mult+0xac>)
 8006d1e:	481e      	ldr	r0, [pc, #120]	; (8006d98 <__pow5mult+0xb0>)
 8006d20:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006d24:	f000 fcaa 	bl	800767c <__assert_func>
 8006d28:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006d2c:	6004      	str	r4, [r0, #0]
 8006d2e:	60c4      	str	r4, [r0, #12]
 8006d30:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006d34:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006d38:	b94c      	cbnz	r4, 8006d4e <__pow5mult+0x66>
 8006d3a:	f240 2171 	movw	r1, #625	; 0x271
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f7ff ff12 	bl	8006b68 <__i2b>
 8006d44:	2300      	movs	r3, #0
 8006d46:	f8c8 0008 	str.w	r0, [r8, #8]
 8006d4a:	4604      	mov	r4, r0
 8006d4c:	6003      	str	r3, [r0, #0]
 8006d4e:	f04f 0900 	mov.w	r9, #0
 8006d52:	07eb      	lsls	r3, r5, #31
 8006d54:	d50a      	bpl.n	8006d6c <__pow5mult+0x84>
 8006d56:	4639      	mov	r1, r7
 8006d58:	4622      	mov	r2, r4
 8006d5a:	4630      	mov	r0, r6
 8006d5c:	f7ff ff1a 	bl	8006b94 <__multiply>
 8006d60:	4639      	mov	r1, r7
 8006d62:	4680      	mov	r8, r0
 8006d64:	4630      	mov	r0, r6
 8006d66:	f7ff fe47 	bl	80069f8 <_Bfree>
 8006d6a:	4647      	mov	r7, r8
 8006d6c:	106d      	asrs	r5, r5, #1
 8006d6e:	d00b      	beq.n	8006d88 <__pow5mult+0xa0>
 8006d70:	6820      	ldr	r0, [r4, #0]
 8006d72:	b938      	cbnz	r0, 8006d84 <__pow5mult+0x9c>
 8006d74:	4622      	mov	r2, r4
 8006d76:	4621      	mov	r1, r4
 8006d78:	4630      	mov	r0, r6
 8006d7a:	f7ff ff0b 	bl	8006b94 <__multiply>
 8006d7e:	6020      	str	r0, [r4, #0]
 8006d80:	f8c0 9000 	str.w	r9, [r0]
 8006d84:	4604      	mov	r4, r0
 8006d86:	e7e4      	b.n	8006d52 <__pow5mult+0x6a>
 8006d88:	4638      	mov	r0, r7
 8006d8a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d8e:	bf00      	nop
 8006d90:	08007b50 	.word	0x08007b50
 8006d94:	0800791d 	.word	0x0800791d
 8006d98:	08007a00 	.word	0x08007a00

08006d9c <__lshift>:
 8006d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006da0:	460c      	mov	r4, r1
 8006da2:	6849      	ldr	r1, [r1, #4]
 8006da4:	6923      	ldr	r3, [r4, #16]
 8006da6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006daa:	68a3      	ldr	r3, [r4, #8]
 8006dac:	4607      	mov	r7, r0
 8006dae:	4691      	mov	r9, r2
 8006db0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006db4:	f108 0601 	add.w	r6, r8, #1
 8006db8:	42b3      	cmp	r3, r6
 8006dba:	db0b      	blt.n	8006dd4 <__lshift+0x38>
 8006dbc:	4638      	mov	r0, r7
 8006dbe:	f7ff fddb 	bl	8006978 <_Balloc>
 8006dc2:	4605      	mov	r5, r0
 8006dc4:	b948      	cbnz	r0, 8006dda <__lshift+0x3e>
 8006dc6:	4602      	mov	r2, r0
 8006dc8:	4b2a      	ldr	r3, [pc, #168]	; (8006e74 <__lshift+0xd8>)
 8006dca:	482b      	ldr	r0, [pc, #172]	; (8006e78 <__lshift+0xdc>)
 8006dcc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006dd0:	f000 fc54 	bl	800767c <__assert_func>
 8006dd4:	3101      	adds	r1, #1
 8006dd6:	005b      	lsls	r3, r3, #1
 8006dd8:	e7ee      	b.n	8006db8 <__lshift+0x1c>
 8006dda:	2300      	movs	r3, #0
 8006ddc:	f100 0114 	add.w	r1, r0, #20
 8006de0:	f100 0210 	add.w	r2, r0, #16
 8006de4:	4618      	mov	r0, r3
 8006de6:	4553      	cmp	r3, sl
 8006de8:	db37      	blt.n	8006e5a <__lshift+0xbe>
 8006dea:	6920      	ldr	r0, [r4, #16]
 8006dec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006df0:	f104 0314 	add.w	r3, r4, #20
 8006df4:	f019 091f 	ands.w	r9, r9, #31
 8006df8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006dfc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006e00:	d02f      	beq.n	8006e62 <__lshift+0xc6>
 8006e02:	f1c9 0e20 	rsb	lr, r9, #32
 8006e06:	468a      	mov	sl, r1
 8006e08:	f04f 0c00 	mov.w	ip, #0
 8006e0c:	681a      	ldr	r2, [r3, #0]
 8006e0e:	fa02 f209 	lsl.w	r2, r2, r9
 8006e12:	ea42 020c 	orr.w	r2, r2, ip
 8006e16:	f84a 2b04 	str.w	r2, [sl], #4
 8006e1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e1e:	4298      	cmp	r0, r3
 8006e20:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006e24:	d8f2      	bhi.n	8006e0c <__lshift+0x70>
 8006e26:	1b03      	subs	r3, r0, r4
 8006e28:	3b15      	subs	r3, #21
 8006e2a:	f023 0303 	bic.w	r3, r3, #3
 8006e2e:	3304      	adds	r3, #4
 8006e30:	f104 0215 	add.w	r2, r4, #21
 8006e34:	4290      	cmp	r0, r2
 8006e36:	bf38      	it	cc
 8006e38:	2304      	movcc	r3, #4
 8006e3a:	f841 c003 	str.w	ip, [r1, r3]
 8006e3e:	f1bc 0f00 	cmp.w	ip, #0
 8006e42:	d001      	beq.n	8006e48 <__lshift+0xac>
 8006e44:	f108 0602 	add.w	r6, r8, #2
 8006e48:	3e01      	subs	r6, #1
 8006e4a:	4638      	mov	r0, r7
 8006e4c:	612e      	str	r6, [r5, #16]
 8006e4e:	4621      	mov	r1, r4
 8006e50:	f7ff fdd2 	bl	80069f8 <_Bfree>
 8006e54:	4628      	mov	r0, r5
 8006e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8006e5e:	3301      	adds	r3, #1
 8006e60:	e7c1      	b.n	8006de6 <__lshift+0x4a>
 8006e62:	3904      	subs	r1, #4
 8006e64:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e68:	f841 2f04 	str.w	r2, [r1, #4]!
 8006e6c:	4298      	cmp	r0, r3
 8006e6e:	d8f9      	bhi.n	8006e64 <__lshift+0xc8>
 8006e70:	e7ea      	b.n	8006e48 <__lshift+0xac>
 8006e72:	bf00      	nop
 8006e74:	0800798f 	.word	0x0800798f
 8006e78:	08007a00 	.word	0x08007a00

08006e7c <__mcmp>:
 8006e7c:	b530      	push	{r4, r5, lr}
 8006e7e:	6902      	ldr	r2, [r0, #16]
 8006e80:	690c      	ldr	r4, [r1, #16]
 8006e82:	1b12      	subs	r2, r2, r4
 8006e84:	d10e      	bne.n	8006ea4 <__mcmp+0x28>
 8006e86:	f100 0314 	add.w	r3, r0, #20
 8006e8a:	3114      	adds	r1, #20
 8006e8c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006e90:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006e94:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006e98:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006e9c:	42a5      	cmp	r5, r4
 8006e9e:	d003      	beq.n	8006ea8 <__mcmp+0x2c>
 8006ea0:	d305      	bcc.n	8006eae <__mcmp+0x32>
 8006ea2:	2201      	movs	r2, #1
 8006ea4:	4610      	mov	r0, r2
 8006ea6:	bd30      	pop	{r4, r5, pc}
 8006ea8:	4283      	cmp	r3, r0
 8006eaa:	d3f3      	bcc.n	8006e94 <__mcmp+0x18>
 8006eac:	e7fa      	b.n	8006ea4 <__mcmp+0x28>
 8006eae:	f04f 32ff 	mov.w	r2, #4294967295
 8006eb2:	e7f7      	b.n	8006ea4 <__mcmp+0x28>

08006eb4 <__mdiff>:
 8006eb4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006eb8:	460c      	mov	r4, r1
 8006eba:	4606      	mov	r6, r0
 8006ebc:	4611      	mov	r1, r2
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	4690      	mov	r8, r2
 8006ec2:	f7ff ffdb 	bl	8006e7c <__mcmp>
 8006ec6:	1e05      	subs	r5, r0, #0
 8006ec8:	d110      	bne.n	8006eec <__mdiff+0x38>
 8006eca:	4629      	mov	r1, r5
 8006ecc:	4630      	mov	r0, r6
 8006ece:	f7ff fd53 	bl	8006978 <_Balloc>
 8006ed2:	b930      	cbnz	r0, 8006ee2 <__mdiff+0x2e>
 8006ed4:	4b3a      	ldr	r3, [pc, #232]	; (8006fc0 <__mdiff+0x10c>)
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	f240 2132 	movw	r1, #562	; 0x232
 8006edc:	4839      	ldr	r0, [pc, #228]	; (8006fc4 <__mdiff+0x110>)
 8006ede:	f000 fbcd 	bl	800767c <__assert_func>
 8006ee2:	2301      	movs	r3, #1
 8006ee4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006ee8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eec:	bfa4      	itt	ge
 8006eee:	4643      	movge	r3, r8
 8006ef0:	46a0      	movge	r8, r4
 8006ef2:	4630      	mov	r0, r6
 8006ef4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006ef8:	bfa6      	itte	ge
 8006efa:	461c      	movge	r4, r3
 8006efc:	2500      	movge	r5, #0
 8006efe:	2501      	movlt	r5, #1
 8006f00:	f7ff fd3a 	bl	8006978 <_Balloc>
 8006f04:	b920      	cbnz	r0, 8006f10 <__mdiff+0x5c>
 8006f06:	4b2e      	ldr	r3, [pc, #184]	; (8006fc0 <__mdiff+0x10c>)
 8006f08:	4602      	mov	r2, r0
 8006f0a:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006f0e:	e7e5      	b.n	8006edc <__mdiff+0x28>
 8006f10:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006f14:	6926      	ldr	r6, [r4, #16]
 8006f16:	60c5      	str	r5, [r0, #12]
 8006f18:	f104 0914 	add.w	r9, r4, #20
 8006f1c:	f108 0514 	add.w	r5, r8, #20
 8006f20:	f100 0e14 	add.w	lr, r0, #20
 8006f24:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006f28:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006f2c:	f108 0210 	add.w	r2, r8, #16
 8006f30:	46f2      	mov	sl, lr
 8006f32:	2100      	movs	r1, #0
 8006f34:	f859 3b04 	ldr.w	r3, [r9], #4
 8006f38:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006f3c:	fa1f f883 	uxth.w	r8, r3
 8006f40:	fa11 f18b 	uxtah	r1, r1, fp
 8006f44:	0c1b      	lsrs	r3, r3, #16
 8006f46:	eba1 0808 	sub.w	r8, r1, r8
 8006f4a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006f4e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006f52:	fa1f f888 	uxth.w	r8, r8
 8006f56:	1419      	asrs	r1, r3, #16
 8006f58:	454e      	cmp	r6, r9
 8006f5a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006f5e:	f84a 3b04 	str.w	r3, [sl], #4
 8006f62:	d8e7      	bhi.n	8006f34 <__mdiff+0x80>
 8006f64:	1b33      	subs	r3, r6, r4
 8006f66:	3b15      	subs	r3, #21
 8006f68:	f023 0303 	bic.w	r3, r3, #3
 8006f6c:	3304      	adds	r3, #4
 8006f6e:	3415      	adds	r4, #21
 8006f70:	42a6      	cmp	r6, r4
 8006f72:	bf38      	it	cc
 8006f74:	2304      	movcc	r3, #4
 8006f76:	441d      	add	r5, r3
 8006f78:	4473      	add	r3, lr
 8006f7a:	469e      	mov	lr, r3
 8006f7c:	462e      	mov	r6, r5
 8006f7e:	4566      	cmp	r6, ip
 8006f80:	d30e      	bcc.n	8006fa0 <__mdiff+0xec>
 8006f82:	f10c 0203 	add.w	r2, ip, #3
 8006f86:	1b52      	subs	r2, r2, r5
 8006f88:	f022 0203 	bic.w	r2, r2, #3
 8006f8c:	3d03      	subs	r5, #3
 8006f8e:	45ac      	cmp	ip, r5
 8006f90:	bf38      	it	cc
 8006f92:	2200      	movcc	r2, #0
 8006f94:	441a      	add	r2, r3
 8006f96:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006f9a:	b17b      	cbz	r3, 8006fbc <__mdiff+0x108>
 8006f9c:	6107      	str	r7, [r0, #16]
 8006f9e:	e7a3      	b.n	8006ee8 <__mdiff+0x34>
 8006fa0:	f856 8b04 	ldr.w	r8, [r6], #4
 8006fa4:	fa11 f288 	uxtah	r2, r1, r8
 8006fa8:	1414      	asrs	r4, r2, #16
 8006faa:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8006fae:	b292      	uxth	r2, r2
 8006fb0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006fb4:	f84e 2b04 	str.w	r2, [lr], #4
 8006fb8:	1421      	asrs	r1, r4, #16
 8006fba:	e7e0      	b.n	8006f7e <__mdiff+0xca>
 8006fbc:	3f01      	subs	r7, #1
 8006fbe:	e7ea      	b.n	8006f96 <__mdiff+0xe2>
 8006fc0:	0800798f 	.word	0x0800798f
 8006fc4:	08007a00 	.word	0x08007a00

08006fc8 <__d2b>:
 8006fc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006fcc:	4689      	mov	r9, r1
 8006fce:	2101      	movs	r1, #1
 8006fd0:	ec57 6b10 	vmov	r6, r7, d0
 8006fd4:	4690      	mov	r8, r2
 8006fd6:	f7ff fccf 	bl	8006978 <_Balloc>
 8006fda:	4604      	mov	r4, r0
 8006fdc:	b930      	cbnz	r0, 8006fec <__d2b+0x24>
 8006fde:	4602      	mov	r2, r0
 8006fe0:	4b25      	ldr	r3, [pc, #148]	; (8007078 <__d2b+0xb0>)
 8006fe2:	4826      	ldr	r0, [pc, #152]	; (800707c <__d2b+0xb4>)
 8006fe4:	f240 310a 	movw	r1, #778	; 0x30a
 8006fe8:	f000 fb48 	bl	800767c <__assert_func>
 8006fec:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8006ff0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006ff4:	bb35      	cbnz	r5, 8007044 <__d2b+0x7c>
 8006ff6:	2e00      	cmp	r6, #0
 8006ff8:	9301      	str	r3, [sp, #4]
 8006ffa:	d028      	beq.n	800704e <__d2b+0x86>
 8006ffc:	4668      	mov	r0, sp
 8006ffe:	9600      	str	r6, [sp, #0]
 8007000:	f7ff fd82 	bl	8006b08 <__lo0bits>
 8007004:	9900      	ldr	r1, [sp, #0]
 8007006:	b300      	cbz	r0, 800704a <__d2b+0x82>
 8007008:	9a01      	ldr	r2, [sp, #4]
 800700a:	f1c0 0320 	rsb	r3, r0, #32
 800700e:	fa02 f303 	lsl.w	r3, r2, r3
 8007012:	430b      	orrs	r3, r1
 8007014:	40c2      	lsrs	r2, r0
 8007016:	6163      	str	r3, [r4, #20]
 8007018:	9201      	str	r2, [sp, #4]
 800701a:	9b01      	ldr	r3, [sp, #4]
 800701c:	61a3      	str	r3, [r4, #24]
 800701e:	2b00      	cmp	r3, #0
 8007020:	bf14      	ite	ne
 8007022:	2202      	movne	r2, #2
 8007024:	2201      	moveq	r2, #1
 8007026:	6122      	str	r2, [r4, #16]
 8007028:	b1d5      	cbz	r5, 8007060 <__d2b+0x98>
 800702a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800702e:	4405      	add	r5, r0
 8007030:	f8c9 5000 	str.w	r5, [r9]
 8007034:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007038:	f8c8 0000 	str.w	r0, [r8]
 800703c:	4620      	mov	r0, r4
 800703e:	b003      	add	sp, #12
 8007040:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007044:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007048:	e7d5      	b.n	8006ff6 <__d2b+0x2e>
 800704a:	6161      	str	r1, [r4, #20]
 800704c:	e7e5      	b.n	800701a <__d2b+0x52>
 800704e:	a801      	add	r0, sp, #4
 8007050:	f7ff fd5a 	bl	8006b08 <__lo0bits>
 8007054:	9b01      	ldr	r3, [sp, #4]
 8007056:	6163      	str	r3, [r4, #20]
 8007058:	2201      	movs	r2, #1
 800705a:	6122      	str	r2, [r4, #16]
 800705c:	3020      	adds	r0, #32
 800705e:	e7e3      	b.n	8007028 <__d2b+0x60>
 8007060:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007064:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007068:	f8c9 0000 	str.w	r0, [r9]
 800706c:	6918      	ldr	r0, [r3, #16]
 800706e:	f7ff fd2b 	bl	8006ac8 <__hi0bits>
 8007072:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007076:	e7df      	b.n	8007038 <__d2b+0x70>
 8007078:	0800798f 	.word	0x0800798f
 800707c:	08007a00 	.word	0x08007a00

08007080 <_calloc_r>:
 8007080:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007082:	fba1 2402 	umull	r2, r4, r1, r2
 8007086:	b94c      	cbnz	r4, 800709c <_calloc_r+0x1c>
 8007088:	4611      	mov	r1, r2
 800708a:	9201      	str	r2, [sp, #4]
 800708c:	f000 f87a 	bl	8007184 <_malloc_r>
 8007090:	9a01      	ldr	r2, [sp, #4]
 8007092:	4605      	mov	r5, r0
 8007094:	b930      	cbnz	r0, 80070a4 <_calloc_r+0x24>
 8007096:	4628      	mov	r0, r5
 8007098:	b003      	add	sp, #12
 800709a:	bd30      	pop	{r4, r5, pc}
 800709c:	220c      	movs	r2, #12
 800709e:	6002      	str	r2, [r0, #0]
 80070a0:	2500      	movs	r5, #0
 80070a2:	e7f8      	b.n	8007096 <_calloc_r+0x16>
 80070a4:	4621      	mov	r1, r4
 80070a6:	f7fd fddd 	bl	8004c64 <memset>
 80070aa:	e7f4      	b.n	8007096 <_calloc_r+0x16>

080070ac <_free_r>:
 80070ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80070ae:	2900      	cmp	r1, #0
 80070b0:	d044      	beq.n	800713c <_free_r+0x90>
 80070b2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80070b6:	9001      	str	r0, [sp, #4]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	f1a1 0404 	sub.w	r4, r1, #4
 80070be:	bfb8      	it	lt
 80070c0:	18e4      	addlt	r4, r4, r3
 80070c2:	f000 fb61 	bl	8007788 <__malloc_lock>
 80070c6:	4a1e      	ldr	r2, [pc, #120]	; (8007140 <_free_r+0x94>)
 80070c8:	9801      	ldr	r0, [sp, #4]
 80070ca:	6813      	ldr	r3, [r2, #0]
 80070cc:	b933      	cbnz	r3, 80070dc <_free_r+0x30>
 80070ce:	6063      	str	r3, [r4, #4]
 80070d0:	6014      	str	r4, [r2, #0]
 80070d2:	b003      	add	sp, #12
 80070d4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070d8:	f000 bb5c 	b.w	8007794 <__malloc_unlock>
 80070dc:	42a3      	cmp	r3, r4
 80070de:	d908      	bls.n	80070f2 <_free_r+0x46>
 80070e0:	6825      	ldr	r5, [r4, #0]
 80070e2:	1961      	adds	r1, r4, r5
 80070e4:	428b      	cmp	r3, r1
 80070e6:	bf01      	itttt	eq
 80070e8:	6819      	ldreq	r1, [r3, #0]
 80070ea:	685b      	ldreq	r3, [r3, #4]
 80070ec:	1949      	addeq	r1, r1, r5
 80070ee:	6021      	streq	r1, [r4, #0]
 80070f0:	e7ed      	b.n	80070ce <_free_r+0x22>
 80070f2:	461a      	mov	r2, r3
 80070f4:	685b      	ldr	r3, [r3, #4]
 80070f6:	b10b      	cbz	r3, 80070fc <_free_r+0x50>
 80070f8:	42a3      	cmp	r3, r4
 80070fa:	d9fa      	bls.n	80070f2 <_free_r+0x46>
 80070fc:	6811      	ldr	r1, [r2, #0]
 80070fe:	1855      	adds	r5, r2, r1
 8007100:	42a5      	cmp	r5, r4
 8007102:	d10b      	bne.n	800711c <_free_r+0x70>
 8007104:	6824      	ldr	r4, [r4, #0]
 8007106:	4421      	add	r1, r4
 8007108:	1854      	adds	r4, r2, r1
 800710a:	42a3      	cmp	r3, r4
 800710c:	6011      	str	r1, [r2, #0]
 800710e:	d1e0      	bne.n	80070d2 <_free_r+0x26>
 8007110:	681c      	ldr	r4, [r3, #0]
 8007112:	685b      	ldr	r3, [r3, #4]
 8007114:	6053      	str	r3, [r2, #4]
 8007116:	4421      	add	r1, r4
 8007118:	6011      	str	r1, [r2, #0]
 800711a:	e7da      	b.n	80070d2 <_free_r+0x26>
 800711c:	d902      	bls.n	8007124 <_free_r+0x78>
 800711e:	230c      	movs	r3, #12
 8007120:	6003      	str	r3, [r0, #0]
 8007122:	e7d6      	b.n	80070d2 <_free_r+0x26>
 8007124:	6825      	ldr	r5, [r4, #0]
 8007126:	1961      	adds	r1, r4, r5
 8007128:	428b      	cmp	r3, r1
 800712a:	bf04      	itt	eq
 800712c:	6819      	ldreq	r1, [r3, #0]
 800712e:	685b      	ldreq	r3, [r3, #4]
 8007130:	6063      	str	r3, [r4, #4]
 8007132:	bf04      	itt	eq
 8007134:	1949      	addeq	r1, r1, r5
 8007136:	6021      	streq	r1, [r4, #0]
 8007138:	6054      	str	r4, [r2, #4]
 800713a:	e7ca      	b.n	80070d2 <_free_r+0x26>
 800713c:	b003      	add	sp, #12
 800713e:	bd30      	pop	{r4, r5, pc}
 8007140:	20000a18 	.word	0x20000a18

08007144 <sbrk_aligned>:
 8007144:	b570      	push	{r4, r5, r6, lr}
 8007146:	4e0e      	ldr	r6, [pc, #56]	; (8007180 <sbrk_aligned+0x3c>)
 8007148:	460c      	mov	r4, r1
 800714a:	6831      	ldr	r1, [r6, #0]
 800714c:	4605      	mov	r5, r0
 800714e:	b911      	cbnz	r1, 8007156 <sbrk_aligned+0x12>
 8007150:	f000 fa2e 	bl	80075b0 <_sbrk_r>
 8007154:	6030      	str	r0, [r6, #0]
 8007156:	4621      	mov	r1, r4
 8007158:	4628      	mov	r0, r5
 800715a:	f000 fa29 	bl	80075b0 <_sbrk_r>
 800715e:	1c43      	adds	r3, r0, #1
 8007160:	d00a      	beq.n	8007178 <sbrk_aligned+0x34>
 8007162:	1cc4      	adds	r4, r0, #3
 8007164:	f024 0403 	bic.w	r4, r4, #3
 8007168:	42a0      	cmp	r0, r4
 800716a:	d007      	beq.n	800717c <sbrk_aligned+0x38>
 800716c:	1a21      	subs	r1, r4, r0
 800716e:	4628      	mov	r0, r5
 8007170:	f000 fa1e 	bl	80075b0 <_sbrk_r>
 8007174:	3001      	adds	r0, #1
 8007176:	d101      	bne.n	800717c <sbrk_aligned+0x38>
 8007178:	f04f 34ff 	mov.w	r4, #4294967295
 800717c:	4620      	mov	r0, r4
 800717e:	bd70      	pop	{r4, r5, r6, pc}
 8007180:	20000a1c 	.word	0x20000a1c

08007184 <_malloc_r>:
 8007184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007188:	1ccd      	adds	r5, r1, #3
 800718a:	f025 0503 	bic.w	r5, r5, #3
 800718e:	3508      	adds	r5, #8
 8007190:	2d0c      	cmp	r5, #12
 8007192:	bf38      	it	cc
 8007194:	250c      	movcc	r5, #12
 8007196:	2d00      	cmp	r5, #0
 8007198:	4607      	mov	r7, r0
 800719a:	db01      	blt.n	80071a0 <_malloc_r+0x1c>
 800719c:	42a9      	cmp	r1, r5
 800719e:	d905      	bls.n	80071ac <_malloc_r+0x28>
 80071a0:	230c      	movs	r3, #12
 80071a2:	603b      	str	r3, [r7, #0]
 80071a4:	2600      	movs	r6, #0
 80071a6:	4630      	mov	r0, r6
 80071a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80071ac:	4e2e      	ldr	r6, [pc, #184]	; (8007268 <_malloc_r+0xe4>)
 80071ae:	f000 faeb 	bl	8007788 <__malloc_lock>
 80071b2:	6833      	ldr	r3, [r6, #0]
 80071b4:	461c      	mov	r4, r3
 80071b6:	bb34      	cbnz	r4, 8007206 <_malloc_r+0x82>
 80071b8:	4629      	mov	r1, r5
 80071ba:	4638      	mov	r0, r7
 80071bc:	f7ff ffc2 	bl	8007144 <sbrk_aligned>
 80071c0:	1c43      	adds	r3, r0, #1
 80071c2:	4604      	mov	r4, r0
 80071c4:	d14d      	bne.n	8007262 <_malloc_r+0xde>
 80071c6:	6834      	ldr	r4, [r6, #0]
 80071c8:	4626      	mov	r6, r4
 80071ca:	2e00      	cmp	r6, #0
 80071cc:	d140      	bne.n	8007250 <_malloc_r+0xcc>
 80071ce:	6823      	ldr	r3, [r4, #0]
 80071d0:	4631      	mov	r1, r6
 80071d2:	4638      	mov	r0, r7
 80071d4:	eb04 0803 	add.w	r8, r4, r3
 80071d8:	f000 f9ea 	bl	80075b0 <_sbrk_r>
 80071dc:	4580      	cmp	r8, r0
 80071de:	d13a      	bne.n	8007256 <_malloc_r+0xd2>
 80071e0:	6821      	ldr	r1, [r4, #0]
 80071e2:	3503      	adds	r5, #3
 80071e4:	1a6d      	subs	r5, r5, r1
 80071e6:	f025 0503 	bic.w	r5, r5, #3
 80071ea:	3508      	adds	r5, #8
 80071ec:	2d0c      	cmp	r5, #12
 80071ee:	bf38      	it	cc
 80071f0:	250c      	movcc	r5, #12
 80071f2:	4629      	mov	r1, r5
 80071f4:	4638      	mov	r0, r7
 80071f6:	f7ff ffa5 	bl	8007144 <sbrk_aligned>
 80071fa:	3001      	adds	r0, #1
 80071fc:	d02b      	beq.n	8007256 <_malloc_r+0xd2>
 80071fe:	6823      	ldr	r3, [r4, #0]
 8007200:	442b      	add	r3, r5
 8007202:	6023      	str	r3, [r4, #0]
 8007204:	e00e      	b.n	8007224 <_malloc_r+0xa0>
 8007206:	6822      	ldr	r2, [r4, #0]
 8007208:	1b52      	subs	r2, r2, r5
 800720a:	d41e      	bmi.n	800724a <_malloc_r+0xc6>
 800720c:	2a0b      	cmp	r2, #11
 800720e:	d916      	bls.n	800723e <_malloc_r+0xba>
 8007210:	1961      	adds	r1, r4, r5
 8007212:	42a3      	cmp	r3, r4
 8007214:	6025      	str	r5, [r4, #0]
 8007216:	bf18      	it	ne
 8007218:	6059      	strne	r1, [r3, #4]
 800721a:	6863      	ldr	r3, [r4, #4]
 800721c:	bf08      	it	eq
 800721e:	6031      	streq	r1, [r6, #0]
 8007220:	5162      	str	r2, [r4, r5]
 8007222:	604b      	str	r3, [r1, #4]
 8007224:	4638      	mov	r0, r7
 8007226:	f104 060b 	add.w	r6, r4, #11
 800722a:	f000 fab3 	bl	8007794 <__malloc_unlock>
 800722e:	f026 0607 	bic.w	r6, r6, #7
 8007232:	1d23      	adds	r3, r4, #4
 8007234:	1af2      	subs	r2, r6, r3
 8007236:	d0b6      	beq.n	80071a6 <_malloc_r+0x22>
 8007238:	1b9b      	subs	r3, r3, r6
 800723a:	50a3      	str	r3, [r4, r2]
 800723c:	e7b3      	b.n	80071a6 <_malloc_r+0x22>
 800723e:	6862      	ldr	r2, [r4, #4]
 8007240:	42a3      	cmp	r3, r4
 8007242:	bf0c      	ite	eq
 8007244:	6032      	streq	r2, [r6, #0]
 8007246:	605a      	strne	r2, [r3, #4]
 8007248:	e7ec      	b.n	8007224 <_malloc_r+0xa0>
 800724a:	4623      	mov	r3, r4
 800724c:	6864      	ldr	r4, [r4, #4]
 800724e:	e7b2      	b.n	80071b6 <_malloc_r+0x32>
 8007250:	4634      	mov	r4, r6
 8007252:	6876      	ldr	r6, [r6, #4]
 8007254:	e7b9      	b.n	80071ca <_malloc_r+0x46>
 8007256:	230c      	movs	r3, #12
 8007258:	603b      	str	r3, [r7, #0]
 800725a:	4638      	mov	r0, r7
 800725c:	f000 fa9a 	bl	8007794 <__malloc_unlock>
 8007260:	e7a1      	b.n	80071a6 <_malloc_r+0x22>
 8007262:	6025      	str	r5, [r4, #0]
 8007264:	e7de      	b.n	8007224 <_malloc_r+0xa0>
 8007266:	bf00      	nop
 8007268:	20000a18 	.word	0x20000a18

0800726c <__sfputc_r>:
 800726c:	6893      	ldr	r3, [r2, #8]
 800726e:	3b01      	subs	r3, #1
 8007270:	2b00      	cmp	r3, #0
 8007272:	b410      	push	{r4}
 8007274:	6093      	str	r3, [r2, #8]
 8007276:	da08      	bge.n	800728a <__sfputc_r+0x1e>
 8007278:	6994      	ldr	r4, [r2, #24]
 800727a:	42a3      	cmp	r3, r4
 800727c:	db01      	blt.n	8007282 <__sfputc_r+0x16>
 800727e:	290a      	cmp	r1, #10
 8007280:	d103      	bne.n	800728a <__sfputc_r+0x1e>
 8007282:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007286:	f7fe ba03 	b.w	8005690 <__swbuf_r>
 800728a:	6813      	ldr	r3, [r2, #0]
 800728c:	1c58      	adds	r0, r3, #1
 800728e:	6010      	str	r0, [r2, #0]
 8007290:	7019      	strb	r1, [r3, #0]
 8007292:	4608      	mov	r0, r1
 8007294:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007298:	4770      	bx	lr

0800729a <__sfputs_r>:
 800729a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800729c:	4606      	mov	r6, r0
 800729e:	460f      	mov	r7, r1
 80072a0:	4614      	mov	r4, r2
 80072a2:	18d5      	adds	r5, r2, r3
 80072a4:	42ac      	cmp	r4, r5
 80072a6:	d101      	bne.n	80072ac <__sfputs_r+0x12>
 80072a8:	2000      	movs	r0, #0
 80072aa:	e007      	b.n	80072bc <__sfputs_r+0x22>
 80072ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072b0:	463a      	mov	r2, r7
 80072b2:	4630      	mov	r0, r6
 80072b4:	f7ff ffda 	bl	800726c <__sfputc_r>
 80072b8:	1c43      	adds	r3, r0, #1
 80072ba:	d1f3      	bne.n	80072a4 <__sfputs_r+0xa>
 80072bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072c0 <_vfiprintf_r>:
 80072c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072c4:	460d      	mov	r5, r1
 80072c6:	b09d      	sub	sp, #116	; 0x74
 80072c8:	4614      	mov	r4, r2
 80072ca:	4698      	mov	r8, r3
 80072cc:	4606      	mov	r6, r0
 80072ce:	b118      	cbz	r0, 80072d8 <_vfiprintf_r+0x18>
 80072d0:	6983      	ldr	r3, [r0, #24]
 80072d2:	b90b      	cbnz	r3, 80072d8 <_vfiprintf_r+0x18>
 80072d4:	f7ff fa30 	bl	8006738 <__sinit>
 80072d8:	4b89      	ldr	r3, [pc, #548]	; (8007500 <_vfiprintf_r+0x240>)
 80072da:	429d      	cmp	r5, r3
 80072dc:	d11b      	bne.n	8007316 <_vfiprintf_r+0x56>
 80072de:	6875      	ldr	r5, [r6, #4]
 80072e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80072e2:	07d9      	lsls	r1, r3, #31
 80072e4:	d405      	bmi.n	80072f2 <_vfiprintf_r+0x32>
 80072e6:	89ab      	ldrh	r3, [r5, #12]
 80072e8:	059a      	lsls	r2, r3, #22
 80072ea:	d402      	bmi.n	80072f2 <_vfiprintf_r+0x32>
 80072ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80072ee:	f7ff fac6 	bl	800687e <__retarget_lock_acquire_recursive>
 80072f2:	89ab      	ldrh	r3, [r5, #12]
 80072f4:	071b      	lsls	r3, r3, #28
 80072f6:	d501      	bpl.n	80072fc <_vfiprintf_r+0x3c>
 80072f8:	692b      	ldr	r3, [r5, #16]
 80072fa:	b9eb      	cbnz	r3, 8007338 <_vfiprintf_r+0x78>
 80072fc:	4629      	mov	r1, r5
 80072fe:	4630      	mov	r0, r6
 8007300:	f7fe fa18 	bl	8005734 <__swsetup_r>
 8007304:	b1c0      	cbz	r0, 8007338 <_vfiprintf_r+0x78>
 8007306:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007308:	07dc      	lsls	r4, r3, #31
 800730a:	d50e      	bpl.n	800732a <_vfiprintf_r+0x6a>
 800730c:	f04f 30ff 	mov.w	r0, #4294967295
 8007310:	b01d      	add	sp, #116	; 0x74
 8007312:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007316:	4b7b      	ldr	r3, [pc, #492]	; (8007504 <_vfiprintf_r+0x244>)
 8007318:	429d      	cmp	r5, r3
 800731a:	d101      	bne.n	8007320 <_vfiprintf_r+0x60>
 800731c:	68b5      	ldr	r5, [r6, #8]
 800731e:	e7df      	b.n	80072e0 <_vfiprintf_r+0x20>
 8007320:	4b79      	ldr	r3, [pc, #484]	; (8007508 <_vfiprintf_r+0x248>)
 8007322:	429d      	cmp	r5, r3
 8007324:	bf08      	it	eq
 8007326:	68f5      	ldreq	r5, [r6, #12]
 8007328:	e7da      	b.n	80072e0 <_vfiprintf_r+0x20>
 800732a:	89ab      	ldrh	r3, [r5, #12]
 800732c:	0598      	lsls	r0, r3, #22
 800732e:	d4ed      	bmi.n	800730c <_vfiprintf_r+0x4c>
 8007330:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007332:	f7ff faa5 	bl	8006880 <__retarget_lock_release_recursive>
 8007336:	e7e9      	b.n	800730c <_vfiprintf_r+0x4c>
 8007338:	2300      	movs	r3, #0
 800733a:	9309      	str	r3, [sp, #36]	; 0x24
 800733c:	2320      	movs	r3, #32
 800733e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007342:	f8cd 800c 	str.w	r8, [sp, #12]
 8007346:	2330      	movs	r3, #48	; 0x30
 8007348:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800750c <_vfiprintf_r+0x24c>
 800734c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007350:	f04f 0901 	mov.w	r9, #1
 8007354:	4623      	mov	r3, r4
 8007356:	469a      	mov	sl, r3
 8007358:	f813 2b01 	ldrb.w	r2, [r3], #1
 800735c:	b10a      	cbz	r2, 8007362 <_vfiprintf_r+0xa2>
 800735e:	2a25      	cmp	r2, #37	; 0x25
 8007360:	d1f9      	bne.n	8007356 <_vfiprintf_r+0x96>
 8007362:	ebba 0b04 	subs.w	fp, sl, r4
 8007366:	d00b      	beq.n	8007380 <_vfiprintf_r+0xc0>
 8007368:	465b      	mov	r3, fp
 800736a:	4622      	mov	r2, r4
 800736c:	4629      	mov	r1, r5
 800736e:	4630      	mov	r0, r6
 8007370:	f7ff ff93 	bl	800729a <__sfputs_r>
 8007374:	3001      	adds	r0, #1
 8007376:	f000 80aa 	beq.w	80074ce <_vfiprintf_r+0x20e>
 800737a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800737c:	445a      	add	r2, fp
 800737e:	9209      	str	r2, [sp, #36]	; 0x24
 8007380:	f89a 3000 	ldrb.w	r3, [sl]
 8007384:	2b00      	cmp	r3, #0
 8007386:	f000 80a2 	beq.w	80074ce <_vfiprintf_r+0x20e>
 800738a:	2300      	movs	r3, #0
 800738c:	f04f 32ff 	mov.w	r2, #4294967295
 8007390:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007394:	f10a 0a01 	add.w	sl, sl, #1
 8007398:	9304      	str	r3, [sp, #16]
 800739a:	9307      	str	r3, [sp, #28]
 800739c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80073a0:	931a      	str	r3, [sp, #104]	; 0x68
 80073a2:	4654      	mov	r4, sl
 80073a4:	2205      	movs	r2, #5
 80073a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073aa:	4858      	ldr	r0, [pc, #352]	; (800750c <_vfiprintf_r+0x24c>)
 80073ac:	f7f8 ff38 	bl	8000220 <memchr>
 80073b0:	9a04      	ldr	r2, [sp, #16]
 80073b2:	b9d8      	cbnz	r0, 80073ec <_vfiprintf_r+0x12c>
 80073b4:	06d1      	lsls	r1, r2, #27
 80073b6:	bf44      	itt	mi
 80073b8:	2320      	movmi	r3, #32
 80073ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073be:	0713      	lsls	r3, r2, #28
 80073c0:	bf44      	itt	mi
 80073c2:	232b      	movmi	r3, #43	; 0x2b
 80073c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80073c8:	f89a 3000 	ldrb.w	r3, [sl]
 80073cc:	2b2a      	cmp	r3, #42	; 0x2a
 80073ce:	d015      	beq.n	80073fc <_vfiprintf_r+0x13c>
 80073d0:	9a07      	ldr	r2, [sp, #28]
 80073d2:	4654      	mov	r4, sl
 80073d4:	2000      	movs	r0, #0
 80073d6:	f04f 0c0a 	mov.w	ip, #10
 80073da:	4621      	mov	r1, r4
 80073dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80073e0:	3b30      	subs	r3, #48	; 0x30
 80073e2:	2b09      	cmp	r3, #9
 80073e4:	d94e      	bls.n	8007484 <_vfiprintf_r+0x1c4>
 80073e6:	b1b0      	cbz	r0, 8007416 <_vfiprintf_r+0x156>
 80073e8:	9207      	str	r2, [sp, #28]
 80073ea:	e014      	b.n	8007416 <_vfiprintf_r+0x156>
 80073ec:	eba0 0308 	sub.w	r3, r0, r8
 80073f0:	fa09 f303 	lsl.w	r3, r9, r3
 80073f4:	4313      	orrs	r3, r2
 80073f6:	9304      	str	r3, [sp, #16]
 80073f8:	46a2      	mov	sl, r4
 80073fa:	e7d2      	b.n	80073a2 <_vfiprintf_r+0xe2>
 80073fc:	9b03      	ldr	r3, [sp, #12]
 80073fe:	1d19      	adds	r1, r3, #4
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	9103      	str	r1, [sp, #12]
 8007404:	2b00      	cmp	r3, #0
 8007406:	bfbb      	ittet	lt
 8007408:	425b      	neglt	r3, r3
 800740a:	f042 0202 	orrlt.w	r2, r2, #2
 800740e:	9307      	strge	r3, [sp, #28]
 8007410:	9307      	strlt	r3, [sp, #28]
 8007412:	bfb8      	it	lt
 8007414:	9204      	strlt	r2, [sp, #16]
 8007416:	7823      	ldrb	r3, [r4, #0]
 8007418:	2b2e      	cmp	r3, #46	; 0x2e
 800741a:	d10c      	bne.n	8007436 <_vfiprintf_r+0x176>
 800741c:	7863      	ldrb	r3, [r4, #1]
 800741e:	2b2a      	cmp	r3, #42	; 0x2a
 8007420:	d135      	bne.n	800748e <_vfiprintf_r+0x1ce>
 8007422:	9b03      	ldr	r3, [sp, #12]
 8007424:	1d1a      	adds	r2, r3, #4
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	9203      	str	r2, [sp, #12]
 800742a:	2b00      	cmp	r3, #0
 800742c:	bfb8      	it	lt
 800742e:	f04f 33ff 	movlt.w	r3, #4294967295
 8007432:	3402      	adds	r4, #2
 8007434:	9305      	str	r3, [sp, #20]
 8007436:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800751c <_vfiprintf_r+0x25c>
 800743a:	7821      	ldrb	r1, [r4, #0]
 800743c:	2203      	movs	r2, #3
 800743e:	4650      	mov	r0, sl
 8007440:	f7f8 feee 	bl	8000220 <memchr>
 8007444:	b140      	cbz	r0, 8007458 <_vfiprintf_r+0x198>
 8007446:	2340      	movs	r3, #64	; 0x40
 8007448:	eba0 000a 	sub.w	r0, r0, sl
 800744c:	fa03 f000 	lsl.w	r0, r3, r0
 8007450:	9b04      	ldr	r3, [sp, #16]
 8007452:	4303      	orrs	r3, r0
 8007454:	3401      	adds	r4, #1
 8007456:	9304      	str	r3, [sp, #16]
 8007458:	f814 1b01 	ldrb.w	r1, [r4], #1
 800745c:	482c      	ldr	r0, [pc, #176]	; (8007510 <_vfiprintf_r+0x250>)
 800745e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007462:	2206      	movs	r2, #6
 8007464:	f7f8 fedc 	bl	8000220 <memchr>
 8007468:	2800      	cmp	r0, #0
 800746a:	d03f      	beq.n	80074ec <_vfiprintf_r+0x22c>
 800746c:	4b29      	ldr	r3, [pc, #164]	; (8007514 <_vfiprintf_r+0x254>)
 800746e:	bb1b      	cbnz	r3, 80074b8 <_vfiprintf_r+0x1f8>
 8007470:	9b03      	ldr	r3, [sp, #12]
 8007472:	3307      	adds	r3, #7
 8007474:	f023 0307 	bic.w	r3, r3, #7
 8007478:	3308      	adds	r3, #8
 800747a:	9303      	str	r3, [sp, #12]
 800747c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800747e:	443b      	add	r3, r7
 8007480:	9309      	str	r3, [sp, #36]	; 0x24
 8007482:	e767      	b.n	8007354 <_vfiprintf_r+0x94>
 8007484:	fb0c 3202 	mla	r2, ip, r2, r3
 8007488:	460c      	mov	r4, r1
 800748a:	2001      	movs	r0, #1
 800748c:	e7a5      	b.n	80073da <_vfiprintf_r+0x11a>
 800748e:	2300      	movs	r3, #0
 8007490:	3401      	adds	r4, #1
 8007492:	9305      	str	r3, [sp, #20]
 8007494:	4619      	mov	r1, r3
 8007496:	f04f 0c0a 	mov.w	ip, #10
 800749a:	4620      	mov	r0, r4
 800749c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074a0:	3a30      	subs	r2, #48	; 0x30
 80074a2:	2a09      	cmp	r2, #9
 80074a4:	d903      	bls.n	80074ae <_vfiprintf_r+0x1ee>
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d0c5      	beq.n	8007436 <_vfiprintf_r+0x176>
 80074aa:	9105      	str	r1, [sp, #20]
 80074ac:	e7c3      	b.n	8007436 <_vfiprintf_r+0x176>
 80074ae:	fb0c 2101 	mla	r1, ip, r1, r2
 80074b2:	4604      	mov	r4, r0
 80074b4:	2301      	movs	r3, #1
 80074b6:	e7f0      	b.n	800749a <_vfiprintf_r+0x1da>
 80074b8:	ab03      	add	r3, sp, #12
 80074ba:	9300      	str	r3, [sp, #0]
 80074bc:	462a      	mov	r2, r5
 80074be:	4b16      	ldr	r3, [pc, #88]	; (8007518 <_vfiprintf_r+0x258>)
 80074c0:	a904      	add	r1, sp, #16
 80074c2:	4630      	mov	r0, r6
 80074c4:	f7fd fc76 	bl	8004db4 <_printf_float>
 80074c8:	4607      	mov	r7, r0
 80074ca:	1c78      	adds	r0, r7, #1
 80074cc:	d1d6      	bne.n	800747c <_vfiprintf_r+0x1bc>
 80074ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80074d0:	07d9      	lsls	r1, r3, #31
 80074d2:	d405      	bmi.n	80074e0 <_vfiprintf_r+0x220>
 80074d4:	89ab      	ldrh	r3, [r5, #12]
 80074d6:	059a      	lsls	r2, r3, #22
 80074d8:	d402      	bmi.n	80074e0 <_vfiprintf_r+0x220>
 80074da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80074dc:	f7ff f9d0 	bl	8006880 <__retarget_lock_release_recursive>
 80074e0:	89ab      	ldrh	r3, [r5, #12]
 80074e2:	065b      	lsls	r3, r3, #25
 80074e4:	f53f af12 	bmi.w	800730c <_vfiprintf_r+0x4c>
 80074e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80074ea:	e711      	b.n	8007310 <_vfiprintf_r+0x50>
 80074ec:	ab03      	add	r3, sp, #12
 80074ee:	9300      	str	r3, [sp, #0]
 80074f0:	462a      	mov	r2, r5
 80074f2:	4b09      	ldr	r3, [pc, #36]	; (8007518 <_vfiprintf_r+0x258>)
 80074f4:	a904      	add	r1, sp, #16
 80074f6:	4630      	mov	r0, r6
 80074f8:	f7fd ff00 	bl	80052fc <_printf_i>
 80074fc:	e7e4      	b.n	80074c8 <_vfiprintf_r+0x208>
 80074fe:	bf00      	nop
 8007500:	080079c0 	.word	0x080079c0
 8007504:	080079e0 	.word	0x080079e0
 8007508:	080079a0 	.word	0x080079a0
 800750c:	08007b5c 	.word	0x08007b5c
 8007510:	08007b66 	.word	0x08007b66
 8007514:	08004db5 	.word	0x08004db5
 8007518:	0800729b 	.word	0x0800729b
 800751c:	08007b62 	.word	0x08007b62

08007520 <_putc_r>:
 8007520:	b570      	push	{r4, r5, r6, lr}
 8007522:	460d      	mov	r5, r1
 8007524:	4614      	mov	r4, r2
 8007526:	4606      	mov	r6, r0
 8007528:	b118      	cbz	r0, 8007532 <_putc_r+0x12>
 800752a:	6983      	ldr	r3, [r0, #24]
 800752c:	b90b      	cbnz	r3, 8007532 <_putc_r+0x12>
 800752e:	f7ff f903 	bl	8006738 <__sinit>
 8007532:	4b1c      	ldr	r3, [pc, #112]	; (80075a4 <_putc_r+0x84>)
 8007534:	429c      	cmp	r4, r3
 8007536:	d124      	bne.n	8007582 <_putc_r+0x62>
 8007538:	6874      	ldr	r4, [r6, #4]
 800753a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800753c:	07d8      	lsls	r0, r3, #31
 800753e:	d405      	bmi.n	800754c <_putc_r+0x2c>
 8007540:	89a3      	ldrh	r3, [r4, #12]
 8007542:	0599      	lsls	r1, r3, #22
 8007544:	d402      	bmi.n	800754c <_putc_r+0x2c>
 8007546:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007548:	f7ff f999 	bl	800687e <__retarget_lock_acquire_recursive>
 800754c:	68a3      	ldr	r3, [r4, #8]
 800754e:	3b01      	subs	r3, #1
 8007550:	2b00      	cmp	r3, #0
 8007552:	60a3      	str	r3, [r4, #8]
 8007554:	da05      	bge.n	8007562 <_putc_r+0x42>
 8007556:	69a2      	ldr	r2, [r4, #24]
 8007558:	4293      	cmp	r3, r2
 800755a:	db1c      	blt.n	8007596 <_putc_r+0x76>
 800755c:	b2eb      	uxtb	r3, r5
 800755e:	2b0a      	cmp	r3, #10
 8007560:	d019      	beq.n	8007596 <_putc_r+0x76>
 8007562:	6823      	ldr	r3, [r4, #0]
 8007564:	1c5a      	adds	r2, r3, #1
 8007566:	6022      	str	r2, [r4, #0]
 8007568:	701d      	strb	r5, [r3, #0]
 800756a:	b2ed      	uxtb	r5, r5
 800756c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800756e:	07da      	lsls	r2, r3, #31
 8007570:	d405      	bmi.n	800757e <_putc_r+0x5e>
 8007572:	89a3      	ldrh	r3, [r4, #12]
 8007574:	059b      	lsls	r3, r3, #22
 8007576:	d402      	bmi.n	800757e <_putc_r+0x5e>
 8007578:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800757a:	f7ff f981 	bl	8006880 <__retarget_lock_release_recursive>
 800757e:	4628      	mov	r0, r5
 8007580:	bd70      	pop	{r4, r5, r6, pc}
 8007582:	4b09      	ldr	r3, [pc, #36]	; (80075a8 <_putc_r+0x88>)
 8007584:	429c      	cmp	r4, r3
 8007586:	d101      	bne.n	800758c <_putc_r+0x6c>
 8007588:	68b4      	ldr	r4, [r6, #8]
 800758a:	e7d6      	b.n	800753a <_putc_r+0x1a>
 800758c:	4b07      	ldr	r3, [pc, #28]	; (80075ac <_putc_r+0x8c>)
 800758e:	429c      	cmp	r4, r3
 8007590:	bf08      	it	eq
 8007592:	68f4      	ldreq	r4, [r6, #12]
 8007594:	e7d1      	b.n	800753a <_putc_r+0x1a>
 8007596:	4629      	mov	r1, r5
 8007598:	4622      	mov	r2, r4
 800759a:	4630      	mov	r0, r6
 800759c:	f7fe f878 	bl	8005690 <__swbuf_r>
 80075a0:	4605      	mov	r5, r0
 80075a2:	e7e3      	b.n	800756c <_putc_r+0x4c>
 80075a4:	080079c0 	.word	0x080079c0
 80075a8:	080079e0 	.word	0x080079e0
 80075ac:	080079a0 	.word	0x080079a0

080075b0 <_sbrk_r>:
 80075b0:	b538      	push	{r3, r4, r5, lr}
 80075b2:	4d06      	ldr	r5, [pc, #24]	; (80075cc <_sbrk_r+0x1c>)
 80075b4:	2300      	movs	r3, #0
 80075b6:	4604      	mov	r4, r0
 80075b8:	4608      	mov	r0, r1
 80075ba:	602b      	str	r3, [r5, #0]
 80075bc:	f7fa f9a8 	bl	8001910 <_sbrk>
 80075c0:	1c43      	adds	r3, r0, #1
 80075c2:	d102      	bne.n	80075ca <_sbrk_r+0x1a>
 80075c4:	682b      	ldr	r3, [r5, #0]
 80075c6:	b103      	cbz	r3, 80075ca <_sbrk_r+0x1a>
 80075c8:	6023      	str	r3, [r4, #0]
 80075ca:	bd38      	pop	{r3, r4, r5, pc}
 80075cc:	20000a20 	.word	0x20000a20

080075d0 <__sread>:
 80075d0:	b510      	push	{r4, lr}
 80075d2:	460c      	mov	r4, r1
 80075d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075d8:	f000 f8e2 	bl	80077a0 <_read_r>
 80075dc:	2800      	cmp	r0, #0
 80075de:	bfab      	itete	ge
 80075e0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80075e2:	89a3      	ldrhlt	r3, [r4, #12]
 80075e4:	181b      	addge	r3, r3, r0
 80075e6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075ea:	bfac      	ite	ge
 80075ec:	6563      	strge	r3, [r4, #84]	; 0x54
 80075ee:	81a3      	strhlt	r3, [r4, #12]
 80075f0:	bd10      	pop	{r4, pc}

080075f2 <__swrite>:
 80075f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075f6:	461f      	mov	r7, r3
 80075f8:	898b      	ldrh	r3, [r1, #12]
 80075fa:	05db      	lsls	r3, r3, #23
 80075fc:	4605      	mov	r5, r0
 80075fe:	460c      	mov	r4, r1
 8007600:	4616      	mov	r6, r2
 8007602:	d505      	bpl.n	8007610 <__swrite+0x1e>
 8007604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007608:	2302      	movs	r3, #2
 800760a:	2200      	movs	r2, #0
 800760c:	f000 f898 	bl	8007740 <_lseek_r>
 8007610:	89a3      	ldrh	r3, [r4, #12]
 8007612:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007616:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800761a:	81a3      	strh	r3, [r4, #12]
 800761c:	4632      	mov	r2, r6
 800761e:	463b      	mov	r3, r7
 8007620:	4628      	mov	r0, r5
 8007622:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007626:	f000 b817 	b.w	8007658 <_write_r>

0800762a <__sseek>:
 800762a:	b510      	push	{r4, lr}
 800762c:	460c      	mov	r4, r1
 800762e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007632:	f000 f885 	bl	8007740 <_lseek_r>
 8007636:	1c43      	adds	r3, r0, #1
 8007638:	89a3      	ldrh	r3, [r4, #12]
 800763a:	bf15      	itete	ne
 800763c:	6560      	strne	r0, [r4, #84]	; 0x54
 800763e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007642:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007646:	81a3      	strheq	r3, [r4, #12]
 8007648:	bf18      	it	ne
 800764a:	81a3      	strhne	r3, [r4, #12]
 800764c:	bd10      	pop	{r4, pc}

0800764e <__sclose>:
 800764e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007652:	f000 b831 	b.w	80076b8 <_close_r>
	...

08007658 <_write_r>:
 8007658:	b538      	push	{r3, r4, r5, lr}
 800765a:	4d07      	ldr	r5, [pc, #28]	; (8007678 <_write_r+0x20>)
 800765c:	4604      	mov	r4, r0
 800765e:	4608      	mov	r0, r1
 8007660:	4611      	mov	r1, r2
 8007662:	2200      	movs	r2, #0
 8007664:	602a      	str	r2, [r5, #0]
 8007666:	461a      	mov	r2, r3
 8007668:	f7f9 fe7c 	bl	8001364 <_write>
 800766c:	1c43      	adds	r3, r0, #1
 800766e:	d102      	bne.n	8007676 <_write_r+0x1e>
 8007670:	682b      	ldr	r3, [r5, #0]
 8007672:	b103      	cbz	r3, 8007676 <_write_r+0x1e>
 8007674:	6023      	str	r3, [r4, #0]
 8007676:	bd38      	pop	{r3, r4, r5, pc}
 8007678:	20000a20 	.word	0x20000a20

0800767c <__assert_func>:
 800767c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800767e:	4614      	mov	r4, r2
 8007680:	461a      	mov	r2, r3
 8007682:	4b09      	ldr	r3, [pc, #36]	; (80076a8 <__assert_func+0x2c>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	4605      	mov	r5, r0
 8007688:	68d8      	ldr	r0, [r3, #12]
 800768a:	b14c      	cbz	r4, 80076a0 <__assert_func+0x24>
 800768c:	4b07      	ldr	r3, [pc, #28]	; (80076ac <__assert_func+0x30>)
 800768e:	9100      	str	r1, [sp, #0]
 8007690:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007694:	4906      	ldr	r1, [pc, #24]	; (80076b0 <__assert_func+0x34>)
 8007696:	462b      	mov	r3, r5
 8007698:	f000 f81e 	bl	80076d8 <fiprintf>
 800769c:	f000 f89f 	bl	80077de <abort>
 80076a0:	4b04      	ldr	r3, [pc, #16]	; (80076b4 <__assert_func+0x38>)
 80076a2:	461c      	mov	r4, r3
 80076a4:	e7f3      	b.n	800768e <__assert_func+0x12>
 80076a6:	bf00      	nop
 80076a8:	2000000c 	.word	0x2000000c
 80076ac:	08007b6d 	.word	0x08007b6d
 80076b0:	08007b7a 	.word	0x08007b7a
 80076b4:	08007ba8 	.word	0x08007ba8

080076b8 <_close_r>:
 80076b8:	b538      	push	{r3, r4, r5, lr}
 80076ba:	4d06      	ldr	r5, [pc, #24]	; (80076d4 <_close_r+0x1c>)
 80076bc:	2300      	movs	r3, #0
 80076be:	4604      	mov	r4, r0
 80076c0:	4608      	mov	r0, r1
 80076c2:	602b      	str	r3, [r5, #0]
 80076c4:	f7fa f8ef 	bl	80018a6 <_close>
 80076c8:	1c43      	adds	r3, r0, #1
 80076ca:	d102      	bne.n	80076d2 <_close_r+0x1a>
 80076cc:	682b      	ldr	r3, [r5, #0]
 80076ce:	b103      	cbz	r3, 80076d2 <_close_r+0x1a>
 80076d0:	6023      	str	r3, [r4, #0]
 80076d2:	bd38      	pop	{r3, r4, r5, pc}
 80076d4:	20000a20 	.word	0x20000a20

080076d8 <fiprintf>:
 80076d8:	b40e      	push	{r1, r2, r3}
 80076da:	b503      	push	{r0, r1, lr}
 80076dc:	4601      	mov	r1, r0
 80076de:	ab03      	add	r3, sp, #12
 80076e0:	4805      	ldr	r0, [pc, #20]	; (80076f8 <fiprintf+0x20>)
 80076e2:	f853 2b04 	ldr.w	r2, [r3], #4
 80076e6:	6800      	ldr	r0, [r0, #0]
 80076e8:	9301      	str	r3, [sp, #4]
 80076ea:	f7ff fde9 	bl	80072c0 <_vfiprintf_r>
 80076ee:	b002      	add	sp, #8
 80076f0:	f85d eb04 	ldr.w	lr, [sp], #4
 80076f4:	b003      	add	sp, #12
 80076f6:	4770      	bx	lr
 80076f8:	2000000c 	.word	0x2000000c

080076fc <_fstat_r>:
 80076fc:	b538      	push	{r3, r4, r5, lr}
 80076fe:	4d07      	ldr	r5, [pc, #28]	; (800771c <_fstat_r+0x20>)
 8007700:	2300      	movs	r3, #0
 8007702:	4604      	mov	r4, r0
 8007704:	4608      	mov	r0, r1
 8007706:	4611      	mov	r1, r2
 8007708:	602b      	str	r3, [r5, #0]
 800770a:	f7fa f8d8 	bl	80018be <_fstat>
 800770e:	1c43      	adds	r3, r0, #1
 8007710:	d102      	bne.n	8007718 <_fstat_r+0x1c>
 8007712:	682b      	ldr	r3, [r5, #0]
 8007714:	b103      	cbz	r3, 8007718 <_fstat_r+0x1c>
 8007716:	6023      	str	r3, [r4, #0]
 8007718:	bd38      	pop	{r3, r4, r5, pc}
 800771a:	bf00      	nop
 800771c:	20000a20 	.word	0x20000a20

08007720 <_isatty_r>:
 8007720:	b538      	push	{r3, r4, r5, lr}
 8007722:	4d06      	ldr	r5, [pc, #24]	; (800773c <_isatty_r+0x1c>)
 8007724:	2300      	movs	r3, #0
 8007726:	4604      	mov	r4, r0
 8007728:	4608      	mov	r0, r1
 800772a:	602b      	str	r3, [r5, #0]
 800772c:	f7fa f8d7 	bl	80018de <_isatty>
 8007730:	1c43      	adds	r3, r0, #1
 8007732:	d102      	bne.n	800773a <_isatty_r+0x1a>
 8007734:	682b      	ldr	r3, [r5, #0]
 8007736:	b103      	cbz	r3, 800773a <_isatty_r+0x1a>
 8007738:	6023      	str	r3, [r4, #0]
 800773a:	bd38      	pop	{r3, r4, r5, pc}
 800773c:	20000a20 	.word	0x20000a20

08007740 <_lseek_r>:
 8007740:	b538      	push	{r3, r4, r5, lr}
 8007742:	4d07      	ldr	r5, [pc, #28]	; (8007760 <_lseek_r+0x20>)
 8007744:	4604      	mov	r4, r0
 8007746:	4608      	mov	r0, r1
 8007748:	4611      	mov	r1, r2
 800774a:	2200      	movs	r2, #0
 800774c:	602a      	str	r2, [r5, #0]
 800774e:	461a      	mov	r2, r3
 8007750:	f7fa f8d0 	bl	80018f4 <_lseek>
 8007754:	1c43      	adds	r3, r0, #1
 8007756:	d102      	bne.n	800775e <_lseek_r+0x1e>
 8007758:	682b      	ldr	r3, [r5, #0]
 800775a:	b103      	cbz	r3, 800775e <_lseek_r+0x1e>
 800775c:	6023      	str	r3, [r4, #0]
 800775e:	bd38      	pop	{r3, r4, r5, pc}
 8007760:	20000a20 	.word	0x20000a20

08007764 <__ascii_mbtowc>:
 8007764:	b082      	sub	sp, #8
 8007766:	b901      	cbnz	r1, 800776a <__ascii_mbtowc+0x6>
 8007768:	a901      	add	r1, sp, #4
 800776a:	b142      	cbz	r2, 800777e <__ascii_mbtowc+0x1a>
 800776c:	b14b      	cbz	r3, 8007782 <__ascii_mbtowc+0x1e>
 800776e:	7813      	ldrb	r3, [r2, #0]
 8007770:	600b      	str	r3, [r1, #0]
 8007772:	7812      	ldrb	r2, [r2, #0]
 8007774:	1e10      	subs	r0, r2, #0
 8007776:	bf18      	it	ne
 8007778:	2001      	movne	r0, #1
 800777a:	b002      	add	sp, #8
 800777c:	4770      	bx	lr
 800777e:	4610      	mov	r0, r2
 8007780:	e7fb      	b.n	800777a <__ascii_mbtowc+0x16>
 8007782:	f06f 0001 	mvn.w	r0, #1
 8007786:	e7f8      	b.n	800777a <__ascii_mbtowc+0x16>

08007788 <__malloc_lock>:
 8007788:	4801      	ldr	r0, [pc, #4]	; (8007790 <__malloc_lock+0x8>)
 800778a:	f7ff b878 	b.w	800687e <__retarget_lock_acquire_recursive>
 800778e:	bf00      	nop
 8007790:	20000a14 	.word	0x20000a14

08007794 <__malloc_unlock>:
 8007794:	4801      	ldr	r0, [pc, #4]	; (800779c <__malloc_unlock+0x8>)
 8007796:	f7ff b873 	b.w	8006880 <__retarget_lock_release_recursive>
 800779a:	bf00      	nop
 800779c:	20000a14 	.word	0x20000a14

080077a0 <_read_r>:
 80077a0:	b538      	push	{r3, r4, r5, lr}
 80077a2:	4d07      	ldr	r5, [pc, #28]	; (80077c0 <_read_r+0x20>)
 80077a4:	4604      	mov	r4, r0
 80077a6:	4608      	mov	r0, r1
 80077a8:	4611      	mov	r1, r2
 80077aa:	2200      	movs	r2, #0
 80077ac:	602a      	str	r2, [r5, #0]
 80077ae:	461a      	mov	r2, r3
 80077b0:	f7fa f85c 	bl	800186c <_read>
 80077b4:	1c43      	adds	r3, r0, #1
 80077b6:	d102      	bne.n	80077be <_read_r+0x1e>
 80077b8:	682b      	ldr	r3, [r5, #0]
 80077ba:	b103      	cbz	r3, 80077be <_read_r+0x1e>
 80077bc:	6023      	str	r3, [r4, #0]
 80077be:	bd38      	pop	{r3, r4, r5, pc}
 80077c0:	20000a20 	.word	0x20000a20

080077c4 <__ascii_wctomb>:
 80077c4:	b149      	cbz	r1, 80077da <__ascii_wctomb+0x16>
 80077c6:	2aff      	cmp	r2, #255	; 0xff
 80077c8:	bf85      	ittet	hi
 80077ca:	238a      	movhi	r3, #138	; 0x8a
 80077cc:	6003      	strhi	r3, [r0, #0]
 80077ce:	700a      	strbls	r2, [r1, #0]
 80077d0:	f04f 30ff 	movhi.w	r0, #4294967295
 80077d4:	bf98      	it	ls
 80077d6:	2001      	movls	r0, #1
 80077d8:	4770      	bx	lr
 80077da:	4608      	mov	r0, r1
 80077dc:	4770      	bx	lr

080077de <abort>:
 80077de:	b508      	push	{r3, lr}
 80077e0:	2006      	movs	r0, #6
 80077e2:	f000 f82b 	bl	800783c <raise>
 80077e6:	2001      	movs	r0, #1
 80077e8:	f7fa f836 	bl	8001858 <_exit>

080077ec <_raise_r>:
 80077ec:	291f      	cmp	r1, #31
 80077ee:	b538      	push	{r3, r4, r5, lr}
 80077f0:	4604      	mov	r4, r0
 80077f2:	460d      	mov	r5, r1
 80077f4:	d904      	bls.n	8007800 <_raise_r+0x14>
 80077f6:	2316      	movs	r3, #22
 80077f8:	6003      	str	r3, [r0, #0]
 80077fa:	f04f 30ff 	mov.w	r0, #4294967295
 80077fe:	bd38      	pop	{r3, r4, r5, pc}
 8007800:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007802:	b112      	cbz	r2, 800780a <_raise_r+0x1e>
 8007804:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007808:	b94b      	cbnz	r3, 800781e <_raise_r+0x32>
 800780a:	4620      	mov	r0, r4
 800780c:	f000 f830 	bl	8007870 <_getpid_r>
 8007810:	462a      	mov	r2, r5
 8007812:	4601      	mov	r1, r0
 8007814:	4620      	mov	r0, r4
 8007816:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800781a:	f000 b817 	b.w	800784c <_kill_r>
 800781e:	2b01      	cmp	r3, #1
 8007820:	d00a      	beq.n	8007838 <_raise_r+0x4c>
 8007822:	1c59      	adds	r1, r3, #1
 8007824:	d103      	bne.n	800782e <_raise_r+0x42>
 8007826:	2316      	movs	r3, #22
 8007828:	6003      	str	r3, [r0, #0]
 800782a:	2001      	movs	r0, #1
 800782c:	e7e7      	b.n	80077fe <_raise_r+0x12>
 800782e:	2400      	movs	r4, #0
 8007830:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007834:	4628      	mov	r0, r5
 8007836:	4798      	blx	r3
 8007838:	2000      	movs	r0, #0
 800783a:	e7e0      	b.n	80077fe <_raise_r+0x12>

0800783c <raise>:
 800783c:	4b02      	ldr	r3, [pc, #8]	; (8007848 <raise+0xc>)
 800783e:	4601      	mov	r1, r0
 8007840:	6818      	ldr	r0, [r3, #0]
 8007842:	f7ff bfd3 	b.w	80077ec <_raise_r>
 8007846:	bf00      	nop
 8007848:	2000000c 	.word	0x2000000c

0800784c <_kill_r>:
 800784c:	b538      	push	{r3, r4, r5, lr}
 800784e:	4d07      	ldr	r5, [pc, #28]	; (800786c <_kill_r+0x20>)
 8007850:	2300      	movs	r3, #0
 8007852:	4604      	mov	r4, r0
 8007854:	4608      	mov	r0, r1
 8007856:	4611      	mov	r1, r2
 8007858:	602b      	str	r3, [r5, #0]
 800785a:	f7f9 ffed 	bl	8001838 <_kill>
 800785e:	1c43      	adds	r3, r0, #1
 8007860:	d102      	bne.n	8007868 <_kill_r+0x1c>
 8007862:	682b      	ldr	r3, [r5, #0]
 8007864:	b103      	cbz	r3, 8007868 <_kill_r+0x1c>
 8007866:	6023      	str	r3, [r4, #0]
 8007868:	bd38      	pop	{r3, r4, r5, pc}
 800786a:	bf00      	nop
 800786c:	20000a20 	.word	0x20000a20

08007870 <_getpid_r>:
 8007870:	f7f9 bfda 	b.w	8001828 <_getpid>

08007874 <_init>:
 8007874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007876:	bf00      	nop
 8007878:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800787a:	bc08      	pop	{r3}
 800787c:	469e      	mov	lr, r3
 800787e:	4770      	bx	lr

08007880 <_fini>:
 8007880:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007882:	bf00      	nop
 8007884:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007886:	bc08      	pop	{r3}
 8007888:	469e      	mov	lr, r3
 800788a:	4770      	bx	lr
