Release 14.3 - xst P.40xd (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: UART.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "UART.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "UART"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : UART
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\X9\v\UART_TEST\UART\UART.vhd" into library work
Parsing entity <UART>.
Parsing architecture <Behavioral> of entity <uart>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <UART> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <UART>.
    Related source file is "D:\X9\v\UART_TEST\UART\UART.vhd".
    Found 1-bit register for signal <txd>.
    Found 16-bit register for signal <div_reg>.
    Found 3-bit register for signal <div8_rec_reg>.
    Found 3-bit register for signal <div8_tras_reg>.
    Found 3-bit register for signal <send_state>.
    Found 8-bit register for signal <txd_buf>.
    Found 8-bit register for signal <rxd_buf>.
    Found 4-bit register for signal <state_tras>.
    Found 4-bit register for signal <state_rec>.
    Found 20-bit register for signal <cnt_delay>.
    Found 1-bit register for signal <start_delaycnt>.
    Found 1-bit register for signal <key_entry1>.
    Found 1-bit register for signal <clkbaud8x>.
    Found 1-bit register for signal <key_entry2>.
    Found 1-bit register for signal <trasstart>.
    Found 1-bit register for signal <rxd_reg1>.
    Found 1-bit register for signal <rxd_reg2>.
    Found 1-bit register for signal <recstart>.
    Found 1-bit register for signal <recstart_tmp>.
    Found 20-bit adder for signal <cnt_delay[19]_GND_5_o_add_2_OUT> created at line 88.
    Found 16-bit adder for signal <div_reg[15]_GND_5_o_add_9_OUT> created at line 128.
    Found 3-bit adder for signal <div8_rec_reg[2]_GND_5_o_add_13_OUT> created at line 151.
    Found 3-bit adder for signal <div8_tras_reg[2]_GND_5_o_add_16_OUT> created at line 163.
    Found 3-bit adder for signal <send_state[2]_GND_5_o_add_37_OUT> created at line 275.
    Found 4-bit adder for signal <state_tras[3]_GND_5_o_add_42_OUT> created at line 297.
    Found 4-bit adder for signal <state_rec[3]_GND_5_o_add_61_OUT> created at line 334.
    Found 8x8-bit Read Only RAM for signal <send_state[2]_GND_5_o_wide_mux_38_OUT>
    Found 4-bit 14-to-1 multiplexer for signal <state_tras[3]_state_tras[3]_wide_mux_46_OUT> created at line 203.
    Found 3-bit comparator greater for signal <send_state[2]_PWR_5_o_LessThan_24_o> created at line 208
    Found 4-bit comparator lessequal for signal <n0104> created at line 330
    Found 4-bit comparator lessequal for signal <n0106> created at line 330
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  79 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  38 Multiplexer(s).
Unit <UART> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 7
 16-bit adder                                          : 1
 20-bit adder                                          : 1
 3-bit adder                                           : 3
 4-bit adder                                           : 2
# Registers                                            : 19
 1-bit register                                        : 10
 16-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 2
 8-bit register                                        : 2
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 38
 1-bit 2-to-1 multiplexer                              : 15
 16-bit 2-to-1 multiplexer                             : 1
 20-bit 2-to-1 multiplexer                             : 1
 4-bit 14-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <UART>.
The following registers are absorbed into counter <div_reg>: 1 register on signal <div_reg>.
The following registers are absorbed into counter <cnt_delay>: 1 register on signal <cnt_delay>.
The following registers are absorbed into counter <div8_rec_reg>: 1 register on signal <div8_rec_reg>.
The following registers are absorbed into counter <div8_tras_reg>: 1 register on signal <div8_tras_reg>.
The following registers are absorbed into counter <send_state>: 1 register on signal <send_state>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_send_state[2]_GND_5_o_wide_mux_38_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <send_state>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <UART> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 2
 4-bit adder                                           : 2
# Counters                                             : 5
 16-bit up counter                                     : 1
 20-bit up counter                                     : 1
 3-bit up counter                                      : 3
# Registers                                            : 34
 Flip-Flops                                            : 34
# Comparators                                          : 3
 3-bit comparator greater                              : 1
 4-bit comparator lessequal                            : 2
# Multiplexers                                         : 36
 1-bit 2-to-1 multiplexer                              : 15
 4-bit 14-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 16
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <UART> ...
WARNING:Xst:1710 - FF/Latch <txd_buf_7> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <div_reg_9> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_10> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_11> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_12> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_13> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_14> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <div_reg_15> (without init value) has a constant value of 0 in block <UART>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block UART, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : UART.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 222
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 27
#      LUT2                        : 14
#      LUT3                        : 12
#      LUT4                        : 18
#      LUT5                        : 21
#      LUT6                        : 57
#      MUXCY                       : 27
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 71
#      FDC                         : 12
#      FDCE                        : 58
#      FDPE                        : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 3
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              71  out of  11440     0%  
 Number of Slice LUTs:                  158  out of   5720     2%  
    Number used as Logic:               158  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    164
   Number with an unused Flip Flop:      93  out of    164    56%  
   Number with an unused LUT:             6  out of    164     3%  
   Number of fully used LUT-FF pairs:    65  out of    164    39%  
   Number of unique control sets:        16

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    102    20%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 32    |
clkbaud8x                          | BUFG                   | 39    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.858ns (Maximum Frequency: 205.846MHz)
   Minimum input arrival time before clock: 4.960ns
   Maximum output required time after clock: 8.242ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.598ns (frequency: 217.486MHz)
  Total number of paths / destination ports: 815 / 54
-------------------------------------------------------------------------
Delay:               4.598ns (Levels of Logic = 3)
  Source:            cnt_delay_18 (FF)
  Destination:       start_delaycnt (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_delay_18 to start_delaycnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.525   1.221  cnt_delay_18 (cnt_delay_18)
     LUT6:I0->O           22   0.254   1.334  _n0371_inv111 (_n0371_inv11)
     LUT5:I4->O            1   0.254   0.682  start_delaycnt_dpot (start_delaycnt_dpot)
     LUT5:I4->O            1   0.254   0.000  start_delaycnt_dpot1 (start_delaycnt_dpot1)
     FDCE:D                    0.074          start_delaycnt
    ----------------------------------------
    Total                      4.598ns (1.361ns logic, 3.237ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkbaud8x'
  Clock period: 4.858ns (frequency: 205.846MHz)
  Total number of paths / destination ports: 528 / 75
-------------------------------------------------------------------------
Delay:               4.858ns (Levels of Logic = 4)
  Source:            div8_tras_reg_2 (FF)
  Destination:       state_tras_0 (FF)
  Source Clock:      clkbaud8x rising
  Destination Clock: clkbaud8x rising

  Data Path: div8_tras_reg_2 to state_tras_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.525   1.326  div8_tras_reg_2 (div8_tras_reg_2)
     LUT3:I0->O           12   0.235   1.069  clkbaud_tras<2>1 (clkbaud_tras)
     LUT6:I5->O            1   0.254   0.958  Mmux_GND_5_o_state_tras[3]_mux_26_OUT11 (GND_5_o_state_tras[3]_mux_26_OUT<0>)
     LUT6:I2->O            1   0.254   0.000  state_tras<3>4_F (N52)
     MUXF7:I0->O           1   0.163   0.000  state_tras<3>4 (state_tras[3]_state_tras[3]_wide_mux_46_OUT<0>)
     FDCE:D                    0.074          state_tras_0
    ----------------------------------------
    Total                      4.858ns (1.505ns logic, 3.353ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.960ns (Levels of Logic = 4)
  Source:            key_input (PAD)
  Destination:       start_delaycnt (FF)
  Destination Clock: clk rising

  Data Path: key_input to start_delaycnt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.156  key_input_IBUF (key_input_IBUF)
     LUT5:I0->O            1   0.254   0.958  _n0371_inv_SW0 (N2)
     LUT5:I1->O            1   0.254   0.682  start_delaycnt_dpot (start_delaycnt_dpot)
     LUT5:I4->O            1   0.254   0.000  start_delaycnt_dpot1 (start_delaycnt_dpot1)
     FDCE:D                    0.074          start_delaycnt
    ----------------------------------------
    Total                      4.960ns (2.164ns logic, 2.796ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkbaud8x'
  Total number of paths / destination ports: 40 / 40
-------------------------------------------------------------------------
Offset:              4.706ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       rxd_reg1 (FF)
  Destination Clock: clkbaud8x rising

  Data Path: rst to rxd_reg1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  rst_IBUF (rst_IBUF)
     INV:I->O             71   0.255   1.983  rst_inv1_INV_0 (rst_inv)
     FDCE:CLR                  0.459          state_rec_0
    ----------------------------------------
    Total                      4.706ns (2.042ns logic, 2.664ns route)
                                       (43.4% logic, 56.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkbaud8x'
  Total number of paths / destination ports: 141 / 8
-------------------------------------------------------------------------
Offset:              8.242ns (Levels of Logic = 4)
  Source:            rxd_buf_3 (FF)
  Destination:       seg_data<3> (PAD)
  Source Clock:      clkbaud8x rising

  Data Path: rxd_buf_3 to seg_data<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.525   1.271  rxd_buf_3 (rxd_buf_3)
     LUT5:I0->O            7   0.254   1.365  out21 (out2)
     LUT6:I0->O            2   0.254   0.726  out (n0145)
     LUT4:I3->O            1   0.254   0.681  seg_data<7> (seg_data_1_OBUF)
     OBUF:I->O                 2.912          seg_data_1_OBUF (seg_data<1>)
    ----------------------------------------
    Total                      8.242ns (4.199ns logic, 4.043ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.598|         |         |         |
clkbaud8x      |    2.390|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkbaud8x
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.424|         |         |         |
clkbaud8x      |    4.858|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.11 secs
 
--> 

Total memory usage is 215988 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

