`begin_keywords "1800-2017"
`line 1 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 1
 
 
 

`line 5 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
 

`line 7 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
module prim_subreg #(
  parameter int            DW       = 32  ,
  parameter                SWACCESS = "RW",   
  parameter logic [DW-1:0] RESVAL   = '0      
) (
  input clk_i,
  input rst_ni,

`line 15 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
   
   
  input          we,
  input [DW-1:0] wd,

`line 20 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
   
  input          de,
  input [DW-1:0] d,

`line 24 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
   
  output logic          qe,
  output logic [DW-1:0] q,
  output logic [DW-1:0] qs
);

`line 30 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
  logic          wr_en;
  logic [DW-1:0] wr_data;

`line 33 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
  prim_subreg_arb #(
    .DW       ( DW       ),
    .SWACCESS ( SWACCESS )
  ) wr_en_data_arb (
    .we,
    .wd,
    .de,
    .d,
    .q,
    .wr_en,
    .wr_data
  );

`line 46 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      qe <= 1'b0;
    end else begin
      qe <= we;
    end
  end

`line 54 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      q <= RESVAL;
    end else if (wr_en) begin
      q <= wr_data;
    end
  end

`line 62 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
  assign qs = q;

`line 64 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 0
endmodule

`line 66 "/repo/hw/system/snitch_cluster/.bender/git/checkouts/register_interface-a4fa2c01efc23843/vendor/lowrisc_opentitan/src/prim_subreg.sv" 2
