(S (PP (IN In) (NP (DT this) (NN paper))) (, ,) (NP (NP (DT a) (ADJP (JJ scalable)) (NML (JJ neural) (NN network) (NN hardware)) (NN architecture)) (PP (IN for) (NP (NN image) (NN segmentation)))) (VP (VBZ is) (VP (VBN proposed))) (. .))
(S (PP (IN By) (S (VP (VBG sharing) (NP (DT the) (JJ same) (NN computing) (NNS resources))))) (, ,) (NP (NP (DT both) (NN convolution)) (CC and) (NP (NN deconvolution) (NNS operations))) (VP (VBP are) (VP (VBN handled) (PP (IN by) (NP (DT the) (JJ same) (NN process) (NN element) (NN array))))) (. .))
(S (PP (IN In) (NP (NN addition))) (, ,) (NP (NP (NN access)) (PP (IN to) (NP (NML (UCP (NML (IN on) (HYPH -) (NN chip)) (CC and) (ADJP (IN off))) (HYPH -) (NN chip)) (NNS memories)))) (VP (VBZ is) (VP (VBN optimized) (S (VP (TO to) (VP (VB alleviate) (NP (NP (DT the) (NN burden)) (VP (VBN introduced) (PP (IN by) (NP (JJ partial) (NN sum)))))))))) (. .))
(S (PP (IN As) (NP (DT an) (NN example))) (, ,) (NP (NNP SegNet) (HYPH -) (NNP Basic)) (VP (VBZ has) (VP (VBN been) (VP (VBN implemented) (S (VP (VBG using) (NP (NP (DT the) (VBN proposed) (VBN unified) (NN architecture)) (PP (IN by) (S (VP (VBG targeting) (PP (IN on) (NP (NP (NNP Xilinx) (NNP ZC706) (NNP FPGA)) (, ,) (SBAR (WHNP (WDT which)) (S (VP (VBZ achieves) (NP (NP (NP (DT the) (NN performance)) (PP (IN of) (NP (CD 151.5) (NNS GOPS)))) (CC and) (NP (NP (CD 94.3) (NNS GOPS)) (PP (IN for) (NP (NN convolution) (CC and) (NN deconvolution))))) (ADVP (RB respectively)))))))))))))))) (. .))
(S (NP (DT This) (VBN unified) (NML (NN convolution) (HYPH /) (NN deconvolution)) (NN design)) (VP (VBZ is) (ADJP (JJ applicable) (PP (IN to) (NP (NP (JJ other) (NNS CNNs)) (PP (IN with) (NP (NN deconvolution))))))) (. .))
