Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/geofence.v" Line 1. Module geofence doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt_inst.v" Line 1. Module DW_sqrt_inst(radicand_width=32) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Projects/IC_Contest/109_IC_Contest_Preround/Verilog/Geofence_Version2/Geofence.srcs/sources_1/imports/2021_grad_cell/DW_sqrt.v" Line 29. Module DW_sqrt(width=32) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.DW_sqrt(width=32)
Compiling module xil_defaultlib.DW_sqrt_inst(radicand_width=32)
Compiling module xil_defaultlib.geofence
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
