fuSetSignal {test_bench/inst_tmicro/clock}
fuSetSignal {test_bench/inst_tmicro/reset}
fuSetSignal {test_bench/inst_tmicro/io_eDM_chip_select_p1_out}
fuSetSignal {test_bench/inst_tmicro/io_eDM_chip_select_p2_out}
fuSetSignal {test_bench/inst_tmicro/io_eDM_write_enable_p1_out}
fuSetSignal {test_bench/inst_tmicro/io_eDM_write_enable_p2_out}
fuSetSignal {test_bench/inst_tmicro/inst_core_mem_DM/inst_io_eDM/io_eDM_chip_select_p1_out}
fuSetSignal {test_bench/inst_tmicro/inst_core_mem_DM/inst_io_eDM/io_eDM_chip_select_p2_out}
fuSetSignal {test_bench/inst_tmicro/inst_core_mem_DM/inst_io_eDM/io_eDM_write_enable_p1_out}
fuSetSignal {test_bench/inst_tmicro/inst_core_mem_DM/inst_io_eDM/io_eDM_write_enable_p2_out}
fuSetSignal {test_bench/inst_tmicro/edmvg_st_out}
fuSetSignal {test_bench/inst_tmicro/edmvg_ld_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_0/inst_vector_lane_0_decoder/vector_lane_0_decoder_E4_enabling_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_1/inst_vector_lane_1_decoder/vector_lane_1_decoder_E4_enabling_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_2/inst_vector_lane_2_decoder/vector_lane_2_decoder_E4_enabling_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_3/inst_vector_lane_3_decoder/vector_lane_3_decoder_E4_enabling_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_0/inst_vector_lane_0_decoder/vector_lane_0_decoder_E6_enabling_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_1/inst_vector_lane_1_decoder/vector_lane_1_decoder_E6_enabling_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_2/inst_vector_lane_2_decoder/vector_lane_2_decoder_E6_enabling_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_3/inst_vector_lane_3_decoder/vector_lane_3_decoder_E6_enabling_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_0/inst_vector_lane_0_pipes/inst_pipe_vlane0_e3_vgrd_pipe/vlane0_e3_vgrd_pipe_r_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_1/inst_vector_lane_1_pipes/inst_pipe_vlane1_e3_vgrd_pipe/vlane1_e3_vgrd_pipe_r_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_2/inst_vector_lane_2_pipes/inst_pipe_vlane2_e3_vgrd_pipe/vlane2_e3_vgrd_pipe_r_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_3/inst_vector_lane_3_pipes/inst_pipe_vlane3_e3_vgrd_pipe/vlane3_e3_vgrd_pipe_r_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_0/inst_vector_lane_0_pipes/inst_pipe_vlane0_e5_vgrd_pipe/vlane0_e5_vgrd_pipe_r_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_1/inst_vector_lane_1_pipes/inst_pipe_vlane1_e5_vgrd_pipe/vlane1_e5_vgrd_pipe_r_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_2/inst_vector_lane_2_pipes/inst_pipe_vlane2_e5_vgrd_pipe/vlane2_e5_vgrd_pipe_r_out}
fuSetSignal {test_bench/inst_tmicro/inst_vector_lane_3/inst_vector_lane_3_pipes/inst_pipe_vlane3_e5_vgrd_pipe/vlane3_e5_vgrd_pipe_r_out}