
---------- Begin Simulation Statistics ----------
simSeconds                                   0.025542                       # Number of seconds simulated (Second)
simTicks                                  25542344500                       # Number of ticks simulated (Tick)
finalTick                                 25542344500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1234.65                       # Real time elapsed on the host (Second)
hostTickRate                                 20687966                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1352660                       # Number of bytes of host memory used (Byte)
simInsts                                    176192790                       # Number of instructions simulated (Count)
simOps                                      309511030                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   142707                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     250688                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       102169379                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       46404204                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1423                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      46325468                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  1952                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined              578546                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           770814                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                307                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          101782333                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.455143                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.321582                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 86157212     84.65%     84.65% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  4623890      4.54%     89.19% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  3911728      3.84%     93.03% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1624577      1.60%     94.63% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2333404      2.29%     96.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   819720      0.81%     97.73% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1007212      0.99%     98.72% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   907817      0.89%     99.61% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   396773      0.39%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            101782333                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  13436      1.74%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      1.74% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   117      0.02%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      1.75% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                   103      0.01%      1.76% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   64      0.01%      1.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      1.77% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  24      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      1.78% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           721198     93.14%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     94.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                  2088      0.27%     95.19% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 1446      0.19%     95.38% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead             7527      0.97%     96.35% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite           28281      3.65%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         6525      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23450502     50.62%     50.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          258      0.00%     50.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         2929      0.01%     50.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3569141      7.70%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          550      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2658      0.01%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        27169      0.06%     58.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           76      0.00%     58.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6361      0.01%     58.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4383      0.01%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1837      0.00%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     58.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      6573234     14.19%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           24      0.00%     72.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3016126      6.51%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           16      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     79.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult       505408      1.09%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead       189187      0.41%     80.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite       130249      0.28%     80.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      7644178     16.50%     97.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      1194657      2.58%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      46325468                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.453418                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                             774286                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.016714                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               147336565                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               23397524                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       22713992                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 47872942                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                23586921                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        23512488                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   22778199                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    24315030                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         46293291                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      7827476                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    32177                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           9151362                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       4709807                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1323886                       # Number of stores executed (Count)
system.cpu0.numRate                          0.453103                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1897                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         387046                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   25077503                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     45827075                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              4.074145                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         4.074145                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.245450                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.245450                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  34480908                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 16204668                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   30577481                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  19309170                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   29495150                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12626844                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 19092625                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       7797922                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1329681                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads        67626                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        66288                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                4765156                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          4709530                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             9098                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1626544                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                1622866                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997739                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  19569                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          11034                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              6705                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            4329                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          892                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts         465772                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls           1116                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9311                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    101714696                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.450545                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.718970                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       93246136     91.67%     91.67% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        1501472      1.48%     93.15% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         697456      0.69%     93.84% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         771477      0.76%     94.59% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         546999      0.54%     95.13% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         298246      0.29%     95.43% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         132254      0.13%     95.56% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7          21738      0.02%     95.58% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4498918      4.42%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    101714696                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            25077503                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              45827075                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    9021274                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      7714428                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        588                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4672683                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  23455245                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   31124187                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 9237                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         2168      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     23129767     50.47%     50.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          236      0.00%     50.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2634      0.01%     50.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3565867      7.78%     58.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     58.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.26% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2080      0.00%     58.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        14469      0.03%     58.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           72      0.00%     58.30% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4652      0.01%     58.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3761      0.01%     58.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     58.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          932      0.00%     58.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     58.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.32% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      6567888     14.33%     72.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     72.65% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3008095      6.56%     79.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     79.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.22% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult       502725      1.10%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.31% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       130548      0.28%     80.60% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       112902      0.25%     80.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      7583880     16.55%     97.39% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      1193944      2.61%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     45827075                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4498918                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu00.data      5714042                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          5714042                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu00.data      5714042                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         5714042                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu00.data      3361192                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        3361192                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu00.data      3361192                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       3361192                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu00.data 183437574996                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 183437574996                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu00.data 183437574996                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 183437574996                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu00.data      9075234                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      9075234                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu00.data      9075234                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      9075234                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu00.data     0.370370                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.370370                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu00.data     0.370370                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.370370                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu00.data 54575.155182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 54575.155182                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu00.data 54575.155182                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 54575.155182                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      5202942                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         5706                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        84042                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           30                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     61.908831                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   190.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       159412                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           159412                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu00.data      2634901                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      2634901                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu00.data      2634901                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      2634901                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu00.data       726291                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       726291                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu00.data       726291                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       726291                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu00.data  57038281496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  57038281496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu00.data  57038281496                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  57038281496                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu00.data     0.080030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.080030                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu00.data     0.080030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.080030                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu00.data 78533.647665                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 78533.647665                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu00.data 78533.647665                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 78533.647665                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                724883                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu00.data          251                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          251                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu00.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu00.data      1080750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1080750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu00.data          294                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          294                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu00.data     0.146259                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.146259                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu00.data 25133.720930                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 25133.720930                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu00.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu00.data      2761000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2761000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu00.data     0.146259                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.146259                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu00.data 64209.302326                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 64209.302326                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu00.data          294                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          294                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu00.data          294                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          294                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu00.data      4558985                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        4558985                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu00.data      3209677                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      3209677                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu00.data 172375865750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 172375865750                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu00.data      7768662                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      7768662                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu00.data     0.413157                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.413157                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu00.data 53705.050617                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 53705.050617                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu00.data      2634891                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      2634891                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu00.data       574786                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       574786                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu00.data  46052849000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  46052849000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu00.data     0.073988                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.073988                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu00.data 80121.730522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 80121.730522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu00.data      1155057                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       1155057                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu00.data       151515                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       151515                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu00.data  11061709246                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  11061709246                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu00.data      1306572                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1306572                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu00.data     0.115964                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.115964                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu00.data 73007.354031                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 73007.354031                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu00.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu00.data       151505                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       151505                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu00.data  10985432496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  10985432496                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu00.data     0.115956                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.115956                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu00.data 72508.712557                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 72508.712557                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1021.620718                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             6440923                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            726226                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs              8.869034                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu00.data  1021.620718                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu00.data     0.997676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.997676                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          142                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          881                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          18877870                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         18877870                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 3087796                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             92412242                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  3994609                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2275063                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 12623                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1619277                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1363                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              46500940                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6568                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           3945980                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      25467774                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    4765156                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1649140                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     97809560                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                  27930                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1680                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        11064                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  3829002                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3390                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         101782333                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.457867                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.763574                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                94262195     92.61%     92.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  646898      0.64%     93.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  163068      0.16%     93.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1252826      1.23%     94.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  111214      0.11%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  222622      0.22%     94.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                   99307      0.10%     95.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  476196      0.47%     95.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 4548007      4.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           101782333                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.046640                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.249270                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu00.inst      3825545                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          3825545                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu00.inst      3825545                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         3825545                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu00.inst         3456                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3456                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu00.inst         3456                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3456                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu00.inst    214383998                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    214383998                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu00.inst    214383998                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    214383998                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu00.inst      3829001                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      3829001                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu00.inst      3829001                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      3829001                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu00.inst     0.000903                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000903                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu00.inst     0.000903                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000903                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu00.inst 62032.406829                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 62032.406829                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu00.inst 62032.406829                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 62032.406829                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1250                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     89.285714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2223                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2223                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu00.inst          719                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          719                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu00.inst          719                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          719                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu00.inst         2737                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2737                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu00.inst         2737                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2737                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu00.inst    174313999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    174313999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu00.inst    174313999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    174313999                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu00.inst     0.000715                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000715                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu00.inst     0.000715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000715                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu00.inst 63687.979174                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 63687.979174                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu00.inst 63687.979174                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 63687.979174                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2223                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu00.inst      3825545                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        3825545                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu00.inst         3456                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3456                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu00.inst    214383998                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    214383998                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu00.inst      3829001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      3829001                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu00.inst     0.000903                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000903                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu00.inst 62032.406829                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 62032.406829                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu00.inst          719                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          719                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu00.inst         2737                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2737                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu00.inst    174313999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    174313999                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu00.inst     0.000715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu00.inst 63687.979174                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 63687.979174                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          511.325216                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             3828281                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2736                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1399.225512                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu00.inst   511.325216                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu00.inst     0.998682                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.998682                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          115                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           70                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          327                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           7660738                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          7660738                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    12623                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  30002413                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 9308366                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              46405627                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1125                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 7797922                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1329681                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  635                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   727322                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 8572181                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           285                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2775                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         8009                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10784                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                46235439                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               46226480                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 33300104                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 54723011                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.452449                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.608521                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      12216                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                  83494                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  60                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                285                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                 22835                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  33                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 25331                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           7714428                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            92.552275                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          148.871751                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4202359     54.47%     54.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              257751      3.34%     57.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              451386      5.85%     63.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              274281      3.56%     67.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              141024      1.83%     69.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               77321      1.00%     70.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               48621      0.63%     70.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               37574      0.49%     71.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               21092      0.27%     71.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               17872      0.23%     71.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             16150      0.21%     71.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             16329      0.21%     72.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             15912      0.21%     72.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             15770      0.20%     72.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             15708      0.20%     72.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             67857      0.88%     73.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             65256      0.85%     74.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             13012      0.17%     74.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             11637      0.15%     74.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199              9947      0.13%     74.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              8856      0.11%     75.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             10209      0.13%     75.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              7660      0.10%     75.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             11540      0.15%     75.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             11717      0.15%     75.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            128058      1.66%     77.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            383657      4.97%     82.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            267682      3.47%     85.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            316960      4.11%     89.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            207441      2.69%     92.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows          583789      7.57%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             7714428                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                7781937                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1323914                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     9989                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2997                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                3830680                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1937                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 12623                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3720896                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               52638543                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8120                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  5108720                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             40293431                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              46464094                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              1657715                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               3054053                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                923150                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              35564110                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands           60190883                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  135892395                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                34717729                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 30596259                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             59174557                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 1016317                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    255                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 13638149                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       143468585                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       92653574                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                25077503                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  45827075                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2860                       # Number of system calls (Count)
system.cpu1.numCycles                        49746814                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       17771203                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     207                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      17812629                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   104                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined               18318                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            20860                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                 54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           49725722                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.358218                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.234660                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 44255757     89.00%     89.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  1538009      3.09%     92.09% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  1176775      2.37%     94.46% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   532370      1.07%     95.53% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   414786      0.83%     96.36% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   890189      1.79%     98.15% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   222493      0.45%     98.60% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   683831      1.38%     99.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                    11512      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             49725722                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   2197      3.23%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.01%      3.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      3.24% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            29400     43.23%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     46.47% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                   167      0.25%     46.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                   48      0.07%     46.79% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead             8334     12.25%     59.04% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite           27859     40.96%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass          211      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     12650902     71.02%     71.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           18      0.00%     71.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          235      0.00%     71.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       562595      3.16%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           41      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          119      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          104      0.00%     74.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     74.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       562500      3.16%     77.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       500000      2.81%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead       677433      3.80%     83.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite        63409      0.36%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      1607302      9.02%     93.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      1187651      6.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      17812629                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.358066                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                              68014                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.003818                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                74512572                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               12412133                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       12390944                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 10906526                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 5377602                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         5375839                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   12394375                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     5486057                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         17812267                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2284683                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      362                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3535703                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       1876460                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1251020                       # Number of stores executed (Count)
system.cpu1.numRate                          0.358058                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            133                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          21092                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1217067                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   10175527                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     17753025                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              4.888869                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         4.888869                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.204546                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.204546                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  17245177                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  7900240                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    6375989                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   4188125                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    9381844                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   6153862                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  7789721                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       2240333                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1251365                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads        63115                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        62750                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                1878362                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          1877303                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              258                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             1201357                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                1201232                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999896                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    214                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            342                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             304                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           32                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts          16627                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            153                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              201                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     49723391                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.357036                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.398601                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       45613776     91.74%     91.74% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        1033489      2.08%     93.81% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         284750      0.57%     94.39% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         312601      0.63%     95.01% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         400810      0.81%     95.82% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         697471      1.40%     97.22% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         124527      0.25%     97.47% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         673260      1.35%     98.83% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         582707      1.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     49723391                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            10175527                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              17753025                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3489028                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2238372                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1874888                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   5375428                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   14453234                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  124                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass           63      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     12638486     71.19%     71.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           18      0.00%     71.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          224      0.00%     71.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       562529      3.17%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       562500      3.17%     77.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       500000      2.82%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       675732      3.81%     84.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite        63076      0.36%     84.51% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      1562640      8.80%     93.31% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      1187580      6.69%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     17753025                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       582707                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu01.data      2031357                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          2031357                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu01.data      2031357                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         2031357                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu01.data      1459121                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        1459121                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu01.data      1459121                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       1459121                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu01.data  50590123499                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  50590123499                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu01.data  50590123499                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  50590123499                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu01.data      3490478                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3490478                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu01.data      3490478                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3490478                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu01.data     0.418029                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.418029                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu01.data     0.418029                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.418029                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu01.data 34671.643749                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 34671.643749                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu01.data 34671.643749                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 34671.643749                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs      5740936                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets         2752                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        86693                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     66.221448                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets   101.925926                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       156182                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           156182                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu01.data      1114922                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1114922                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu01.data      1114922                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1114922                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu01.data       344199                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       344199                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu01.data       344199                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       344199                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu01.data  27173349499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  27173349499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu01.data  27173349499                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  27173349499                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu01.data     0.098611                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.098611                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu01.data     0.098611                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.098611                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu01.data 78946.625350                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 78946.625350                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu01.data 78946.625350                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 78946.625350                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                343046                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu01.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu01.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu01.data      1614500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1614500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu01.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu01.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu01.data 38440.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 38440.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu01.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu01.data      3285250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      3285250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu01.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu01.data 78220.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 78220.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu01.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu01.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu01.data       929250                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         929250                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu01.data      1310617                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      1310617                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu01.data  39718023250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  39718023250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu01.data      2239867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2239867                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu01.data     0.585132                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.585132                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu01.data 30304.828375                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 30304.828375                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu01.data      1114922                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1114922                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu01.data       195695                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       195695                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu01.data  16375501250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  16375501250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu01.data     0.087369                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.087369                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu01.data 83678.690053                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 83678.690053                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu01.data      1102107                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       1102107                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu01.data       148504                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       148504                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu01.data  10872100249                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  10872100249                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu01.data      1250611                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1250611                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu01.data     0.118745                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118745                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu01.data 73210.824281                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 73210.824281                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu01.data       148504                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       148504                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu01.data  10797848249                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  10797848249                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu01.data     0.118745                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118745                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu01.data 72710.824281                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 72710.824281                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1008.029110                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             2375646                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            344214                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs              6.901654                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          304352000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu01.data  1008.029110                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu01.data     0.984403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.984403                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7325350                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7325350                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                  341696                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             46811434                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1851007                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               721356                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                   229                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1201000                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              17773320                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  313                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles            686142                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      10188905                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    1878362                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           1201484                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     49039226                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                    572                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                   677874                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                   93                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          49725722                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.357528                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.520134                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                46559058     93.63%     93.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  388792      0.78%     94.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  143966      0.29%     94.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  100569      0.20%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  730991      1.47%     96.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                   53784      0.11%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                   83295      0.17%     96.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  214872      0.43%     97.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1450395      2.92%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            49725722                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.037758                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.204815                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu01.inst       677715                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           677715                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu01.inst       677715                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          677715                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu01.inst          159                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            159                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu01.inst          159                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           159                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu01.inst     10810500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     10810500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu01.inst     10810500                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     10810500                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu01.inst       677874                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       677874                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu01.inst       677874                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       677874                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu01.inst     0.000235                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000235                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu01.inst     0.000235                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000235                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu01.inst 67990.566038                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 67990.566038                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu01.inst 67990.566038                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 67990.566038                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          130                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs            65                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu01.inst           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           25                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu01.inst           25                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           25                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu01.inst          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu01.inst          134                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          134                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu01.inst      9684000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      9684000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu01.inst      9684000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      9684000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu01.inst     0.000198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu01.inst     0.000198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu01.inst 72268.656716                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 72268.656716                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu01.inst 72268.656716                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 72268.656716                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     2                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu01.inst       677715                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         677715                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu01.inst          159                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          159                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu01.inst     10810500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     10810500                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu01.inst       677874                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       677874                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu01.inst     0.000235                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000235                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu01.inst 67990.566038                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 67990.566038                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu01.inst           25                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           25                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu01.inst          134                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          134                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu01.inst      9684000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      9684000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu01.inst     0.000198                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000198                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu01.inst 72268.656716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 72268.656716                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          126.436173                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              677849                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               134                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs           5058.574627                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          304333000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu01.inst   126.436173                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu01.inst     0.246946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.246946                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          132                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          132                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.257812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           1355882                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          1355882                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                      229                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                    140917                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 7425385                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              17771410                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 2240333                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1251365                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                   82                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1864                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 7413619                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          159                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 305                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                17766890                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               17766783                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 12796252                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 18450940                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.357144                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.693528                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        115                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                   1953                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  7                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                   709                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 27365                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2238372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            74.916291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          129.761861                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9                859903     38.42%     38.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               15172      0.68%     39.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              371122     16.58%     55.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              198218      8.86%     64.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              132166      5.90%     70.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               72279      3.23%     73.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               40501      1.81%     75.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               31873      1.42%     76.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               21431      0.96%     77.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               18397      0.82%     78.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             16962      0.76%     79.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             16620      0.74%     80.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             16617      0.74%     80.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             16761      0.75%     81.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             15674      0.70%     82.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             17101      0.76%     83.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             14885      0.66%     83.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             13132      0.59%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             11923      0.53%     84.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             10491      0.47%     85.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             10013      0.45%     85.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              9607      0.43%     86.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              9399      0.42%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239              9269      0.41%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249              8939      0.40%     87.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259              8829      0.39%     87.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             24003      1.07%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             14710      0.66%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             78076      3.49%     93.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             13575      0.61%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          140724      6.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1783                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2238372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2240032                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1251020                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3224                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 677880                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       27                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  12801374250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  12801374250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  12801374250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  12740970250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  12801374250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                   229                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  580105                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               10305262                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           625                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  2299632                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             36539869                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              17772480                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               133036                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               1199545                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  4144                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              36135929                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           29359287                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   57369646                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                17163549                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  6377237                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             29326228                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                   32930                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  3714767                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        66910050                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       35541828                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                10175527                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  17753025                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                       49682470                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                      17525779                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                     17552667                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                   78                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined              15293                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined           15580                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples          49668753                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             0.353395                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            1.226825                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                44271851     89.13%     89.13% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                 1506062      3.03%     92.17% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                 1194063      2.40%     94.57% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                  518591      1.04%     95.61% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                  397765      0.80%     96.42% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                  873029      1.76%     98.17% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                  218133      0.44%     98.61% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                  676369      1.36%     99.97% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   12890      0.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total            49668753                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  2147      3.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                    0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                    0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                  0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%      3.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd           29058     40.57%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     43.57% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                  164      0.23%     43.80% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                  33      0.05%     43.85% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead           12383     17.29%     61.14% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite          27834     38.86%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass          155      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu     12428250     70.81%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           18      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv          204      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd       562543      3.20%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     74.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd       562500      3.20%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult       500000      2.85%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       656985      3.74%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        63036      0.36%     84.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead      1591462      9.07%     93.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite      1187514      6.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total     17552667                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       0.353297                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                             71619                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.004080                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads               73968447                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites              12165866                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses      12147381                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                10877337                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                5375394                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses        5375089                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                  12150825                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                    5473306                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                        17552408                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                     2248410                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                     259                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                          3498936                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                      1836281                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                    1250526                       # Number of stores executed (Count)
system.cpu10.numRate                         0.353292                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                            83                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                         13717                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.quiesceCycles                    1282023                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu10.committedInsts                  10034552                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                    17510603                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             4.951140                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        4.951140                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.201974                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.201974                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                 16988668                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                 7757111                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                   6375036                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                  4187575                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                   9180197                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                  6032989                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                 7672493                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads      2219457                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores      1250796                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        63078                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores        62743                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups               1837944                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted         1836938                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect             189                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups            1181299                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBHits               1181227                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.999939                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                   203                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups           339                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses            303                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts         13639                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts             147                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples     49666919                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     0.352561                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     1.388243                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0      45581512     91.77%     91.77% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1       1043847      2.10%     93.88% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2        286773      0.58%     94.45% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3        321562      0.65%     95.10% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4        403474      0.81%     95.91% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5        674647      1.36%     97.27% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6        125374      0.25%     97.52% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7        648691      1.31%     98.83% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8        581039      1.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total     49666919                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted           10034552                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted             17510603                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                   3468222                       # Number of memory references committed (Count)
system.cpu10.commit.loads                     2217860                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                  1834772                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                  14230894                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu     12417115     70.91%     70.91% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           18      0.00%     70.91% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv          198      0.00%     70.91% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd       562510      3.21%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     74.13% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd       562500      3.21%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult       500000      2.86%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.19% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead       655342      3.74%     83.94% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        62854      0.36%     84.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead      1562518      8.92%     93.22% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite      1187508      6.78%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total     17510603                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples       581039                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.dcache.demandHits::cpu10.data      2033946                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.demandHits::total         2033946                       # number of demand (read+write) hits (Count)
system.cpu10.dcache.overallHits::cpu10.data      2033946                       # number of overall hits (Count)
system.cpu10.dcache.overallHits::total        2033946                       # number of overall hits (Count)
system.cpu10.dcache.demandMisses::cpu10.data      1435498                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.demandMisses::total       1435498                       # number of demand (read+write) misses (Count)
system.cpu10.dcache.overallMisses::cpu10.data      1435498                       # number of overall misses (Count)
system.cpu10.dcache.overallMisses::total      1435498                       # number of overall misses (Count)
system.cpu10.dcache.demandMissLatency::cpu10.data  44365213249                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.demandMissLatency::total  44365213249                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::cpu10.data  44365213249                       # number of overall miss ticks (Tick)
system.cpu10.dcache.overallMissLatency::total  44365213249                       # number of overall miss ticks (Tick)
system.cpu10.dcache.demandAccesses::cpu10.data      3469444                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.demandAccesses::total      3469444                       # number of demand (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::cpu10.data      3469444                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.overallAccesses::total      3469444                       # number of overall (read+write) accesses (Count)
system.cpu10.dcache.demandMissRate::cpu10.data     0.413754                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.demandMissRate::total     0.413754                       # miss rate for demand accesses (Ratio)
system.cpu10.dcache.overallMissRate::cpu10.data     0.413754                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.overallMissRate::total     0.413754                       # miss rate for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMissLatency::cpu10.data 30905.799415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.demandAvgMissLatency::total 30905.799415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::cpu10.data 30905.799415                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMissLatency::total 30905.799415                       # average overall miss latency ((Tick/Count))
system.cpu10.dcache.blockedCycles::no_mshrs      3659064                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCycles::no_targets         3245                       # number of cycles access was blocked (Cycle)
system.cpu10.dcache.blockedCauses::no_mshrs        72539                       # number of times access was blocked (Count)
system.cpu10.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu10.dcache.avgBlocked::no_mshrs    50.442714                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.avgBlocked::no_targets   120.185185                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu10.dcache.writebacks::total          156163                       # number of writebacks (Count)
system.cpu10.dcache.demandMshrHits::cpu10.data      1091378                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.demandMshrHits::total      1091378                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::cpu10.data      1091378                       # number of overall MSHR hits (Count)
system.cpu10.dcache.overallMshrHits::total      1091378                       # number of overall MSHR hits (Count)
system.cpu10.dcache.demandMshrMisses::cpu10.data       344120                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.demandMshrMisses::total       344120                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::cpu10.data       344120                       # number of overall MSHR misses (Count)
system.cpu10.dcache.overallMshrMisses::total       344120                       # number of overall MSHR misses (Count)
system.cpu10.dcache.demandMshrMissLatency::cpu10.data  26491565249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissLatency::total  26491565249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::cpu10.data  26491565249                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.overallMshrMissLatency::total  26491565249                       # number of overall MSHR miss ticks (Tick)
system.cpu10.dcache.demandMshrMissRate::cpu10.data     0.099186                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.demandMshrMissRate::total     0.099186                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::cpu10.data     0.099186                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.overallMshrMissRate::total     0.099186                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.dcache.demandAvgMshrMissLatency::cpu10.data 76983.509383                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.demandAvgMshrMissLatency::total 76983.509383                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::cpu10.data 76983.509383                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.overallAvgMshrMissLatency::total 76983.509383                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.dcache.replacements               342976                       # number of replacements (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::cpu10.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::cpu10.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu10.dcache.LockedRMWReadReq.missLatency::cpu10.data      1688000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.missLatency::total      1688000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.accesses::cpu10.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWReadReq.missRate::cpu10.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::cpu10.data 40190.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMissLatency::total 40190.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::cpu10.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::cpu10.data      3429250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissLatency::total      3429250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::cpu10.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu10.data 81648.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWReadReq.avgMshrMissLatency::total 81648.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.LockedRMWWriteReq.hits::cpu10.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::cpu10.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.hits::cpu10.data       932109                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.hits::total        932109                       # number of ReadReq hits (Count)
system.cpu10.dcache.ReadReq.misses::cpu10.data      1287016                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.misses::total      1287016                       # number of ReadReq misses (Count)
system.cpu10.dcache.ReadReq.missLatency::cpu10.data  33497685250                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.missLatency::total  33497685250                       # number of ReadReq miss ticks (Tick)
system.cpu10.dcache.ReadReq.accesses::cpu10.data      2219125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.accesses::total      2219125                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.dcache.ReadReq.missRate::cpu10.data     0.579966                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.missRate::total     0.579966                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMissLatency::cpu10.data 26027.403894                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMissLatency::total 26027.403894                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.mshrHits::cpu10.data      1091378                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrHits::total      1091378                       # number of ReadReq MSHR hits (Count)
system.cpu10.dcache.ReadReq.mshrMisses::cpu10.data       195638                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMisses::total       195638                       # number of ReadReq MSHR misses (Count)
system.cpu10.dcache.ReadReq.mshrMissLatency::cpu10.data  15698278250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissLatency::total  15698278250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.dcache.ReadReq.mshrMissRate::cpu10.data     0.088160                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.mshrMissRate::total     0.088160                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.dcache.ReadReq.avgMshrMissLatency::cpu10.data 80241.457437                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.ReadReq.avgMshrMissLatency::total 80241.457437                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.hits::cpu10.data      1101837                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.hits::total      1101837                       # number of WriteReq hits (Count)
system.cpu10.dcache.WriteReq.misses::cpu10.data       148482                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.misses::total       148482                       # number of WriteReq misses (Count)
system.cpu10.dcache.WriteReq.missLatency::cpu10.data  10867527999                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.missLatency::total  10867527999                       # number of WriteReq miss ticks (Tick)
system.cpu10.dcache.WriteReq.accesses::cpu10.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu10.dcache.WriteReq.missRate::cpu10.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMissLatency::cpu10.data 73190.878349                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMissLatency::total 73190.878349                       # average WriteReq miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.mshrMisses::cpu10.data       148482                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMisses::total       148482                       # number of WriteReq MSHR misses (Count)
system.cpu10.dcache.WriteReq.mshrMissLatency::cpu10.data  10793286999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissLatency::total  10793286999                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu10.dcache.WriteReq.mshrMissRate::cpu10.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu10.dcache.WriteReq.avgMshrMissLatency::cpu10.data 72690.878349                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.WriteReq.avgMshrMissLatency::total 72690.878349                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu10.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dcache.tags.tagsInUse        1007.686834                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dcache.tags.totalRefs            2378153                       # Total number of references to valid blocks. (Count)
system.cpu10.dcache.tags.sampledRefs           344139                       # Sample count of references to valid blocks. (Count)
system.cpu10.dcache.tags.avgRefs             6.910443                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dcache.tags.warmupTick         320587000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dcache.tags.occupancies::cpu10.data  1007.686834                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.dcache.tags.avgOccs::cpu10.data     0.984069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.avgOccs::total      0.984069                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu10.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu10.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.dcache.tags.tagAccesses          7283199                       # Number of tag accesses (Count)
system.cpu10.dcache.tags.dataAccesses         7283199                       # Number of data accesses (Count)
system.cpu10.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.decode.idleCycles                 340220                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles            46794100                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                 1823175                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles              711085                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                  173                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved            1180976                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts             17527406                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu10.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.fetch.icacheStallCycles           686717                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                     10045643                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                   1837944                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches          1181466                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                    48981744                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                   430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.cacheLines                  682877                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples         49668753                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            0.352969                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           1.510113                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0               46540546     93.70%     93.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                 390483      0.79%     94.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                 134901      0.27%     94.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                  95598      0.19%     94.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                 730505      1.47%     96.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  64306      0.13%     96.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                  75064      0.15%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                 208281      0.42%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                1429069      2.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total           49668753                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.036994                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.202197                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.icache.demandHits::cpu10.inst       682796                       # number of demand (read+write) hits (Count)
system.cpu10.icache.demandHits::total          682796                       # number of demand (read+write) hits (Count)
system.cpu10.icache.overallHits::cpu10.inst       682796                       # number of overall hits (Count)
system.cpu10.icache.overallHits::total         682796                       # number of overall hits (Count)
system.cpu10.icache.demandMisses::cpu10.inst           81                       # number of demand (read+write) misses (Count)
system.cpu10.icache.demandMisses::total            81                       # number of demand (read+write) misses (Count)
system.cpu10.icache.overallMisses::cpu10.inst           81                       # number of overall misses (Count)
system.cpu10.icache.overallMisses::total           81                       # number of overall misses (Count)
system.cpu10.icache.demandMissLatency::cpu10.inst      6780500                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.demandMissLatency::total      6780500                       # number of demand (read+write) miss ticks (Tick)
system.cpu10.icache.overallMissLatency::cpu10.inst      6780500                       # number of overall miss ticks (Tick)
system.cpu10.icache.overallMissLatency::total      6780500                       # number of overall miss ticks (Tick)
system.cpu10.icache.demandAccesses::cpu10.inst       682877                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.demandAccesses::total       682877                       # number of demand (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::cpu10.inst       682877                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.overallAccesses::total       682877                       # number of overall (read+write) accesses (Count)
system.cpu10.icache.demandMissRate::cpu10.inst     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.demandMissRate::total     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu10.icache.overallMissRate::cpu10.inst     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.overallMissRate::total     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu10.icache.demandAvgMissLatency::cpu10.inst 83709.876543                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.demandAvgMissLatency::total 83709.876543                       # average overall miss latency in ticks ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::cpu10.inst 83709.876543                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMissLatency::total 83709.876543                       # average overall miss latency ((Tick/Count))
system.cpu10.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.icache.demandMshrHits::cpu10.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu10.icache.overallMshrHits::cpu10.inst           14                       # number of overall MSHR hits (Count)
system.cpu10.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu10.icache.demandMshrMisses::cpu10.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::cpu10.inst           67                       # number of overall MSHR misses (Count)
system.cpu10.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu10.icache.demandMshrMissLatency::cpu10.inst      5943250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissLatency::total      5943250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::cpu10.inst      5943250                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.overallMshrMissLatency::total      5943250                       # number of overall MSHR miss ticks (Tick)
system.cpu10.icache.demandMshrMissRate::cpu10.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::cpu10.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu10.icache.demandAvgMshrMissLatency::cpu10.inst 88705.223881                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.demandAvgMshrMissLatency::total 88705.223881                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::cpu10.inst 88705.223881                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.overallAvgMshrMissLatency::total 88705.223881                       # average overall mshr miss latency ((Tick/Count))
system.cpu10.icache.replacements                    0                       # number of replacements (Count)
system.cpu10.icache.ReadReq.hits::cpu10.inst       682796                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.hits::total        682796                       # number of ReadReq hits (Count)
system.cpu10.icache.ReadReq.misses::cpu10.inst           81                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu10.icache.ReadReq.missLatency::cpu10.inst      6780500                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.missLatency::total      6780500                       # number of ReadReq miss ticks (Tick)
system.cpu10.icache.ReadReq.accesses::cpu10.inst       682877                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.accesses::total       682877                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu10.icache.ReadReq.missRate::cpu10.inst     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.missRate::total     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMissLatency::cpu10.inst 83709.876543                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMissLatency::total 83709.876543                       # average ReadReq miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.mshrHits::cpu10.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu10.icache.ReadReq.mshrMisses::cpu10.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu10.icache.ReadReq.mshrMissLatency::cpu10.inst      5943250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissLatency::total      5943250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu10.icache.ReadReq.mshrMissRate::cpu10.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu10.icache.ReadReq.avgMshrMissLatency::cpu10.inst 88705.223881                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.ReadReq.avgMshrMissLatency::total 88705.223881                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu10.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.icache.tags.tagsInUse          60.471035                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.icache.tags.totalRefs             682863                       # Total number of references to valid blocks. (Count)
system.cpu10.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu10.icache.tags.avgRefs         10191.985075                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.icache.tags.warmupTick         320573000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.icache.tags.occupancies::cpu10.inst    60.471035                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu10.icache.tags.avgOccs::cpu10.inst     0.118107                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.avgOccs::total      0.118107                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu10.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu10.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu10.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu10.icache.tags.tagAccesses          1365821                       # Number of tag accesses (Count)
system.cpu10.icache.tags.dataAccesses         1365821                       # Number of data accesses (Count)
system.cpu10.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                     173                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                    79339                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                9657035                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts             17525963                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                2219457                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts               1250796                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     826                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                9645690                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts                265                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit               17522565                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount              17522470                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                12600202                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                18193524                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      0.352689                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.692565                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu10.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu10.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu10.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu10.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu10.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu10.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu10.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu10.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu10.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu10.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu10.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                  1589                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                  434                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                16798                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples          2217860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           64.032547                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev         116.365058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               859274     38.74%     38.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19              13901      0.63%     39.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29             425504     19.19%     58.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39             197405      8.90%     67.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49             176237      7.95%     75.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59              75997      3.43%     78.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69              41639      1.88%     80.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79              29040      1.31%     82.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89              14414      0.65%     82.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99              11742      0.53%     83.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109            10883      0.49%     83.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119            10943      0.49%     84.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129            11012      0.50%     84.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139            11498      0.52%     85.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149            10989      0.50%     85.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159            10583      0.48%     86.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169             9739      0.44%     86.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179             9837      0.44%     87.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189             8437      0.38%     87.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199             7061      0.32%     87.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209             6620      0.30%     88.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219             6037      0.27%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229             5630      0.25%     88.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239             5404      0.24%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249             5317      0.24%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259             5200      0.23%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269            21455      0.97%     90.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279            12034      0.54%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289            85215      3.84%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299            11899      0.54%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows         106914      4.82%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           1869                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total            2217860                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses               2219223                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses               1250526                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                    3230                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                    2343                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                682889                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::mean  12801221250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::min_value  12801221250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::max_value  12801221250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  12741123250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::CLK_GATED  12801221250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                  173                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 584516                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles              12362158                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                 2255664                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles            34465963                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts             17526678                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents              132979                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents               197315                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 4441                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents             34083323                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands          28870176                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                  56510157                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups               16936166                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                 6375234                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps            28842665                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                  27382                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                 3721562                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                       66609836                       # The number of ROB reads (Count)
system.cpu10.rob.writes                      35050506                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts               10034552                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                 17510603                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                       49674703                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                      17509818                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                    178                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                     17562989                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                   83                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              15299                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined           15520                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                49                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples          49659806                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.353666                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.224091                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                44239240     89.08%     89.08% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                 1527577      3.08%     92.16% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                 1169158      2.35%     94.52% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                  540980      1.09%     95.60% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                  418558      0.84%     96.45% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                  865462      1.74%     98.19% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                  230206      0.46%     98.65% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                  657622      1.32%     99.98% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                   11003      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total            49659806                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2140      3.12%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                  0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd           29943     43.67%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     46.79% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                  164      0.24%     47.03% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                  33      0.05%     47.08% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead            8427     12.29%     59.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite          27857     40.63%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass          153      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu     12413572     70.68%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           18      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv          204      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd       562568      3.20%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     73.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd       562501      3.20%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult       500000      2.85%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead       655560      3.73%     83.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        63033      0.36%     84.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead      1617865      9.21%     93.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite      1187515      6.76%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total     17562989                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.353560                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                             68564                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.003904                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads               73927245                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites              12149517                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses      12131340                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                10927186                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                5375782                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses        5375126                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                  12134693                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                    5496707                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                        17562708                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                     2273385                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                     281                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                          3523909                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                      1833618                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                    1250524                       # Number of stores executed (Count)
system.cpu11.numRate                         0.353554                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                            79                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                         14897                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.quiesceCycles                    1288367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu11.committedInsts                  10025270                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                    17494691                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             4.954949                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        4.954949                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.201818                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.201818                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                 17026721                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                 7747724                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                   6375064                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                  4187612                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                   9166913                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                  6025039                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                 7692113                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads      2218124                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores      1250826                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads        63079                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores        62741                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups               1835223                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted         1834231                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect             184                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups            1179934                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBHits               1179862                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.999939                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                   201                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           338                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            302                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts         13725                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts             142                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples     49657973                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.352304                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.388900                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0      45584301     91.80%     91.80% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1       1040950      2.10%     93.89% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2        281649      0.57%     94.46% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3        319158      0.64%     95.10% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4        402155      0.81%     95.91% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5        672484      1.35%     97.27% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6        123869      0.25%     97.52% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7        648541      1.31%     98.82% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8        584866      1.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total     49657973                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted           10025270                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted             17494691                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                   3466896                       # Number of memory references committed (Count)
system.cpu11.commit.loads                     2216534                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                  1832120                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                  14216308                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu     12402529     70.89%     70.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           18      0.00%     70.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv          198      0.00%     70.89% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd       562510      3.22%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     74.11% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd       562500      3.22%     77.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.33% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult       500000      2.86%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.18% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead       654016      3.74%     83.92% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        62854      0.36%     84.28% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead      1562518      8.93%     93.21% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite      1187508      6.79%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total     17494691                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples       584866                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.dcache.demandHits::cpu11.data      2017452                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.demandHits::total         2017452                       # number of demand (read+write) hits (Count)
system.cpu11.dcache.overallHits::cpu11.data      2017452                       # number of overall hits (Count)
system.cpu11.dcache.overallHits::total        2017452                       # number of overall hits (Count)
system.cpu11.dcache.demandMisses::cpu11.data      1450685                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.demandMisses::total       1450685                       # number of demand (read+write) misses (Count)
system.cpu11.dcache.overallMisses::cpu11.data      1450685                       # number of overall misses (Count)
system.cpu11.dcache.overallMisses::total      1450685                       # number of overall misses (Count)
system.cpu11.dcache.demandMissLatency::cpu11.data  51323807248                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.demandMissLatency::total  51323807248                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::cpu11.data  51323807248                       # number of overall miss ticks (Tick)
system.cpu11.dcache.overallMissLatency::total  51323807248                       # number of overall miss ticks (Tick)
system.cpu11.dcache.demandAccesses::cpu11.data      3468137                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.demandAccesses::total      3468137                       # number of demand (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::cpu11.data      3468137                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.overallAccesses::total      3468137                       # number of overall (read+write) accesses (Count)
system.cpu11.dcache.demandMissRate::cpu11.data     0.418289                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.demandMissRate::total     0.418289                       # miss rate for demand accesses (Ratio)
system.cpu11.dcache.overallMissRate::cpu11.data     0.418289                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.overallMissRate::total     0.418289                       # miss rate for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMissLatency::cpu11.data 35379.015602                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.demandAvgMissLatency::total 35379.015602                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::cpu11.data 35379.015602                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMissLatency::total 35379.015602                       # average overall miss latency ((Tick/Count))
system.cpu11.dcache.blockedCycles::no_mshrs      5799812                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCycles::no_targets         3556                       # number of cycles access was blocked (Cycle)
system.cpu11.dcache.blockedCauses::no_mshrs        86995                       # number of times access was blocked (Count)
system.cpu11.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu11.dcache.avgBlocked::no_mshrs    66.668337                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.avgBlocked::no_targets   131.703704                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dcache.writebacks::writebacks       156160                       # number of writebacks (Count)
system.cpu11.dcache.writebacks::total          156160                       # number of writebacks (Count)
system.cpu11.dcache.demandMshrHits::cpu11.data      1106591                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.demandMshrHits::total      1106591                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::cpu11.data      1106591                       # number of overall MSHR hits (Count)
system.cpu11.dcache.overallMshrHits::total      1106591                       # number of overall MSHR hits (Count)
system.cpu11.dcache.demandMshrMisses::cpu11.data       344094                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.demandMshrMisses::total       344094                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::cpu11.data       344094                       # number of overall MSHR misses (Count)
system.cpu11.dcache.overallMshrMisses::total       344094                       # number of overall MSHR misses (Count)
system.cpu11.dcache.demandMshrMissLatency::cpu11.data  27126110248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissLatency::total  27126110248                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::cpu11.data  27126110248                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.overallMshrMissLatency::total  27126110248                       # number of overall MSHR miss ticks (Tick)
system.cpu11.dcache.demandMshrMissRate::cpu11.data     0.099216                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.demandMshrMissRate::total     0.099216                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::cpu11.data     0.099216                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.overallMshrMissRate::total     0.099216                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.dcache.demandAvgMshrMissLatency::cpu11.data 78833.429958                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.demandAvgMshrMissLatency::total 78833.429958                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::cpu11.data 78833.429958                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.overallAvgMshrMissLatency::total 78833.429958                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.dcache.replacements               342953                       # number of replacements (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::cpu11.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::cpu11.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu11.dcache.LockedRMWReadReq.missLatency::cpu11.data      1370000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.missLatency::total      1370000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.accesses::cpu11.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWReadReq.missRate::cpu11.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::cpu11.data 32619.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMissLatency::total 32619.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::cpu11.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::cpu11.data      2787250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissLatency::total      2787250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::cpu11.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu11.data 66363.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWReadReq.avgMshrMissLatency::total 66363.095238                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.LockedRMWWriteReq.hits::cpu11.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::cpu11.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.hits::cpu11.data       915614                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.hits::total        915614                       # number of ReadReq hits (Count)
system.cpu11.dcache.ReadReq.misses::cpu11.data      1302204                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.misses::total      1302204                       # number of ReadReq misses (Count)
system.cpu11.dcache.ReadReq.missLatency::cpu11.data  40464220500                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.missLatency::total  40464220500                       # number of ReadReq miss ticks (Tick)
system.cpu11.dcache.ReadReq.accesses::cpu11.data      2217818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.accesses::total      2217818                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.dcache.ReadReq.missRate::cpu11.data     0.587155                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.missRate::total     0.587155                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMissLatency::cpu11.data 31073.641687                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMissLatency::total 31073.641687                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.mshrHits::cpu11.data      1106591                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrHits::total      1106591                       # number of ReadReq MSHR hits (Count)
system.cpu11.dcache.ReadReq.mshrMisses::cpu11.data       195613                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMisses::total       195613                       # number of ReadReq MSHR misses (Count)
system.cpu11.dcache.ReadReq.mshrMissLatency::cpu11.data  16340764000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissLatency::total  16340764000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.dcache.ReadReq.mshrMissRate::cpu11.data     0.088201                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.mshrMissRate::total     0.088201                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.dcache.ReadReq.avgMshrMissLatency::cpu11.data 83536.186245                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.ReadReq.avgMshrMissLatency::total 83536.186245                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.hits::cpu11.data      1101838                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.hits::total      1101838                       # number of WriteReq hits (Count)
system.cpu11.dcache.WriteReq.misses::cpu11.data       148481                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.misses::total       148481                       # number of WriteReq misses (Count)
system.cpu11.dcache.WriteReq.missLatency::cpu11.data  10859586748                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.missLatency::total  10859586748                       # number of WriteReq miss ticks (Tick)
system.cpu11.dcache.WriteReq.accesses::cpu11.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu11.dcache.WriteReq.missRate::cpu11.data     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.missRate::total     0.118754                       # miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMissLatency::cpu11.data 73137.887999                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMissLatency::total 73137.887999                       # average WriteReq miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.mshrMisses::cpu11.data       148481                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMisses::total       148481                       # number of WriteReq MSHR misses (Count)
system.cpu11.dcache.WriteReq.mshrMissLatency::cpu11.data  10785346248                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissLatency::total  10785346248                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu11.dcache.WriteReq.mshrMissRate::cpu11.data     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.mshrMissRate::total     0.118754                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu11.dcache.WriteReq.avgMshrMissLatency::cpu11.data 72637.887999                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.WriteReq.avgMshrMissLatency::total 72637.887999                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu11.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dcache.tags.tagsInUse        1008.232618                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dcache.tags.totalRefs            2361632                       # Total number of references to valid blocks. (Count)
system.cpu11.dcache.tags.sampledRefs           344114                       # Sample count of references to valid blocks. (Count)
system.cpu11.dcache.tags.avgRefs             6.862935                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dcache.tags.warmupTick         322173000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dcache.tags.occupancies::cpu11.data  1008.232618                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.dcache.tags.avgOccs::cpu11.data     0.984602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.avgOccs::total      0.984602                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu11.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu11.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.dcache.tags.tagAccesses          7280560                       # Number of tag accesses (Count)
system.cpu11.dcache.tags.dataAccesses         7280560                       # Number of data accesses (Count)
system.cpu11.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.decode.idleCycles                 339922                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles            46787383                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                 1819378                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles              712955                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                  168                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved            1179642                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts             17511396                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu11.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.fetch.icacheStallCycles           687728                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                     10036122                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                   1835223                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches          1180099                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                    48971791                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                   420                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.cacheLines                  684288                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                  57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples         49659806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.352703                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           1.511433                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0               46539245     93.72%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                 391866      0.79%     94.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                 143995      0.29%     94.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                  98702      0.20%     94.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                 702028      1.41%     96.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                  50603      0.10%     96.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                  82770      0.17%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                 223307      0.45%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                1427290      2.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total           49659806                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.036945                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.202037                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.icache.demandHits::cpu11.inst       684207                       # number of demand (read+write) hits (Count)
system.cpu11.icache.demandHits::total          684207                       # number of demand (read+write) hits (Count)
system.cpu11.icache.overallHits::cpu11.inst       684207                       # number of overall hits (Count)
system.cpu11.icache.overallHits::total         684207                       # number of overall hits (Count)
system.cpu11.icache.demandMisses::cpu11.inst           81                       # number of demand (read+write) misses (Count)
system.cpu11.icache.demandMisses::total            81                       # number of demand (read+write) misses (Count)
system.cpu11.icache.overallMisses::cpu11.inst           81                       # number of overall misses (Count)
system.cpu11.icache.overallMisses::total           81                       # number of overall misses (Count)
system.cpu11.icache.demandMissLatency::cpu11.inst      7094750                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.demandMissLatency::total      7094750                       # number of demand (read+write) miss ticks (Tick)
system.cpu11.icache.overallMissLatency::cpu11.inst      7094750                       # number of overall miss ticks (Tick)
system.cpu11.icache.overallMissLatency::total      7094750                       # number of overall miss ticks (Tick)
system.cpu11.icache.demandAccesses::cpu11.inst       684288                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.demandAccesses::total       684288                       # number of demand (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::cpu11.inst       684288                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.overallAccesses::total       684288                       # number of overall (read+write) accesses (Count)
system.cpu11.icache.demandMissRate::cpu11.inst     0.000118                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.demandMissRate::total     0.000118                       # miss rate for demand accesses (Ratio)
system.cpu11.icache.overallMissRate::cpu11.inst     0.000118                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.overallMissRate::total     0.000118                       # miss rate for overall accesses (Ratio)
system.cpu11.icache.demandAvgMissLatency::cpu11.inst 87589.506173                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.demandAvgMissLatency::total 87589.506173                       # average overall miss latency in ticks ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::cpu11.inst 87589.506173                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMissLatency::total 87589.506173                       # average overall miss latency ((Tick/Count))
system.cpu11.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.icache.demandMshrHits::cpu11.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu11.icache.overallMshrHits::cpu11.inst           14                       # number of overall MSHR hits (Count)
system.cpu11.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu11.icache.demandMshrMisses::cpu11.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::cpu11.inst           67                       # number of overall MSHR misses (Count)
system.cpu11.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu11.icache.demandMshrMissLatency::cpu11.inst      6271500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissLatency::total      6271500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::cpu11.inst      6271500                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.overallMshrMissLatency::total      6271500                       # number of overall MSHR miss ticks (Tick)
system.cpu11.icache.demandMshrMissRate::cpu11.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::cpu11.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu11.icache.demandAvgMshrMissLatency::cpu11.inst 93604.477612                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.demandAvgMshrMissLatency::total 93604.477612                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::cpu11.inst 93604.477612                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.overallAvgMshrMissLatency::total 93604.477612                       # average overall mshr miss latency ((Tick/Count))
system.cpu11.icache.replacements                    0                       # number of replacements (Count)
system.cpu11.icache.ReadReq.hits::cpu11.inst       684207                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.hits::total        684207                       # number of ReadReq hits (Count)
system.cpu11.icache.ReadReq.misses::cpu11.inst           81                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu11.icache.ReadReq.missLatency::cpu11.inst      7094750                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.missLatency::total      7094750                       # number of ReadReq miss ticks (Tick)
system.cpu11.icache.ReadReq.accesses::cpu11.inst       684288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.accesses::total       684288                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu11.icache.ReadReq.missRate::cpu11.inst     0.000118                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.missRate::total     0.000118                       # miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMissLatency::cpu11.inst 87589.506173                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMissLatency::total 87589.506173                       # average ReadReq miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.mshrHits::cpu11.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu11.icache.ReadReq.mshrMisses::cpu11.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu11.icache.ReadReq.mshrMissLatency::cpu11.inst      6271500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissLatency::total      6271500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu11.icache.ReadReq.mshrMissRate::cpu11.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu11.icache.ReadReq.avgMshrMissLatency::cpu11.inst 93604.477612                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.ReadReq.avgMshrMissLatency::total 93604.477612                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu11.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.icache.tags.tagsInUse          59.634974                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.icache.tags.totalRefs             684274                       # Total number of references to valid blocks. (Count)
system.cpu11.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu11.icache.tags.avgRefs         10213.044776                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.icache.tags.warmupTick         322159000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.icache.tags.occupancies::cpu11.inst    59.634974                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu11.icache.tags.avgOccs::cpu11.inst     0.116475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.avgOccs::total      0.116475                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu11.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu11.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu11.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu11.icache.tags.tagAccesses          1368643                       # Number of tag accesses (Count)
system.cpu11.icache.tags.dataAccesses         1368643                       # Number of data accesses (Count)
system.cpu11.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                     168                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   125399                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                7435708                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts             17509996                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                2218124                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts               1250826                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  60                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                    1536                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                7426312                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect          122                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts                260                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit               17506557                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount              17506466                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                12609540                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                18195003                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.352422                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.693022                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu11.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu11.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu11.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu11.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu11.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu11.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu11.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu11.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu11.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu11.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu11.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                  1590                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                  464                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                28441                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples          2216534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           77.534418                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         133.921297                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9               843042     38.03%     38.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19              16050      0.72%     38.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29             374827     16.91%     55.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39             196162      8.85%     64.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49             135629      6.12%     70.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59              68558      3.09%     73.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69              34872      1.57%     75.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79              28049      1.27%     76.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89              17860      0.81%     77.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99              15414      0.70%     78.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109            15016      0.68%     78.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119            15358      0.69%     79.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129            15549      0.70%     80.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139            16664      0.75%     80.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149            15596      0.70%     81.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159            15787      0.71%     82.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169            14189      0.64%     82.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179            12998      0.59%     83.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189            12014      0.54%     84.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199            10767      0.49%     84.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209            10227      0.46%     85.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219             9991      0.45%     85.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229             9871      0.45%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239             9378      0.42%     86.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249             9112      0.41%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259             9307      0.42%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269            25010      1.13%     88.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279            16031      0.72%     89.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289            79302      3.58%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299            13377      0.60%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows         150527      6.79%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           1903                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total            2216534                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses               2217915                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses               1250524                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                    3230                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                    2343                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                684300                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::mean  12801577000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::min_value  12801577000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::max_value  12801577000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  12740767500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::CLK_GATED  12801577000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                  168                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 580823                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles              10507534                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                 2257258                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles            36313744                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts             17510759                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents              132971                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents              1104138                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                11698                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents             35908613                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands          28838256                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                  56454455                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups               16921532                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                 6375518                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps            28810841                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                  27406                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                 3708332                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                       66581237                       # The number of ROB reads (Count)
system.cpu11.rob.writes                      35018692                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts               10025270                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                 17494691                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                       49668966                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                      17447401                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    181                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                     17482930                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                   80                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined              15260                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined           15221                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved                52                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples          49655170                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             0.352087                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            1.221975                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                44253901     89.12%     89.12% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 1516143      3.05%     92.18% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 1192837      2.40%     94.58% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                  531109      1.07%     95.65% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                  399458      0.80%     96.45% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                  870919      1.75%     98.21% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                  212276      0.43%     98.63% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                  666513      1.34%     99.98% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                   12014      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total            49655170                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                  2143      2.99%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                   0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                    0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                    0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                  0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%      2.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd           29708     41.44%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     44.43% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead                  167      0.23%     44.66% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                  33      0.05%     44.71% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead           11884     16.58%     61.28% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite          27759     38.72%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     12356429     70.68%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult           18      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv          204      0.00%     70.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd       562553      3.22%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     73.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd       562514      3.22%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult       500000      2.86%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead       650444      3.72%     83.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite        63036      0.36%     84.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead      1600050      9.15%     93.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite      1187528      6.79%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total     17482930                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       0.351989                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                             71694                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.004101                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads               73798139                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites              12087378                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses      12069032                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads                10894665                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites                5375470                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses        5375139                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                  12072462                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                    5482008                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                        17482671                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                     2250457                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                     259                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                          3500997                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      1823230                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                    1250540                       # Number of stores executed (Count)
system.cpu12.numRate                         0.351984                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                            81                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                         13796                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.quiesceCycles                    1295863                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu12.committedInsts                   9988849                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                    17432255                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             4.972441                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        4.972441                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.201108                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.201108                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                 16934042                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                 7711393                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                   6375092                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                  4187612                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                   9114952                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                  5993849                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                 7648441                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads      2212920                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      1250800                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads        63084                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores        62747                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               1824874                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         1823874                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect             188                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            1174766                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBHits               1174696                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.999940                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                   202                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups           339                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses            303                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts         13606                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts             146                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples     49653330                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.351079                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     1.385834                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0      45585138     91.81%     91.81% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       1042707      2.10%     93.91% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        284241      0.57%     94.48% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        320853      0.65%     95.13% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        401323      0.81%     95.93% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5        668241      1.35%     97.28% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        126376      0.25%     97.53% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        641854      1.29%     98.83% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8        582597      1.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total     49653330                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted            9988849                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted             17432255                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                   3461693                       # Number of memory references committed (Count)
system.cpu12.commit.loads                     2211331                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  1821714                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  14159075                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     12345296     70.82%     70.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult           18      0.00%     70.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv          198      0.00%     70.82% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd       562510      3.23%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     74.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd       562500      3.23%     77.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.27% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult       500000      2.87%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.14% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead       648813      3.72%     83.86% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite        62854      0.36%     84.22% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      1562518      8.96%     93.19% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite      1187508      6.81%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total     17432255                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples       582597                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.dcache.demandHits::cpu12.data      2024191                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.demandHits::total         2024191                       # number of demand (read+write) hits (Count)
system.cpu12.dcache.overallHits::cpu12.data      2024191                       # number of overall hits (Count)
system.cpu12.dcache.overallHits::total        2024191                       # number of overall hits (Count)
system.cpu12.dcache.demandMisses::cpu12.data      1438733                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.demandMisses::total       1438733                       # number of demand (read+write) misses (Count)
system.cpu12.dcache.overallMisses::cpu12.data      1438733                       # number of overall misses (Count)
system.cpu12.dcache.overallMisses::total      1438733                       # number of overall misses (Count)
system.cpu12.dcache.demandMissLatency::cpu12.data  46908396246                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.demandMissLatency::total  46908396246                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::cpu12.data  46908396246                       # number of overall miss ticks (Tick)
system.cpu12.dcache.overallMissLatency::total  46908396246                       # number of overall miss ticks (Tick)
system.cpu12.dcache.demandAccesses::cpu12.data      3462924                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.demandAccesses::total      3462924                       # number of demand (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::cpu12.data      3462924                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.overallAccesses::total      3462924                       # number of overall (read+write) accesses (Count)
system.cpu12.dcache.demandMissRate::cpu12.data     0.415468                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.demandMissRate::total     0.415468                       # miss rate for demand accesses (Ratio)
system.cpu12.dcache.overallMissRate::cpu12.data     0.415468                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.overallMissRate::total     0.415468                       # miss rate for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMissLatency::cpu12.data 32603.962129                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.demandAvgMissLatency::total 32603.962129                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::cpu12.data 32603.962129                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMissLatency::total 32603.962129                       # average overall miss latency ((Tick/Count))
system.cpu12.dcache.blockedCycles::no_mshrs      4656137                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCycles::no_targets         2993                       # number of cycles access was blocked (Cycle)
system.cpu12.dcache.blockedCauses::no_mshrs        78770                       # number of times access was blocked (Count)
system.cpu12.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu12.dcache.avgBlocked::no_mshrs    59.110537                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.avgBlocked::no_targets   110.851852                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu12.dcache.writebacks::total          156163                       # number of writebacks (Count)
system.cpu12.dcache.demandMshrHits::cpu12.data      1094613                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.demandMshrHits::total      1094613                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::cpu12.data      1094613                       # number of overall MSHR hits (Count)
system.cpu12.dcache.overallMshrHits::total      1094613                       # number of overall MSHR hits (Count)
system.cpu12.dcache.demandMshrMisses::cpu12.data       344120                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.demandMshrMisses::total       344120                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::cpu12.data       344120                       # number of overall MSHR misses (Count)
system.cpu12.dcache.overallMshrMisses::total       344120                       # number of overall MSHR misses (Count)
system.cpu12.dcache.demandMshrMissLatency::cpu12.data  26744747246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissLatency::total  26744747246                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::cpu12.data  26744747246                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.overallMshrMissLatency::total  26744747246                       # number of overall MSHR miss ticks (Tick)
system.cpu12.dcache.demandMshrMissRate::cpu12.data     0.099373                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.demandMshrMissRate::total     0.099373                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::cpu12.data     0.099373                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.overallMshrMissRate::total     0.099373                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.dcache.demandAvgMshrMissLatency::cpu12.data 77719.246908                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.demandAvgMshrMissLatency::total 77719.246908                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::cpu12.data 77719.246908                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.overallAvgMshrMissLatency::total 77719.246908                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.dcache.replacements               342977                       # number of replacements (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::cpu12.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::cpu12.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu12.dcache.LockedRMWReadReq.missLatency::cpu12.data      1705750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.missLatency::total      1705750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.accesses::cpu12.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWReadReq.missRate::cpu12.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::cpu12.data 40613.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMissLatency::total 40613.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::cpu12.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::cpu12.data      3461750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissLatency::total      3461750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::cpu12.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu12.data 82422.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWReadReq.avgMshrMissLatency::total 82422.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.LockedRMWWriteReq.hits::cpu12.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::cpu12.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.hits::cpu12.data       922354                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.hits::total        922354                       # number of ReadReq hits (Count)
system.cpu12.dcache.ReadReq.misses::cpu12.data      1290251                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.misses::total      1290251                       # number of ReadReq misses (Count)
system.cpu12.dcache.ReadReq.missLatency::cpu12.data  36040620000                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.missLatency::total  36040620000                       # number of ReadReq miss ticks (Tick)
system.cpu12.dcache.ReadReq.accesses::cpu12.data      2212605                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.accesses::total      2212605                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.dcache.ReadReq.missRate::cpu12.data     0.583137                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.missRate::total     0.583137                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMissLatency::cpu12.data 27933.030085                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMissLatency::total 27933.030085                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.mshrHits::cpu12.data      1094613                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrHits::total      1094613                       # number of ReadReq MSHR hits (Count)
system.cpu12.dcache.ReadReq.mshrMisses::cpu12.data       195638                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMisses::total       195638                       # number of ReadReq MSHR misses (Count)
system.cpu12.dcache.ReadReq.mshrMissLatency::cpu12.data  15951212000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissLatency::total  15951212000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.dcache.ReadReq.mshrMissRate::cpu12.data     0.088420                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.mshrMissRate::total     0.088420                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.dcache.ReadReq.avgMshrMissLatency::cpu12.data 81534.323598                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.ReadReq.avgMshrMissLatency::total 81534.323598                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.hits::cpu12.data      1101837                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.hits::total      1101837                       # number of WriteReq hits (Count)
system.cpu12.dcache.WriteReq.misses::cpu12.data       148482                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.misses::total       148482                       # number of WriteReq misses (Count)
system.cpu12.dcache.WriteReq.missLatency::cpu12.data  10867776246                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.missLatency::total  10867776246                       # number of WriteReq miss ticks (Tick)
system.cpu12.dcache.WriteReq.accesses::cpu12.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu12.dcache.WriteReq.missRate::cpu12.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMissLatency::cpu12.data 73192.550249                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMissLatency::total 73192.550249                       # average WriteReq miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.mshrMisses::cpu12.data       148482                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMisses::total       148482                       # number of WriteReq MSHR misses (Count)
system.cpu12.dcache.WriteReq.mshrMissLatency::cpu12.data  10793535246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissLatency::total  10793535246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu12.dcache.WriteReq.mshrMissRate::cpu12.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu12.dcache.WriteReq.avgMshrMissLatency::cpu12.data 72692.550249                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.WriteReq.avgMshrMissLatency::total 72692.550249                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu12.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dcache.tags.tagsInUse        1007.752937                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dcache.tags.totalRefs            2368398                       # Total number of references to valid blocks. (Count)
system.cpu12.dcache.tags.sampledRefs           344139                       # Sample count of references to valid blocks. (Count)
system.cpu12.dcache.tags.avgRefs             6.882097                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dcache.tags.warmupTick         324047000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dcache.tags.occupancies::cpu12.data  1007.752937                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.dcache.tags.avgOccs::cpu12.data     0.984134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.avgOccs::total      0.984134                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu12.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu12.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.dcache.tags.tagAccesses          7270159                       # Number of tag accesses (Count)
system.cpu12.dcache.tags.dataAccesses         7270159                       # Number of data accesses (Count)
system.cpu12.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.decode.idleCycles                 345514                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles            46788579                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                 1793961                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles              726943                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles                  173                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1174452                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                  43                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts             17448999                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                 239                       # Number of squashed instructions handled by decode (Count)
system.cpu12.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.fetch.icacheStallCycles           685872                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                      9999892                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   1824874                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          1174934                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                    48969006                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                   430                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.cacheLines                  682304                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                  61                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples         49655170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            0.351486                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           1.506903                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0               46543534     93.73%     93.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                 385784      0.78%     94.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                 132230      0.27%     94.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                  96985      0.20%     94.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 724198      1.46%     96.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                  64343      0.13%     96.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                  79353      0.16%     96.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                 212681      0.43%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8                1416062      2.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total           49655170                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.036741                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.201331                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.icache.demandHits::cpu12.inst       682223                       # number of demand (read+write) hits (Count)
system.cpu12.icache.demandHits::total          682223                       # number of demand (read+write) hits (Count)
system.cpu12.icache.overallHits::cpu12.inst       682223                       # number of overall hits (Count)
system.cpu12.icache.overallHits::total         682223                       # number of overall hits (Count)
system.cpu12.icache.demandMisses::cpu12.inst           81                       # number of demand (read+write) misses (Count)
system.cpu12.icache.demandMisses::total            81                       # number of demand (read+write) misses (Count)
system.cpu12.icache.overallMisses::cpu12.inst           81                       # number of overall misses (Count)
system.cpu12.icache.overallMisses::total           81                       # number of overall misses (Count)
system.cpu12.icache.demandMissLatency::cpu12.inst      6615000                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.demandMissLatency::total      6615000                       # number of demand (read+write) miss ticks (Tick)
system.cpu12.icache.overallMissLatency::cpu12.inst      6615000                       # number of overall miss ticks (Tick)
system.cpu12.icache.overallMissLatency::total      6615000                       # number of overall miss ticks (Tick)
system.cpu12.icache.demandAccesses::cpu12.inst       682304                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.demandAccesses::total       682304                       # number of demand (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::cpu12.inst       682304                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.overallAccesses::total       682304                       # number of overall (read+write) accesses (Count)
system.cpu12.icache.demandMissRate::cpu12.inst     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.demandMissRate::total     0.000119                       # miss rate for demand accesses (Ratio)
system.cpu12.icache.overallMissRate::cpu12.inst     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.overallMissRate::total     0.000119                       # miss rate for overall accesses (Ratio)
system.cpu12.icache.demandAvgMissLatency::cpu12.inst 81666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.demandAvgMissLatency::total 81666.666667                       # average overall miss latency in ticks ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::cpu12.inst 81666.666667                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMissLatency::total 81666.666667                       # average overall miss latency ((Tick/Count))
system.cpu12.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.icache.demandMshrHits::cpu12.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu12.icache.overallMshrHits::cpu12.inst           14                       # number of overall MSHR hits (Count)
system.cpu12.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu12.icache.demandMshrMisses::cpu12.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::cpu12.inst           67                       # number of overall MSHR misses (Count)
system.cpu12.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu12.icache.demandMshrMissLatency::cpu12.inst      5818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissLatency::total      5818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::cpu12.inst      5818000                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.overallMshrMissLatency::total      5818000                       # number of overall MSHR miss ticks (Tick)
system.cpu12.icache.demandMshrMissRate::cpu12.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::cpu12.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu12.icache.demandAvgMshrMissLatency::cpu12.inst 86835.820896                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.demandAvgMshrMissLatency::total 86835.820896                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::cpu12.inst 86835.820896                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.overallAvgMshrMissLatency::total 86835.820896                       # average overall mshr miss latency ((Tick/Count))
system.cpu12.icache.replacements                    0                       # number of replacements (Count)
system.cpu12.icache.ReadReq.hits::cpu12.inst       682223                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.hits::total        682223                       # number of ReadReq hits (Count)
system.cpu12.icache.ReadReq.misses::cpu12.inst           81                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.misses::total           81                       # number of ReadReq misses (Count)
system.cpu12.icache.ReadReq.missLatency::cpu12.inst      6615000                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.missLatency::total      6615000                       # number of ReadReq miss ticks (Tick)
system.cpu12.icache.ReadReq.accesses::cpu12.inst       682304                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.accesses::total       682304                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu12.icache.ReadReq.missRate::cpu12.inst     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.missRate::total     0.000119                       # miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMissLatency::cpu12.inst 81666.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMissLatency::total 81666.666667                       # average ReadReq miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.mshrHits::cpu12.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu12.icache.ReadReq.mshrMisses::cpu12.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu12.icache.ReadReq.mshrMissLatency::cpu12.inst      5818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissLatency::total      5818000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu12.icache.ReadReq.mshrMissRate::cpu12.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu12.icache.ReadReq.avgMshrMissLatency::cpu12.inst 86835.820896                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.ReadReq.avgMshrMissLatency::total 86835.820896                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu12.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.icache.tags.tagsInUse          59.805632                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.icache.tags.totalRefs             682290                       # Total number of references to valid blocks. (Count)
system.cpu12.icache.tags.sampledRefs               67                       # Sample count of references to valid blocks. (Count)
system.cpu12.icache.tags.avgRefs         10183.432836                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.icache.tags.warmupTick         324033000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.icache.tags.occupancies::cpu12.inst    59.805632                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu12.icache.tags.avgOccs::cpu12.inst     0.116808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.avgOccs::total      0.116808                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu12.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu12.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu12.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu12.icache.tags.tagAccesses          1364675                       # Number of tag accesses (Count)
system.cpu12.icache.tags.dataAccesses         1364675                       # Number of data accesses (Count)
system.cpu12.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                     173                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                    72806                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles                9378510                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts             17447582                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts                2212920                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               1250800                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                  61                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                     660                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents                9368351                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents            6                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect          124                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts                265                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit               17444266                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount              17444171                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst                12536971                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst                18107246                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      0.351209                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.692373                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu12.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu12.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu12.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu12.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu12.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu12.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu12.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu12.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu12.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu12.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu12.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads                  1581                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation                 6                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores                  438                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                22167                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples          2211331                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           69.010378                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev         121.878364                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9               851528     38.51%     38.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19              14229      0.64%     39.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29             404028     18.27%     57.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39             194340      8.79%     66.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49             149185      6.75%     72.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59              68921      3.12%     76.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69              38664      1.75%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79              29733      1.34%     79.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89              18471      0.84%     80.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99              15780      0.71%     80.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            14805      0.67%     81.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119            14653      0.66%     82.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129            14786      0.67%     82.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139            15255      0.69%     83.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149            14643      0.66%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159            14719      0.67%     84.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169            13737      0.62%     85.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179            12443      0.56%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189            11019      0.50%     86.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199             9415      0.43%     86.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209             8456      0.38%     87.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219             8025      0.36%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229             7514      0.34%     87.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239             7056      0.32%     88.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             6425      0.29%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259             6249      0.28%     88.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269            22760      1.03%     89.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279            15286      0.69%     90.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289            79989      3.62%     94.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299            11649      0.53%     94.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows         117568      5.32%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           1828                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total            2211331                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses               2212703                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               1250540                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    3221                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                682316                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                      25                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::mean  12801137250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::min_value  12801137250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::max_value  12801137250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  12741207250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::CLK_GATED  12801137250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles                  173                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                 590371                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              12129645                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                 2241543                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles            34693159                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts             17448288                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents              133019                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents               380663                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents                 5907                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents             34308718                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands          28713452                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                  56235852                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups               16864256                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                 6375271                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps            28685969                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps                  27354                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                 3772325                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                       66516308                       # The number of ROB reads (Count)
system.cpu12.rob.writes                      34893750                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts                9988849                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                 17432255                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                       49661014                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      17429471                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    175                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     17476406                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                   83                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined              15182                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined           15074                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved                46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples          49648346                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             0.352004                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            1.219081                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                44225923     89.08%     89.08% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                 1549467      3.12%     92.20% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                 1158849      2.33%     94.53% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  543264      1.09%     95.63% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  422928      0.85%     96.48% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  872373      1.76%     98.24% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  214452      0.43%     98.67% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  649560      1.31%     99.98% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                   11530      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total            49648346                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                  2172      3.56%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                   0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                    0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                    0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                  0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%      3.56% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd           29962     49.10%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     52.66% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                  168      0.28%     52.94% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite                  34      0.06%     52.99% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead            6224     10.20%     63.19% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite          22460     36.81%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass          150      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu     12340014     70.61%     70.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult           18      0.00%     70.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv          204      0.00%     70.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       562569      3.22%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       562509      3.22%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       500000      2.86%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead       648882      3.71%     83.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite        63012      0.36%     83.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead      1611525      9.22%     93.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite      1187523      6.80%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     17476406                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       0.351914                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                             61020                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.003492                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               73755300                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites              12069025                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses      12051072                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                10906961                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                5375808                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        5375147                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                  12054472                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    5482804                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        17476130                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     2260372                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                     276                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          3510884                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                      1820255                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                    1250512                       # Number of stores executed (Count)
system.cpu13.numRate                         0.351908                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                            71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                         12668                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.quiesceCycles                    1302491                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu13.committedInsts                   9978428                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    17414397                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             4.976837                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        4.976837                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             0.200931                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        0.200931                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 16940497                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 7700865                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   6375096                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  4187625                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                   9100188                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  5985005                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 7652349                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      2211418                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores      1250794                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads        63088                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores        62745                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups               1821843                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted         1820890                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect             176                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups            1173254                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBHits               1173190                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.999945                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                   198                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups           322                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses            286                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts         13508                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts             139                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples     49646547                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     0.350768                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     1.385337                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0      45581915     91.81%     91.81% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1       1042629      2.10%     93.91% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        282186      0.57%     94.48% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        322229      0.65%     95.13% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        404635      0.82%     95.95% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        664422      1.34%     97.28% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6        124387      0.25%     97.53% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7        639415      1.29%     98.82% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        584729      1.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total     49646547                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            9978428                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             17414397                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   3460199                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     2209841                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                  1818740                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                  14142705                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass           41      0.00%      0.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu     12328931     70.80%     70.80% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult           18      0.00%     70.80% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv          198      0.00%     70.80% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       562510      3.23%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     74.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       562500      3.23%     77.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       500000      2.87%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.13% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead       647323      3.72%     83.85% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite        62850      0.36%     84.21% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead      1562518      8.97%     93.18% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite      1187508      6.82%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     17414397                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       584729                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.dcache.demandHits::cpu13.data      2010746                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.demandHits::total         2010746                       # number of demand (read+write) hits (Count)
system.cpu13.dcache.overallHits::cpu13.data      2010746                       # number of overall hits (Count)
system.cpu13.dcache.overallHits::total        2010746                       # number of overall hits (Count)
system.cpu13.dcache.demandMisses::cpu13.data      1450698                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.demandMisses::total       1450698                       # number of demand (read+write) misses (Count)
system.cpu13.dcache.overallMisses::cpu13.data      1450698                       # number of overall misses (Count)
system.cpu13.dcache.overallMisses::total      1450698                       # number of overall misses (Count)
system.cpu13.dcache.demandMissLatency::cpu13.data  51173196750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.demandMissLatency::total  51173196750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::cpu13.data  51173196750                       # number of overall miss ticks (Tick)
system.cpu13.dcache.overallMissLatency::total  51173196750                       # number of overall miss ticks (Tick)
system.cpu13.dcache.demandAccesses::cpu13.data      3461444                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.demandAccesses::total      3461444                       # number of demand (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::cpu13.data      3461444                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.overallAccesses::total      3461444                       # number of overall (read+write) accesses (Count)
system.cpu13.dcache.demandMissRate::cpu13.data     0.419102                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.demandMissRate::total     0.419102                       # miss rate for demand accesses (Ratio)
system.cpu13.dcache.overallMissRate::cpu13.data     0.419102                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.overallMissRate::total     0.419102                       # miss rate for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMissLatency::cpu13.data 35274.879231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.demandAvgMissLatency::total 35274.879231                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::cpu13.data 35274.879231                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMissLatency::total 35274.879231                       # average overall miss latency ((Tick/Count))
system.cpu13.dcache.blockedCycles::no_mshrs      6055705                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCycles::no_targets         3376                       # number of cycles access was blocked (Cycle)
system.cpu13.dcache.blockedCauses::no_mshrs        88613                       # number of times access was blocked (Count)
system.cpu13.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu13.dcache.avgBlocked::no_mshrs    68.338788                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.avgBlocked::no_targets   125.037037                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dcache.writebacks::writebacks       156162                       # number of writebacks (Count)
system.cpu13.dcache.writebacks::total          156162                       # number of writebacks (Count)
system.cpu13.dcache.demandMshrHits::cpu13.data      1106610                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.demandMshrHits::total      1106610                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::cpu13.data      1106610                       # number of overall MSHR hits (Count)
system.cpu13.dcache.overallMshrHits::total      1106610                       # number of overall MSHR hits (Count)
system.cpu13.dcache.demandMshrMisses::cpu13.data       344088                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.demandMshrMisses::total       344088                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::cpu13.data       344088                       # number of overall MSHR misses (Count)
system.cpu13.dcache.overallMshrMisses::total       344088                       # number of overall MSHR misses (Count)
system.cpu13.dcache.demandMshrMissLatency::cpu13.data  27179408000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissLatency::total  27179408000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::cpu13.data  27179408000                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.overallMshrMissLatency::total  27179408000                       # number of overall MSHR miss ticks (Tick)
system.cpu13.dcache.demandMshrMissRate::cpu13.data     0.099406                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.demandMshrMissRate::total     0.099406                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::cpu13.data     0.099406                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.overallMshrMissRate::total     0.099406                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.dcache.demandAvgMshrMissLatency::cpu13.data 78989.700309                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.demandAvgMshrMissLatency::total 78989.700309                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::cpu13.data 78989.700309                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.overallAvgMshrMissLatency::total 78989.700309                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.dcache.replacements               342946                       # number of replacements (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::cpu13.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::cpu13.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu13.dcache.LockedRMWReadReq.missLatency::cpu13.data      1268000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.missLatency::total      1268000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.accesses::cpu13.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWReadReq.missRate::cpu13.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::cpu13.data 30190.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMissLatency::total 30190.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::cpu13.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::cpu13.data      2579500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissLatency::total      2579500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::cpu13.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu13.data 61416.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWReadReq.avgMshrMissLatency::total 61416.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.LockedRMWWriteReq.hits::cpu13.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::cpu13.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.hits::cpu13.data       908910                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.hits::total        908910                       # number of ReadReq hits (Count)
system.cpu13.dcache.ReadReq.misses::cpu13.data      1302219                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.misses::total      1302219                       # number of ReadReq misses (Count)
system.cpu13.dcache.ReadReq.missLatency::cpu13.data  40310117250                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.missLatency::total  40310117250                       # number of ReadReq miss ticks (Tick)
system.cpu13.dcache.ReadReq.accesses::cpu13.data      2211129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.accesses::total      2211129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.dcache.ReadReq.missRate::cpu13.data     0.588939                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.missRate::total     0.588939                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMissLatency::cpu13.data 30954.944790                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMissLatency::total 30954.944790                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.mshrHits::cpu13.data      1106610                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrHits::total      1106610                       # number of ReadReq MSHR hits (Count)
system.cpu13.dcache.ReadReq.mshrMisses::cpu13.data       195609                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMisses::total       195609                       # number of ReadReq MSHR misses (Count)
system.cpu13.dcache.ReadReq.mshrMissLatency::cpu13.data  16390568000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissLatency::total  16390568000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.dcache.ReadReq.mshrMissRate::cpu13.data     0.088466                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.mshrMissRate::total     0.088466                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.dcache.ReadReq.avgMshrMissLatency::cpu13.data 83792.504435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.ReadReq.avgMshrMissLatency::total 83792.504435                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.hits::cpu13.data      1101836                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.hits::total      1101836                       # number of WriteReq hits (Count)
system.cpu13.dcache.WriteReq.misses::cpu13.data       148479                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.misses::total       148479                       # number of WriteReq misses (Count)
system.cpu13.dcache.WriteReq.missLatency::cpu13.data  10863079500                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.missLatency::total  10863079500                       # number of WriteReq miss ticks (Tick)
system.cpu13.dcache.WriteReq.accesses::cpu13.data      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.accesses::total      1250315                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu13.dcache.WriteReq.missRate::cpu13.data     0.118753                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.missRate::total     0.118753                       # miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMissLatency::cpu13.data 73162.396703                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMissLatency::total 73162.396703                       # average WriteReq miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.mshrMisses::cpu13.data       148479                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMisses::total       148479                       # number of WriteReq MSHR misses (Count)
system.cpu13.dcache.WriteReq.mshrMissLatency::cpu13.data  10788840000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissLatency::total  10788840000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu13.dcache.WriteReq.mshrMissRate::cpu13.data     0.118753                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.mshrMissRate::total     0.118753                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu13.dcache.WriteReq.avgMshrMissLatency::cpu13.data 72662.396703                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.WriteReq.avgMshrMissLatency::total 72662.396703                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu13.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dcache.tags.tagsInUse        1007.692082                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dcache.tags.totalRefs            2354920                       # Total number of references to valid blocks. (Count)
system.cpu13.dcache.tags.sampledRefs           344109                       # Sample count of references to valid blocks. (Count)
system.cpu13.dcache.tags.avgRefs             6.843529                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dcache.tags.warmupTick         325704000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dcache.tags.occupancies::cpu13.data  1007.692082                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.dcache.tags.avgOccs::cpu13.data     0.984074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.avgOccs::total      0.984074                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu13.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu13.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.dcache.tags.tagAccesses          7267169                       # Number of tag accesses (Count)
system.cpu13.dcache.tags.dataAccesses         7267169                       # Number of data accesses (Count)
system.cpu13.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.decode.idleCycles                 353650                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles            46774089                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 1788384                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              732058                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                  165                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved            1172960                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             17431040                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                 223                       # Number of squashed instructions handled by decode (Count)
system.cpu13.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.fetch.icacheStallCycles           690889                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      9989322                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                   1821843                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches          1173424                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                    48957178                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                   404                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.cacheLines                  687358                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                  55                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples         49648346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            0.351167                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           1.507877                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0               46537624     93.73%     93.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                 393089      0.79%     94.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                 142448      0.29%     94.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 104357      0.21%     95.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 693696      1.40%     96.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                  53196      0.11%     96.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                  85716      0.17%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                 217028      0.44%     97.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1421192      2.86%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total           49648346                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.036686                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      0.201150                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.icache.demandHits::cpu13.inst       687284                       # number of demand (read+write) hits (Count)
system.cpu13.icache.demandHits::total          687284                       # number of demand (read+write) hits (Count)
system.cpu13.icache.overallHits::cpu13.inst       687284                       # number of overall hits (Count)
system.cpu13.icache.overallHits::total         687284                       # number of overall hits (Count)
system.cpu13.icache.demandMisses::cpu13.inst           74                       # number of demand (read+write) misses (Count)
system.cpu13.icache.demandMisses::total            74                       # number of demand (read+write) misses (Count)
system.cpu13.icache.overallMisses::cpu13.inst           74                       # number of overall misses (Count)
system.cpu13.icache.overallMisses::total           74                       # number of overall misses (Count)
system.cpu13.icache.demandMissLatency::cpu13.inst      6443750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.demandMissLatency::total      6443750                       # number of demand (read+write) miss ticks (Tick)
system.cpu13.icache.overallMissLatency::cpu13.inst      6443750                       # number of overall miss ticks (Tick)
system.cpu13.icache.overallMissLatency::total      6443750                       # number of overall miss ticks (Tick)
system.cpu13.icache.demandAccesses::cpu13.inst       687358                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.demandAccesses::total       687358                       # number of demand (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::cpu13.inst       687358                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.overallAccesses::total       687358                       # number of overall (read+write) accesses (Count)
system.cpu13.icache.demandMissRate::cpu13.inst     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.demandMissRate::total     0.000108                       # miss rate for demand accesses (Ratio)
system.cpu13.icache.overallMissRate::cpu13.inst     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.overallMissRate::total     0.000108                       # miss rate for overall accesses (Ratio)
system.cpu13.icache.demandAvgMissLatency::cpu13.inst 87077.702703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.demandAvgMissLatency::total 87077.702703                       # average overall miss latency in ticks ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::cpu13.inst 87077.702703                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMissLatency::total 87077.702703                       # average overall miss latency ((Tick/Count))
system.cpu13.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.icache.demandMshrHits::cpu13.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu13.icache.overallMshrHits::cpu13.inst           14                       # number of overall MSHR hits (Count)
system.cpu13.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu13.icache.demandMshrMisses::cpu13.inst           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.demandMshrMisses::total           60                       # number of demand (read+write) MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::cpu13.inst           60                       # number of overall MSHR misses (Count)
system.cpu13.icache.overallMshrMisses::total           60                       # number of overall MSHR misses (Count)
system.cpu13.icache.demandMshrMissLatency::cpu13.inst      5631250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissLatency::total      5631250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::cpu13.inst      5631250                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.overallMshrMissLatency::total      5631250                       # number of overall MSHR miss ticks (Tick)
system.cpu13.icache.demandMshrMissRate::cpu13.inst     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.demandMshrMissRate::total     0.000087                       # mshr miss ratio for demand accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::cpu13.inst     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.overallMshrMissRate::total     0.000087                       # mshr miss ratio for overall accesses (Ratio)
system.cpu13.icache.demandAvgMshrMissLatency::cpu13.inst 93854.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.demandAvgMshrMissLatency::total 93854.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::cpu13.inst 93854.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.overallAvgMshrMissLatency::total 93854.166667                       # average overall mshr miss latency ((Tick/Count))
system.cpu13.icache.replacements                    0                       # number of replacements (Count)
system.cpu13.icache.ReadReq.hits::cpu13.inst       687284                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.hits::total        687284                       # number of ReadReq hits (Count)
system.cpu13.icache.ReadReq.misses::cpu13.inst           74                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.misses::total           74                       # number of ReadReq misses (Count)
system.cpu13.icache.ReadReq.missLatency::cpu13.inst      6443750                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.missLatency::total      6443750                       # number of ReadReq miss ticks (Tick)
system.cpu13.icache.ReadReq.accesses::cpu13.inst       687358                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.accesses::total       687358                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu13.icache.ReadReq.missRate::cpu13.inst     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.missRate::total     0.000108                       # miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMissLatency::cpu13.inst 87077.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMissLatency::total 87077.702703                       # average ReadReq miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.mshrHits::cpu13.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu13.icache.ReadReq.mshrMisses::cpu13.inst           60                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMisses::total           60                       # number of ReadReq MSHR misses (Count)
system.cpu13.icache.ReadReq.mshrMissLatency::cpu13.inst      5631250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissLatency::total      5631250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu13.icache.ReadReq.mshrMissRate::cpu13.inst     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.mshrMissRate::total     0.000087                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu13.icache.ReadReq.avgMshrMissLatency::cpu13.inst 93854.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.ReadReq.avgMshrMissLatency::total 93854.166667                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu13.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.icache.tags.tagsInUse          56.081804                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.icache.tags.totalRefs             687344                       # Total number of references to valid blocks. (Count)
system.cpu13.icache.tags.sampledRefs               60                       # Sample count of references to valid blocks. (Count)
system.cpu13.icache.tags.avgRefs         11455.733333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.icache.tags.warmupTick         325690000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.icache.tags.occupancies::cpu13.inst    56.081804                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu13.icache.tags.avgOccs::cpu13.inst     0.109535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.avgOccs::total      0.109535                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu13.icache.tags.occupanciesTaskId::1024           60                       # Occupied blocks per task id (Count)
system.cpu13.icache.tags.ageTaskId_1024::4           60                       # Occupied blocks per task id, per block age (Count)
system.cpu13.icache.tags.ratioOccsTaskId::1024     0.117188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu13.icache.tags.tagAccesses          1374776                       # Number of tag accesses (Count)
system.cpu13.icache.tags.dataAccesses         1374776                       # Number of data accesses (Count)
system.cpu13.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                     165                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                   121721                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                7347626                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             17429646                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                2211418                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts               1250794                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                  59                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    1688                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                7337785                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents            5                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect          142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect          116                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts                258                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               17426306                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              17426219                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                12547186                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                18109534                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      0.350903                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.692850                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu13.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu13.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu13.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu13.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu13.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu13.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu13.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu13.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu13.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu13.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu13.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                  1569                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation                 5                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                  436                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                29573                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          2209841                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean           77.112278                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev         130.836543                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9               834989     37.79%     37.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              15264      0.69%     38.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29             366349     16.58%     55.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39             197926      8.96%     64.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49             117605      5.32%     69.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59              65918      2.98%     72.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69              41104      1.86%     74.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79              34098      1.54%     75.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89              22523      1.02%     76.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99              19564      0.89%     77.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109            17882      0.81%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119            17846      0.81%     79.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129            17921      0.81%     80.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139            18370      0.83%     80.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149            16762      0.76%     81.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159            15919      0.72%     82.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169            15130      0.68%     83.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179            15045      0.68%     83.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189            13256      0.60%     84.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199            12195      0.55%     84.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209            11462      0.52%     85.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219            11178      0.51%     85.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229            10849      0.49%     86.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239             9963      0.45%     86.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             9315      0.42%     87.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259             9160      0.41%     87.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269            23961      1.08%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279            15521      0.70%     89.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289            77517      3.51%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299            13184      0.60%     93.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows         142065      6.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           1837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            2209841                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               2211226                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses               1250512                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3228                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                    2347                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                687370                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::mean  12801468250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::min_value  12801468250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::max_value  12801468250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  12740876250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::CLK_GATED  12801468250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                  165                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 587575                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles              10235157                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 2252293                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles            36572877                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             17430401                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents              132979                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents              1322628                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                 6046                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents             36179242                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.renamedOperands          28677811                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  56173542                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               16847816                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 6375519                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            28650262                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                  27420                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 3687204                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       66489450                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      34857797                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                9978428                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 17414397                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                       49653834                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                      17361534                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    184                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                     17412063                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                   83                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined              15220                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined           15980                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                55                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples          49641660                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             0.350755                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            1.219494                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                44259699     89.16%     89.16% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                 1519442      3.06%     92.22% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                 1175380      2.37%     94.59% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                  526913      1.06%     95.65% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                  409698      0.83%     96.47% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                  862051      1.74%     98.21% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                  218348      0.44%     98.65% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                  659045      1.33%     99.98% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   11084      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total            49641660                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  2156      3.19%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                  0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd           29944     44.37%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     47.56% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                  156      0.23%     47.79% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                  30      0.04%     47.84% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead            7481     11.08%     58.92% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite          27727     41.08%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass          142      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu     12277695     70.51%     70.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           18      0.00%     70.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv          204      0.00%     70.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd       562539      3.23%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     73.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd       562500      3.23%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult       500000      2.87%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       643246      3.69%     83.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        63012      0.36%     83.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead      1615193      9.28%     93.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite      1187514      6.82%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total     17412063                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       0.350669                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                             67494                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.003876                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads               73612699                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites              12001594                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses      11983102                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                10920664                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                5375348                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses        5375081                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                  11986507                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                    5492908                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                        17411800                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                     2258403                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                     263                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                          3508903                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                      1808894                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                    1250500                       # Number of stores executed (Count)
system.cpu14.numRate                         0.350664                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                            74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                         12174                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.quiesceCycles                    1309887                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu14.committedInsts                   9938785                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                    17346431                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             4.995966                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        4.995966                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.200161                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.200161                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                 16885477                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                 7661304                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                   6375033                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                  4187568                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                   9043361                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                  5950895                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                 7627672                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads      2205761                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores      1250785                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        63088                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores        62757                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups               1810544                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted         1809590                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect             186                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups            1167620                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBHits               1167524                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.999918                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                   207                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups           298                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits               36                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            262                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts         13556                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts             148                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples     49639835                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     0.349446                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     1.383276                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0      45589941     91.84%     91.84% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1       1042993      2.10%     93.94% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2        281873      0.57%     94.51% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3        317310      0.64%     95.15% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4        401710      0.81%     95.96% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5        660678      1.33%     97.29% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6        124986      0.25%     97.54% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7        635136      1.28%     98.82% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8        585208      1.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total     49639835                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted            9938785                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted             17346431                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                   3454541                       # Number of memory references committed (Count)
system.cpu14.commit.loads                     2204179                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                  1807410                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                  14080403                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu     12266624     70.72%     70.72% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           18      0.00%     70.72% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv          198      0.00%     70.72% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd       562510      3.24%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     73.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd       562500      3.24%     77.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.20% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult       500000      2.88%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.09% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead       641661      3.70%     83.78% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        62854      0.36%     84.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead      1562518      9.01%     93.15% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite      1187508      6.85%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total     17346431                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples       585208                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.dcache.demandHits::cpu14.data      2004145                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.demandHits::total         2004145                       # number of demand (read+write) hits (Count)
system.cpu14.dcache.overallHits::cpu14.data      2004145                       # number of overall hits (Count)
system.cpu14.dcache.overallHits::total        2004145                       # number of overall hits (Count)
system.cpu14.dcache.demandMisses::cpu14.data      1451583                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.demandMisses::total       1451583                       # number of demand (read+write) misses (Count)
system.cpu14.dcache.overallMisses::cpu14.data      1451583                       # number of overall misses (Count)
system.cpu14.dcache.overallMisses::total      1451583                       # number of overall misses (Count)
system.cpu14.dcache.demandMissLatency::cpu14.data  51594942747                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.demandMissLatency::total  51594942747                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::cpu14.data  51594942747                       # number of overall miss ticks (Tick)
system.cpu14.dcache.overallMissLatency::total  51594942747                       # number of overall miss ticks (Tick)
system.cpu14.dcache.demandAccesses::cpu14.data      3455728                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.demandAccesses::total      3455728                       # number of demand (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::cpu14.data      3455728                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.overallAccesses::total      3455728                       # number of overall (read+write) accesses (Count)
system.cpu14.dcache.demandMissRate::cpu14.data     0.420051                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.demandMissRate::total     0.420051                       # miss rate for demand accesses (Ratio)
system.cpu14.dcache.overallMissRate::cpu14.data     0.420051                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.overallMissRate::total     0.420051                       # miss rate for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMissLatency::cpu14.data 35543.914986                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.demandAvgMissLatency::total 35543.914986                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::cpu14.data 35543.914986                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMissLatency::total 35543.914986                       # average overall miss latency ((Tick/Count))
system.cpu14.dcache.blockedCycles::no_mshrs      6105794                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCycles::no_targets         2535                       # number of cycles access was blocked (Cycle)
system.cpu14.dcache.blockedCauses::no_mshrs        87681                       # number of times access was blocked (Count)
system.cpu14.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu14.dcache.avgBlocked::no_mshrs    69.636455                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.avgBlocked::no_targets    97.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dcache.writebacks::writebacks       156162                       # number of writebacks (Count)
system.cpu14.dcache.writebacks::total          156162                       # number of writebacks (Count)
system.cpu14.dcache.demandMshrHits::cpu14.data      1107466                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.demandMshrHits::total      1107466                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::cpu14.data      1107466                       # number of overall MSHR hits (Count)
system.cpu14.dcache.overallMshrHits::total      1107466                       # number of overall MSHR hits (Count)
system.cpu14.dcache.demandMshrMisses::cpu14.data       344117                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.demandMshrMisses::total       344117                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::cpu14.data       344117                       # number of overall MSHR misses (Count)
system.cpu14.dcache.overallMshrMisses::total       344117                       # number of overall MSHR misses (Count)
system.cpu14.dcache.demandMshrMissLatency::cpu14.data  27180439997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissLatency::total  27180439997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::cpu14.data  27180439997                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.overallMshrMissLatency::total  27180439997                       # number of overall MSHR miss ticks (Tick)
system.cpu14.dcache.demandMshrMissRate::cpu14.data     0.099579                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.demandMshrMissRate::total     0.099579                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::cpu14.data     0.099579                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.overallMshrMissRate::total     0.099579                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.dcache.demandAvgMshrMissLatency::cpu14.data 78986.042529                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.demandAvgMshrMissLatency::total 78986.042529                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::cpu14.data 78986.042529                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.overallAvgMshrMissLatency::total 78986.042529                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.dcache.replacements               342973                       # number of replacements (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::cpu14.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::cpu14.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu14.dcache.LockedRMWReadReq.missLatency::cpu14.data      1544250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.missLatency::total      1544250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.accesses::cpu14.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWReadReq.missRate::cpu14.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::cpu14.data 36767.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMissLatency::total 36767.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::cpu14.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::cpu14.data      3146500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissLatency::total      3146500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::cpu14.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu14.data 74916.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWReadReq.avgMshrMissLatency::total 74916.666667                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.LockedRMWWriteReq.hits::cpu14.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::cpu14.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.hits::cpu14.data       902308                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.hits::total        902308                       # number of ReadReq hits (Count)
system.cpu14.dcache.ReadReq.misses::cpu14.data      1303101                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.misses::total      1303101                       # number of ReadReq misses (Count)
system.cpu14.dcache.ReadReq.missLatency::cpu14.data  40731773750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.missLatency::total  40731773750                       # number of ReadReq miss ticks (Tick)
system.cpu14.dcache.ReadReq.accesses::cpu14.data      2205409                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.accesses::total      2205409                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.dcache.ReadReq.missRate::cpu14.data     0.590866                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.missRate::total     0.590866                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMissLatency::cpu14.data 31257.572322                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMissLatency::total 31257.572322                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.mshrHits::cpu14.data      1107466                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrHits::total      1107466                       # number of ReadReq MSHR hits (Count)
system.cpu14.dcache.ReadReq.mshrMisses::cpu14.data       195635                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMisses::total       195635                       # number of ReadReq MSHR misses (Count)
system.cpu14.dcache.ReadReq.mshrMissLatency::cpu14.data  16391512000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissLatency::total  16391512000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.dcache.ReadReq.mshrMissRate::cpu14.data     0.088707                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.mshrMissRate::total     0.088707                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.dcache.ReadReq.avgMshrMissLatency::cpu14.data 83786.193677                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.ReadReq.avgMshrMissLatency::total 83786.193677                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.hits::cpu14.data      1101837                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.hits::total      1101837                       # number of WriteReq hits (Count)
system.cpu14.dcache.WriteReq.misses::cpu14.data       148482                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.misses::total       148482                       # number of WriteReq misses (Count)
system.cpu14.dcache.WriteReq.missLatency::cpu14.data  10863168997                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.missLatency::total  10863168997                       # number of WriteReq miss ticks (Tick)
system.cpu14.dcache.WriteReq.accesses::cpu14.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu14.dcache.WriteReq.missRate::cpu14.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMissLatency::cpu14.data 73161.521242                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMissLatency::total 73161.521242                       # average WriteReq miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.mshrMisses::cpu14.data       148482                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMisses::total       148482                       # number of WriteReq MSHR misses (Count)
system.cpu14.dcache.WriteReq.mshrMissLatency::cpu14.data  10788927997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissLatency::total  10788927997                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu14.dcache.WriteReq.mshrMissRate::cpu14.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu14.dcache.WriteReq.avgMshrMissLatency::cpu14.data 72661.521242                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.WriteReq.avgMshrMissLatency::total 72661.521242                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu14.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dcache.tags.tagsInUse        1007.695418                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dcache.tags.totalRefs            2348349                       # Total number of references to valid blocks. (Count)
system.cpu14.dcache.tags.sampledRefs           344136                       # Sample count of references to valid blocks. (Count)
system.cpu14.dcache.tags.avgRefs             6.823898                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dcache.tags.warmupTick         327553000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dcache.tags.occupancies::cpu14.data  1007.695418                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.dcache.tags.avgOccs::cpu14.data     0.984078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.avgOccs::total      0.984078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu14.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu14.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.dcache.tags.tagAccesses          7255764                       # Number of tag accesses (Count)
system.cpu14.dcache.tags.dataAccesses         7255764                       # Number of data accesses (Count)
system.cpu14.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.decode.idleCycles                 339796                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles            46794413                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                 1793704                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles              713573                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                  174                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved            1167287                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                  39                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts             17363251                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu14.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.fetch.icacheStallCycles           687169                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                      9949915                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                   1810544                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches          1167767                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                    48954202                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                   424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.cacheLines                  683587                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                  56                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples         49641660                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            0.349854                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           1.504704                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0               46543621     93.76%     93.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                 392891      0.79%     94.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                 135333      0.27%     94.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                  94437      0.19%     95.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                 704214      1.42%     96.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  66170      0.13%     96.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                  76926      0.15%     96.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                 213343      0.43%     97.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                1414725      2.85%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total           49641660                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.036463                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.200386                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.icache.demandHits::cpu14.inst       683510                       # number of demand (read+write) hits (Count)
system.cpu14.icache.demandHits::total          683510                       # number of demand (read+write) hits (Count)
system.cpu14.icache.overallHits::cpu14.inst       683510                       # number of overall hits (Count)
system.cpu14.icache.overallHits::total         683510                       # number of overall hits (Count)
system.cpu14.icache.demandMisses::cpu14.inst           77                       # number of demand (read+write) misses (Count)
system.cpu14.icache.demandMisses::total            77                       # number of demand (read+write) misses (Count)
system.cpu14.icache.overallMisses::cpu14.inst           77                       # number of overall misses (Count)
system.cpu14.icache.overallMisses::total           77                       # number of overall misses (Count)
system.cpu14.icache.demandMissLatency::cpu14.inst      5853000                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.demandMissLatency::total      5853000                       # number of demand (read+write) miss ticks (Tick)
system.cpu14.icache.overallMissLatency::cpu14.inst      5853000                       # number of overall miss ticks (Tick)
system.cpu14.icache.overallMissLatency::total      5853000                       # number of overall miss ticks (Tick)
system.cpu14.icache.demandAccesses::cpu14.inst       683587                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.demandAccesses::total       683587                       # number of demand (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::cpu14.inst       683587                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.overallAccesses::total       683587                       # number of overall (read+write) accesses (Count)
system.cpu14.icache.demandMissRate::cpu14.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.demandMissRate::total     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu14.icache.overallMissRate::cpu14.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu14.icache.demandAvgMissLatency::cpu14.inst 76012.987013                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.demandAvgMissLatency::total 76012.987013                       # average overall miss latency in ticks ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::cpu14.inst 76012.987013                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMissLatency::total 76012.987013                       # average overall miss latency ((Tick/Count))
system.cpu14.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.icache.demandMshrHits::cpu14.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu14.icache.overallMshrHits::cpu14.inst           14                       # number of overall MSHR hits (Count)
system.cpu14.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu14.icache.demandMshrMisses::cpu14.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::cpu14.inst           63                       # number of overall MSHR misses (Count)
system.cpu14.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu14.icache.demandMshrMissLatency::cpu14.inst      5090500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissLatency::total      5090500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::cpu14.inst      5090500                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.overallMshrMissLatency::total      5090500                       # number of overall MSHR miss ticks (Tick)
system.cpu14.icache.demandMshrMissRate::cpu14.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::cpu14.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu14.icache.demandAvgMshrMissLatency::cpu14.inst 80801.587302                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.demandAvgMshrMissLatency::total 80801.587302                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::cpu14.inst 80801.587302                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.overallAvgMshrMissLatency::total 80801.587302                       # average overall mshr miss latency ((Tick/Count))
system.cpu14.icache.replacements                    0                       # number of replacements (Count)
system.cpu14.icache.ReadReq.hits::cpu14.inst       683510                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.hits::total        683510                       # number of ReadReq hits (Count)
system.cpu14.icache.ReadReq.misses::cpu14.inst           77                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu14.icache.ReadReq.missLatency::cpu14.inst      5853000                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.missLatency::total      5853000                       # number of ReadReq miss ticks (Tick)
system.cpu14.icache.ReadReq.accesses::cpu14.inst       683587                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.accesses::total       683587                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu14.icache.ReadReq.missRate::cpu14.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMissLatency::cpu14.inst 76012.987013                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMissLatency::total 76012.987013                       # average ReadReq miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.mshrHits::cpu14.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu14.icache.ReadReq.mshrMisses::cpu14.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu14.icache.ReadReq.mshrMissLatency::cpu14.inst      5090500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissLatency::total      5090500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu14.icache.ReadReq.mshrMissRate::cpu14.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu14.icache.ReadReq.avgMshrMissLatency::cpu14.inst 80801.587302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.ReadReq.avgMshrMissLatency::total 80801.587302                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu14.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.icache.tags.tagsInUse          58.745702                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.icache.tags.totalRefs             683573                       # Total number of references to valid blocks. (Count)
system.cpu14.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu14.icache.tags.avgRefs         10850.365079                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.icache.tags.warmupTick         327539000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.icache.tags.occupancies::cpu14.inst    58.745702                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu14.icache.tags.avgOccs::cpu14.inst     0.114738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.avgOccs::total      0.114738                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu14.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu14.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu14.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu14.icache.tags.tagAccesses          1367237                       # Number of tag accesses (Count)
system.cpu14.icache.tags.dataAccesses         1367237                       # Number of data accesses (Count)
system.cpu14.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                     174                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   121208                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                8628250                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts             17361718                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                  1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                2205761                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts               1250785                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  62                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                    1412                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                8618483                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents            4                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts                266                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit               17358278                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount              17358183                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                12476680                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                18017224                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      0.349584                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.692486                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu14.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu14.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu14.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu14.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu14.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu14.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu14.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu14.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu14.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu14.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu14.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                  1574                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation                 4                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                  423                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                29144                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples          2204179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           78.231133                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev         133.367132                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               835155     37.89%     37.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19              15197      0.69%     38.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29             372319     16.89%     55.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39             188372      8.55%     64.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49             121153      5.50%     69.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59              63885      2.90%     72.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69              37793      1.71%     74.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79              30135      1.37%     75.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89              21428      0.97%     76.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99              19513      0.89%     77.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109            17739      0.80%     78.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119            17716      0.80%     78.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129            17516      0.79%     79.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139            17550      0.80%     80.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149            16910      0.77%     81.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159            16313      0.74%     82.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169            15191      0.69%     82.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179            15036      0.68%     83.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189            13357      0.61%     84.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199            12122      0.55%     84.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209            11335      0.51%     85.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219            10815      0.49%     85.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229            10438      0.47%     86.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239            10020      0.45%     86.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249             9782      0.44%     86.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259             9683      0.44%     87.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269            25140      1.14%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279            15997      0.73%     89.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289            77795      3.53%     92.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299            12553      0.57%     93.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows         146221      6.63%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           1969                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total            2204179                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses               2205506                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses               1250500                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                    3220                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                683599                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                      24                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::mean  12801414250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::min_value  12801414250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::max_value  12801414250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  12740930250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::CLK_GATED  12801414250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                  174                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 587229                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles              11601744                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                 2224260                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles            35227974                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts             17362493                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents              132980                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents              1226313                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                10229                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents             34819006                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands          28542084                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                  55935841                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups               16785767                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                 6375190                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps            28514321                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                  27634                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                 3765261                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                       66414328                       # The number of ROB reads (Count)
system.cpu14.rob.writes                      34721987                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                9938785                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                 17346431                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                       49646878                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                      17323155                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                    188                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                     17383570                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                   83                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              15499                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined           16503                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                59                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples          49635420                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.350225                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.214838                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                44226044     89.10%     89.10% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                 1542557      3.11%     92.21% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                 1175522      2.37%     94.58% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                  540420      1.09%     95.67% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                  423227      0.85%     96.52% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                  857491      1.73%     98.25% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                  214043      0.43%     98.68% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                  644840      1.30%     99.98% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                   11276      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total            49635420                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2048      3.02%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                  0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%      3.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd           30228     44.63%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     47.65% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                  155      0.23%     47.88% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                  34      0.05%     47.93% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead            7515     11.09%     59.02% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite          27756     40.98%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass          144      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu     12242246     70.42%     70.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           18      0.00%     70.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv          204      0.00%     70.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd       562570      3.24%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     73.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd       562516      3.24%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult       500001      2.88%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead       640008      3.68%     83.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        63029      0.36%     83.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead      1625306      9.35%     93.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite      1187528      6.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total     17383570                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.350144                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                             67736                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.003897                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads               73528973                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites              11963047                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses      11944412                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                10941406                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                5375800                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses        5375169                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                  11947709                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                    5503453                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                        17383266                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                     2265272                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                     304                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                          3515801                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                      1802432                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                    1250529                       # Number of stores executed (Count)
system.cpu15.numRate                         0.350138                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                            75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                         11458                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.quiesceCycles                    1316287                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu15.committedInsts                   9916240                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                    17307777                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             5.006623                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        5.006623                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.199735                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.199735                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                 16870233                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                 7638770                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                   6375128                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                  4187644                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                   9011097                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                  5931531                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                 7621672                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                      1                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads      2202627                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores      1250858                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads        63105                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores        62769                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups               1804100                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted         1803121                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect             183                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups            1164411                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBHits               1164308                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.999912                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                   206                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                0                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           319                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits               37                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            282                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts         13901                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls           129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts             145                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples     49633552                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.348711                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.382292                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0      45598305     91.87%     91.87% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1       1033496      2.08%     93.95% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2        284107      0.57%     94.52% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3        314677      0.63%     95.16% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4        400137      0.81%     95.96% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5        658993      1.33%     97.29% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6        124869      0.25%     97.54% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7        634435      1.28%     98.82% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8        584533      1.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total     49633552                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted            9916240                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted             17307777                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                   3451321                       # Number of memory references committed (Count)
system.cpu15.commit.loads                     2200957                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        86                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                  1800966                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                  5375036                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                  14044970                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                 102                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu     12231191     70.67%     70.67% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           18      0.00%     70.67% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv          198      0.00%     70.67% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd       562510      3.25%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     73.92% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd       562500      3.25%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.17% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult       500000      2.89%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead       638439      3.69%     83.75% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        62856      0.36%     84.11% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead      1562518      9.03%     93.14% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite      1187508      6.86%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total     17307777                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples       584533                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.dcache.demandHits::cpu15.data      1989840                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.demandHits::total         1989840                       # number of demand (read+write) hits (Count)
system.cpu15.dcache.overallHits::cpu15.data      1989840                       # number of overall hits (Count)
system.cpu15.dcache.overallHits::total        1989840                       # number of overall hits (Count)
system.cpu15.dcache.demandMisses::cpu15.data      1462740                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.demandMisses::total       1462740                       # number of demand (read+write) misses (Count)
system.cpu15.dcache.overallMisses::cpu15.data      1462740                       # number of overall misses (Count)
system.cpu15.dcache.overallMisses::total      1462740                       # number of overall misses (Count)
system.cpu15.dcache.demandMissLatency::cpu15.data  54277904999                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.demandMissLatency::total  54277904999                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::cpu15.data  54277904999                       # number of overall miss ticks (Tick)
system.cpu15.dcache.overallMissLatency::total  54277904999                       # number of overall miss ticks (Tick)
system.cpu15.dcache.demandAccesses::cpu15.data      3452580                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.demandAccesses::total      3452580                       # number of demand (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::cpu15.data      3452580                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.overallAccesses::total      3452580                       # number of overall (read+write) accesses (Count)
system.cpu15.dcache.demandMissRate::cpu15.data     0.423666                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.demandMissRate::total     0.423666                       # miss rate for demand accesses (Ratio)
system.cpu15.dcache.overallMissRate::cpu15.data     0.423666                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.overallMissRate::total     0.423666                       # miss rate for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMissLatency::cpu15.data 37107.008080                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.demandAvgMissLatency::total 37107.008080                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::cpu15.data 37107.008080                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMissLatency::total 37107.008080                       # average overall miss latency ((Tick/Count))
system.cpu15.dcache.blockedCycles::no_mshrs      6880813                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCycles::no_targets         3005                       # number of cycles access was blocked (Cycle)
system.cpu15.dcache.blockedCauses::no_mshrs        93700                       # number of times access was blocked (Count)
system.cpu15.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu15.dcache.avgBlocked::no_mshrs    73.434504                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.avgBlocked::no_targets   115.576923                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dcache.writebacks::writebacks       156161                       # number of writebacks (Count)
system.cpu15.dcache.writebacks::total          156161                       # number of writebacks (Count)
system.cpu15.dcache.demandMshrHits::cpu15.data      1118647                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.demandMshrHits::total      1118647                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::cpu15.data      1118647                       # number of overall MSHR hits (Count)
system.cpu15.dcache.overallMshrHits::total      1118647                       # number of overall MSHR hits (Count)
system.cpu15.dcache.demandMshrMisses::cpu15.data       344093                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.demandMshrMisses::total       344093                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::cpu15.data       344093                       # number of overall MSHR misses (Count)
system.cpu15.dcache.overallMshrMisses::total       344093                       # number of overall MSHR misses (Count)
system.cpu15.dcache.demandMshrMissLatency::cpu15.data  27429126249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissLatency::total  27429126249                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::cpu15.data  27429126249                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.overallMshrMissLatency::total  27429126249                       # number of overall MSHR miss ticks (Tick)
system.cpu15.dcache.demandMshrMissRate::cpu15.data     0.099663                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.demandMshrMissRate::total     0.099663                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::cpu15.data     0.099663                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.overallMshrMissRate::total     0.099663                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.dcache.demandAvgMshrMissLatency::cpu15.data 79714.281456                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.demandAvgMshrMissLatency::total 79714.281456                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::cpu15.data 79714.281456                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.overallAvgMshrMissLatency::total 79714.281456                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.dcache.replacements               342952                       # number of replacements (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::cpu15.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::cpu15.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu15.dcache.LockedRMWReadReq.missLatency::cpu15.data      1434000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.missLatency::total      1434000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.accesses::cpu15.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWReadReq.missRate::cpu15.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::cpu15.data 34142.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMissLatency::total 34142.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::cpu15.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::cpu15.data      2922250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissLatency::total      2922250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::cpu15.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu15.data 69577.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWReadReq.avgMshrMissLatency::total 69577.380952                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.LockedRMWWriteReq.hits::cpu15.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::cpu15.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.hits::cpu15.data       888001                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.hits::total        888001                       # number of ReadReq hits (Count)
system.cpu15.dcache.ReadReq.misses::cpu15.data      1314258                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.misses::total      1314258                       # number of ReadReq misses (Count)
system.cpu15.dcache.ReadReq.missLatency::cpu15.data  43414795500                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.missLatency::total  43414795500                       # number of ReadReq miss ticks (Tick)
system.cpu15.dcache.ReadReq.accesses::cpu15.data      2202259                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.accesses::total      2202259                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.dcache.ReadReq.missRate::cpu15.data     0.596777                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.missRate::total     0.596777                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMissLatency::cpu15.data 33033.693156                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMissLatency::total 33033.693156                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.mshrHits::cpu15.data      1118647                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrHits::total      1118647                       # number of ReadReq MSHR hits (Count)
system.cpu15.dcache.ReadReq.mshrMisses::cpu15.data       195611                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMisses::total       195611                       # number of ReadReq MSHR misses (Count)
system.cpu15.dcache.ReadReq.mshrMissLatency::cpu15.data  16640257750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissLatency::total  16640257750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.dcache.ReadReq.mshrMissRate::cpu15.data     0.088823                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.mshrMissRate::total     0.088823                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.dcache.ReadReq.avgMshrMissLatency::cpu15.data 85068.108389                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.ReadReq.avgMshrMissLatency::total 85068.108389                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.hits::cpu15.data      1101839                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.hits::total      1101839                       # number of WriteReq hits (Count)
system.cpu15.dcache.WriteReq.misses::cpu15.data       148482                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.misses::total       148482                       # number of WriteReq misses (Count)
system.cpu15.dcache.WriteReq.missLatency::cpu15.data  10863109499                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.missLatency::total  10863109499                       # number of WriteReq miss ticks (Tick)
system.cpu15.dcache.WriteReq.accesses::cpu15.data      1250321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.accesses::total      1250321                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu15.dcache.WriteReq.missRate::cpu15.data     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.missRate::total     0.118755                       # miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMissLatency::cpu15.data 73161.120533                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMissLatency::total 73161.120533                       # average WriteReq miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.mshrMisses::cpu15.data       148482                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMisses::total       148482                       # number of WriteReq MSHR misses (Count)
system.cpu15.dcache.WriteReq.mshrMissLatency::cpu15.data  10788868499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissLatency::total  10788868499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu15.dcache.WriteReq.mshrMissRate::cpu15.data     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.mshrMissRate::total     0.118755                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu15.dcache.WriteReq.avgMshrMissLatency::cpu15.data 72661.120533                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.WriteReq.avgMshrMissLatency::total 72661.120533                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu15.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dcache.tags.tagsInUse        1007.741486                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dcache.tags.totalRefs            2334021                       # Total number of references to valid blocks. (Count)
system.cpu15.dcache.tags.sampledRefs           344112                       # Sample count of references to valid blocks. (Count)
system.cpu15.dcache.tags.avgRefs             6.782736                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dcache.tags.warmupTick         329153000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dcache.tags.occupancies::cpu15.data  1007.741486                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.dcache.tags.avgOccs::cpu15.data     0.984123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.avgOccs::total      0.984123                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu15.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu15.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.dcache.tags.tagAccesses          7249444                       # Number of tag accesses (Count)
system.cpu15.dcache.tags.dataAccesses         7249444                       # Number of data accesses (Count)
system.cpu15.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.decode.idleCycles                 349203                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles            46786659                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                 1761066                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles              738319                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                  173                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved            1164068                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                  38                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts             17324892                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                 231                       # Number of squashed instructions handled by decode (Count)
system.cpu15.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.fetch.icacheStallCycles           683993                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                      9927417                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                   1804100                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches          1164551                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                    48951209                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                   422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles            5                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.cacheLines                  680568                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                  63                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples         49635420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.349123                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           1.502954                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0               46544688     93.77%     93.77% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                 383205      0.77%     94.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                 144009      0.29%     94.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                 104400      0.21%     95.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                 691243      1.39%     96.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                  57895      0.12%     96.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                  86274      0.17%     96.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                 217283      0.44%     97.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                1406423      2.83%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total           49635420                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.036339                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.199961                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.icache.demandHits::cpu15.inst       680485                       # number of demand (read+write) hits (Count)
system.cpu15.icache.demandHits::total          680485                       # number of demand (read+write) hits (Count)
system.cpu15.icache.overallHits::cpu15.inst       680485                       # number of overall hits (Count)
system.cpu15.icache.overallHits::total         680485                       # number of overall hits (Count)
system.cpu15.icache.demandMisses::cpu15.inst           83                       # number of demand (read+write) misses (Count)
system.cpu15.icache.demandMisses::total            83                       # number of demand (read+write) misses (Count)
system.cpu15.icache.overallMisses::cpu15.inst           83                       # number of overall misses (Count)
system.cpu15.icache.overallMisses::total           83                       # number of overall misses (Count)
system.cpu15.icache.demandMissLatency::cpu15.inst      6024250                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.demandMissLatency::total      6024250                       # number of demand (read+write) miss ticks (Tick)
system.cpu15.icache.overallMissLatency::cpu15.inst      6024250                       # number of overall miss ticks (Tick)
system.cpu15.icache.overallMissLatency::total      6024250                       # number of overall miss ticks (Tick)
system.cpu15.icache.demandAccesses::cpu15.inst       680568                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.demandAccesses::total       680568                       # number of demand (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::cpu15.inst       680568                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.overallAccesses::total       680568                       # number of overall (read+write) accesses (Count)
system.cpu15.icache.demandMissRate::cpu15.inst     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.demandMissRate::total     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu15.icache.overallMissRate::cpu15.inst     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.overallMissRate::total     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu15.icache.demandAvgMissLatency::cpu15.inst 72581.325301                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.demandAvgMissLatency::total 72581.325301                       # average overall miss latency in ticks ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::cpu15.inst 72581.325301                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMissLatency::total 72581.325301                       # average overall miss latency ((Tick/Count))
system.cpu15.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.icache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.icache.demandMshrHits::cpu15.inst           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.demandMshrHits::total           20                       # number of demand (read+write) MSHR hits (Count)
system.cpu15.icache.overallMshrHits::cpu15.inst           20                       # number of overall MSHR hits (Count)
system.cpu15.icache.overallMshrHits::total           20                       # number of overall MSHR hits (Count)
system.cpu15.icache.demandMshrMisses::cpu15.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::cpu15.inst           63                       # number of overall MSHR misses (Count)
system.cpu15.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu15.icache.demandMshrMissLatency::cpu15.inst      4958250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissLatency::total      4958250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::cpu15.inst      4958250                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.overallMshrMissLatency::total      4958250                       # number of overall MSHR miss ticks (Tick)
system.cpu15.icache.demandMshrMissRate::cpu15.inst     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.demandMshrMissRate::total     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::cpu15.inst     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.overallMshrMissRate::total     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu15.icache.demandAvgMshrMissLatency::cpu15.inst 78702.380952                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.demandAvgMshrMissLatency::total 78702.380952                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::cpu15.inst 78702.380952                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.overallAvgMshrMissLatency::total 78702.380952                       # average overall mshr miss latency ((Tick/Count))
system.cpu15.icache.replacements                    0                       # number of replacements (Count)
system.cpu15.icache.ReadReq.hits::cpu15.inst       680485                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.hits::total        680485                       # number of ReadReq hits (Count)
system.cpu15.icache.ReadReq.misses::cpu15.inst           83                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.misses::total           83                       # number of ReadReq misses (Count)
system.cpu15.icache.ReadReq.missLatency::cpu15.inst      6024250                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.missLatency::total      6024250                       # number of ReadReq miss ticks (Tick)
system.cpu15.icache.ReadReq.accesses::cpu15.inst       680568                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.accesses::total       680568                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu15.icache.ReadReq.missRate::cpu15.inst     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.missRate::total     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMissLatency::cpu15.inst 72581.325301                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMissLatency::total 72581.325301                       # average ReadReq miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.mshrHits::cpu15.inst           20                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrHits::total           20                       # number of ReadReq MSHR hits (Count)
system.cpu15.icache.ReadReq.mshrMisses::cpu15.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu15.icache.ReadReq.mshrMissLatency::cpu15.inst      4958250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissLatency::total      4958250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu15.icache.ReadReq.mshrMissRate::cpu15.inst     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.mshrMissRate::total     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu15.icache.ReadReq.avgMshrMissLatency::cpu15.inst 78702.380952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.ReadReq.avgMshrMissLatency::total 78702.380952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu15.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.icache.tags.tagsInUse          59.015392                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.icache.tags.totalRefs             680548                       # Total number of references to valid blocks. (Count)
system.cpu15.icache.tags.sampledRefs               63                       # Sample count of references to valid blocks. (Count)
system.cpu15.icache.tags.avgRefs         10802.349206                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.icache.tags.warmupTick         329139000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.icache.tags.occupancies::cpu15.inst    59.015392                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu15.icache.tags.avgOccs::cpu15.inst     0.115264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.avgOccs::total      0.115264                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu15.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu15.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu15.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu15.icache.tags.tagAccesses          1361199                       # Number of tag accesses (Count)
system.cpu15.icache.tags.dataAccesses         1361199                       # Number of data accesses (Count)
system.cpu15.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                     173                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   123062                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                7137578                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts             17323343                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                  2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                2202627                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts               1250858                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  64                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                    1820                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                7127379                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents            5                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          138                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect          115                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts                253                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit               17319682                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount              17319581                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                12452372                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                17983466                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.348855                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.692434                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
system.cpu15.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu15.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu15.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu15.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu15.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu15.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu15.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu15.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu15.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu15.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu15.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.lsq0.forwLoads                        37                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                  1662                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                  0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation                 5                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                  494                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  0                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                34215                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples          2200957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           83.484580                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         139.084838                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9               819370     37.23%     37.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19              14770      0.67%     37.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29             352589     16.02%     53.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39             189398      8.61%     62.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49             110811      5.03%     67.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59              62869      2.86%     70.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69              37704      1.71%     72.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79              31867      1.45%     73.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89              21771      0.99%     74.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99              19519      0.89%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109            18025      0.82%     76.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119            18457      0.84%     77.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129            19275      0.88%     77.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139            19138      0.87%     78.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149            18485      0.84%     79.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159            18548      0.84%     80.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169            16736      0.76%     81.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179            15477      0.70%     82.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189            14135      0.64%     82.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199            13695      0.62%     83.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209            12889      0.59%     83.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219            12442      0.57%     84.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229            12090      0.55%     84.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239            11718      0.53%     85.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249            11336      0.52%     86.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259            11457      0.52%     86.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269            26359      1.20%     87.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279            20239      0.92%     88.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289            73224      3.33%     91.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299            13272      0.60%     92.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows         163292      7.42%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           1888                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total            2200957                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses               2202356                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses               1250529                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                    3220                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                    2338                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                680570                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                      14                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::mean  12801553250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::min_value  12801553250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::max_value  12801553250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  12740791250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::CLK_GATED  12801553250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                  173                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 584484                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles              10150260                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles          279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                 2229290                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles            36670934                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts             17324205                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents              132939                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents              1322767                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 9853                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents             36268952                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands          28464990                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                  55801385                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups               16750699                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                 6375510                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps            28437015                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                  27846                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                     1                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                 0                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                 3750064                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                       66370411                       # The number of ROB reads (Count)
system.cpu15.rob.writes                      34645412                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                9916240                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                 17307777                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                        49738050                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       17762503                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      17829963                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   104                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined               16527                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            17118                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 46                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           49716960                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.358629                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.236695                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 44241240     88.99%     88.99% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  1559323      3.14%     92.12% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  1169588      2.35%     94.48% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   511732      1.03%     95.50% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   413341      0.83%     96.34% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   904625      1.82%     98.16% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                   210716      0.42%     98.58% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   695677      1.40%     99.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    10718      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             49716960                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   2186      3.04%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      3.04% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            30592     42.54%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     45.58% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   179      0.25%     45.83% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                   44      0.06%     45.89% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead            10884     15.13%     61.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           28031     38.98%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass          182      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     12644279     70.92%     70.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           18      0.00%     70.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          218      0.00%     70.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       562565      3.16%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           19      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           66      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           50      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           18      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd       562500      3.15%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult       500000      2.80%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       676763      3.80%     83.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        63227      0.35%     84.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      1632402      9.16%     93.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1187609      6.66%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      17829963                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.358477                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                              71916                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.004033                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                74488800                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               12402775                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       12383430                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 10960106                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 5376447                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         5375492                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   12386898                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     5514799                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         17829675                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2309132                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      288                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           3559933                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       1875437                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     1250801                       # Number of stores executed (Count)
system.cpu2.numRate                          0.358472                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            128                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          21090                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1225623                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   10171697                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     17746096                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              4.889848                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         4.889848                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.204505                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.204505                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  17287868                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                  7895291                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                    6375550                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                   4187852                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                    9376376                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                   6150651                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                  7811803                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       2239348                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1251085                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        63090                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        62741                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                1877147                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          1876151                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              236                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             1200811                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                1200691                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999900                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    204                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            333                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             295                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           31                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts          14851                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              181                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     49714919                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.356957                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.399403                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0       45612230     91.75%     91.75% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        1034020      2.08%     93.83% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         278005      0.56%     94.39% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         312996      0.63%     95.02% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         400507      0.81%     95.82% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         694245      1.40%     97.22% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         125746      0.25%     97.47% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         668011      1.34%     98.81% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         589159      1.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     49714919                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            10171697                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              17746096                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    3488142                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2237637                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   1873873                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                   5375247                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   14446813                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass           55      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     12632553     71.18%     71.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     71.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          209      0.00%     71.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       562520      3.17%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.36% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd       562500      3.17%     77.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.53% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult       500000      2.82%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       675055      3.80%     84.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        62961      0.35%     84.50% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      1562582      8.81%     93.31% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1187544      6.69%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     17746096                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       589159                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu02.data      2016806                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          2016806                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu02.data      2016806                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         2016806                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu02.data      1472662                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        1472662                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu02.data      1472662                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       1472662                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu02.data  56242980747                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  56242980747                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu02.data  56242980747                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  56242980747                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu02.data      3489468                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      3489468                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu02.data      3489468                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      3489468                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu02.data     0.422031                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.422031                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu02.data     0.422031                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.422031                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu02.data 38191.370964                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 38191.370964                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu02.data 38191.370964                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 38191.370964                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs      7231719                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         3627                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs        95581                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     75.660633                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets   134.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       156181                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           156181                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu02.data      1128487                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1128487                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu02.data      1128487                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1128487                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu02.data       344175                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       344175                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu02.data       344175                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       344175                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu02.data  27588872997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  27588872997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu02.data  27588872997                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  27588872997                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu02.data     0.098633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.098633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu02.data     0.098633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.098633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu02.data 80159.433419                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 80159.433419                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu02.data 80159.433419                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 80159.433419                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                343047                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu02.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu02.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu02.data      1433750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1433750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu02.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu02.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu02.data 34136.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 34136.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu02.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu02.data      2912500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2912500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu02.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu02.data 69345.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 69345.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu02.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu02.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu02.data       914826                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total         914826                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu02.data      1324181                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      1324181                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu02.data  45380762500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  45380762500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu02.data      2239007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2239007                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu02.data     0.591414                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.591414                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu02.data 34270.815319                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 34270.815319                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu02.data      1128486                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1128486                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu02.data       195695                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       195695                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu02.data  16800895250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  16800895250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu02.data     0.087403                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.087403                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu02.data 85852.450241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 85852.450241                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu02.data      1101980                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       1101980                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu02.data       148481                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       148481                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu02.data  10862218247                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  10862218247                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu02.data      1250461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      1250461                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu02.data     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu02.data 73155.610799                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 73155.610799                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu02.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu02.data       148480                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       148480                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu02.data  10787977747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  10787977747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu02.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu02.data 72656.100128                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 72656.100128                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1007.914022                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             2361070                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            344213                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs              6.859328                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          306487000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu02.data  1007.914022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu02.data     0.984291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.984291                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           7323325                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          7323325                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                  338020                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             46805768                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  1877849                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               695117                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                   206                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1200470                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   56                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              17764378                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  297                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles            689607                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      10183648                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    1877147                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           1200933                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     49027017                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                    522                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                   681668                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   93                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          49716960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.357400                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.521756                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                46561892     93.65%     93.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  393862      0.79%     94.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  137062      0.28%     94.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                   87861      0.18%     94.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  724990      1.46%     96.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   62774      0.13%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                   72930      0.15%     96.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  218869      0.44%     97.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 1456720      2.93%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            49716960                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.037741                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.204746                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu02.inst       681512                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total           681512                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu02.inst       681512                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total          681512                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu02.inst          156                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            156                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu02.inst          156                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           156                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu02.inst     11229250                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     11229250                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu02.inst     11229250                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     11229250                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu02.inst       681668                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total       681668                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu02.inst       681668                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total       681668                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu02.inst     0.000229                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000229                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu02.inst     0.000229                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000229                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu02.inst 71982.371795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 71982.371795                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu02.inst 71982.371795                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 71982.371795                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          126                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs            63                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu02.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu02.inst           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu02.inst          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          129                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu02.inst          129                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          129                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu02.inst      9785000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      9785000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu02.inst      9785000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      9785000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu02.inst     0.000189                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000189                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu02.inst     0.000189                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000189                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu02.inst 75852.713178                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 75852.713178                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu02.inst 75852.713178                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 75852.713178                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     1                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu02.inst       681512                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total         681512                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu02.inst          156                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          156                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu02.inst     11229250                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     11229250                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu02.inst       681668                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total       681668                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu02.inst     0.000229                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000229                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu02.inst 71982.371795                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 71982.371795                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu02.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu02.inst          129                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          129                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu02.inst      9785000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      9785000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu02.inst     0.000189                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000189                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu02.inst 75852.713178                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 75852.713178                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          123.275278                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs              681641                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               129                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs           5284.038760                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          306473000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu02.inst   123.275278                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu02.inst     0.240772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.240772                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          128                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.250000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           1363465                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          1363465                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                      206                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    105146                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 8943576                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              17762690                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  16                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 2239348                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1251085                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   69                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1195                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 8933535                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          153                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 297                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                17759017                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               17758922                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 12782052                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 18444366                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.357049                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.693006                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         79                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                   1703                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                   580                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                 36764                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2237637                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            85.963965                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          142.016523                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                851413     38.05%     38.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               14652      0.65%     38.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              351046     15.69%     54.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              170127      7.60%     62.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              107492      4.80%     66.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               57535      2.57%     69.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               37605      1.68%     71.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               30036      1.34%     72.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               21536      0.96%     73.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               19665      0.88%     74.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             18928      0.85%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             18565      0.83%     75.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             19318      0.86%     76.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             21175      0.95%     77.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             20100      0.90%     78.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             22249      0.99%     79.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             19327      0.86%     80.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             17466      0.78%     81.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             16311      0.73%     81.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             15109      0.68%     82.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             14623      0.65%     83.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             14385      0.64%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             13665      0.61%     84.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             13337      0.60%     85.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             12916      0.58%     85.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             12849      0.57%     86.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             26847      1.20%     87.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             18007      0.80%     88.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             74552      3.33%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             12965      0.58%     92.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          173836      7.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1891                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2237637                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2239137                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1250801                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                 681677                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  12801426250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  12801426250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  12801426250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  12740918250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  12801426250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                   206                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  594496                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               12029865                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           446                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  2295741                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             34796206                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              17763576                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               133076                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                918009                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 10248                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              34407416                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           29343019                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   57339288                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                17154246                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  6376213                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             29313030                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                   29860                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  3759827                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        66886434                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       35524127                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                10171697                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  17746096                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                        49731882                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       17736267                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     199                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      17801705                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                    87                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               16957                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            18542                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           49711512                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.358100                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.232830                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 44229357     88.97%     88.97% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  1546728      3.11%     92.08% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  1178983      2.37%     94.46% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   538519      1.08%     95.54% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   421219      0.85%     96.39% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   882834      1.78%     98.16% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                   225445      0.45%     98.62% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   677678      1.36%     99.98% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                    10749      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             49711512                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2154      3.12%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     2      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      3.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            30278     43.85%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     46.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                   163      0.24%     47.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                   35      0.05%     47.26% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead             8567     12.41%     59.67% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite           27845     40.33%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass          180      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     12620010     70.89%     70.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           18      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          222      0.00%     70.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       562572      3.16%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           16      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           21      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           50      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           52      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           20      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            5      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     74.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd       562500      3.16%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult       500001      2.81%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead       674519      3.79%     83.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        63185      0.35%     84.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      1630735      9.16%     93.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      1187599      6.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      17801705                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.357954                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                              69045                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.003879                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                74430139                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               12376797                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       12356863                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 10953915                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 5376631                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         5375471                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   12360271                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     5510299                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         17801397                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      2305212                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      308                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           3555969                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       1870995                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     1250757                       # Number of stores executed (Count)
system.cpu3.numRate                          0.357947                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            126                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          20370                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1232779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   10156159                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     17719442                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              4.896721                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         4.896721                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.204218                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.204218                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  17260036                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                  7879871                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                    6375507                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                   4187843                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                    9354105                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                   6137267                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                  7799001                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       2237236                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1251092                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads        63091                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        62747                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                1872769                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          1871742                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              235                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             1198635                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                1198525                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999908                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    212                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            331                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                38                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             293                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           29                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          15283                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            141                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              179                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     49709410                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.356461                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.397895                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       45605503     91.74%     91.74% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        1037790      2.09%     93.83% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         279554      0.56%     94.39% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         314994      0.63%     95.03% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         400740      0.81%     95.83% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         691553      1.39%     97.23% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         124640      0.25%     97.48% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         668091      1.34%     98.82% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         586545      1.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     49709410                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            10156159                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              17719442                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    3485928                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2235419                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   1869441                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                   5375217                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   14422399                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  113                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           49      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     12608137     71.15%     71.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           18      0.00%     71.15% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          213      0.00%     71.16% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       562519      3.17%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           12      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           14      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           24      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           12      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd       562500      3.17%     77.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.51% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult       500000      2.82%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.33% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       672843      3.80%     84.12% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        62965      0.36%     84.48% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      1562576      8.82%     93.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      1187544      6.70%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     17719442                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       586545                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu03.data      2016963                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          2016963                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu03.data      2016963                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         2016963                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu03.data      1470338                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        1470338                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu03.data      1470338                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       1470338                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu03.data  55645701750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  55645701750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu03.data  55645701750                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  55645701750                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu03.data      3487301                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      3487301                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu03.data      3487301                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      3487301                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu03.data     0.421626                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.421626                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu03.data     0.421626                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.421626                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu03.data 37845.516983                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 37845.516983                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu03.data 37845.516983                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 37845.516983                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs      7261642                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets         3293                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        95813                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     75.789736                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets   121.962963                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       156181                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           156181                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu03.data      1126181                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1126181                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu03.data      1126181                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1126181                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu03.data       344157                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       344157                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu03.data       344157                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       344157                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu03.data  27599174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  27599174000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu03.data  27599174000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  27599174000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu03.data     0.098689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.098689                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu03.data     0.098689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.098689                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu03.data 80193.557010                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 80193.557010                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu03.data 80193.557010                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 80193.557010                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                343026                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu03.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu03.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu03.data      1541500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1541500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu03.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu03.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu03.data 36702.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 36702.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu03.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu03.data      3138250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      3138250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu03.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu03.data 74720.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 74720.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu03.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu03.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu03.data       914980                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total         914980                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu03.data      1321856                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      1321856                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu03.data  44785577250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  44785577250                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu03.data      2236836                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2236836                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu03.data     0.590949                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.590949                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu03.data 33880.829115                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 33880.829115                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu03.data      1126181                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1126181                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu03.data       195675                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       195675                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu03.data  16813290500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  16813290500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu03.data     0.087478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.087478                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu03.data 85924.571356                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 85924.571356                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu03.data      1101983                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       1101983                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu03.data       148482                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       148482                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu03.data  10860124500                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  10860124500                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu03.data      1250465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      1250465                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu03.data     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu03.data 73141.017093                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 73141.017093                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu03.data       148482                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       148482                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu03.data  10785883500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  10785883500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu03.data     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu03.data 72641.017093                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 72641.017093                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1007.958781                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             2361208                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            344194                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs              6.860108                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          308276000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu03.data  1007.958781                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu03.data     0.984335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.984335                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           7318972                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          7318972                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                  344970                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             46797003                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  1851920                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               717413                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                   206                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1198301                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   57                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              17738161                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  310                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles            690933                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      10168433                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    1872769                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           1198775                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     49020237                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                    524                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           78                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                   683055                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                   86                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          49711512                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.356912                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.519234                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                46550394     93.64%     93.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  391601      0.79%     94.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  144184      0.29%     94.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  101753      0.20%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  721063      1.45%     96.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                   54426      0.11%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                   83116      0.17%     96.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  217471      0.44%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 1447504      2.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            49711512                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.037657                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.204465                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu03.inst       682908                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total           682908                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu03.inst       682908                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total          682908                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu03.inst          147                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            147                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu03.inst          147                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           147                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu03.inst     10472750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     10472750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu03.inst     10472750                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     10472750                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu03.inst       683055                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total       683055                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu03.inst       683055                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total       683055                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu03.inst     0.000215                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000215                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu03.inst     0.000215                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000215                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu03.inst 71243.197279                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 71243.197279                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu03.inst 71243.197279                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 71243.197279                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs          115                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     57.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            1                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                1                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu03.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu03.inst           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu03.inst          126                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          126                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu03.inst          126                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          126                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu03.inst      9274250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      9274250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu03.inst      9274250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      9274250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu03.inst     0.000184                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000184                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu03.inst     0.000184                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000184                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu03.inst 73605.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 73605.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu03.inst 73605.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 73605.158730                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     1                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu03.inst       682908                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total         682908                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu03.inst          147                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          147                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu03.inst     10472750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     10472750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu03.inst       683055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total       683055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu03.inst     0.000215                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000215                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu03.inst 71243.197279                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 71243.197279                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu03.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu03.inst          126                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          126                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu03.inst      9274250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      9274250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu03.inst     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000184                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu03.inst 73605.158730                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 73605.158730                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          119.650155                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs              683034                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               126                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs           5420.904762                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          308262000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu03.inst   119.650155                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu03.inst     0.233692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.233692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          125                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          125                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.244141                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           1366236                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          1366236                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                      206                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    119888                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 7179765                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              17736466                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 2237236                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1251092                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   73                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     1870                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 7169075                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           145                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 290                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                17732430                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               17732334                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 12771264                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 18408304                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.356559                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.693777                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         65                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                   1809                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                   583                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 35557                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2235419                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            84.866309                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          141.960865                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                846845     37.88%     37.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               15076      0.67%     38.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              347288     15.54%     54.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              189036      8.46%     62.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              104138      4.66%     67.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               61676      2.76%     69.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               41838      1.87%     71.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               32669      1.46%     73.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               22868      1.02%     74.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               19834      0.89%     75.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             18195      0.81%     76.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             18483      0.83%     76.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             18868      0.84%     77.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             19804      0.89%     78.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             18352      0.82%     79.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             18087      0.81%     80.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             16520      0.74%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             15917      0.71%     81.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             15133      0.68%     82.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             13434      0.60%     82.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             13178      0.59%     83.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             12644      0.57%     84.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             12274      0.55%     84.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             12054      0.54%     85.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             12051      0.54%     85.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             12386      0.55%     86.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             26072      1.17%     87.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             16711      0.75%     88.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             75236      3.37%     91.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             13226      0.59%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          175526      7.85%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1953                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2235419                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2236959                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1250757                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                 683064                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  12801179250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  12801179250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  12801179250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  12741165250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  12801179250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                   206                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  584019                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               10309590                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           446                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  2295093                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             36522158                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              17737389                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               133003                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               1412012                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                 12635                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              36109303                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           29290314                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   57247246                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                17130422                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  6376243                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             29259692                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                   30493                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  3721432                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        66857304                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       35471743                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                10156159                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  17719442                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                        49723950                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       17749277                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     214                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      17795970                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                    84                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined               15865                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            18634                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                 85                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples           49710755                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.357990                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.236960                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 44260680     89.04%     89.04% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  1533286      3.08%     92.12% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  1179675      2.37%     94.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   513162      1.03%     95.53% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                   402353      0.81%     96.34% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                   900144      1.81%     98.15% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                   207905      0.42%     98.56% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                   702114      1.41%     99.98% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                    11436      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total             49710755                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                   2057      3.05%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      3.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            29951     44.40%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     47.45% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                   139      0.21%     47.66% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                   27      0.04%     47.70% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead             7428     11.01%     58.71% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite           27849     41.29%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     12632658     70.99%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           18      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          201      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       562546      3.16%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd       562514      3.16%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult       500000      2.81%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead       675511      3.80%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite        63056      0.35%     84.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      1611788      9.06%     93.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      1187527      6.67%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      17795970                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.357895                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                              67451                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.003790                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads                74456225                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               12389939                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       12370339                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 10914005                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 5375422                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         5375130                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   12373655                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     5489615                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         17795685                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                      2287261                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      285                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                           3537810                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       1873361                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     1250549                       # Number of stores executed (Count)
system.cpu4.numRate                          0.357890                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             76                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          13195                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1239747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   10164625                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     17733559                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              4.891863                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         4.891863                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.204421                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.204421                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  17233359                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                  7887379                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                    6375090                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                   4187605                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                    9365462                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                   6144131                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                  7785650                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads       2238129                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      1250899                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads        63157                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores        62819                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                1875173                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          1874164                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              199                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1199879                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                1199812                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999944                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    217                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            310                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                37                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             273                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           27                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts          14214                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              161                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples     49708831                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.356749                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.399142                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       45611848     91.76%     91.76% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        1030786      2.07%     93.83% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         280577      0.56%     94.40% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         306577      0.62%     95.01% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         398691      0.80%     95.81% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         697583      1.40%     97.22% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         126192      0.25%     97.47% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         670559      1.35%     98.82% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         586018      1.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total     49708831                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            10164625                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              17733559                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    3486825                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      2236447                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1871922                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   14435271                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass           36      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     12621472     71.17%     71.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           18      0.00%     71.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          198      0.00%     71.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       562510      3.17%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     74.35% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd       562500      3.17%     77.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.52% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult       500000      2.82%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.34% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       673929      3.80%     84.14% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite        62870      0.35%     84.49% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      1562518      8.81%     93.30% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      1187508      6.70%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     17733559                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       586018                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu04.data      2025505                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          2025505                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu04.data      2025505                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         2025505                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu04.data      1462499                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        1462499                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu04.data      1462499                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       1462499                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu04.data  51032969999                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  51032969999                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu04.data  51032969999                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  51032969999                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu04.data      3488004                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total      3488004                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu04.data      3488004                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total      3488004                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu04.data     0.419294                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.419294                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu04.data     0.419294                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.419294                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu04.data 34894.362320                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 34894.362320                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu04.data 34894.362320                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 34894.362320                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs      5773255                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         3072                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs        87444                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           26                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     66.022311                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   118.153846                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       156169                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           156169                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu04.data      1118389                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1118389                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu04.data      1118389                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1118389                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu04.data       344110                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       344110                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu04.data       344110                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       344110                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu04.data  27180211999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  27180211999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu04.data  27180211999                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  27180211999                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu04.data     0.098655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.098655                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu04.data     0.098655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.098655                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu04.data 78986.986716                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 78986.986716                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu04.data 78986.986716                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 78986.986716                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                342975                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu04.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu04.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu04.data      1301750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      1301750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu04.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu04.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu04.data 30994.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 30994.047619                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu04.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu04.data      2679500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2679500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu04.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu04.data 63797.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 63797.619048                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu04.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu04.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu04.data       923641                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total         923641                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu04.data      1314028                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      1314028                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu04.data  40163631000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  40163631000                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu04.data      2237669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      2237669                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu04.data     0.587231                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.587231                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu04.data 30565.277909                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 30565.277909                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu04.data      1118389                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1118389                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu04.data       195639                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       195639                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu04.data  16385108500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  16385108500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu04.data     0.087430                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.087430                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu04.data 83751.749396                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 83751.749396                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu04.data      1101864                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       1101864                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu04.data       148471                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       148471                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu04.data  10869338999                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  10869338999                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu04.data      1250335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      1250335                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu04.data     0.118745                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118745                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu04.data 73208.498623                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 73208.498623                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu04.data       148471                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       148471                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu04.data  10795103499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  10795103499                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu04.data     0.118745                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118745                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu04.data 72708.498623                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 72708.498623                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1007.752064                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs             2369703                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            344144                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs              6.885789                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          310018000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu04.data  1007.752064                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu04.data     0.984133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.984133                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses           7320324                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses          7320324                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                  332116                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             46810945                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  1852754                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles               714747                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                   193                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1199559                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              17751173                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  239                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles            678029                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      10176344                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    1875173                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1200066                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                     49032390                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                    466                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles          100                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                   674753                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                   66                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples          49710755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.357176                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.518840                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                46551807     93.65%     93.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  388533      0.78%     94.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  131696      0.26%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                   87157      0.18%     94.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  749097      1.51%     96.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                   73241      0.15%     96.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                   73012      0.15%     96.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  208266      0.42%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 1447946      2.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total            49710755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.037712                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.204657                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu04.inst       674671                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total           674671                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu04.inst       674671                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total          674671                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu04.inst           82                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total             82                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu04.inst           82                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total            82                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu04.inst      6690500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      6690500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu04.inst      6690500                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      6690500                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu04.inst       674753                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total       674753                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu04.inst       674753                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total       674753                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu04.inst     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000122                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu04.inst     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000122                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu04.inst 81591.463415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 81591.463415                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu04.inst 81591.463415                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 81591.463415                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.demandMshrHits::cpu04.inst           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           17                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu04.inst           17                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           17                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu04.inst           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           65                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu04.inst           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           65                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu04.inst      5587500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      5587500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu04.inst      5587500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      5587500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu04.inst     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000096                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu04.inst     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000096                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu04.inst 85961.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 85961.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu04.inst 85961.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 85961.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     0                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu04.inst       674671                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total         674671                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu04.inst           82                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total           82                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu04.inst      6690500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      6690500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu04.inst       674753                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total       674753                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu04.inst     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000122                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu04.inst 81591.463415                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 81591.463415                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu04.inst           17                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           17                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu04.inst           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           65                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu04.inst      5587500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      5587500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu04.inst     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000096                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu04.inst 85961.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 85961.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           61.033568                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs              674736                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                65                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          10380.553846                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          310004000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu04.inst    61.033568                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu04.inst     0.119206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.119206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           65                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           65                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.126953                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           1349571                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          1349571                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                      193                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                    115105                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 8803695                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              17749491                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                 2238129                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                1250899                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   72                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     1446                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 8793535                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           133                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          145                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 278                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                17745583                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               17745469                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 12766769                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 18411366                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.356880                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.693418                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         38                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                   1674                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores                   521                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 28522                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           2236447                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean            75.969763                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          130.881031                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9                857432     38.34%     38.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               14729      0.66%     39.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              371523     16.61%     55.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              190952      8.54%     64.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              126346      5.65%     69.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               68767      3.07%     72.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               42841      1.92%     74.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               33062      1.48%     76.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               21893      0.98%     77.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               19607      0.88%     78.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             18194      0.81%     78.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             18219      0.81%     79.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             17988      0.80%     80.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             19229      0.86%     81.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             17688      0.79%     82.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             16965      0.76%     82.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             15243      0.68%     83.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             14715      0.66%     84.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             12984      0.58%     84.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             11329      0.51%     85.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             10097      0.45%     85.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              9631      0.43%     86.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              9143      0.41%     86.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              8737      0.39%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              8634      0.39%     87.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              9027      0.40%     87.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             23742      1.06%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             15254      0.68%     89.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             76362      3.41%     93.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             13153      0.59%     93.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          142961      6.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2007                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             2236447                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses                2237771                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                1250549                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                 674768                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       28                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  12801420250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  12801420250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  12801420250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  12740924250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  12801420250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                   193                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                  580157                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               11728131                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  2284080                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             35117915                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              17750374                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               134577                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               1115878                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                 13206                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              34708488                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           29317030                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                   57292475                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                17141290                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  6375248                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             29288541                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                   28360                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                  3767962                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                        66870235                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       35497658                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                10164625                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  17733559                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                        49717938                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       17714853                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     188                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      17754269                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                    76                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined               15609                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            17024                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                 59                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples           49702566                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.357210                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.233336                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 44262270     89.05%     89.05% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  1520919      3.06%     92.11% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  1164040      2.34%     94.46% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   534749      1.08%     95.53% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   418784      0.84%     96.37% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   885608      1.78%     98.16% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   227084      0.46%     98.61% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   677553      1.36%     99.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                    11559      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total             49702566                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                   2129      3.23%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      3.23% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            29664     44.99%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     48.22% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                   152      0.23%     48.45% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                   30      0.05%     48.50% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead             6087      9.23%     57.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite           27869     42.27%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass          154      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     12601310     70.98%     70.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           18      0.00%     70.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          204      0.00%     70.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       562556      3.17%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     74.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       562500      3.17%     77.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       500002      2.82%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead       672635      3.79%     83.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite        63025      0.35%     84.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      1604351      9.04%     93.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      1187514      6.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      17754269                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.357100                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                              65931                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.003714                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                74379578                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               12354958                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       12336111                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 10897533                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 5375696                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         5375113                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   12339469                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     5480577                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         17753971                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      2276940                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      298                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           3527455                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       1867710                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                     1250515                       # Number of stores executed (Count)
system.cpu5.numRate                          0.357094                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          15372                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1247107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   10144667                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     17699365                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              4.900894                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         4.900894                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.204044                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.204044                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  17187268                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  7867265                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    6375070                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   4187600                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                    9337376                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   6127299                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  7763907                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       2235246                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores      1250839                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads        63095                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores        62749                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                1869444                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          1868435                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              185                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             1197065                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                1196969                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999920                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    224                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts          13936                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              147                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples     49700694                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.356119                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.396392                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0       45594266     91.74%     91.74% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        1038935      2.09%     93.83% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         282968      0.57%     94.40% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         317147      0.64%     95.04% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         401857      0.81%     95.84% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         691080      1.39%     97.23% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6         124212      0.25%     97.48% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         666879      1.34%     98.83% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         583350      1.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total     49700694                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            10144667                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              17699365                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    3483958                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      2233592                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   1866230                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   14403926                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     12590142     71.13%     71.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           18      0.00%     71.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          198      0.00%     71.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       562510      3.18%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       562500      3.18%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       500000      2.82%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.32% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       671074      3.79%     84.11% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite        62858      0.36%     84.46% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      1562518      8.83%     93.29% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1187508      6.71%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     17699365                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       583350                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu05.data      2039741                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          2039741                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu05.data      2039741                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         2039741                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu05.data      1445455                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        1445455                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu05.data      1445455                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       1445455                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu05.data  49138214750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  49138214750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu05.data  49138214750                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  49138214750                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu05.data      3485196                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total      3485196                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu05.data      3485196                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total      3485196                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu05.data     0.414741                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.414741                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu05.data     0.414741                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.414741                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu05.data 33994.980646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 33994.980646                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu05.data 33994.980646                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 33994.980646                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs      5304094                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         3258                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs        82554                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     64.249994                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets   120.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       156165                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           156165                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu05.data      1101378                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1101378                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu05.data      1101378                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1101378                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu05.data       344077                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       344077                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu05.data       344077                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       344077                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu05.data  26975436250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  26975436250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu05.data  26975436250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  26975436250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu05.data     0.098725                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.098725                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu05.data     0.098725                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.098725                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu05.data 78399.417136                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 78399.417136                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu05.data 78399.417136                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 78399.417136                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                342946                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu05.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu05.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu05.data      1966000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1966000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu05.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu05.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu05.data 46809.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 46809.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu05.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu05.data      3990000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      3990000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu05.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu05.data        95000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total        95000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu05.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu05.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu05.data       937882                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total         937882                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu05.data      1296991                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      1296991                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu05.data  38271535500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  38271535500                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu05.data      2234873                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      2234873                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu05.data     0.580342                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.580342                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu05.data 29507.942229                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 29507.942229                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu05.data      1101378                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1101378                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu05.data       195613                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       195613                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu05.data  16182989000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  16182989000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu05.data     0.087528                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.087528                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu05.data 82729.619197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 82729.619197                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu05.data      1101859                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       1101859                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu05.data       148464                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       148464                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu05.data  10866679250                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  10866679250                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu05.data      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu05.data     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118741                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu05.data 73194.035254                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 73194.035254                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu05.data       148464                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       148464                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu05.data  10792447250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  10792447250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu05.data     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118741                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu05.data 72694.035254                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 72694.035254                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1008.197847                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs             2383904                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            344114                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs              6.927658                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          311863000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu05.data  1008.197847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu05.data     0.984568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.984568                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses           7314678                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses          7314678                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                  338045                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             46799490                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  1850933                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               713924                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                   174                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1196725                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              17716585                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles            683891                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      10155979                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    1869444                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           1197229                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                     49018386                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                    424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                   680991                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   53                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples          49702566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.356534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.518917                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                46549232     93.66%     93.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  389425      0.78%     94.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  144645      0.29%     94.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                   97259      0.20%     94.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  720485      1.45%     96.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                   52089      0.10%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                   82701      0.17%     96.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  222267      0.45%     97.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1444463      2.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total            49702566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.037601                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.204272                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu05.inst       680914                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total           680914                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu05.inst       680914                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total          680914                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu05.inst           77                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu05.inst           77                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu05.inst      7192750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      7192750                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu05.inst      7192750                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      7192750                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu05.inst       680991                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total       680991                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu05.inst       680991                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total       680991                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu05.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu05.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu05.inst 93412.337662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 93412.337662                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu05.inst 93412.337662                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 93412.337662                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.demandMshrHits::cpu05.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu05.inst           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu05.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu05.inst           63                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu05.inst      6007750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      6007750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu05.inst      6007750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      6007750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu05.inst     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000093                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu05.inst     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000093                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu05.inst 95361.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 95361.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu05.inst 95361.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 95361.111111                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     0                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu05.inst       680914                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total         680914                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu05.inst           77                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu05.inst      7192750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      7192750                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu05.inst       680991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total       680991                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu05.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu05.inst 93412.337662                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 93412.337662                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu05.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu05.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu05.inst      6007750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      6007750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu05.inst     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000093                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu05.inst 95361.111111                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 95361.111111                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           58.618825                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs              680977                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          10809.158730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          311844000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu05.inst    58.618825                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu05.inst     0.114490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.114490                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           1362045                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          1362045                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                      174                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                    107059                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 7426720                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              17715041                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 2235246                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                1250839                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     1013                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 7418320                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           139                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          123                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 262                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                17711320                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               17711224                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 12764939                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 18404750                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.356234                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.693568                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         38                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                   1646                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                   473                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 24925                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           2233592                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean            72.443232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          126.270102                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9                867793     38.85%     38.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               15774      0.71%     39.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              377172     16.89%     56.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              199705      8.94%     65.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49              133680      5.98%     71.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               69767      3.12%     74.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               39961      1.79%     76.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               30936      1.39%     77.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               19761      0.88%     78.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               17328      0.78%     79.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             16286      0.73%     80.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             16144      0.72%     80.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             16265      0.73%     81.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             16013      0.72%     82.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             15872      0.71%     82.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             15504      0.69%     83.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             14367      0.64%     84.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             13794      0.62%     84.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             12016      0.54%     85.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             10887      0.49%     85.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             10170      0.46%     86.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              9940      0.45%     86.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              9471      0.42%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              8503      0.38%     87.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249              8333      0.37%     87.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259              8181      0.37%     88.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             23617      1.06%     89.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             14988      0.67%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             79278      3.55%     93.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             13384      0.60%     94.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          128702      5.76%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1844                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             2233592                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                2234971                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                1250515                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 681003                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  12801083250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  12801083250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  12801083250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  12741261250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  12801083250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                   174                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  576593                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               10248207                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  2292878                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             36584435                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              17715896                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               132980                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               1068190                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  6685                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              36197372                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           29248373                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   57172245                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                17109710                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  6375463                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             29220180                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                   28064                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  3687753                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        66830346                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       35428662                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                10144667                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  17699365                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                        49711242                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       17688480                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      17740450                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                    83                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined               15385                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            16134                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples           49696378                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.356977                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.231002                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 44231209     89.00%     89.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  1534584      3.09%     92.09% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  1189639      2.39%     94.48% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   537231      1.08%     95.57% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                   409239      0.82%     96.39% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                   898388      1.81%     98.20% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                   198160      0.40%     98.60% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                   686385      1.38%     99.98% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    11543      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total             49696378                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   2135      3.03%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      3.03% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            30034     42.59%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     45.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   155      0.22%     45.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                   30      0.04%     45.88% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead            10235     14.51%     60.40% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite           27927     39.60%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     12577339     70.90%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           18      0.00%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          204      0.00%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       562537      3.17%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     74.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd       562500      3.17%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult       500000      2.82%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       670527      3.78%     83.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        63020      0.36%     84.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      1616640      9.11%     93.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      1187514      6.69%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      17740450                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.356870                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                              70516                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.003975                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                74321272                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               12328710                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       12309998                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 10926605                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 5375346                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         5375081                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   12313416                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     5497399                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         17740190                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                      2287132                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      260                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                           3537641                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       1863370                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                     1250509                       # Number of stores executed (Count)
system.cpu6.numRate                          0.356865                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             74                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          14864                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1253779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   10129409                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     17673215                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              4.907615                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         4.907615                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.203765                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.203765                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  17188048                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                  7852011                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                    6375035                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                   4187568                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                    9315693                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                   6114279                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                  7765390                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads       2233024                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores      1250806                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        63089                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores        62755                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                1865062                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          1864072                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              186                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             1194871                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                1194773                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999918                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    207                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts          13731                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples     49694530                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.355637                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.395572                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0       45594319     91.75%     91.75% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1037712      2.09%     93.84% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         281918      0.57%     94.40% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         317210      0.64%     95.04% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         400868      0.81%     95.85% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         689280      1.39%     97.24% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6         126593      0.25%     97.49% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         662433      1.33%     98.82% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         584197      1.18%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total     49694530                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            10129409                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              17673215                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    3481773                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      2231411                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   1861874                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   14379955                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     12566176     71.10%     71.10% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     71.10% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          198      0.00%     71.10% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       562510      3.18%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     74.29% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd       562500      3.18%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult       500000      2.83%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       668893      3.78%     84.08% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        62854      0.36%     84.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      1562518      8.84%     93.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1187508      6.72%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     17673215                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       584197                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu06.data      2025400                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          2025400                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu06.data      2025400                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         2025400                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu06.data      1457584                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        1457584                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu06.data      1457584                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       1457584                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu06.data  51826624497                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  51826624497                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu06.data  51826624497                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  51826624497                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu06.data      3482984                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total      3482984                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu06.data      3482984                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total      3482984                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu06.data     0.418487                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.418487                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu06.data     0.418487                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.418487                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu06.data 35556.526757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 35556.526757                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu06.data 35556.526757                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 35556.526757                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs      5929245                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         3081                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs        87645                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     67.650693                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets   114.111111                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       156163                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           156163                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu06.data      1113490                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1113490                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu06.data      1113490                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1113490                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu06.data       344094                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       344094                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu06.data       344094                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       344094                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu06.data  27176068747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  27176068747                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu06.data  27176068747                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  27176068747                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu06.data     0.098793                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.098793                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu06.data     0.098793                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.098793                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu06.data 78978.618479                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 78978.618479                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu06.data 78978.618479                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 78978.618479                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                342966                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu06.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu06.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu06.data      1641000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1641000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu06.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu06.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu06.data 39071.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 39071.428571                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu06.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu06.data      3340000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      3340000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu06.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu06.data 79523.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 79523.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu06.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu06.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu06.data       923544                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total         923544                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu06.data      1309121                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      1309121                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu06.data  40965320250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  40965320250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu06.data      2232665                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      2232665                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu06.data     0.586349                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.586349                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu06.data 31292.233682                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 31292.233682                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu06.data      1113490                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1113490                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu06.data       195631                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       195631                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu06.data  16388996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  16388996000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu06.data     0.087622                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.087622                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu06.data 83775.045877                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 83775.045877                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu06.data      1101856                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       1101856                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu06.data       148463                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       148463                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu06.data  10861304247                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  10861304247                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu06.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu06.data     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118740                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu06.data 73158.323939                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 73158.323939                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu06.data       148463                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       148463                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu06.data  10787072747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  10787072747                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu06.data     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118740                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu06.data 72658.323939                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 72658.323939                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1007.678731                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs             2369581                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            344132                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs              6.885675                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          313526000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu06.data  1007.678731                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu06.data     0.984061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.984061                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses           7310272                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses          7310272                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                  356427                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             46779228                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  1808313                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles               752236                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                   174                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1194524                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              17690213                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles            684209                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      10140694                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    1865062                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           1195016                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                     49011880                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                    424                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                   681144                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   58                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples          49696378                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.356051                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.514896                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                46544859     93.66%     93.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  378829      0.76%     94.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  132823      0.27%     94.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  100025      0.20%     94.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  743935      1.50%     96.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   70913      0.14%     96.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                   84199      0.17%     96.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  211959      0.43%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 1428836      2.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total            49696378                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.037518                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.203992                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu06.inst       681067                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total           681067                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu06.inst       681067                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total          681067                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu06.inst           77                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu06.inst           77                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu06.inst      6890000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      6890000                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu06.inst      6890000                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      6890000                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu06.inst       681144                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total       681144                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu06.inst       681144                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total       681144                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu06.inst     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000113                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu06.inst     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000113                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu06.inst 89480.519481                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 89480.519481                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu06.inst 89480.519481                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 89480.519481                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.demandMshrHits::cpu06.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu06.inst           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu06.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu06.inst           63                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu06.inst      5773750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      5773750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu06.inst      5773750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      5773750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu06.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu06.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu06.inst 91646.825397                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 91646.825397                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu06.inst 91646.825397                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 91646.825397                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     0                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu06.inst       681067                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total         681067                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu06.inst           77                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu06.inst      6890000                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      6890000                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu06.inst       681144                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total       681144                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu06.inst     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000113                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu06.inst 89480.519481                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 89480.519481                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu06.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu06.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu06.inst      5773750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      5773750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu06.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu06.inst 91646.825397                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 91646.825397                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           58.843451                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs              681130                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          10811.587302                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          313512000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu06.inst    58.843451                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu06.inst     0.114929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.114929                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           1362351                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          1362351                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                      174                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    112830                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 9065301                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              17688667                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                 2233024                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                1250806                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     1271                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 9054815                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 266                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                17685173                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               17685079                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 12708640                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 18323580                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.355756                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.693568                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                   1605                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                   444                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 29619                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           2231411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            77.768072                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          133.593376                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                856772     38.40%     38.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               14339      0.64%     39.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              371229     16.64%     55.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              183673      8.23%     63.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49              129691      5.81%     69.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               63377      2.84%     72.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               43609      1.95%     74.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               35093      1.57%     76.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               19406      0.87%     76.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               17429      0.78%     77.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             16341      0.73%     78.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             16447      0.74%     79.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             17155      0.77%     79.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             17206      0.77%     80.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             16037      0.72%     81.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             15548      0.70%     82.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             14806      0.66%     82.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             14518      0.65%     83.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             13523      0.61%     84.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             12254      0.55%     84.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             11312      0.51%     85.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             11150      0.50%     85.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             10305      0.46%     86.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             10266      0.46%     86.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             10086      0.45%     87.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259              9849      0.44%     87.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             24609      1.10%     88.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             20913      0.94%     89.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             72036      3.23%     92.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             12504      0.56%     93.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          149928      6.72%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             2231411                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                2232766                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                1250509                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                 681156                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  12801089250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  12801089250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  12801089250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  12741255250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  12801089250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                   174                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  596220                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               12034628                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  2285125                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             34779952                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              17689447                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               133007                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                840161                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  9773                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              34381982                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           29195741                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                   57079912                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                17085459                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  6375210                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             29167889                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                   27723                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                  3817046                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                        66796993                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       35375928                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                10129409                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  17673215                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        49703826                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       17683518                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     183                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      17709504                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                    80                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               15591                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            16662                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 54                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           49688267                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.356412                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.231074                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 44250635     89.06%     89.06% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  1520270      3.06%     92.12% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  1169341      2.35%     94.47% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   544578      1.10%     95.57% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                   410974      0.83%     96.39% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                   877046      1.77%     98.16% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                   232139      0.47%     98.62% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                   671414      1.35%     99.98% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                    11870      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             49688267                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2143      3.28%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      3.28% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            29087     44.53%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     47.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                   151      0.23%     48.04% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                   30      0.05%     48.08% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead             6251      9.57%     57.65% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite           27663     42.35%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass          152      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     12572650     70.99%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           18      0.00%     70.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          204      0.00%     71.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       562555      3.18%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     74.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd       562500      3.18%     77.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult       500000      2.82%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead       670018      3.78%     83.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        63019      0.36%     84.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      1590875      8.98%     93.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      1187513      6.71%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      17709504                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.356301                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                              65325                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.003689                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                74302737                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               12323606                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       12304846                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 10869943                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                 5375690                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         5375100                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   12308205                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     5466472                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         17709209                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                      2260850                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      295                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                           3511357                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       1862510                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                     1250507                       # Number of stores executed (Count)
system.cpu7.numRate                          0.356295                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             71                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          15559                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1261171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   10126392                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     17668043                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              4.908345                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         4.908345                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.203735                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.203735                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  17131682                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                  7849005                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                    6375052                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                   4187589                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                    9311403                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                   6111723                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                  7737390                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads       2232633                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores      1250833                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads        63085                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores        62748                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                1864192                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          1863211                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              186                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             1194448                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                1194350                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999918                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    206                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            316                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             280                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          13917                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              148                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     49686398                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.355591                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.393801                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       45570268     91.72%     91.72% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1048042      2.11%     93.83% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         284447      0.57%     94.40% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         324762      0.65%     95.05% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         406766      0.82%     95.87% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         685641      1.38%     97.25% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         124333      0.25%     97.50% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         661558      1.33%     98.83% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         580581      1.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     49686398                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            10126392                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              17668043                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    3481342                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      2230980                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   1861012                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   14375214                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     12561435     71.10%     71.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           18      0.00%     71.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          198      0.00%     71.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       562510      3.18%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     74.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd       562500      3.18%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.47% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult       500000      2.83%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.30% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       668462      3.78%     84.08% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        62854      0.36%     84.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      1562518      8.84%     93.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      1187508      6.72%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     17668043                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       580581                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu07.data      2048565                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          2048565                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu07.data      2048565                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         2048565                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu07.data      1434029                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        1434029                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu07.data      1434029                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       1434029                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu07.data  44975788750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  44975788750                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu07.data  44975788750                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  44975788750                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu07.data      3482594                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total      3482594                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu07.data      3482594                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total      3482594                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu07.data     0.411770                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.411770                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu07.data     0.411770                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.411770                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu07.data 31363.235158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 31363.235158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu07.data 31363.235158                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 31363.235158                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs      3910957                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets         3227                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs        74292                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     52.643044                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets   119.518519                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       156161                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           156161                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu07.data      1089956                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1089956                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu07.data      1089956                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1089956                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu07.data       344073                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       344073                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu07.data       344073                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       344073                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu07.data  26565995750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  26565995750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu07.data  26565995750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  26565995750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu07.data     0.098798                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.098798                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu07.data     0.098798                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.098798                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu07.data 77210.347078                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 77210.347078                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu07.data 77210.347078                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 77210.347078                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                342945                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu07.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu07.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu07.data      1653000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1653000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu07.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu07.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu07.data 39357.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 39357.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu07.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu07.data      3364000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      3364000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu07.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu07.data 80095.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 80095.238095                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu07.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu07.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu07.data       946708                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total         946708                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu07.data      1285567                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      1285567                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu07.data  34112288000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  34112288000                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu07.data      2232275                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      2232275                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu07.data     0.575900                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.575900                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu07.data 26534.819267                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 26534.819267                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu07.data      1089956                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1089956                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu07.data       195611                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       195611                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu07.data  15776726000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  15776726000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu07.data     0.087629                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.087629                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu07.data 80653.572652                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 80653.572652                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu07.data      1101857                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       1101857                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu07.data       148462                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       148462                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu07.data  10863500750                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  10863500750                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu07.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu07.data     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu07.data 73173.611766                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 73173.611766                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu07.data       148462                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       148462                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu07.data  10789269750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  10789269750                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu07.data     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu07.data 72673.611766                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 72673.611766                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1007.723523                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs             2392724                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            344112                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs              6.953329                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          315374000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu07.data  1007.723523                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu07.data     0.984105                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.984105                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses           7309472                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses          7309472                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                  339305                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             46786406                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  1854342                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles               708039                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                   175                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1194111                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              17685274                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles            689444                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      10137626                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    1864192                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           1194592                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     48998533                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                    426                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                   686473                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                   59                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          49688267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.356003                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.518212                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                46539771     93.66%     93.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  393393      0.79%     94.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  141858      0.29%     94.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                   99344      0.20%     94.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  715601      1.44%     96.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                   48033      0.10%     96.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                   82304      0.17%     96.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  226043      0.45%     97.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 1441920      2.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            49688267                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.037506                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.203961                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu07.inst       686395                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total           686395                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu07.inst       686395                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total          686395                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu07.inst           78                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total             78                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu07.inst           78                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total            78                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu07.inst      7235250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      7235250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu07.inst      7235250                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      7235250                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu07.inst       686473                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total       686473                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu07.inst       686473                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total       686473                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu07.inst     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000114                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu07.inst     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000114                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu07.inst 92759.615385                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 92759.615385                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu07.inst 92759.615385                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 92759.615385                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.demandMshrHits::cpu07.inst           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           15                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu07.inst           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           15                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu07.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu07.inst           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu07.inst      5993500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      5993500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu07.inst      5993500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      5993500                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu07.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu07.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu07.inst 95134.920635                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 95134.920635                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu07.inst 95134.920635                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 95134.920635                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     0                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu07.inst       686395                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total         686395                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu07.inst           78                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total           78                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu07.inst      7235250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      7235250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu07.inst       686473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total       686473                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu07.inst     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000114                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu07.inst 92759.615385                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 92759.615385                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu07.inst           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           15                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu07.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu07.inst      5993500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      5993500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu07.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu07.inst 95134.920635                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 95134.920635                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           58.686271                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs              686458                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          10896.158730                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          315360000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu07.inst    58.686271                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu07.inst     0.114622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.114622                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           1373009                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          1373009                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                      175                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    118608                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 7323604                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              17683701                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                 2232633                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                1250833                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   62                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     1187                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 7315026                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           141                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          125                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 266                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                17680042                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               17679946                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 12744826                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 18381474                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.355706                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.693352                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                   1645                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                   471                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 17466                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           2230980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            64.799437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          118.108142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                869787     38.99%     38.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               17148      0.77%     39.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              407673     18.27%     58.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              210356      9.43%     67.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49              165687      7.43%     74.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               78825      3.53%     78.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               39862      1.79%     80.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               29596      1.33%     81.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               15786      0.71%     82.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               13754      0.62%     82.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             12065      0.54%     83.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             11668      0.52%     83.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             12301      0.55%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             12171      0.55%     85.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             12070      0.54%     85.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             11670      0.52%     86.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             10467      0.47%     86.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             10430      0.47%     87.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189              8866      0.40%     87.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199              7121      0.32%     87.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              6350      0.28%     88.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219              5950      0.27%     88.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229              5665      0.25%     88.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239              5655      0.25%     88.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249              5224      0.23%     89.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259              5226      0.23%     89.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             21864      0.98%     90.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             13771      0.62%     90.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             82144      3.68%     94.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             12864      0.58%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          108964      4.88%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1945                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             2230980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                2232372                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                1250507                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     3202                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                 686485                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  12801095250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  12801095250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  12801095250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  12741249250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  12801095250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                   175                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  581658                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               10084066                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  2287024                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             36735065                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              17684573                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               132972                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                977496                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  5851                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              36345771                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           29185805                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                   57062719                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                17080990                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  6375452                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             29157545                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                   28131                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  3693704                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                        66787491                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       35365977                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                10126392                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  17668043                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                        49696126                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                       17627453                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                      17660327                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                    80                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined               15628                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined            16577                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples           49681368                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              0.355472                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             1.230522                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                 44267044     89.10%     89.10% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  1506130      3.03%     92.13% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  1177566      2.37%     94.50% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                   527115      1.06%     95.56% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                   413693      0.83%     96.40% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                   879358      1.77%     98.17% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                   217276      0.44%     98.60% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                   682986      1.37%     99.98% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                    10200      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total             49681368                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                   2125      3.18%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                     0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                     0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                   0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%      3.18% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd            29303     43.88%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     47.07% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                   155      0.23%     47.30% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                   29      0.04%     47.34% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead             7476     11.20%     58.54% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite           27686     41.46%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass          156      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     12521272     70.90%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult           18      0.00%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv          204      0.00%     70.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd       562553      3.19%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     74.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd       562510      3.19%     77.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult       500000      2.83%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     80.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead       665418      3.77%     83.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite        63041      0.36%     84.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead      1597631      9.05%     93.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      1187524      6.72%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total      17660327                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        0.355366                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                              66774                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.003781                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads                74183954                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites               12267814                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses       12248848                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                 10884922                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                 5375460                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses         5375127                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                   12252252                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                     5474693                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                         17660066                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                      2263011                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                      261                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                           3513552                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       1853165                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                     1250541                       # Number of stores executed (Count)
system.cpu8.numRate                          0.355361                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                             80                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                          14758                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.quiesceCycles                     1267779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu8.committedInsts                   10093672                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                     17611945                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              4.923493                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         4.923493                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.203108                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.203108                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                  17093919                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                  7816369                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                    6375074                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                   4187603                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                    9264578                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                   6083625                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                  7720924                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads       2227939                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      1250836                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads        63097                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores        62763                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                1854878                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          1853862                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect              191                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             1189770                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBHits                1189698                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.999939                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                    205                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups            339                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses             303                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts          13965                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts              149                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples     49679483                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     0.354511                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     1.392245                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       45578638     91.75%     91.75% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        1042990      2.10%     93.84% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         286460      0.58%     94.42% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         320628      0.65%     95.07% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         404082      0.81%     95.88% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5         682675      1.37%     97.25% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         125433      0.25%     97.51% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         656766      1.32%     98.83% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8         581811      1.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total     49679483                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            10093672                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted              17611945                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                    3476673                       # Number of memory references committed (Count)
system.cpu8.commit.loads                      2226307                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   1851660                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   14323791                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass           39      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     12510007     71.03%     71.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult           18      0.00%     71.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv          198      0.00%     71.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd       562510      3.19%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     74.23% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd       562500      3.19%     77.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.42% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult       500000      2.84%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead       663789      3.77%     84.03% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite        62858      0.36%     84.39% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      1562518      8.87%     93.26% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      1187508      6.74%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total     17611945                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples       581811                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.dcache.demandHits::cpu08.data      2037063                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.demandHits::total          2037063                       # number of demand (read+write) hits (Count)
system.cpu8.dcache.overallHits::cpu08.data      2037063                       # number of overall hits (Count)
system.cpu8.dcache.overallHits::total         2037063                       # number of overall hits (Count)
system.cpu8.dcache.demandMisses::cpu08.data      1440828                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.demandMisses::total        1440828                       # number of demand (read+write) misses (Count)
system.cpu8.dcache.overallMisses::cpu08.data      1440828                       # number of overall misses (Count)
system.cpu8.dcache.overallMisses::total       1440828                       # number of overall misses (Count)
system.cpu8.dcache.demandMissLatency::cpu08.data  45966006996                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.demandMissLatency::total  45966006996                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::cpu08.data  45966006996                       # number of overall miss ticks (Tick)
system.cpu8.dcache.overallMissLatency::total  45966006996                       # number of overall miss ticks (Tick)
system.cpu8.dcache.demandAccesses::cpu08.data      3477891                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.demandAccesses::total      3477891                       # number of demand (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::cpu08.data      3477891                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.overallAccesses::total      3477891                       # number of overall (read+write) accesses (Count)
system.cpu8.dcache.demandMissRate::cpu08.data     0.414282                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.demandMissRate::total     0.414282                       # miss rate for demand accesses (Ratio)
system.cpu8.dcache.overallMissRate::cpu08.data     0.414282                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.overallMissRate::total     0.414282                       # miss rate for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMissLatency::cpu08.data 31902.494257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.demandAvgMissLatency::total 31902.494257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::cpu08.data 31902.494257                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMissLatency::total 31902.494257                       # average overall miss latency ((Tick/Count))
system.cpu8.dcache.blockedCycles::no_mshrs      4223575                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCycles::no_targets         3242                       # number of cycles access was blocked (Cycle)
system.cpu8.dcache.blockedCauses::no_mshrs        76025                       # number of times access was blocked (Count)
system.cpu8.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu8.dcache.avgBlocked::no_mshrs     55.555081                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.avgBlocked::no_targets   120.074074                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dcache.writebacks::writebacks       156165                       # number of writebacks (Count)
system.cpu8.dcache.writebacks::total           156165                       # number of writebacks (Count)
system.cpu8.dcache.demandMshrHits::cpu08.data      1096703                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.demandMshrHits::total      1096703                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::cpu08.data      1096703                       # number of overall MSHR hits (Count)
system.cpu8.dcache.overallMshrHits::total      1096703                       # number of overall MSHR hits (Count)
system.cpu8.dcache.demandMshrMisses::cpu08.data       344125                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.demandMshrMisses::total       344125                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::cpu08.data       344125                       # number of overall MSHR misses (Count)
system.cpu8.dcache.overallMshrMisses::total       344125                       # number of overall MSHR misses (Count)
system.cpu8.dcache.demandMshrMissLatency::cpu08.data  26629650746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissLatency::total  26629650746                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::cpu08.data  26629650746                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.overallMshrMissLatency::total  26629650746                       # number of overall MSHR miss ticks (Tick)
system.cpu8.dcache.demandMshrMissRate::cpu08.data     0.098946                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.demandMshrMissRate::total     0.098946                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::cpu08.data     0.098946                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.overallMshrMissRate::total     0.098946                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.dcache.demandAvgMshrMissLatency::cpu08.data 77383.656363                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.demandAvgMshrMissLatency::total 77383.656363                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::cpu08.data 77383.656363                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.overallAvgMshrMissLatency::total 77383.656363                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.dcache.replacements                342978                       # number of replacements (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::cpu08.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::cpu08.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu8.dcache.LockedRMWReadReq.missLatency::cpu08.data      1802750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.missLatency::total      1802750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.accesses::cpu08.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWReadReq.missRate::cpu08.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::cpu08.data 42922.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMissLatency::total 42922.619048                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::cpu08.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::cpu08.data      3666750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissLatency::total      3666750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::cpu08.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu08.data 87303.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWReadReq.avgMshrMissLatency::total 87303.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.LockedRMWWriteReq.hits::cpu08.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::cpu08.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.hits::cpu08.data       935224                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.hits::total         935224                       # number of ReadReq hits (Count)
system.cpu8.dcache.ReadReq.misses::cpu08.data      1292344                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.misses::total      1292344                       # number of ReadReq misses (Count)
system.cpu8.dcache.ReadReq.missLatency::cpu08.data  35099440750                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.missLatency::total  35099440750                       # number of ReadReq miss ticks (Tick)
system.cpu8.dcache.ReadReq.accesses::cpu08.data      2227568                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.accesses::total      2227568                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.dcache.ReadReq.missRate::cpu08.data     0.580159                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.missRate::total     0.580159                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMissLatency::cpu08.data 27159.518480                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMissLatency::total 27159.518480                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.mshrHits::cpu08.data      1096703                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrHits::total      1096703                       # number of ReadReq MSHR hits (Count)
system.cpu8.dcache.ReadReq.mshrMisses::cpu08.data       195641                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMisses::total       195641                       # number of ReadReq MSHR misses (Count)
system.cpu8.dcache.ReadReq.mshrMissLatency::cpu08.data  15837326500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissLatency::total  15837326500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.dcache.ReadReq.mshrMissRate::cpu08.data     0.087827                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.mshrMissRate::total     0.087827                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.dcache.ReadReq.avgMshrMissLatency::cpu08.data 80950.958644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.ReadReq.avgMshrMissLatency::total 80950.958644                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.hits::cpu08.data      1101839                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.hits::total       1101839                       # number of WriteReq hits (Count)
system.cpu8.dcache.WriteReq.misses::cpu08.data       148484                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.misses::total       148484                       # number of WriteReq misses (Count)
system.cpu8.dcache.WriteReq.missLatency::cpu08.data  10866566246                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.missLatency::total  10866566246                       # number of WriteReq miss ticks (Tick)
system.cpu8.dcache.WriteReq.accesses::cpu08.data      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.accesses::total      1250323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu8.dcache.WriteReq.missRate::cpu08.data     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.missRate::total     0.118757                       # miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMissLatency::cpu08.data 73183.415358                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMissLatency::total 73183.415358                       # average WriteReq miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.mshrMisses::cpu08.data       148484                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMisses::total       148484                       # number of WriteReq MSHR misses (Count)
system.cpu8.dcache.WriteReq.mshrMissLatency::cpu08.data  10792324246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissLatency::total  10792324246                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu8.dcache.WriteReq.mshrMissRate::cpu08.data     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.mshrMissRate::total     0.118757                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu8.dcache.WriteReq.avgMshrMissLatency::cpu08.data 72683.415358                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.WriteReq.avgMshrMissLatency::total 72683.415358                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu8.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dcache.tags.tagsInUse         1007.747349                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dcache.tags.totalRefs             2381275                       # Total number of references to valid blocks. (Count)
system.cpu8.dcache.tags.sampledRefs            344143                       # Sample count of references to valid blocks. (Count)
system.cpu8.dcache.tags.avgRefs              6.919435                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dcache.tags.warmupTick          317026000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dcache.tags.occupancies::cpu08.data  1007.747349                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.dcache.tags.avgOccs::cpu08.data     0.984128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.avgOccs::total       0.984128                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu8.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu8.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.dcache.tags.tagAccesses           7300097                       # Number of tag accesses (Count)
system.cpu8.dcache.tags.dataAccesses          7300097                       # Number of data accesses (Count)
system.cpu8.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.decode.idleCycles                  340439                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             46788999                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                  1840794                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles               710959                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                   177                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1189448                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts              17629108                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                  239                       # Number of squashed instructions handled by decode (Count)
system.cpu8.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.fetch.icacheStallCycles            687329                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                      10104979                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    1854878                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           1189939                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                     48993743                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                    438                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.cacheLines                   683913                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                   64                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples          49681368                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             0.354927                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            1.514119                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                46536318     93.67%     93.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                  392077      0.79%     94.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                  136274      0.27%     94.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                   94501      0.19%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  730892      1.47%     96.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                   68136      0.14%     96.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                   77265      0.16%     96.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                  209926      0.42%     97.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                 1435979      2.89%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total            49681368                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.037324                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.203335                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.icache.demandHits::cpu08.inst       683833                       # number of demand (read+write) hits (Count)
system.cpu8.icache.demandHits::total           683833                       # number of demand (read+write) hits (Count)
system.cpu8.icache.overallHits::cpu08.inst       683833                       # number of overall hits (Count)
system.cpu8.icache.overallHits::total          683833                       # number of overall hits (Count)
system.cpu8.icache.demandMisses::cpu08.inst           80                       # number of demand (read+write) misses (Count)
system.cpu8.icache.demandMisses::total             80                       # number of demand (read+write) misses (Count)
system.cpu8.icache.overallMisses::cpu08.inst           80                       # number of overall misses (Count)
system.cpu8.icache.overallMisses::total            80                       # number of overall misses (Count)
system.cpu8.icache.demandMissLatency::cpu08.inst      7139250                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.demandMissLatency::total      7139250                       # number of demand (read+write) miss ticks (Tick)
system.cpu8.icache.overallMissLatency::cpu08.inst      7139250                       # number of overall miss ticks (Tick)
system.cpu8.icache.overallMissLatency::total      7139250                       # number of overall miss ticks (Tick)
system.cpu8.icache.demandAccesses::cpu08.inst       683913                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.demandAccesses::total       683913                       # number of demand (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::cpu08.inst       683913                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.overallAccesses::total       683913                       # number of overall (read+write) accesses (Count)
system.cpu8.icache.demandMissRate::cpu08.inst     0.000117                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.demandMissRate::total     0.000117                       # miss rate for demand accesses (Ratio)
system.cpu8.icache.overallMissRate::cpu08.inst     0.000117                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.overallMissRate::total     0.000117                       # miss rate for overall accesses (Ratio)
system.cpu8.icache.demandAvgMissLatency::cpu08.inst 89240.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.demandAvgMissLatency::total 89240.625000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::cpu08.inst 89240.625000                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMissLatency::total 89240.625000                       # average overall miss latency ((Tick/Count))
system.cpu8.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.icache.demandMshrHits::cpu08.inst           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.demandMshrHits::total           13                       # number of demand (read+write) MSHR hits (Count)
system.cpu8.icache.overallMshrHits::cpu08.inst           13                       # number of overall MSHR hits (Count)
system.cpu8.icache.overallMshrHits::total           13                       # number of overall MSHR hits (Count)
system.cpu8.icache.demandMshrMisses::cpu08.inst           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.demandMshrMisses::total           67                       # number of demand (read+write) MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::cpu08.inst           67                       # number of overall MSHR misses (Count)
system.cpu8.icache.overallMshrMisses::total           67                       # number of overall MSHR misses (Count)
system.cpu8.icache.demandMshrMissLatency::cpu08.inst      6127000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissLatency::total      6127000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::cpu08.inst      6127000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.overallMshrMissLatency::total      6127000                       # number of overall MSHR miss ticks (Tick)
system.cpu8.icache.demandMshrMissRate::cpu08.inst     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.demandMshrMissRate::total     0.000098                       # mshr miss ratio for demand accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::cpu08.inst     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.overallMshrMissRate::total     0.000098                       # mshr miss ratio for overall accesses (Ratio)
system.cpu8.icache.demandAvgMshrMissLatency::cpu08.inst 91447.761194                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.demandAvgMshrMissLatency::total 91447.761194                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::cpu08.inst 91447.761194                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.overallAvgMshrMissLatency::total 91447.761194                       # average overall mshr miss latency ((Tick/Count))
system.cpu8.icache.replacements                     0                       # number of replacements (Count)
system.cpu8.icache.ReadReq.hits::cpu08.inst       683833                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.hits::total         683833                       # number of ReadReq hits (Count)
system.cpu8.icache.ReadReq.misses::cpu08.inst           80                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.misses::total           80                       # number of ReadReq misses (Count)
system.cpu8.icache.ReadReq.missLatency::cpu08.inst      7139250                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.missLatency::total      7139250                       # number of ReadReq miss ticks (Tick)
system.cpu8.icache.ReadReq.accesses::cpu08.inst       683913                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.accesses::total       683913                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu8.icache.ReadReq.missRate::cpu08.inst     0.000117                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.missRate::total     0.000117                       # miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMissLatency::cpu08.inst 89240.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMissLatency::total 89240.625000                       # average ReadReq miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.mshrHits::cpu08.inst           13                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrHits::total           13                       # number of ReadReq MSHR hits (Count)
system.cpu8.icache.ReadReq.mshrMisses::cpu08.inst           67                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMisses::total           67                       # number of ReadReq MSHR misses (Count)
system.cpu8.icache.ReadReq.mshrMissLatency::cpu08.inst      6127000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissLatency::total      6127000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu8.icache.ReadReq.mshrMissRate::cpu08.inst     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.mshrMissRate::total     0.000098                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu8.icache.ReadReq.avgMshrMissLatency::cpu08.inst 91447.761194                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.ReadReq.avgMshrMissLatency::total 91447.761194                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu8.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.icache.tags.tagsInUse           60.310456                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.icache.tags.totalRefs              683900                       # Total number of references to valid blocks. (Count)
system.cpu8.icache.tags.sampledRefs                67                       # Sample count of references to valid blocks. (Count)
system.cpu8.icache.tags.avgRefs          10207.462687                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.icache.tags.warmupTick          317012000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.icache.tags.occupancies::cpu08.inst    60.310456                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu8.icache.tags.avgOccs::cpu08.inst     0.117794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.avgOccs::total       0.117794                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu8.icache.tags.occupanciesTaskId::1024           67                       # Occupied blocks per task id (Count)
system.cpu8.icache.tags.ageTaskId_1024::4           67                       # Occupied blocks per task id, per block age (Count)
system.cpu8.icache.tags.ratioOccsTaskId::1024     0.130859                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu8.icache.tags.tagAccesses           1367893                       # Number of tag accesses (Count)
system.cpu8.icache.tags.dataAccesses          1367893                       # Number of data accesses (Count)
system.cpu8.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                      177                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                    102116                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                 8988473                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts              17627640                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                 2227939                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                1250836                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                     1055                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                 8978658                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect           140                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect          128                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts                 268                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit                17624072                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount               17623975                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                 12676153                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                 18277814                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       0.354635                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.693527                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu8.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu8.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu8.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu8.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu8.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu8.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu8.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu8.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu8.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu8.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu8.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.lsq0.forwLoads                         41                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                   1624                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores                   470                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                 19414                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples           2226307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            66.880198                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev          120.930469                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9                865525     38.88%     38.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19               16182      0.73%     39.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29              409878     18.41%     58.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39              197508      8.87%     66.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49              164948      7.41%     74.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59               76691      3.44%     77.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69               38228      1.72%     79.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79               28430      1.28%     80.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89               16241      0.73%     81.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99               13348      0.60%     82.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             12414      0.56%     82.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119             12542      0.56%     83.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             12752      0.57%     83.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139             13197      0.59%     84.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149             12141      0.55%     84.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159             12024      0.54%     85.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169             10649      0.48%     85.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179             10319      0.46%     86.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189              9325      0.42%     86.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199              8395      0.38%     87.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209              7589      0.34%     87.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219              6775      0.30%     87.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229              6091      0.27%     88.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239              6086      0.27%     88.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              5865      0.26%     88.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259              5967      0.27%     88.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269             22139      0.99%     89.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279             13160      0.59%     90.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289             82921      3.72%     94.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299             12570      0.56%     94.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows          116407      5.23%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            1927                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total             2226307                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses                2227670                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                1250541                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     3221                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                 683925                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                       25                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::mean  12801368250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::min_value  12801368250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::max_value  12801368250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  12740976250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::CLK_GATED  12801368250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                   177                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                  586835                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               11801440                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                  2270749                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             35021888                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts              17628371                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents               133087                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents                686916                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents                  8997                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents              34627678                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands           29073396                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                   56865883                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups                17029440                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                  6375246                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps             29045340                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                   27927                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                  3746542                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                        66723283                       # The number of ROB reads (Count)
system.cpu8.rob.writes                       35253893                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                10093672                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                  17611945                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                        49689450                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       17588643                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     187                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      17644089                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                    80                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined               15652                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined            16409                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                 58                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples           49673931                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              0.355198                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             1.226344                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                 44231927     89.04%     89.04% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                  1530707      3.08%     92.13% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                  1169310      2.35%     94.48% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   541807      1.09%     95.57% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   429471      0.86%     96.44% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   878134      1.77%     98.20% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   218009      0.44%     98.64% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   663795      1.34%     99.98% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                    10771      0.02%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total             49673931                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                   2157      3.19%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                     0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                     0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                   0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%      3.19% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd            29985     44.28%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     47.46% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                   156      0.23%     47.69% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                   31      0.05%     47.74% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead             7555     11.16%     58.89% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite           27838     41.11%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass          151      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu     12485663     70.76%     70.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult           18      0.00%     70.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv          204      0.00%     70.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       562571      3.19%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     73.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       562509      3.19%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     77.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       500000      2.83%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     79.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead       662114      3.75%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite        63020      0.36%     84.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead      1620316      9.18%     93.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite      1187523      6.73%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      17644089                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        0.355087                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                              67722                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.003838                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                74098632                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites               12228653                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses       12209935                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                 10931279                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 5375834                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         5375149                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                   12213331                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     5498329                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         17643793                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      2282392                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                      296                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           3532911                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                       1846698                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                     1250519                       # Number of stores executed (Count)
system.cpu9.numRate                          0.355081                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                             75                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                          15519                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.quiesceCycles                     1274407                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu9.committedInsts                   10071015                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     17573111                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              4.933907                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         4.933907                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              0.202679                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         0.202679                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  17103634                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  7793636                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    6375098                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   4187626                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                    9232336                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   6064299                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  7727309                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       2224728                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores      1250847                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads        63105                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores        62765                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                1848356                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted          1847370                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect              184                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups             1186547                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBHits                1186450                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.999918                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                    206                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                 0                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups            322                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits                36                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses             286                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted           25                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts          13978                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            129                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts              146                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples     49672053                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     0.353783                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     1.391142                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0       45579934     91.76%     91.76% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1        1042149      2.10%     93.86% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         284284      0.57%     94.43% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         322657      0.65%     95.08% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         403177      0.81%     95.89% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         678254      1.37%     97.26% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6         124314      0.25%     97.51% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7         653711      1.32%     98.83% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         583573      1.17%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total     49672053                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted            10071015                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              17573111                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    3473431                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      2223069                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                   1845190                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   5375036                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                   14288193                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                  102                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass           40      0.00%      0.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu     12474414     70.99%     70.99% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult           18      0.00%     70.99% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv          198      0.00%     70.99% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       562510      3.20%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     74.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       562500      3.20%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.39% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       500000      2.85%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.23% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead       660551      3.76%     83.99% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite        62854      0.36%     84.35% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead      1562518      8.89%     93.24% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite      1187508      6.76%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     17573111                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       583573                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.dcache.demandHits::cpu09.data      2023569                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.demandHits::total          2023569                       # number of demand (read+write) hits (Count)
system.cpu9.dcache.overallHits::cpu09.data      2023569                       # number of overall hits (Count)
system.cpu9.dcache.overallHits::total         2023569                       # number of overall hits (Count)
system.cpu9.dcache.demandMisses::cpu09.data      1451121                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.demandMisses::total        1451121                       # number of demand (read+write) misses (Count)
system.cpu9.dcache.overallMisses::cpu09.data      1451121                       # number of overall misses (Count)
system.cpu9.dcache.overallMisses::total       1451121                       # number of overall misses (Count)
system.cpu9.dcache.demandMissLatency::cpu09.data  51440161000                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.demandMissLatency::total  51440161000                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::cpu09.data  51440161000                       # number of overall miss ticks (Tick)
system.cpu9.dcache.overallMissLatency::total  51440161000                       # number of overall miss ticks (Tick)
system.cpu9.dcache.demandAccesses::cpu09.data      3474690                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.demandAccesses::total      3474690                       # number of demand (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::cpu09.data      3474690                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.overallAccesses::total      3474690                       # number of overall (read+write) accesses (Count)
system.cpu9.dcache.demandMissRate::cpu09.data     0.417626                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.demandMissRate::total     0.417626                       # miss rate for demand accesses (Ratio)
system.cpu9.dcache.overallMissRate::cpu09.data     0.417626                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.overallMissRate::total     0.417626                       # miss rate for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMissLatency::cpu09.data 35448.567694                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.demandAvgMissLatency::total 35448.567694                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::cpu09.data 35448.567694                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMissLatency::total 35448.567694                       # average overall miss latency ((Tick/Count))
system.cpu9.dcache.blockedCycles::no_mshrs      5837672                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCycles::no_targets         3209                       # number of cycles access was blocked (Cycle)
system.cpu9.dcache.blockedCauses::no_mshrs        86652                       # number of times access was blocked (Count)
system.cpu9.dcache.blockedCauses::no_targets           27                       # number of times access was blocked (Count)
system.cpu9.dcache.avgBlocked::no_mshrs     67.369155                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.avgBlocked::no_targets   118.851852                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dcache.writebacks::writebacks       156164                       # number of writebacks (Count)
system.cpu9.dcache.writebacks::total           156164                       # number of writebacks (Count)
system.cpu9.dcache.demandMshrHits::cpu09.data      1107049                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.demandMshrHits::total      1107049                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::cpu09.data      1107049                       # number of overall MSHR hits (Count)
system.cpu9.dcache.overallMshrHits::total      1107049                       # number of overall MSHR hits (Count)
system.cpu9.dcache.demandMshrMisses::cpu09.data       344072                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.demandMshrMisses::total       344072                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::cpu09.data       344072                       # number of overall MSHR misses (Count)
system.cpu9.dcache.overallMshrMisses::total       344072                       # number of overall MSHR misses (Count)
system.cpu9.dcache.demandMshrMissLatency::cpu09.data  27102603500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissLatency::total  27102603500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::cpu09.data  27102603500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.overallMshrMissLatency::total  27102603500                       # number of overall MSHR miss ticks (Tick)
system.cpu9.dcache.demandMshrMissRate::cpu09.data     0.099022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.demandMshrMissRate::total     0.099022                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::cpu09.data     0.099022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.overallMshrMissRate::total     0.099022                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.dcache.demandAvgMshrMissLatency::cpu09.data 78770.151306                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.demandAvgMshrMissLatency::total 78770.151306                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::cpu09.data 78770.151306                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.overallAvgMshrMissLatency::total 78770.151306                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.dcache.replacements                342947                       # number of replacements (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::cpu09.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::cpu09.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu9.dcache.LockedRMWReadReq.missLatency::cpu09.data      1856500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.missLatency::total      1856500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.accesses::cpu09.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWReadReq.missRate::cpu09.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::cpu09.data 44202.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMissLatency::total 44202.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::cpu09.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::cpu09.data      3766750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissLatency::total      3766750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::cpu09.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu09.data 89684.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWReadReq.avgMshrMissLatency::total 89684.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.LockedRMWWriteReq.hits::cpu09.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::cpu09.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.hits::cpu09.data       921712                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.hits::total         921712                       # number of ReadReq hits (Count)
system.cpu9.dcache.ReadReq.misses::cpu09.data      1302659                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.misses::total      1302659                       # number of ReadReq misses (Count)
system.cpu9.dcache.ReadReq.missLatency::cpu09.data  40582706750                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.missLatency::total  40582706750                       # number of ReadReq miss ticks (Tick)
system.cpu9.dcache.ReadReq.accesses::cpu09.data      2224371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.accesses::total      2224371                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.dcache.ReadReq.missRate::cpu09.data     0.585630                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.missRate::total     0.585630                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMissLatency::cpu09.data 31153.745339                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMissLatency::total 31153.745339                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.mshrHits::cpu09.data      1107049                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrHits::total      1107049                       # number of ReadReq MSHR hits (Count)
system.cpu9.dcache.ReadReq.mshrMisses::cpu09.data       195610                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMisses::total       195610                       # number of ReadReq MSHR misses (Count)
system.cpu9.dcache.ReadReq.mshrMissLatency::cpu09.data  16319380250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissLatency::total  16319380250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.dcache.ReadReq.mshrMissRate::cpu09.data     0.087939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.mshrMissRate::total     0.087939                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.dcache.ReadReq.avgMshrMissLatency::cpu09.data 83428.149123                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.ReadReq.avgMshrMissLatency::total 83428.149123                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.hits::cpu09.data      1101857                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.hits::total       1101857                       # number of WriteReq hits (Count)
system.cpu9.dcache.WriteReq.misses::cpu09.data       148462                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.misses::total       148462                       # number of WriteReq misses (Count)
system.cpu9.dcache.WriteReq.missLatency::cpu09.data  10857454250                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.missLatency::total  10857454250                       # number of WriteReq miss ticks (Tick)
system.cpu9.dcache.WriteReq.accesses::cpu09.data      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.accesses::total      1250319                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu9.dcache.WriteReq.missRate::cpu09.data     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.missRate::total     0.118739                       # miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMissLatency::cpu09.data 73132.884172                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMissLatency::total 73132.884172                       # average WriteReq miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.mshrMisses::cpu09.data       148462                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMisses::total       148462                       # number of WriteReq MSHR misses (Count)
system.cpu9.dcache.WriteReq.mshrMissLatency::cpu09.data  10783223250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissLatency::total  10783223250                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu9.dcache.WriteReq.mshrMissRate::cpu09.data     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.mshrMissRate::total     0.118739                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu9.dcache.WriteReq.avgMshrMissLatency::cpu09.data 72632.884172                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.WriteReq.avgMshrMissLatency::total 72632.884172                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu9.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dcache.tags.tagsInUse         1007.685535                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dcache.tags.totalRefs             2367727                       # Total number of references to valid blocks. (Count)
system.cpu9.dcache.tags.sampledRefs            344111                       # Sample count of references to valid blocks. (Count)
system.cpu9.dcache.tags.avgRefs              6.880707                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dcache.tags.warmupTick          318683000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dcache.tags.occupancies::cpu09.data  1007.685535                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.dcache.tags.avgOccs::cpu09.data     0.984068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.avgOccs::total       0.984068                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu9.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu9.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.dcache.tags.tagAccesses           7293663                       # Number of tag accesses (Count)
system.cpu9.dcache.tags.dataAccesses          7293663                       # Number of data accesses (Count)
system.cpu9.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.decode.idleCycles                  355550                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles             46771562                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  1809604                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               737042                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                   173                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved             1186209                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                   39                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              17590351                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                  231                       # Number of squashed instructions handled by decode (Count)
system.cpu9.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.fetch.icacheStallCycles            689529                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                      10082287                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                    1848356                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches           1186692                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                     48984114                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                    422                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.cacheLines                   686605                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                   57                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples          49673931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             0.354196                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            1.512985                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                46537802     93.69%     93.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                  384701      0.77%     94.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                  145669      0.29%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  103917      0.21%     94.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  710086      1.43%     96.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                   58325      0.12%     96.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                   86605      0.17%     96.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                  219677      0.44%     97.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1427149      2.87%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total            49673931                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.037198                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       0.202906                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.icache.demandHits::cpu09.inst       686528                       # number of demand (read+write) hits (Count)
system.cpu9.icache.demandHits::total           686528                       # number of demand (read+write) hits (Count)
system.cpu9.icache.overallHits::cpu09.inst       686528                       # number of overall hits (Count)
system.cpu9.icache.overallHits::total          686528                       # number of overall hits (Count)
system.cpu9.icache.demandMisses::cpu09.inst           77                       # number of demand (read+write) misses (Count)
system.cpu9.icache.demandMisses::total             77                       # number of demand (read+write) misses (Count)
system.cpu9.icache.overallMisses::cpu09.inst           77                       # number of overall misses (Count)
system.cpu9.icache.overallMisses::total            77                       # number of overall misses (Count)
system.cpu9.icache.demandMissLatency::cpu09.inst      6796000                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.demandMissLatency::total      6796000                       # number of demand (read+write) miss ticks (Tick)
system.cpu9.icache.overallMissLatency::cpu09.inst      6796000                       # number of overall miss ticks (Tick)
system.cpu9.icache.overallMissLatency::total      6796000                       # number of overall miss ticks (Tick)
system.cpu9.icache.demandAccesses::cpu09.inst       686605                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.demandAccesses::total       686605                       # number of demand (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::cpu09.inst       686605                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.overallAccesses::total       686605                       # number of overall (read+write) accesses (Count)
system.cpu9.icache.demandMissRate::cpu09.inst     0.000112                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.demandMissRate::total     0.000112                       # miss rate for demand accesses (Ratio)
system.cpu9.icache.overallMissRate::cpu09.inst     0.000112                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.overallMissRate::total     0.000112                       # miss rate for overall accesses (Ratio)
system.cpu9.icache.demandAvgMissLatency::cpu09.inst 88259.740260                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.demandAvgMissLatency::total 88259.740260                       # average overall miss latency in ticks ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::cpu09.inst 88259.740260                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMissLatency::total 88259.740260                       # average overall miss latency ((Tick/Count))
system.cpu9.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.icache.demandMshrHits::cpu09.inst           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.demandMshrHits::total           14                       # number of demand (read+write) MSHR hits (Count)
system.cpu9.icache.overallMshrHits::cpu09.inst           14                       # number of overall MSHR hits (Count)
system.cpu9.icache.overallMshrHits::total           14                       # number of overall MSHR hits (Count)
system.cpu9.icache.demandMshrMisses::cpu09.inst           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.demandMshrMisses::total           63                       # number of demand (read+write) MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::cpu09.inst           63                       # number of overall MSHR misses (Count)
system.cpu9.icache.overallMshrMisses::total           63                       # number of overall MSHR misses (Count)
system.cpu9.icache.demandMshrMissLatency::cpu09.inst      5884750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissLatency::total      5884750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::cpu09.inst      5884750                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.overallMshrMissLatency::total      5884750                       # number of overall MSHR miss ticks (Tick)
system.cpu9.icache.demandMshrMissRate::cpu09.inst     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.demandMshrMissRate::total     0.000092                       # mshr miss ratio for demand accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::cpu09.inst     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.overallMshrMissRate::total     0.000092                       # mshr miss ratio for overall accesses (Ratio)
system.cpu9.icache.demandAvgMshrMissLatency::cpu09.inst 93408.730159                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.demandAvgMshrMissLatency::total 93408.730159                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::cpu09.inst 93408.730159                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.overallAvgMshrMissLatency::total 93408.730159                       # average overall mshr miss latency ((Tick/Count))
system.cpu9.icache.replacements                     0                       # number of replacements (Count)
system.cpu9.icache.ReadReq.hits::cpu09.inst       686528                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.hits::total         686528                       # number of ReadReq hits (Count)
system.cpu9.icache.ReadReq.misses::cpu09.inst           77                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.misses::total           77                       # number of ReadReq misses (Count)
system.cpu9.icache.ReadReq.missLatency::cpu09.inst      6796000                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.missLatency::total      6796000                       # number of ReadReq miss ticks (Tick)
system.cpu9.icache.ReadReq.accesses::cpu09.inst       686605                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.accesses::total       686605                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu9.icache.ReadReq.missRate::cpu09.inst     0.000112                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.missRate::total     0.000112                       # miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMissLatency::cpu09.inst 88259.740260                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMissLatency::total 88259.740260                       # average ReadReq miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.mshrHits::cpu09.inst           14                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrHits::total           14                       # number of ReadReq MSHR hits (Count)
system.cpu9.icache.ReadReq.mshrMisses::cpu09.inst           63                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMisses::total           63                       # number of ReadReq MSHR misses (Count)
system.cpu9.icache.ReadReq.mshrMissLatency::cpu09.inst      5884750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissLatency::total      5884750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu9.icache.ReadReq.mshrMissRate::cpu09.inst     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.mshrMissRate::total     0.000092                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu9.icache.ReadReq.avgMshrMissLatency::cpu09.inst 93408.730159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.ReadReq.avgMshrMissLatency::total 93408.730159                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu9.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.icache.tags.tagsInUse           58.467315                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.icache.tags.totalRefs              686591                       # Total number of references to valid blocks. (Count)
system.cpu9.icache.tags.sampledRefs                63                       # Sample count of references to valid blocks. (Count)
system.cpu9.icache.tags.avgRefs          10898.269841                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.icache.tags.warmupTick          318669000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.icache.tags.occupancies::cpu09.inst    58.467315                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu9.icache.tags.avgOccs::cpu09.inst     0.114194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.avgOccs::total       0.114194                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu9.icache.tags.occupanciesTaskId::1024           63                       # Occupied blocks per task id (Count)
system.cpu9.icache.tags.ageTaskId_1024::4           63                       # Occupied blocks per task id, per block age (Count)
system.cpu9.icache.tags.ratioOccsTaskId::1024     0.123047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu9.icache.tags.tagAccesses           1373273                       # Number of tag accesses (Count)
system.cpu9.icache.tags.dataAccesses          1373273                       # Number of data accesses (Count)
system.cpu9.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                      173                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                     90951                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                 7467402                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              17588830                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 2224728                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                1250847                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                   63                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     1079                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                 7459133                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect          120                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts                 262                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                17585180                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               17585084                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                 12660300                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 18254734                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       0.353900                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.693535                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu9.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu9.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu9.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu9.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu9.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu9.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu9.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu9.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu9.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu9.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu9.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.lsq0.forwLoads                         37                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                   1651                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                   485                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                 28657                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           2223069                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean            77.560934                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev          133.800038                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9                851193     38.29%     38.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               15808      0.71%     39.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29              373290     16.79%     55.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39              191049      8.59%     64.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49              134718      6.06%     70.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59               67105      3.02%     73.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69               36527      1.64%     75.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79               29983      1.35%     76.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89               18326      0.82%     77.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99               16147      0.73%     78.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109             15391      0.69%     78.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119             15226      0.68%     79.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129             16161      0.73%     80.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139             16537      0.74%     80.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149             15452      0.70%     81.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159             14740      0.66%     82.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169             13556      0.61%     82.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179             13801      0.62%     83.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189             12994      0.58%     84.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199             11829      0.53%     84.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209             10747      0.48%     85.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219             10341      0.47%     85.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229              9650      0.43%     85.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239              9375      0.42%     86.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249              9525      0.43%     86.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259              9445      0.42%     87.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269             25037      1.13%     88.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279             19183      0.86%     89.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289             76006      3.42%     92.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299             13070      0.59%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows          150857      6.79%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            1955                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             2223069                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                2224468                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                1250519                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3220                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                     2338                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 686617                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                       24                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::mean  12801380250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::min_value  12801380250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::max_value  12801380250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  12740964250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::CLK_GATED  12801380250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                   173                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  589235                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles               10489137                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  2278837                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles             36316270                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              17589662                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents               133170                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                975149                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                 14963                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents              35925696                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.renamedOperands           28995897                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   56730461                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                16993998                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  6375529                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             28967681                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                   28087                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  3725991                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        66675283                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       35176244                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                10071015                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  17573111                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples    312888.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.inst::samples       305.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu00.data::samples     90542.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu01.data::samples     42994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu02.data::samples     42996.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu03.data::samples     43024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu04.data::samples     42980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu05.data::samples     42950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu06.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu07.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu08.data::samples     43014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu09.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu10.data::samples     43012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu11.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu12.data::samples     42968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu13.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu14.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu15.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.025854990000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        16691                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        16691                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            1192827                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            296838                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     367939                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    156449                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                   735878                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  312898                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   107                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   10                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      4.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     21.27                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5               735878                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5              312898                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 103643                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 109398                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                  95028                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                  96374                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                  64740                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                  65396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  44182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  42701                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  27780                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  26142                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 17524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 16241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                  9726                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                  7703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                  3464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                  2542                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                  1194                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                   906                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                   405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                   323                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                   146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                   114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                    40                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                    31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                    12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 10417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 11434                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 14224                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 14731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 16581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 18267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 18986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 17760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 17916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 17795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 18190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 18227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 18327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 18352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 18323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 18250                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 18234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 19126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  3733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  1508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                   913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                   557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                   323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                   235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                   154                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                   112                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                    62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                    23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        16691                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     44.080463                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    35.427782                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   358.263374                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-1023        16690     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        16691                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        16691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.744413                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    18.466267                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     3.643108                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16            5454     32.68%     32.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             320      1.92%     34.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18            5838     34.98%     69.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             340      2.04%     71.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            2413     14.46%     86.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             166      0.99%     87.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22             800      4.79%     91.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23              68      0.41%     92.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             266      1.59%     93.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25              51      0.31%     94.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             146      0.87%     95.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              18      0.11%     95.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             135      0.81%     95.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29               8      0.05%     96.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30             160      0.96%     96.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               3      0.02%     96.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32             284      1.70%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33              10      0.06%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34             120      0.72%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35               1      0.01%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36              67      0.40%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37               1      0.01%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38              14      0.08%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::40               4      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42               1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::48               1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::49               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        16691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   3424                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               23548096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            10012736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             921923827.31350279                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             392005361.91969377                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  25541400999                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     48707.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu00.inst         9760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu00.data      2897344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu01.data      1375808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu02.data      1375872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu03.data      1376768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu04.data      1375360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu05.data      1374400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu06.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu07.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu08.data      1376448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu09.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu10.data      1376384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu11.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu12.data      1374976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu13.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu14.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu15.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     10011616                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu00.inst 382110.577202496002                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu00.data 113432970.101863592863                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.inst 25056.431291966950                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu01.data 53863810.348341353238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.inst 22550.788162770255                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu02.data 53866315.991470552981                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.inst 25056.431291966950                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu03.data 53901394.995279304683                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu04.data 53846270.846436977386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu05.data 53808686.199499025941                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu06.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu07.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu08.data 53888866.779633320868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu09.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu10.data 53886361.136504128575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu11.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu12.data 53831236.987661801279                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu13.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu14.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu15.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 391961513.164932847023                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu00.inst          330                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu00.data        90590                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu01.data        42994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu02.data        42998                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu03.data        43026                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu04.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu05.data        42952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu06.data        43012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu07.data        42950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu08.data        43016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu09.data        42950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu10.data        43014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu11.data        42976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu12.data        42970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu13.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu14.data        42950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu15.data        42976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       312898                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu00.inst     11095500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu00.data   3936163380                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.inst       670000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu01.data   1925879490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.inst       673000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu02.data   1991423074                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.inst       747000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu03.data   2000104422                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.inst       410000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu04.data   1942708676                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.inst       411000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu05.data   1902718934                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.inst       407000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu06.data   1932392827                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.inst       410500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu07.data   1858695425                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.inst       430000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu08.data   1862981132                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.inst       411000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu09.data   1909885694                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.inst       411000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu10.data   1833769490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.inst       410000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu11.data   1923815590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.inst       407000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu12.data   1867032354                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.inst       688000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu13.data   1941173020                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu14.data   1929150589                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu15.data   1954490236                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 498957156707                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu00.inst     33622.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu00.data     43450.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.inst     30454.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu01.data     44794.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.inst     33650.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu02.data     46314.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.inst     33954.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu03.data     46485.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.inst     41000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu04.data     45198.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.inst     41100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu05.data     44298.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.inst     40700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu06.data     44926.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.inst     41050.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu07.data     43275.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.inst     43000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu08.data     43309.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.inst     41100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu09.data     44467.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.inst     41100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu10.data     42631.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.inst     41000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu11.data     44764.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.inst     40700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu12.data     43449.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.inst     86000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu13.data     45133.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu14.data     44916.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu15.data     45478.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   1594631.98                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu00.inst        10560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu00.data      2898880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu01.data      1375808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu02.data      1375936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu03.data      1376832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu04.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu05.data      1374464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu06.data      1376384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu07.data      1374400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu08.data      1376512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu09.data      1374400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu10.data      1376448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu11.data      1375232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu12.data      1375040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu13.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu14.data      1374400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu15.data      1375232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      23548096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu00.inst        10560                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu01.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu02.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu03.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu04.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu05.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu06.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu07.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu08.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu09.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu10.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu11.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu12.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu14.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu15.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        16384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     10004864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     10004864                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu00.inst          165                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu00.data        45295                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu01.data        21497                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu02.data        21499                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu03.data        21513                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu04.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu05.data        21476                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu06.data        21506                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu07.data        21475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu08.data        21508                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu09.data        21475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu10.data        21507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu11.data        21488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu12.data        21485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu13.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu14.data        21475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu15.data        21488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         367939                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       156326                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        156326                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu00.inst       413431                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu00.data    113493106                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.inst        27562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu01.data     53863810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu02.data     53868822                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.inst        27562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu03.data     53903901                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu04.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu05.data     53811192                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu06.data     53886361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu07.data     53808686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu08.data     53891372                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu09.data     53808686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu10.data     53888867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu11.data     53841260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu12.data     53833743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu13.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu14.data     53808686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu15.data     53841260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        921923827                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu00.inst       413431                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu01.inst        27562                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu02.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu03.inst        27562                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu04.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu05.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu06.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu07.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu08.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu09.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu10.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu11.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu12.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu13.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu14.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu15.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       641445                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    391697168                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       391697168                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    391697168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.inst       413431                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu00.data    113493106                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.inst        27562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu01.data     53863810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu02.data     53868822                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.inst        27562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu03.data     53903901                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu04.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu05.data     53811192                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu06.data     53886361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu07.data     53808686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu08.data     53891372                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu09.data     53808686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu10.data     53888867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu11.data     53841260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu12.data     53833743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu13.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu14.data     53808686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu15.data     53841260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      1313620995                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts              735771                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             312863                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        45816                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        46194                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        46200                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        46244                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        46303                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        46282                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        46204                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        46222                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        46362                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        46242                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        45632                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        45592                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        45610                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        45652                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        45612                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        45604                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        19410                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        19662                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        19674                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        19684                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        19699                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        19736                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        19678                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        19692                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        19692                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        19730                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        19388                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        19354                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        19352                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        19374                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        19384                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        19354                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            18015215333                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           1471542000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       32730635333                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               24484.81                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          44484.81                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             368226                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            192901                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           50.05                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          61.66                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       487507                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    68.832423                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    66.806891                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    19.014007                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::32-63        14844      3.04%      3.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-95       423344     86.84%     89.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::96-127        10682      2.19%     92.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-159        38356      7.87%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::160-191           99      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-223          161      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::224-255            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-287            9      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-351            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       487507                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             23544672                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          10011616                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             921.789775                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             391.961513                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              53.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  13834626468                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  10261878032                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    312822.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.inst::samples       300.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu00.data::samples     90318.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu01.data::samples     43020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu02.data::samples     42994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu03.data::samples     43052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu04.data::samples     42992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu05.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu06.data::samples     43044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu07.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu08.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu09.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu10.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu11.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu12.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu13.data::samples     43080.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu14.data::samples     43018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu15.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.025880088000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        16712                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        16712                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            1194094                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            296662                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     368019                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    156413                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                   736038                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  312826                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    74                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     22.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5               736038                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5              312826                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 103867                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 109722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                  95612                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                  96843                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                  64922                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                  65502                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  43995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  42794                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  27588                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  25624                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 17229                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 16146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                  9618                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                  7491                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                  3329                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                  2451                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                  1183                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                   920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                   420                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                   302                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                   144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                   125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                    46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                    41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                    18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 10358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 11353                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 14048                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 14632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 16598                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 18202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 18806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 17632                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 17815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 17764                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 18173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 18256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 18308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 18349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 18403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 18394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 18405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 19282                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  4018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  1564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                   889                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                   555                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                   334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                   236                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                   140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                    95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                    53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        16712                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     44.036979                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    35.333571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   360.888044                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-1023        16711     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        16712                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        16712                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.717030                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    18.436126                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     3.671484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16            5560     33.27%     33.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             343      2.05%     35.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18            5826     34.86%     70.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             366      2.19%     72.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            2329     13.94%     86.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             147      0.88%     87.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22             803      4.80%     91.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23              78      0.47%     92.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             247      1.48%     93.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25              29      0.17%     94.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             146      0.87%     94.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              19      0.11%     95.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             142      0.85%     95.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29              10      0.06%     96.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30             161      0.96%     96.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31               5      0.03%     97.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32             263      1.57%     98.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33               5      0.03%     98.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34             126      0.75%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36              66      0.39%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::37               1      0.01%     99.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38              25      0.15%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::39               1      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40              10      0.06%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::43               1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::44               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::48               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        16712                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   2368                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               23553216                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            10010432                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             922124278.76383853                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             391915158.76704270                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  25540980250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     48702.18                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu00.inst         9600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu00.data      2890176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu01.data      1376640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu02.data      1375808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu03.data      1377664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu04.data      1375744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu05.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu06.data      1377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu07.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu08.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu09.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu10.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu11.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu12.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu13.data      1378560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu14.data      1376576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu15.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     10009568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu00.inst 375846.469379504269                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu00.data 113152338.071393564343                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.inst 20045.145033573561                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu01.data 53896383.709020912647                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu02.data 53863810.348341353238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.inst 20045.145033573561                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu03.data 53936473.999088063836                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu04.data 53861304.705212160945                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu05.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu06.data 53926451.426571272314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu07.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu08.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu09.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu10.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu11.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu12.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.inst 5011.286258393390                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu13.data 53971553.002896815538                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu14.data 53893878.065891720355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu15.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 391881332.584798514843                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu00.inst          336                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu00.data        90350                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu01.data        43020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu02.data        42994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu03.data        43052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu04.data        42992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu05.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu06.data        43044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu07.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu08.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu09.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu10.data        43046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu11.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu12.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu13.data        43080                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu14.data        43018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu15.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       312826                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu00.inst     10981500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu00.data   3897267004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.inst      1179500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu01.data   1902444062                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.inst       576500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu02.data   1985837292                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.inst       620000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu03.data   1973738838                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.inst       407000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu04.data   1913717058                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.inst       339000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu05.data   1907578260                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.inst       405000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu06.data   1933284994                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.inst       321000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu07.data   1829163602                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.inst       283000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu08.data   1847527590                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.inst       397000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu09.data   1915015772                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu10.data   1826792695                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.inst       283000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu11.data   1906574560                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.inst       331000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu12.data   1872517910                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.inst       228000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu13.data   1926827578                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.inst       463000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu14.data   1920299456                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.inst       425000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu15.data   1956914060                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 459330305132                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu00.inst     32683.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu00.data     43135.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.inst     65527.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu01.data     44222.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.inst     36031.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu02.data     46188.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.inst     34444.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu03.data     45845.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.inst     67833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu04.data     44513.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.inst     56500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu05.data     44354.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.inst     67500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu06.data     44914.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.inst     53500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu07.data     42556.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.inst     47166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu08.data     42955.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.inst     66166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu09.data     44553.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu10.data     42438.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.inst     47166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu11.data     44355.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.inst     55166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu12.data     43536.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.inst     57000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu13.data     44726.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.inst     77166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu14.data     44639.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.inst     70833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu15.data     45501.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   1468325.22                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu00.inst        10752                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu00.data      2891200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu01.data      1376640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu02.data      1375808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu03.data      1377664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu04.data      1375744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu05.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu06.data      1377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu07.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu08.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu09.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu10.data      1377472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu11.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu12.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu13.data      1378560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu14.data      1376576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu15.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      23553216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu00.inst        10752                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu01.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu02.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu03.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu04.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu05.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu06.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu07.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu08.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu09.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu10.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu11.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu12.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu13.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu14.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu15.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        14656                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     10002176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     10002176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu00.inst          168                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu00.data        45175                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu01.data        21510                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu02.data        21497                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu03.data        21526                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu04.data        21496                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu05.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu06.data        21522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu07.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu08.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu09.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu10.data        21523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu11.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu12.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu13.data        21540                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu14.data        21509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu15.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         368019                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       156284                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        156284                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu00.inst       420948                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu00.data    113192428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.inst        22551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu01.data     53896384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.inst        20045                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu02.data     53863810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.inst        22551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu03.data     53936474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu04.data     53861305                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu05.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu06.data     53926451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu07.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu08.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu09.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu10.data     53928957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu11.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu12.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.inst         5011                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu13.data     53971553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu14.data     53893878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu15.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        922124279                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu00.inst       420948                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu01.inst        22551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu02.inst        20045                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu03.inst        22551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu04.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu05.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu06.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu07.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu08.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu09.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu10.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu11.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu12.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu13.inst         5011                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu14.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu15.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       573792                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    391591931                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       391591931                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    391591931                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.inst       420948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu00.data    113192428                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.inst        22551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu01.data     53896384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.inst        20045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu02.data     53863810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.inst        22551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu03.data     53936474                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu04.data     53861305                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu05.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu06.data     53926451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu07.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu08.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu09.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu10.data     53928957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu11.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu12.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.inst         5011                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu13.data     53971553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu14.data     53893878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu15.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      1313716210                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts              735964                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             312799                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        45754                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        46198                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        46200                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        46246                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        46270                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        46262                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        46208                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        46242                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        46734                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        45616                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        45588                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        45626                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        45594                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        45614                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        45604                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        19395                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        19670                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        19674                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        19682                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        19692                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        19732                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        19678                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        19684                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        19684                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        19692                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        19384                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        19360                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        19378                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        19372                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        19372                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        19350                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            17813661231                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           1471928000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       32532941231                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               24204.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          44204.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             368526                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            192928                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          61.68                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       487309                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    68.868861                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    66.850975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    19.026889                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        14422      2.96%      2.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127       434175     89.10%     92.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        38522      7.91%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255          173      0.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       487309                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             23550848                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          10009568                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             922.031570                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             391.881333                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              53.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  13842323014                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  10254181486                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_writebacks::samples    313629.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu00.inst::samples       257.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu00.data::samples     90892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu01.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu01.data::samples     43022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu02.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu02.data::samples     42969.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu03.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu03.data::samples     42991.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu04.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu04.data::samples     42963.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu05.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu05.data::samples     43015.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu06.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu06.data::samples     42958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu07.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu07.data::samples     42977.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu08.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu08.data::samples     43014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu09.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu09.data::samples     42950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu10.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu10.data::samples     42976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu11.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu11.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu12.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu12.data::samples     43012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu13.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu13.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu14.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu14.data::samples     42976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu15.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu15.data::samples     43012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.025882536000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds        16740                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds        16740                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState           1196337                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState           297367                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                    368189                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                   156824                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                  736378                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                 313648                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                  324                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                  19                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                    21.20                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5              736378                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5             313648                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                104239                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                110213                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                 95541                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                 96693                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                 64799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                 65330                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                 43926                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                 42501                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                 27396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                 25715                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                17221                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                16067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                 9738                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                 7741                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                 3386                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                 2402                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                 1204                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                  914                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                  393                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                  295                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                  128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                   99                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                   41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                   36                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                   10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                10519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                11547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                14284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                14819                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                16607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                18221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                18838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                17683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                17933                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                17820                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                18218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                18310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                18399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                18355                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                18309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                18333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                18412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                19351                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                 3886                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                 1461                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                  851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                  524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                  322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                  214                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                  129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                   91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                   59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                   48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                   30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                   19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                   10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.rdPerTurnAround::samples        16740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::mean    43.968698                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::gmean    35.347574                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::stdev   360.670445                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::0-1023        16739     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::total        16740                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.wrPerTurnAround::samples        16740                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::mean    18.733811                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::gmean    18.458980                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::stdev     3.628500                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::16           5427     32.42%     32.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::17            326      1.95%     34.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::18           5863     35.02%     69.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::19            356      2.13%     71.52% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::20           2488     14.86%     86.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::21            165      0.99%     87.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::22            811      4.84%     92.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::23             69      0.41%     92.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::24            242      1.45%     94.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::25             35      0.21%     94.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::26            136      0.81%     95.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::27             17      0.10%     95.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::28            149      0.89%     96.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::29             12      0.07%     96.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::30            151      0.90%     97.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::31              5      0.03%     97.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::32            262      1.57%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::33              7      0.04%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::34            119      0.71%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::35              2      0.01%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::36             62      0.37%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::37              2      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::38             17      0.10%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::40             11      0.07%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::42              2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::46              2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::48              2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::total        16740                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.bytesReadWrQ                 10368                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys              23564096                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys           10036736                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            922550238.09580195                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            392944978.09314251                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                 25542259500                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                    48650.72                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::cpu00.inst         8224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu00.data      2908544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu01.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu01.data      1376704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu02.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu02.data      1375008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu03.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu03.data      1375712                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu04.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu04.data      1374816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu05.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu05.data      1376480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu06.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu06.data      1374656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu07.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu07.data      1375264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu08.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu08.data      1376448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu09.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu09.data      1374400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu10.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu10.data      1375232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu11.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu11.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu12.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu12.data      1376384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu13.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu13.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu14.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu14.data      1375232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu15.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu15.data      1376384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorWriteBytes::writebacks     10035328                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls10.requestorReadRate::cpu00.inst 321975.142101775331                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu00.data 113871457.649473011494                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu01.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu01.data 53898889.352150112391                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu02.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu02.data 53832489.809226401150                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu03.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu03.data 53860051.883647561073                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu04.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu04.data 53824972.879838809371                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu05.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu05.data 53890119.601197920740                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu06.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu06.data 53818708.772015817463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu07.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu07.data 53842512.381743185222                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu08.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu08.data 53888866.779633320868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu09.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu09.data 53808686.199499025941                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu10.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu10.data 53841259.560178585351                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu11.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu11.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu12.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu12.data 53886361.136504128575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu13.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu13.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu14.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu14.data 53841259.560178585351                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu15.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu15.data 53886361.136504128575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorWriteRate::writebacks 392889853.944300174713                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::cpu00.inst          278                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu00.data        90956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu01.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu01.data        43022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu02.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu02.data        42994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu03.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu03.data        43024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu04.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu04.data        42994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu05.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu05.data        43052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu06.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu06.data        42996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu07.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu07.data        43014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu08.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu08.data        43014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu09.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu09.data        42988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu10.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu10.data        42976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu11.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu11.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu12.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu12.data        43012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu13.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu13.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu14.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu14.data        42976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu15.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu15.data        43012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::writebacks       313648                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::cpu00.inst      9531500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu00.data   4129873688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu01.inst       573000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu01.data   1921978122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu02.inst       565000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu02.data   1970439284                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu03.inst       571000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu03.data   1964887313                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu04.inst       370000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu04.data   1918842234                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu05.inst       375000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu05.data   1883556668                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu06.inst       370000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu06.data   1908715632                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu07.inst       376000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu07.data   1822486606                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu08.inst       306000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu08.data   1838253200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu09.inst       314000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu09.data   1909222920                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu10.inst       370000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu10.data   1813158250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu11.inst       370000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu11.data   1910682087                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu12.inst       376000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu12.data   1856891908                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu13.inst       314000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu13.data   1930820206                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu14.inst       306000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu14.data   1920162586                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu15.inst       306000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu15.data   1935872379                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorWriteTotalLat::writebacks 483506601542                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::cpu00.inst     34285.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu00.data     45405.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu01.inst     40928.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu01.data     44674.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu02.inst     40357.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu02.data     45830.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu03.inst     40785.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu03.data     45669.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu04.inst     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu04.data     44630.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu05.inst     46875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu05.data     43750.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu06.inst     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu06.data     44392.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu07.inst     47000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu07.data     42369.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu08.inst     38250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu08.data     42736.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu09.inst     39250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu09.data     44412.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu10.inst     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu10.data     42190.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu11.inst     46250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu11.data     44451.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu12.inst     47000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu12.data     43171.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu13.inst     39250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu13.data     44957.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu14.inst     38250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu14.data     44679.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu15.inst     38250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu15.data     45007.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::writebacks   1541558.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::cpu00.inst         8896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu00.data      2910592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu01.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu01.data      1376704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu02.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu02.data      1375808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu03.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu03.data      1376768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu04.data      1375808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu05.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu05.data      1377664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu06.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu06.data      1375872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu07.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu07.data      1376448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu08.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu08.data      1376448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu09.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu09.data      1375616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu10.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu10.data      1375232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu11.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu11.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu12.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu12.data      1376384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu13.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu14.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu14.data      1375232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu15.data      1376384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total     23564096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu00.inst         8896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu01.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu02.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu03.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu05.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu06.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu07.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu08.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu09.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu10.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu11.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu12.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu14.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::total        13312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::writebacks     10030144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total     10030144                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::cpu00.inst          139                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu00.data        45478                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu01.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu01.data        21511                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu02.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu02.data        21497                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu03.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu03.data        21512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu04.data        21497                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu05.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu05.data        21526                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu06.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu06.data        21498                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu07.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu07.data        21507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu08.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu08.data        21507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu09.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu09.data        21494                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu10.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu10.data        21488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu11.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu11.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu12.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu12.data        21506                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu13.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu14.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu14.data        21488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu15.data        21506                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total        368189                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::writebacks       156721                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total       156721                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::cpu00.inst       348284                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu00.data    113951638                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu01.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu01.data     53898889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu02.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu02.data     53863810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu03.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu03.data     53901395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu04.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu04.data     53863810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu05.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu05.data     53936474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu06.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu06.data     53866316                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu07.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu07.data     53888867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu08.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu08.data     53888867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu09.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu09.data     53856293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu10.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu10.data     53841260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu11.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu11.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu12.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu12.data     53886361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu13.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu13.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu14.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu14.data     53841260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu15.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu15.data     53886361                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       922550238                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu00.inst       348284                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu01.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu02.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu03.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu04.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu05.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu06.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu07.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu08.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu09.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu10.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu11.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu12.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu13.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu14.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu15.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::total       521174                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::writebacks    392686897                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total      392686897                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::writebacks    392686897                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu00.inst       348284                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu00.data    113951638                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu01.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu01.data     53898889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu02.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu02.data     53863810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu03.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu03.data     53901395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu04.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu04.data     53863810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu05.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu05.data     53936474                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu06.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu06.data     53866316                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu07.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu07.data     53888867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu08.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu08.data     53888867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu09.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu09.data     53856293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu10.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu10.data     53841260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu11.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu11.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu12.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu12.data     53886361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu13.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu13.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu14.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu14.data     53841260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu15.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu15.data     53886361                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total     1315237135                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts             736054                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts            313604                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0        45716                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1        46226                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2        46212                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3        46290                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4        46379                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5        46317                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6        46202                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7        46206                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8        46309                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9        46328                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10        45707                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11        45576                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12        45569                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13        45626                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14        45718                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15        45673                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0        19456                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1        19678                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2        19680                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3        19720                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4        19812                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5        19806                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6        19672                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8        19726                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9        19876                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10        19532                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11        19354                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12        19336                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13        19376                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14        19442                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15        19458                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat           17930156583                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat          1472108000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat      32651236583                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              24359.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         44359.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits            368499                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits           193497                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          50.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate         61.70                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples       487661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean    68.877552                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean    66.866599                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev    18.982863                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-63        14290      2.93%      2.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::64-127       434620     89.12%     92.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-191        38587      7.91%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::192-255          149      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-319           12      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::320-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total       487661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead            23553728                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten         10035328                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            922.144324                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW            392.889854                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  8.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             2.46                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             53.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE  13808858793                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT  10287645707                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_writebacks::samples    313374.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu00.inst::samples       286.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu00.data::samples     90891.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu01.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu01.data::samples     43064.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu02.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu02.data::samples     43081.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu03.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu03.data::samples     43026.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu04.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu04.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu05.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu05.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu06.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu06.data::samples     42990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu07.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu07.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu08.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu08.data::samples     43018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu09.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu09.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu10.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu10.data::samples     43012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu11.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu11.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu12.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu12.data::samples     43048.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu13.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu13.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu14.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu14.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu15.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu15.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.025840041000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds        16720                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds        16720                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState           1196343                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState           297093                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                    368484                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                   156707                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                  736968                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                 313414                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                  408                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                  40                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     4.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                    24.23                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5              736968                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5             313414                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                104235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                110227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                 95614                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                 96818                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                 64534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                 65063                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                 43905                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                 42417                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                 27453                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                 25845                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                17557                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                16469                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                 9857                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                 7717                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                 3401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                 2384                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                 1133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                  891                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                  400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                  287                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                  131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                  109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                   44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                   35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                   17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                   15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                10508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                11475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                14316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                14800                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                16718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                18331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                18828                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                17580                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                17832                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                17705                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                18136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                18263                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                18399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                18475                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                18465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                18421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                18399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                19277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                 3677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                 1412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                  806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                  512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                  326                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                  216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                  137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                  106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                   69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                   51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                   31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                   24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                   14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                   14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                   11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.rdPerTurnAround::samples        16720                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::mean    44.052033                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::gmean    35.397462                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::stdev   360.806251                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::0-1023        16719     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::total        16720                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.wrPerTurnAround::samples        16720                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::mean    18.741208                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::gmean    18.461608                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::stdev     3.660279                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::16           5448     32.58%     32.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::17            319      1.91%     34.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::18           5920     35.41%     69.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::19            310      1.85%     71.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::20           2445     14.62%     86.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::21            139      0.83%     87.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::22            795      4.75%     91.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::23             68      0.41%     92.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::24            250      1.50%     93.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::25             35      0.21%     94.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::26            147      0.88%     94.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::27             25      0.15%     95.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::28            136      0.81%     95.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::29             17      0.10%     96.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::30            164      0.98%     97.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::31              6      0.04%     97.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::32            251      1.50%     98.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::33             10      0.06%     98.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::34            137      0.82%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::35              1      0.01%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::36             61      0.36%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::37              2      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::38             25      0.15%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::40              3      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::42              2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::44              2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::46              1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::47              1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::total        16720                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.bytesReadWrQ                 13056                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys              23582976                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys           10029248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            923289402.81891501                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            392651817.84702653                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                 25542194500                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                    48634.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::cpu00.inst         9152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu00.data      2908512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu01.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu01.data      1378048                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu02.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu02.data      1378592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu03.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu03.data      1376832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu04.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu04.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu05.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu05.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu06.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu06.data      1375680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu07.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu07.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu08.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu08.data      1376576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu09.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu09.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu10.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu10.data      1376384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu11.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu11.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu12.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu12.data      1377536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu13.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu13.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu14.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu14.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu15.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu15.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorWriteBytes::writebacks     10027296                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls11.requestorReadRate::cpu00.inst 358306.967475127429                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu00.data 113870204.827908411622                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu01.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu01.data 53951507.857863239944                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu02.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu02.data 53972805.824461415410                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu03.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu03.data 53903900.638408504426                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu04.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu04.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu05.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu05.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu06.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu06.data 53858799.062082961202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu07.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu07.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu08.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu08.data 53893878.065891720355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu09.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu09.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu10.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu10.data 53886361.136504128575                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu11.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu11.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu12.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu12.data 53931462.712829664350                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu13.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu13.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu14.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu14.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu15.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu15.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorWriteRate::writebacks 392575395.731586039066                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::cpu00.inst          316                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu00.data        90974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu01.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu01.data        43066                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu02.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu02.data        43106                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu03.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu03.data        43064                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu04.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu04.data        43022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu05.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu05.data        43084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu06.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu06.data        43024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu07.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu07.data        43048                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu08.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu08.data        43018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu09.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu09.data        43084                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu10.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu10.data        43050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu11.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu11.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu12.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu12.data        43048                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu13.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu13.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu14.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu14.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu15.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu15.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::writebacks       313414                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::cpu00.inst     11789000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu00.data   4078186526                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu01.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu01.data   1914010468                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu02.inst       336500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu02.data   1975004208                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu03.inst       336500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu03.data   1959500498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu04.inst       274500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu04.data   1920946572                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu05.inst       269000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu05.data   1883933732                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu06.inst       269500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu06.data   1924267478                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu07.inst       269000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu07.data   1837362022                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu08.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu08.data   1841650624                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu09.inst       266500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu09.data   1905416108                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu10.inst       269500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu10.data   1824323152                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu11.inst       697500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu11.data   1901577542                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu12.inst       269000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu12.data   1870344606                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu13.inst       269500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu13.data   1914047598                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu14.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu14.data   1930444498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu15.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu15.data   1959000752                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorWriteTotalLat::writebacks 600523835870                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::cpu00.inst     37306.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu00.data     44828.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu01.inst     26800.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu01.data     44443.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu02.inst     33650.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu02.data     45817.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu03.inst     33650.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu03.data     45502.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu04.inst     45750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu04.data     44650.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu05.inst     44833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu05.data     43726.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu06.inst     44916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu06.data     44725.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu07.inst     44833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu07.data     42681.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu08.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu08.data     42811.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu09.inst     44416.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu09.data     44225.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu10.inst     44916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu10.data     42376.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu11.inst    116250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu11.data     44239.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu12.inst     44833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu12.data     43447.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu13.inst     44916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu13.data     44529.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu14.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu14.data     44883.62                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu15.data     45575.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::writebacks   1916072.15                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::cpu00.inst        10048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu00.data      2911168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu01.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu01.data      1378112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu02.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu02.data      1379392                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu03.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu03.data      1378048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu04.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu04.data      1376704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu05.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu05.data      1378688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu06.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu06.data      1376768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu07.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu07.data      1377536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu08.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu08.data      1376576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu09.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu09.data      1378688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu10.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu10.data      1377600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu11.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu11.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu12.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu12.data      1377536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu13.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu13.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu14.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu14.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu15.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu15.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total     23582912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu00.inst        10048                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu01.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu02.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu03.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu04.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu05.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu06.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu07.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu08.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu09.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu10.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu11.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu12.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu13.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu14.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu15.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::total        13312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::writebacks     10021440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total     10021440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::cpu00.inst          157                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu00.data        45487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu01.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu01.data        21533                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu02.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu02.data        21553                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu03.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu03.data        21532                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu04.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu04.data        21511                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu05.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu05.data        21542                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu06.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu06.data        21512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu07.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu07.data        21524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu08.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu08.data        21509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu09.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu09.data        21542                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu10.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu10.data        21525                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu11.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu11.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu12.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu12.data        21524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu13.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu13.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu14.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu14.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu15.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu15.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total        368483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::writebacks       156585                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total       156585                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::cpu00.inst       393386                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu00.data    113974189                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu01.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu01.data     53954014                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu02.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu02.data     54004126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu03.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu03.data     53951508                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu04.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu04.data     53898889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu05.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu05.data     53976564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu06.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu06.data     53901395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu07.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu07.data     53931463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu08.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu08.data     53893878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu09.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu09.data     53976564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu10.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu10.data     53933968                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu11.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu11.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu12.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu12.data     53931463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu13.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu13.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu14.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu14.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu15.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu15.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       923286897                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu00.inst       393386                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu01.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu02.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu03.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu04.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu05.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu06.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu07.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu08.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu09.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu10.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu11.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu12.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu13.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu14.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu15.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::total       521174                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::writebacks    392346129                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total      392346129                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::writebacks    392346129                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu00.inst       393386                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu00.data    113974189                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu01.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu01.data     53954014                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu02.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu02.data     54004126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu03.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu03.data     53951508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu04.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu04.data     53898889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu05.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu05.data     53976564                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu06.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu06.data     53901395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu07.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu07.data     53931463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu08.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu08.data     53893878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu09.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu09.data     53976564                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu10.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu10.data     53933968                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu11.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu11.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu12.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu12.data     53931463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu13.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu13.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu14.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu14.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu15.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu15.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total     1315633027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts             736560                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts            313353                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0        45719                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1        46222                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2        46224                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3        46280                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4        46388                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5        46302                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6        46198                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7        46198                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8        46858                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9        46238                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10        45734                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11        45594                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12        45584                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13        45630                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14        45714                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15        45677                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0        19438                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1        19678                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2        19692                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3        19726                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4        19772                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5        19770                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6        19678                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7        19674                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8        19726                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9        19744                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10        19468                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11        19358                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12        19342                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13        19382                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14        19479                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15        19426                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat           17925003384                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat          1473120000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat      32656203384                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              24336.11                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         44336.11                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits            368803                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits           192909                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate         61.56                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples       488201                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean    68.818409                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean    66.810143                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev    18.963009                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::32-63        14531      2.98%      2.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::64-95       424679     86.99%     89.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::96-127        10473      2.15%     92.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-159        38232      7.83%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::160-191           96      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::192-223          170      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::224-255            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-287           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::288-319            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::320-351            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total       488201                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead            23569920                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten         10027296                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            922.778252                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW            392.575396                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  8.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              5.77                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             53.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE  13749472157                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT  10347032343                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_writebacks::samples    312958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu00.inst::samples       300.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu00.data::samples     90522.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu01.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu01.data::samples     42958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu02.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu02.data::samples     43018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu03.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu03.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu04.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu04.data::samples     42964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu05.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu05.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu06.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu06.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu07.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu07.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu08.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu08.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu09.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu09.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu10.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu10.data::samples     42962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu11.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu11.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu12.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu12.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu13.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu13.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu14.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu14.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu15.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu15.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.025864036000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds        16728                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds        16728                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState           1194350                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState           296818                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                    367831                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                   156486                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                  735662                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                 312972                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                   92                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                  14                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     4.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                    27.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5              735662                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5             312972                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                103888                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                109777                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                 95401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                 96527                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                 64610                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                 65226                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                 43813                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                 42529                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                 27646                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                 26009                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                17618                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                16304                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                 9655                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                 7574                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                 3392                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                 2475                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                 1184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                  939                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                  405                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                  285                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                  126                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                  100                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                   34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                   30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    8                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                10450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                11416                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                14106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                14643                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                16582                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                18199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                18857                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                17683                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                17909                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                17747                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                18150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                18293                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                18381                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                18378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                18430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                18408                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                18390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                19344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                 3789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                 1405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                  813                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                  507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                  310                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                  208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                  136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                  103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                   72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                   60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                   47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                   41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                   27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                   19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                   10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.rdPerTurnAround::samples        16728                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::mean    43.969154                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::gmean    35.280420                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::stdev   360.650587                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::0-1023        16727     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::total        16728                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.wrPerTurnAround::samples        16728                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::mean    18.706779                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::gmean    18.432391                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::stdev     3.629677                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::16           5511     32.94%     32.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::17            326      1.95%     34.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::18           5843     34.93%     69.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::19            368      2.20%     72.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::20           2454     14.67%     86.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::21            125      0.75%     87.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::22            803      4.80%     92.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::23             66      0.39%     92.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::24            252      1.51%     94.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::25             34      0.20%     94.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::26            124      0.74%     95.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::27             21      0.13%     95.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::28            161      0.96%     96.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::29             10      0.06%     96.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::30            154      0.92%     97.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::31              2      0.01%     97.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::32            247      1.48%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::33              5      0.03%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::34            115      0.69%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::35              4      0.02%     99.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::36             67      0.40%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::37              1      0.01%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::38             17      0.10%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::39              1      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::40              9      0.05%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::42              2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::48              6      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::total        16728                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.bytesReadWrQ                  2944                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys              23541184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys           10015104                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            921653217.85554957                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            392098070.71547407                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                 25541747000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                    48714.32                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::cpu00.inst         9600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu00.data      2896704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu01.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu01.data      1374656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu02.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu02.data      1376576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu03.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu03.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu04.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu04.data      1374848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu05.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu05.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu06.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu06.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu07.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu07.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu08.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu08.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu09.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu09.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu10.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu10.data      1374784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu11.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu11.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu12.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu12.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu13.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu13.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu14.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu14.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu15.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu15.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorWriteBytes::writebacks     10013664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls12.requestorReadRate::cpu00.inst 375846.469379504269                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu00.data 113407913.670571625233                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu01.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu01.data 53818708.772015817463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu02.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu02.data 53893878.065891720355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu03.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu03.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu04.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu04.data 53826225.701403409243                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu05.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu05.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu06.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu06.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu07.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu07.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu08.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu08.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu09.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu09.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu10.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu10.data 53823720.058274209499                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu11.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu11.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu12.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu12.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu13.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu13.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu14.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu14.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu15.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu15.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorWriteRate::writebacks 392041693.745067119598                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::cpu00.inst          346                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu00.data        90556                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu01.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu01.data        42958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu02.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu02.data        43018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu03.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu03.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu04.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu04.data        42964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu05.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu05.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu06.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu06.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu07.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu07.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu08.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu08.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu09.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu09.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu10.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu10.data        42962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu11.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu11.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu12.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu12.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu13.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu13.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu14.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu14.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu15.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu15.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::writebacks       312972                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::cpu00.inst     10258500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu00.data   3889753080                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu01.inst       340500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu01.data   1911147054                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu02.inst       510000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu02.data   1963457138                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu03.inst       491000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu03.data   1978008588                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu04.inst       279000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu04.data   1926914362                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu05.inst       273500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu05.data   1894003868                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu06.inst       351000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu06.data   1910326180                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu07.inst       345500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu07.data   1828378106                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu08.inst       273000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu08.data   1840458220                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu09.inst       357000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu09.data   1899869890                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu10.inst       427000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu10.data   1811150172                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu11.inst       430000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu11.data   1905048530                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu12.inst       276500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu12.data   1857151918                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu13.inst       676000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu13.data   1917758682                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu14.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu14.data   1923951874                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu15.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu15.data   1960561509                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorWriteTotalLat::writebacks 536608177073                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::cpu00.inst     29648.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu00.data     42954.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu01.inst     28375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu01.data     44488.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu02.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu02.data     45642.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu03.inst     40916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu03.data     46017.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu04.inst     46500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu04.data     44849.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu05.inst     45583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu05.data     44038.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu06.inst     58500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu06.data     44482.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu07.inst     57583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu07.data     42512.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu08.inst     45500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu08.data     42853.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu09.inst     59500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu09.data     44174.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu10.inst     71166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu10.data     42157.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu11.inst     71666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu11.data     44330.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu12.inst     46083.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu12.data     43179.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu13.inst    112666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu13.data     44655.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu14.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu14.data     44772.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu15.data     45651.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::writebacks   1714556.50                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::cpu00.inst        11072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu00.data      2897792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu01.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu01.data      1374656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu02.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu02.data      1376576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu03.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu03.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu04.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu04.data      1374848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu05.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu05.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu06.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu06.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu07.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu07.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu08.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu08.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu09.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu09.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu10.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu10.data      1374784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu11.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu11.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu12.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu12.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu13.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu13.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu14.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu14.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu15.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu15.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total     23541184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu00.inst        11072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu01.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu02.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu03.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu04.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu05.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu06.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu07.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu08.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu09.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu10.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu11.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu12.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu13.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu14.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu15.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::total        14528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::writebacks     10006592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total     10006592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::cpu00.inst          173                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu00.data        45278                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu01.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu01.data        21479                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu02.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu02.data        21509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu03.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu03.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu04.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu04.data        21482                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu05.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu05.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu06.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu06.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu07.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu07.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu08.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu08.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu09.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu09.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu10.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu10.data        21481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu11.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu11.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu12.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu12.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu13.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu13.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu14.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu14.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu15.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu15.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total        367831                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::writebacks       156353                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total       156353                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::cpu00.inst       433476                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu00.data    113450510                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu01.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu01.data     53818709                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu02.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu02.data     53893878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu03.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu03.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu04.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu04.data     53826226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu05.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu05.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu06.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu06.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu07.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu07.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu08.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu08.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu09.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu09.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu10.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu10.data     53823720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu11.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu11.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu12.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu12.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu13.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu13.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu14.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu14.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu15.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu15.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       921653218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu00.inst       433476                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu01.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu02.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu03.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu04.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu05.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu06.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu07.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu08.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu09.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu10.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu11.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu12.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu13.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu14.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu15.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::total       568781                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::writebacks    391764820                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total      391764820                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::writebacks    391764820                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu00.inst       433476                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu00.data    113450510                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu01.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu01.data     53818709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu02.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu02.data     53893878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu03.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu03.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu04.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu04.data     53826226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu05.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu05.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu06.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu06.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu07.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu07.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu08.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu08.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu09.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu09.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu10.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu10.data     53823720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu11.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu11.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu12.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu12.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu13.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu13.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu14.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu14.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu15.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu15.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total     1313418038                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts             735570                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts            312927                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0        45699                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1        46234                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2        46226                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3        46272                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4        46300                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5        46272                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6        46198                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7        46202                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8        46266                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9        46236                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10        45660                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11        45584                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12        45590                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13        45596                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14        45622                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15        45613                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0        19408                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1        19682                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2        19684                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3        19694                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4        19702                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5        19741                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6        19674                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8        19697                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9        19756                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10        19398                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11        19356                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12        19348                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13        19374                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14        19380                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15        19353                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat           17722229671                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat          1471140000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat      32433629671                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              24093.19                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         44093.19                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits            368236                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits           193162                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          50.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate         61.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples       487099                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean    68.881078                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean    66.858930                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev    19.046349                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::32-63        14427      2.96%      2.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::64-95       423320     86.91%     89.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::96-127        10536      2.16%     92.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-159        38522      7.91%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::160-191          103      0.02%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::192-223          167      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::224-255            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-287            9      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::288-319            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::320-351            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::352-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-415            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total       487099                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead            23538240                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten         10013664                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            921.537958                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW            392.041694                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             53.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE  13846628500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT  10249876000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_writebacks::samples    312828.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu00.inst::samples       294.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu00.data::samples     90389.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu01.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu01.data::samples     42994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu02.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu02.data::samples     43056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu03.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu03.data::samples     42990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu04.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu04.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu05.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu05.data::samples     43044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu06.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu06.data::samples     43018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu07.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu07.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu08.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu08.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu09.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu09.data::samples     43044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu10.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu10.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu11.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu11.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu12.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu12.data::samples     43048.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu13.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu13.data::samples     43044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu14.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu14.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu15.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu15.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.025851369000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds        16690                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds        16690                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState           1195274                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState           296635                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                    368061                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                   156420                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                  736122                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                 312840                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                   90                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                  12                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     4.16                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                    29.26                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5              736122                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5             312840                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                103884                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                109751                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                 95207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                 96369                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                 64808                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                 65582                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                 44427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                 42958                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                 27508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                 25791                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                17284                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                16031                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                 9736                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                 7684                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                 3316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                 2416                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                 1144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                  859                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                  429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                  327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                  146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                  125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                   66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                   69                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                   47                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                   42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                   11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                10465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                11501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                14327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                14713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                16749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                18378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                18913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                17607                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                17765                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                17684                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                18163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                18264                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                18352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                18366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                18341                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                18277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                18295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                19277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                 3635                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                 1411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                  808                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                  505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                  316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                  217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                  144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                  110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                   71                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                   50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                   32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                   21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                   16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                   12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.rdPerTurnAround::samples        16690                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::mean    44.100180                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::gmean    35.441458                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::stdev   360.595973                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::0-1023        16689     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::total        16690                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.wrPerTurnAround::samples        16690                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::mean    18.742540                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::gmean    18.463963                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::stdev     3.649027                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::16           5459     32.71%     32.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::17            313      1.88%     34.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::18           5844     35.01%     69.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::19            337      2.02%     71.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::20           2437     14.60%     86.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::21            152      0.91%     87.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::22            795      4.76%     91.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::23             63      0.38%     92.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::24            266      1.59%     93.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::25             38      0.23%     94.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::26            153      0.92%     95.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::27             15      0.09%     95.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::28            147      0.88%     95.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::29             18      0.11%     96.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::30            161      0.96%     97.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::31              1      0.01%     97.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::32            267      1.60%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::33              1      0.01%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::34            124      0.74%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::35              2      0.01%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::36             63      0.38%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::37              1      0.01%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::38             20      0.12%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::39              2      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::40              6      0.04%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::42              3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::46              1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::48              1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::total        16690                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.bytesReadWrQ                  2880                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys              23555904                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys           10010880                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            922229515.77526486                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            391932698.26894706                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                 25540694250                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                    48697.08                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::cpu00.inst         9408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu00.data      2892448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu01.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu01.data      1375808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu02.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu02.data      1377792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu03.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu03.data      1375680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu04.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu04.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu05.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu05.data      1377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu06.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu06.data      1376576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu07.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu07.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu08.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu08.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu09.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu09.data      1377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu10.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu10.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu11.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu11.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu12.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu12.data      1377536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu13.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu13.data      1377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu14.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu14.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu15.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu15.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorWriteBytes::writebacks     10010016                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls13.requestorReadRate::cpu00.inst 368329.539991914178                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu00.data 113241288.402480036020                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu01.inst 11275.394081385128                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu01.data 53863810.348341353238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu02.inst 11275.394081385128                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu02.data 53941485.285346455872                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu03.inst 11275.394081385128                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu03.data 53858799.062082961202                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu04.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu04.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu05.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu05.data 53926451.426571272314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu06.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu06.data 53893878.065891720355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu07.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu07.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu08.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu08.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu09.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu09.data 53926451.426571272314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu10.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu10.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu11.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu11.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu12.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu12.data 53931462.712829664350                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu13.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu13.data 53926451.426571272314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu14.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu14.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu15.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu15.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorWriteRate::writebacks 391898872.086702883244                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::cpu00.inst          334                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu00.data        90422                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu01.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu01.data        42994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu02.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu02.data        43056                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu03.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu03.data        42990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu04.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu04.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu05.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu05.data        43044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu06.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu06.data        43018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu07.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu07.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu08.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu08.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu09.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu09.data        43044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu10.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu10.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu11.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu11.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu12.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu12.data        43048                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu13.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu13.data        43044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu14.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu14.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu15.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu15.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::writebacks       312840                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::cpu00.inst     11142000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu00.data   3936813142                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu01.inst       478000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu01.data   1902553550                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu02.inst       632000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu02.data   1991779220                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu03.inst       640000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu03.data   1981118316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu04.inst       372000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu04.data   1915681805                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu05.inst       534000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu05.data   1897006572                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu06.inst       504000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu06.data   1925560562                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu07.inst       602000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu07.data   1838013472                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu08.inst       692500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu08.data   1848016674                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu09.inst       524000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu09.data   1918862316                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu10.inst       689000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu10.data   1827832084                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu11.inst       607000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu11.data   1919584535                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu12.inst       495000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu12.data   1860399890                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu13.inst       470000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu13.data   1918211220                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu14.inst       338000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu14.data   1924327458                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu15.inst       350000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu15.data   1950654474                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorWriteTotalLat::writebacks 497080471152                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::cpu00.inst     33359.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu00.data     43538.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu01.inst     34142.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu01.data     44251.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu02.inst     45142.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu02.data     46260.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu03.inst     45714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu03.data     46083.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu04.inst     37200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu04.data     44540.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu05.inst     66750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu05.data     44071.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu06.inst     63000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu06.data     44761.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu07.inst     75250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu07.data     42736.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu08.inst     69250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu08.data     42995.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu09.inst     65500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu09.data     44579.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu10.inst     68900.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu10.data     42525.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu11.inst     60700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu11.data     44633.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu12.inst     49500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu12.data     43216.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu13.inst     58750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu13.data     44563.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu14.inst     42250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu14.data     44743.48                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu15.inst     43750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu15.data     45383.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::writebacks   1588928.75                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::cpu00.inst        10688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu00.data      2893504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu01.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu01.data      1375808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu02.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu02.data      1377792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu03.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu03.data      1375680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu04.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu04.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu05.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu05.data      1377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu06.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu06.data      1376576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu07.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu07.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu08.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu08.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu09.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu09.data      1377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu10.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu10.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu11.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu11.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu12.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu12.data      1377536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu13.data      1377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu14.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu14.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu15.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total     23555904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu00.inst        10688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu01.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu02.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu03.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu04.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu05.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu06.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu07.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu08.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu09.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu10.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu11.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu12.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu14.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::total        15424                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::writebacks     10002624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total     10002624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::cpu00.inst          167                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu00.data        45211                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu01.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu01.data        21497                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu02.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu02.data        21528                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu03.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu03.data        21495                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu04.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu04.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu05.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu05.data        21522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu06.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu06.data        21509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu07.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu07.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu08.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu08.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu09.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu09.data        21522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu10.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu10.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu11.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu11.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu12.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu12.data        21524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu13.data        21522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu14.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu14.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu15.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total        368061                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::writebacks       156291                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total       156291                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::cpu00.inst       418442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu00.data    113282632                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu01.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu01.data     53863810                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu02.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu02.data     53941485                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu03.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu03.data     53858799                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu04.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu04.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu05.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu05.data     53926451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu06.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu06.data     53893878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu07.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu07.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu08.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu08.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu09.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu09.data     53926451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu10.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu10.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu11.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu11.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu12.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu12.data     53931463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu13.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu13.data     53926451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu14.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu14.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu15.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu15.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       922229516                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu00.inst       418442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu01.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu02.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu03.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu04.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu05.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu06.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu07.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu08.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu09.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu10.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu11.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu12.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu13.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu14.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu15.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::total       603860                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::writebacks    391609470                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total      391609470                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::writebacks    391609470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu00.inst       418442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu00.data    113282632                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu01.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu01.data     53863810                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu02.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu02.data     53941485                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu03.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu03.data     53858799                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu04.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu04.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu05.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu05.data     53926451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu06.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu06.data     53893878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu07.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu07.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu08.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu08.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu09.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu09.data     53926451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu10.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu10.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu11.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu11.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu12.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu12.data     53931463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu13.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu13.data     53926451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu14.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu14.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu15.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu15.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total     1313838986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts             736032                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts            312813                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0        45692                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1        46222                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2        46230                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3        46240                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4        46260                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5        46286                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6        46202                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7        46212                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8        46276                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9        46742                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10        45632                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11        45588                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12        45581                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13        45632                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14        45618                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15        45619                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0        19390                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1        19686                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2        19682                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3        19678                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4        19700                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5        19734                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6        19670                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7        19683                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8        19712                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9        19674                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10        19394                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11        19354                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12        19348                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13        19370                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14        19376                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15        19362                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat           17854844790                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat          1472064000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat      32575484790                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              24258.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         44258.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits            368612                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits           192753                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          50.08                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate         61.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples       487479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean    68.850162                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean    66.813541                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev    19.264289                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-63        14728      3.02%      3.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::64-127       434161     89.06%     92.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-191        38370      7.87%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::192-255          168      0.03%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-319            9      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::320-383           17      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-447            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::448-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-575           18      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total       487479                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead            23553024                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten         10010016                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            922.116762                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW            391.898872                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             53.52                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE  13836412725                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT  10260091775                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_writebacks::samples    312881.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu00.inst::samples       289.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu00.data::samples     90460.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu01.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu01.data::samples     43030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu02.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu02.data::samples     43088.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu03.inst::samples         9.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu03.data::samples     43024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu04.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu04.data::samples     43052.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu05.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu05.data::samples     43022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu06.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu06.data::samples     43082.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu07.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu07.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu08.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu08.data::samples     43040.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu09.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu09.data::samples     43082.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu10.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu10.data::samples     43020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu11.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu11.data::samples     43048.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu12.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu12.data::samples     43020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu13.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu13.data::samples     43080.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu14.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu14.data::samples     43036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu15.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu15.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.025840145000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds        16691                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds        16691                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState           1196018                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState           296699                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                    368371                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                   156466                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                  736742                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                 312932                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                  170                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                  51                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     4.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                    25.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5              736742                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5             312932                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                103837                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                109773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                 95272                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                 96568                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                 64995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                 65482                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                 44224                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                 42856                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                 27447                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                 25707                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                17325                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                16153                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                 9569                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                 7464                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                 3427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                 2488                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                 1227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                  975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                  450                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                  343                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                  180                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                  156                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                   76                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                   65                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                   33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                   31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                   24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                   22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                   19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                   17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                   15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                   15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                   15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                   16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                   15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                   15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                   16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                   16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                   15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                   14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                   12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                   12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                   12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                   11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                   11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                   10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                   10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                10450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                11523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                14369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                14798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                16702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                18344                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                18919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                17618                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                17795                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                17726                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                18159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                18213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                18216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                18232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                18295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                18291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                18338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                19278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                 3711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                 1371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                  784                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                  499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                  313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                  229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                  162                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                  131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                   85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                   66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                   44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                   38                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                   36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                   25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                   19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                   16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                   12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                   13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                   10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.rdPerTurnAround::samples        16691                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::mean    44.128093                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::stdev   360.876395                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::0-1023        16690     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::total        16691                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.wrPerTurnAround::samples        16691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::mean    18.743994                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::gmean    18.463309                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::stdev     3.674252                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::16           5456     32.69%     32.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::17            347      2.08%     34.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::18           5803     34.77%     69.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::19            348      2.08%     71.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::20           2419     14.49%     86.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::21            169      1.01%     87.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::22            811      4.86%     91.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::23             61      0.37%     92.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::24            271      1.62%     93.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::25             37      0.22%     94.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::26            149      0.89%     95.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::27             13      0.08%     95.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::28            130      0.78%     95.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::29             14      0.08%     96.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::30            168      1.01%     97.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::31              3      0.02%     97.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::32            266      1.59%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::33              4      0.02%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::34            115      0.69%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::35              1      0.01%     99.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::36             58      0.35%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::37              1      0.01%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::38             27      0.16%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::40              9      0.05%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::41              1      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::42              3      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::44              3      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::45              1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::48              3      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::total        16691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.bytesReadWrQ                  5440                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys              23575744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys           10013824                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            923006265.14531577                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            392047957.85289013                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                 25539740750                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                    48662.23                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::cpu00.inst         9248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu00.data      2894720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu01.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu01.data      1376960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu02.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu02.data      1378816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu03.inst          288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu03.data      1376768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu04.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu04.data      1377664                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu05.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu05.data      1376704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu06.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu06.data      1378624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu07.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu07.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu08.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu08.data      1377280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu09.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu09.data      1378624                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu10.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu10.data      1376640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu11.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu11.data      1377536                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu12.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu12.data      1376640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu13.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu13.data      1378560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu14.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu14.data      1377152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu15.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu15.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorWriteBytes::writebacks     10011392                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls14.requestorReadRate::cpu00.inst 362065.432168922445                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu00.data 113330238.733566522598                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu01.inst 11275.394081385128                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu01.data 53908911.924666896462                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu02.inst 11275.394081385128                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu02.data 53981575.575413599610                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu03.inst 11275.394081385128                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu03.data 53901394.995279304683                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu04.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu04.data 53936473.999088063836                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu05.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu05.data 53898889.352150112391                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu06.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu06.data 53974058.646026007831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu07.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu07.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu08.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu08.data 53921440.140312880278                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu09.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu09.data 53974058.646026007831                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu10.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu10.data 53896383.709020912647                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu11.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu11.data 53931462.712829664350                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu12.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu12.data 53896383.709020912647                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu13.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu13.data 53971553.002896815538                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu14.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu14.data 53916428.854054488242                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu15.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu15.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorWriteRate::writebacks 391952743.413980662823                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::cpu00.inst          376                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu00.data        90504                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu01.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu01.data        43030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu02.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu02.data        43088                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu03.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu03.data        43024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu04.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu04.data        43052                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu05.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu05.data        43022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu06.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu06.data        43082                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu07.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu07.data        43046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu08.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu08.data        43040                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu09.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu09.data        43082                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu10.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu10.data        43020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu11.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu11.data        43048                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu12.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu12.data        43020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu13.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu13.data        43080                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu14.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu14.data        43036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu15.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu15.data        43046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::writebacks       312932                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::cpu00.inst     10671500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu00.data   3860499038                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu01.inst       539000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu01.data   1925888974                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu02.inst       805500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu02.data   1977792604                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu03.inst       671500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu03.data   1972997280                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu04.inst       614000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu04.data   1930279594                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu05.inst       548500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu05.data   1902282887                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu06.inst       450500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu06.data   1927105212                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu07.inst       584500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu07.data   1841601278                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu08.inst       749500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu08.data   1842326472                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu09.inst       530500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu09.data   1906517295                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu10.inst       609500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu10.data   1834781676                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu11.inst       597500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu11.data   1915971524                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu12.inst       433500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu12.data   1868993824                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu13.inst       488500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu13.data   1946257602                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu14.inst       256500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu14.data   1930911982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu15.inst       352000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu15.data   1948994850                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorWriteTotalLat::writebacks 535600909712                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::cpu00.inst     28381.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu00.data     42655.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu01.inst     38500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu01.data     44756.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu02.inst     57535.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu02.data     45901.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu03.inst     47964.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu03.data     45858.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu04.inst     76750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu04.data     44836.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu05.inst     68562.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu05.data     44216.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu06.inst     56312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu06.data     44731.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu07.inst     73062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu07.data     42782.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu08.inst     74950.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu08.data     42804.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu09.inst     66312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu09.data     44253.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu10.inst     60950.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu10.data     42649.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu11.inst     59750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu11.data     44507.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu12.inst     43350.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu12.data     43444.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu13.inst     61062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu13.data     45177.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu14.inst     32062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu14.data     44867.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu15.inst     44000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu15.data     45277.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::writebacks   1711556.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::cpu00.inst        12032                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu00.data      2896128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu01.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu01.data      1376960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu02.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu02.data      1378816                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu03.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu03.data      1376768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu04.data      1377664                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu05.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu05.data      1376704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu06.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu06.data      1378624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu07.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu07.data      1377472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu08.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu08.data      1377280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu09.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu09.data      1378624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu10.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu10.data      1376640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu11.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu11.data      1377536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu12.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu12.data      1376640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu13.data      1378560                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu14.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu14.data      1377152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu15.data      1377472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total     23575744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu00.inst        12032                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu01.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu02.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu03.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu05.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu06.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu07.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu08.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu09.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu10.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu11.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu12.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu14.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::total        16704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::writebacks     10004096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total     10004096                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::cpu00.inst          188                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu00.data        45252                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu01.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu01.data        21515                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu02.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu02.data        21544                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu03.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu03.data        21512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu04.data        21526                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu05.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu05.data        21511                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu06.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu06.data        21541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu07.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu07.data        21523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu08.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu08.data        21520                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu09.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu09.data        21541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu10.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu10.data        21510                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu11.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu11.data        21524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu12.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu12.data        21510                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu13.data        21540                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu14.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu14.data        21518                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu15.data        21523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total        368371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::writebacks       156314                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total       156314                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::cpu00.inst       471061                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu00.data    113385363                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu01.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu01.data     53908912                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu02.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu02.data     53981576                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu03.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu03.data     53901395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu04.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu04.data     53936474                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu05.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu05.data     53898889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu06.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu06.data     53974059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu07.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu07.data     53928957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu08.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu08.data     53921440                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu09.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu09.data     53974059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu10.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu10.data     53896384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu11.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu11.data     53931463                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu12.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu12.data     53896384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu13.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu13.data     53971553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu14.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu14.data     53916429                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu15.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu15.data     53928957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       923006265                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu00.inst       471061                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu01.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu02.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu03.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu04.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu05.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu06.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu07.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu08.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu09.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu10.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu11.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu12.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu13.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu14.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu15.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::total       653973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::writebacks    391667100                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total      391667100                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::writebacks    391667100                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu00.inst       471061                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu00.data    113385363                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu01.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu01.data     53908912                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu02.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu02.data     53981576                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu03.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu03.data     53901395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu04.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu04.data     53936474                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu05.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu05.data     53898889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu06.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu06.data     53974059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu07.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu07.data     53928957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu08.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu08.data     53921440                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu09.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu09.data     53974059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu10.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu10.data     53896384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu11.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu11.data     53931463                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu12.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu12.data     53896384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu13.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu13.data     53971553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu14.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu14.data     53916429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu15.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu15.data     53928957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total     1314673365                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts             736572                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts            312856                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0        46296                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1        46219                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2        46204                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3        46264                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4        46266                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5        46259                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6        46204                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8        46810                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9        46198                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10        45618                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11        45596                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12        45575                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13        45610                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14        45636                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15        45609                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0        19426                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1        19686                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2        19676                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4        19705                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5        19724                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6        19670                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7        19684                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8        19688                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9        19714                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10        19386                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11        19364                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12        19346                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13        19380                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14        19376                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15        19351                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat           17820664592                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat          1473144000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat      32552104592                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              24194.06                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         44194.06                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits            369047                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits           193158                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          50.10                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate         61.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples       487223                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean    68.924694                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean    66.860099                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev    19.589282                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-63        14639      3.00%      3.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::64-127       433656     89.01%     92.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-191        38649      7.93%     99.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::192-255          193      0.04%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-319           14      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::320-383           12      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-447           19      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::448-511            9      0.00%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-575           32      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total       487223                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead            23570304                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten         10011392                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            922.793285                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW            391.952743                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  8.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              5.77                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             53.57                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE  13827436020                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT  10269068480                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_writebacks::samples    312838.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu00.inst::samples       293.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu00.data::samples     90404.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu01.inst::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu01.data::samples     43018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu02.inst::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu02.data::samples     43050.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu03.inst::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu03.data::samples     43028.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu04.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu04.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu05.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu05.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu06.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu06.data::samples     43044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu07.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu07.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu08.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu08.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu09.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu09.data::samples     43044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu10.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu10.data::samples     43020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu11.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu11.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu12.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu12.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu13.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu13.data::samples     43044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu14.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu14.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu15.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu15.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.025876180000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds        16735                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds        16735                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState           1195127                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState           296747                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                    368069                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                   156428                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                  736138                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                 312856                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                  110                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                  18                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                    25.25                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5              736138                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5             312856                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                103828                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                109760                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                 95225                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                 96368                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                 64904                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                 65513                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                 44007                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                 42713                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                 27864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                 26124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                17486                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                16262                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                 9608                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                 7609                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                 3385                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                 2361                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                 1144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                  886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                  380                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                  258                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                  118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                  101                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                   34                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                   27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                   13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                   10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                10402                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                11400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                14163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                14686                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                16621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                18221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                18913                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                17693                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                17885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                17796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                18187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                18207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                18295                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                18332                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                18359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                18365                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                18458                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                19539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                 3847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                 1345                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                  767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                  466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                  297                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                  211                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                  128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                   88                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                   51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                   35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                   20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                   11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                   10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.rdPerTurnAround::samples        16735                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::mean    43.979803                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::stdev   360.670850                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::0-1023        16734     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::total        16735                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.wrPerTurnAround::samples        16735                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::mean    18.692023                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::gmean    18.422749                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::stdev     3.583412                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::16           5519     32.98%     32.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::17            343      2.05%     35.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::18           5806     34.69%     69.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::19            386      2.31%     72.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::20           2457     14.68%     86.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::21            160      0.96%     87.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::22            753      4.50%     92.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::23             82      0.49%     92.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::24            251      1.50%     94.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::25             42      0.25%     94.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::26            142      0.85%     95.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::27             27      0.16%     95.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::28            135      0.81%     96.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::29              6      0.04%     96.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::30            169      1.01%     97.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::31              3      0.02%     97.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::32            228      1.36%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::33              5      0.03%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::34            128      0.76%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::36             60      0.36%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::37              3      0.02%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::38             20      0.12%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::40              6      0.04%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::42              1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::48              3      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::total        16735                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.bytesReadWrQ                  3520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys              23556416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys           10011392                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            922249560.92029846                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            391952743.41398066                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                 25541133500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                    48696.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::cpu00.inst         9376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu00.data      2892928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu01.inst          480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu01.data      1376576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu02.inst          480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu02.data      1377600                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu03.inst          480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu03.data      1376896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu04.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu04.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu05.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu05.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu06.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu06.data      1377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu07.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu07.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu08.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu08.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu09.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu09.data      1377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu10.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu10.data      1376640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu11.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu11.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu12.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu12.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu13.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu13.data      1377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu14.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu14.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu15.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu15.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorWriteBytes::writebacks     10009952                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls15.requestorReadRate::cpu00.inst 367076.718427315820                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu00.data 113260080.725949019194                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu01.inst 18792.323468975213                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu01.data 53893878.065891720355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu02.inst 18792.323468975213                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu02.data 53933968.355958864093                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu03.inst 18792.323468975213                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu03.data 53906406.281537696719                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu04.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu04.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu05.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu05.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu06.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu06.data 53926451.426571272314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu07.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu07.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu08.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu08.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu09.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu09.data 53926451.426571272314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu10.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu10.data 53896383.709020912647                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu11.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu11.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu12.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu12.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu13.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu13.data 53926451.426571272314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu14.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu14.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu15.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu15.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorWriteRate::writebacks 391896366.443573713303                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::cpu00.inst          334                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu00.data        90428                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu01.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu01.data        43018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu02.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu02.data        43050                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu03.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu03.data        43028                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu04.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu04.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu05.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu05.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu06.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu06.data        43044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu07.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu07.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu08.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu08.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu09.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu09.data        43044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu10.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu10.data        43020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu11.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu11.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu12.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu12.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu13.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu13.data        43044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu14.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu14.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu15.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu15.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::writebacks       312856                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::cpu00.inst     11655500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu00.data   3985331463                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu01.inst       726500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu01.data   1920250990                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu02.inst       878500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu02.data   1972130007                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu03.inst       691500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu03.data   1968559748                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu04.inst       470500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu04.data   1926472660                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu05.inst       598500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu05.data   1888739521                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu06.inst       398500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu06.data   1915672606                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu07.inst       478500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu07.data   1831129124                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu08.inst       454500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu08.data   1858749078                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu09.inst       482500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu09.data   1911037354                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu10.inst       620500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu10.data   1823874408                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu11.inst       505500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu11.data   1915592773                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu12.inst       547500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu12.data   1867089880                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu13.inst       327000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu13.data   1921629662                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu14.inst       360500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu14.data   1920498534                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu15.inst       616500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu15.data   1966290055                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorWriteTotalLat::writebacks 536570075402                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::cpu00.inst     34896.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu00.data     44071.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu01.inst     33022.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu01.data     44638.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu02.inst     39931.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu02.data     45810.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu03.inst     31431.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu03.data     45750.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu04.inst     58812.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu04.data     44793.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu05.inst     74812.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu05.data     43942.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu06.inst     49812.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu06.data     44504.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu07.inst     59812.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu07.data     42602.23                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu08.inst     56812.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu08.data     43216.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu09.inst     60312.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu09.data     44397.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu10.inst     77562.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu10.data     42395.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu11.inst     63187.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu11.data     44538.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu12.inst     68437.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu12.data     43436.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu13.inst     40875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu13.data     44643.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu14.inst     45062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu14.data     44681.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu15.inst     77062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu15.data     45719.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::writebacks   1715070.43                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::cpu00.inst        10688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu00.data      2893696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu01.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu01.data      1376576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu02.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu02.data      1377600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu03.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu03.data      1376896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu04.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu05.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu05.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu06.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu06.data      1377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu07.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu07.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu08.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu08.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu09.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu09.data      1377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu10.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu10.data      1376640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu11.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu11.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu12.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu12.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu13.data      1377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu14.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu14.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu15.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total     23556416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu00.inst        10688                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu01.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu02.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu03.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu05.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu06.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu07.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu08.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu09.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu10.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu11.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu12.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu14.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::total        15872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::writebacks     10003072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total     10003072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::cpu00.inst          167                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu00.data        45214                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu01.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu01.data        21509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu02.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu02.data        21525                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu03.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu03.data        21514                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu04.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu05.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu05.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu06.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu06.data        21522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu07.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu07.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu08.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu08.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu09.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu09.data        21522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu10.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu10.data        21510                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu11.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu11.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu12.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu12.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu13.data        21522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu14.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu14.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu15.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total        368069                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::writebacks       156298                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total       156298                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::cpu00.inst       418442                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu00.data    113290148                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu01.inst        27562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu01.data     53893878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu02.inst        27562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu02.data     53933968                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu03.inst        27562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu03.data     53906406                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu04.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu04.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu05.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu05.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu06.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu06.data     53926451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu07.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu07.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu08.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu08.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu09.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu09.data     53926451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu10.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu10.data     53896384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu11.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu11.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu12.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu12.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu13.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu13.data     53926451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu14.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu14.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu15.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu15.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       922249561                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu00.inst       418442                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu01.inst        27562                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu02.inst        27562                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu03.inst        27562                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu04.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu05.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu06.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu07.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu08.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu09.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu10.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu11.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu12.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu13.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu14.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu15.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::total       621399                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::writebacks    391627010                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total      391627010                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::writebacks    391627010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu00.inst       418442                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu00.data    113290148                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu01.inst        27562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu01.data     53893878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu02.inst        27562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu02.data     53933968                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu03.inst        27562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu03.data     53906406                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu04.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu04.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu05.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu05.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu06.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu06.data     53926451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu07.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu07.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu08.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu08.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu09.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu09.data     53926451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu10.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu10.data     53896384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu11.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu11.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu12.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu12.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu13.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu13.data     53926451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu14.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu14.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu15.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu15.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total     1313876571                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts             736028                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts            312811                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0        45778                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1        46219                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2        46240                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3        46214                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4        46246                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5        46236                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6        46200                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7        46219                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8        46850                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9        46160                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10        45618                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11        45590                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12        45596                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13        45602                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14        45628                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15        45632                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0        19434                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1        19682                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2        19708                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3        19676                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4        19698                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5        19694                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6        19672                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7        19690                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8        19686                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9        19670                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10        19388                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11        19354                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12        19352                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13        19366                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14        19388                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15        19353                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat           17892300363                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat          1472056000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat      32612860363                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              24309.27                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         44309.27                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits            368505                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits           192723                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate         61.61                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples       487611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean    68.831195                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean    66.809250                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev    19.032639                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-63        14740      3.02%      3.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::64-127       434328     89.07%     92.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-191        38341      7.86%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::192-255          187      0.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-319            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::320-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-447            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total       487611                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead            23552896                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten         10009952                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            922.111751                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW            391.896366                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             53.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE  13837915997                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT  10258588503                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    312880.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.inst::samples       304.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu00.data::samples     90352.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.inst::samples        17.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu01.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.inst::samples        13.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu02.data::samples     42954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.inst::samples        13.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu03.data::samples     43014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu04.data::samples     42980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu05.data::samples     42970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu06.data::samples     42976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu07.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu08.data::samples     42976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu09.data::samples     42950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu10.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu11.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu12.data::samples     42970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu13.data::samples     42944.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu14.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu15.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.025873932000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        16700                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        16700                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            1193948                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            296682                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     367770                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    156442                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                   735540                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  312884                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    85                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    4                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     24.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5               735540                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5              312884                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 103886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 109895                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                  95736                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                  96793                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                  64667                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                  65445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  44054                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  42522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  27409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                  25658                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                 17166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                 16061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                  9751                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                  7489                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                  3248                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                  2451                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                  1187                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                   913                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                   412                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                   320                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                   136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                   114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                    52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                    42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                    20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                    18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 10430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 11415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 14183                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 14812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 16688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 18282                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 18840                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 17594                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 17849                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 17701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 18121                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 18217                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 18334                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 18413                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 18385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 18335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 18336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 19190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  3783                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                  1466                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                   870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                   567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                   358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                   247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                   139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                   101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        16700                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     44.037665                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   360.965216                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-1023        16699     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        16700                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        16700                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     18.733593                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    18.454322                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     3.655290                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16            5507     32.98%     32.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             297      1.78%     34.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18            5817     34.83%     69.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             380      2.28%     71.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            2456     14.71%     86.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             132      0.79%     87.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22             751      4.50%     91.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23              80      0.48%     92.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24             252      1.51%     93.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25              36      0.22%     94.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26             132      0.79%     94.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27              24      0.14%     94.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28             154      0.92%     95.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29              10      0.06%     95.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30             183      1.10%     97.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31               7      0.04%     97.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32             245      1.47%     98.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::33               8      0.05%     98.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::34             137      0.82%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::35               2      0.01%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::36              66      0.40%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::38              15      0.09%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::40               3      0.02%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::42               2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::47               1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::48               3      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        16700                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                   2720                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               23537280                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            10012288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             921500373.62466860                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             391987822.41778940                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  25541756000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     48724.10                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu00.inst         9728                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu00.data      2891264                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.inst          544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu01.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.inst          416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu02.data      1374528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.inst          416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu03.data      1376448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu04.data      1375360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu05.data      1375040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu06.data      1375232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu07.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu08.data      1375232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu09.data      1374400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu10.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu11.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu12.data      1375040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu13.data      1374208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu14.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu15.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     10011232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu00.inst 380857.755637897644                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu00.data 113194934.004589900374                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.inst 21297.966598171908                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu01.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.inst 16286.680339778519                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu02.data 53813697.485757425427                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.inst 16286.680339778519                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu03.data 53888866.779633320868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu04.data 53846270.846436977386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu05.data 53833742.630790993571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu06.data 53841259.560178585351                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu07.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu08.data 53841259.560178585351                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu09.data 53808686.199499025941                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu10.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu11.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu12.data 53833742.630790993571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu13.data 53801169.270111441612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu14.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu15.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 391946479.306157648563                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu00.inst          340                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu00.data        90390                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu01.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu02.data        42954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu03.data        43014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu04.data        42980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu05.data        42970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu06.data        42976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu07.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu08.data        42976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu09.data        42950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu10.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu11.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu12.data        42970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu13.data        42944                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu14.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu15.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       312884                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu00.inst     10783500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu00.data   4006910978                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.inst       568000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu01.data   1926294982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.inst       598000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu02.data   1963879216                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.inst       634000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu03.data   1982815282                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.inst       731000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu04.data   1924242496                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.inst       458000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu05.data   1880741014                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.inst       362000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu06.data   1914596961                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.inst       448000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu07.data   1840366090                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.inst       468000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu08.data   1841275136                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.inst       372000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu09.data   1910104862                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.inst       478000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu10.data   1812205120                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.inst       382000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu11.data   1908998230                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.inst       352000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu12.data   1868831330                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.inst       687000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu13.data   1914159134                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.inst       350000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu14.data   1917010352                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.inst       352000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu15.data   1941623198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 523132499691                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu00.inst     31716.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu00.data     44329.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.inst     28400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu01.data     44816.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.inst     37375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu02.data     45720.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.inst     35222.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu03.data     46096.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.inst     91375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu04.data     44770.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.inst     57250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu05.data     43768.70                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.inst     45250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu06.data     44550.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.inst     56000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu07.data     42791.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.inst     58500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu08.data     42844.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.inst     46500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu09.data     44472.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.inst     59750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu10.data     42134.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.inst     47750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu11.data     44449.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.inst     44000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu12.data     43491.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.inst    114500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu13.data     44573.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.inst     43750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu14.data     44573.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.inst     44000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu15.data     45183.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   1671969.48                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu00.inst        10880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu00.data      2892480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu01.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu02.data      1374528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu03.data      1376448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu04.data      1375360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu05.data      1375040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu06.data      1375232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu07.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu08.data      1375232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu09.data      1374400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu10.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu11.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu12.data      1375040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu13.data      1374208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu14.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu15.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      23537280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu00.inst        10880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu01.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu02.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu03.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu05.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu06.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu07.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu08.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu09.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu10.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu11.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu12.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu13.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu14.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        15616                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     10003968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     10003968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu00.inst          170                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu00.data        45195                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu01.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu02.data        21477                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu03.data        21507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu04.data        21490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu05.data        21485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu06.data        21488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu07.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu08.data        21488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu09.data        21475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu10.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu11.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu12.data        21485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu13.data        21472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu14.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu15.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         367770                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       156312                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        156312                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu00.inst       425959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu00.data    113242541                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu01.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.inst        20045                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu02.data     53813697                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.inst        22551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu03.data     53888867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu04.data     53846271                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu05.data     53833743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu06.data     53841260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu07.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu08.data     53841260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu09.data     53808686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu10.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu11.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu12.data     53833743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu13.data     53801169                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu14.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu15.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        921500374                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu00.inst       425959                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu01.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu02.inst        20045                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu03.inst        22551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu04.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu05.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu06.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu07.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu08.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu09.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu10.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu11.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu12.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu13.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu14.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu15.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       611377                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    391662089                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       391662089                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    391662089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.inst       425959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu00.data    113242541                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu01.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.inst        20045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu02.data     53813697                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.inst        22551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu03.data     53888867                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu04.data     53846271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu05.data     53833743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu06.data     53841260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu07.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu08.data     53841260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu09.data     53808686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu10.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu11.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu12.data     53833743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu13.data     53801169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu14.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu15.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      1313162462                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts              735455                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             312851                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        45692                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        46242                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        46242                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        46270                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        46268                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        46222                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        46232                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        46234                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        46234                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        45616                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        45584                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        45585                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        45622                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        45626                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        45578                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        19400                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        19702                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        19694                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        19732                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        19676                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        19695                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        19682                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        19732                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        19386                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        19356                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        19350                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        19372                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        19370                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        19346                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            17862977881                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           1470910000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       32572077881                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               24288.34                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          44288.34                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             368255                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            192905                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          61.66                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       487146                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    68.861885                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    66.850316                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    18.986339                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        14358      2.95%      2.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127       434172     89.13%     92.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191        38437      7.89%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255          166      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319            8      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       487146                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             23534560                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          10011232                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             921.393884                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             391.946479                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              53.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  13834022823                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  10262481677                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    312886.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.inst::samples       329.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu00.data::samples     90411.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu01.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu02.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu03.data::samples     43018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu04.data::samples     42952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu05.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu06.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu07.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu08.data::samples     42962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu09.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu10.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu11.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu12.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu13.data::samples     42944.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu14.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu15.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.025887042000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        16739                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        16739                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            1194385                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            296689                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     367820                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    156457                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                   735640                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  312914                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                   104                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   28                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     25.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5               735640                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5              312914                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 103886                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 109737                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                  95610                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                  96851                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                  64554                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                  65336                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  44184                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  42563                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  27498                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                  25863                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                 17274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                 16030                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                  9663                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                  7581                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                  3306                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                  2401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                  1180                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                   917                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                   401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                   315                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                   147                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                   130                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                    52                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                    32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 10459                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 11477                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 14161                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 14656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 16583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 18186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 18870                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 17710                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 17875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 17780                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 18143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 18272                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 18431                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 18488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 18478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 18388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 18331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 19186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  3698                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                  1350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                   806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                   520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                   323                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                   228                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                   153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                   105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                    67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                    46                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        16739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     43.941215                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    35.183937                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   360.671163                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-1023        16738     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        16739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        16739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.691021                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    18.421203                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     3.596027                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16            5485     32.77%     32.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             301      1.80%     34.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18            5965     35.64%     70.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             339      2.03%     72.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            2444     14.60%     86.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             145      0.87%     87.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22             771      4.61%     92.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23              68      0.41%     92.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24             256      1.53%     94.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25              49      0.29%     94.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26             145      0.87%     95.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27              16      0.10%     95.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28             108      0.65%     96.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29              12      0.07%     96.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30             160      0.96%     97.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::31               4      0.02%     97.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32             246      1.47%     98.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::33              10      0.06%     98.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::34             118      0.70%     99.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::35               3      0.02%     99.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::36              47      0.28%     99.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::37               2      0.01%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::38              26      0.16%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::39               1      0.01%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::40              10      0.06%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::42               5      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::45               1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::48               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        16739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                   3328                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               23540480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            10013248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             921625655.78112841                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             392025407.06472737                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  25541109500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     48716.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu00.inst        10528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu00.data      2893152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu01.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu02.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu03.data      1376576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu04.data      1374464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu05.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu06.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu07.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu08.data      1374784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu09.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu10.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu11.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu12.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu13.data      1374208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu14.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu15.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     10011808                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu00.inst 412178.294752856367                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu00.data 113268850.476901203394                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.inst 22550.788162770255                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu01.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.inst 22550.788162770255                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu02.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.inst 20045.145033573561                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu03.data 53893878.065891720355                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu04.data 53811191.842628225684                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu05.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu06.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu07.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu08.data 53823720.058274209499                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu09.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu10.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu11.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu12.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu13.data 53801169.270111441612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu14.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu15.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 391969030.094320416451                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu00.inst          394                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu00.data        90444                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu01.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu02.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu03.data        43018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu04.data        42952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu05.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu06.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu07.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu08.data        42962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu09.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu10.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu11.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu12.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu13.data        42944                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu14.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu15.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       312914                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu00.inst     13313000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu00.data   4221339966                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.inst       701500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu01.data   1920962352                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.inst       802500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu02.data   1980350658                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.inst       672000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu03.data   1981016786                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.inst       344000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu04.data   1914331488                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.inst       404000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu05.data   1903869586                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.inst       404000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu06.data   1922627486                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.inst       404000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu07.data   1837874522                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.inst       404000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu08.data   1843657968                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.inst       404000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu09.data   1916859168                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.inst       404000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu10.data   1829735451                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.inst       831998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu11.data   1920187010                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.inst       403000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu12.data   1876312258                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.inst       344000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu13.data   1931302018                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu14.data   1933019198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu15.data   1963645844                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 510230786373                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu00.inst     33789.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu00.data     46673.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.inst     35075.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu01.data     44690.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.inst     40125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu02.data     46084.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.inst     37333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu03.data     46050.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.inst     43000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu04.data     44569.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.inst     50500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu05.data     44302.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.inst     50500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu06.data     44768.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.inst     50500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu07.data     42733.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.inst     50500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu08.data     42913.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.inst     50500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu09.data     44569.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.inst     50500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu10.data     42544.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.inst    103999.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu11.data     44711.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.inst     50375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu12.data     43663.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.inst     43000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu13.data     44972.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu14.data     44945.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu15.data     45723.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   1630578.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu00.inst        12608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu00.data      2894208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu01.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu02.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu03.data      1376576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu04.data      1374464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu05.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu06.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu07.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu08.data      1374784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu09.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu10.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu11.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu12.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu13.data      1374208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu14.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu15.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      23540480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu00.inst        12608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu01.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu02.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu03.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu05.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu06.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu07.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu08.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu09.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu10.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu11.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu12.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu14.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        17536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     10003200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     10003200                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu00.inst          197                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu00.data        45222                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu01.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu02.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu03.data        21509                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu04.data        21476                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu05.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu06.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu07.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu08.data        21481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu09.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu10.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu11.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu12.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu13.data        21472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu14.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu15.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         367820                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       156300                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        156300                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu00.inst       493612                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu00.data    113310194                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu01.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu02.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.inst        22551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu03.data     53893878                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu04.data     53811192                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu05.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu06.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu07.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu08.data     53823720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu09.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu10.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu11.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu12.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu13.data     53801169                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu14.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu15.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        921625656                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu00.inst       493612                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu01.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu02.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu03.inst        22551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu04.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu05.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu06.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu07.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu08.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu09.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu10.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu11.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu12.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu13.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu14.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu15.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       686546                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    391632021                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       391632021                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    391632021                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.inst       493612                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu00.data    113310194                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu01.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu02.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.inst        22551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu03.data     53893878                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu04.data     53811192                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu05.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu06.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu07.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu08.data     53823720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu09.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu10.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu11.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu12.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu13.data     53801169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu14.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu15.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      1313257677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts              735536                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             312869                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        45690                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        46233                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        46246                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        46272                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        46252                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        46222                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        46248                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        46262                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        45620                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        45606                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        45612                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        45622                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        45644                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        45583                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        19400                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        19706                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        19682                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        19678                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        19692                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        19714                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        19684                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        19700                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        19694                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        19726                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        19396                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        19362                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        19348                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        19366                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        19374                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        19347                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            18206815757                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           1471072000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       32917535757                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               24753.13                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          44753.13                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             368238                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            192948                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           50.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          61.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       487219                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    68.858070                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    66.838673                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    19.013952                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::32-63        14541      2.98%      2.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-95       423403     86.90%     89.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::96-127        10500      2.16%     92.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-159        38536      7.91%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::160-191           82      0.02%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-223          139      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::224-255            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-287            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::288-319            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-351            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-415            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-479            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       487219                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             23537152                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          10011808                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             921.495362                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             391.969030                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              53.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  13836929862                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  10259574638                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_writebacks::samples    312939.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu00.inst::samples       333.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu00.data::samples     90354.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu01.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu01.data::samples     42954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu02.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu02.data::samples     42978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu03.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu03.data::samples     43014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu04.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu04.data::samples     42988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu05.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu05.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu06.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu06.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu07.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu07.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu08.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu08.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu09.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu09.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu10.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu10.data::samples     42978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu11.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu11.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu12.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu12.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu13.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu13.data::samples     42944.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu14.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu14.data::samples     43044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu15.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu15.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.025874382000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds        16732                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds        16732                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState            1193510                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState            296740                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     367810                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                    156483                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                   735620                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                  312966                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                   131                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                   27                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      4.13                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     23.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5               735620                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5              312966                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                 103909                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                 109781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                  95504                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                  96759                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                  64665                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                  65220                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                  43943                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                  42397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                  27334                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                  25902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                 17429                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                 16171                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                  9753                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                  7645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                  3409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                  2456                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                  1189                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                   916                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                   397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                   323                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                   144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                   111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                    46                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                    44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                 10419                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                 11384                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                 14137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                 14749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                 16657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                 18155                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                 18829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                 17606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                 17899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                 17768                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                 18145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                 18198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                 18343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                 18406                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                 18399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                 18389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                 18376                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                 19426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                  3816                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                  1423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                   827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                   531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                   359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                   253                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                   148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                    85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                    51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                    43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                    27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples        16732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     43.955594                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean    35.203954                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev   360.673217                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-1023        16731     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total        16732                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples        16732                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     18.701171                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    18.428860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     3.602623                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16            5554     33.19%     33.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17             300      1.79%     34.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18            5827     34.83%     69.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19             350      2.09%     71.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20            2459     14.70%     86.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::21             142      0.85%     87.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::22             802      4.79%     92.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::23              63      0.38%     92.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::24             249      1.49%     94.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::25              29      0.17%     94.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::26             145      0.87%     95.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::27              18      0.11%     95.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::28             144      0.86%     96.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::29              13      0.08%     96.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::30             161      0.96%     97.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::31               3      0.02%     97.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::32             241      1.44%     98.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::33               5      0.03%     98.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::34             137      0.82%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::35               3      0.02%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::36              57      0.34%     99.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::38              21      0.13%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::39               1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::40               4      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::42               1      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::44               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::45               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total        16732                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                   4192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys               23539840                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys            10014912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             921600599.34983647                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             392090553.78608644                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  25540783500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     48714.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::cpu00.inst        10656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu00.data      2891328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu01.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu01.data      1374528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu02.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu02.data      1375296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu03.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu03.data      1376448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu04.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu04.data      1375616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu05.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu05.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu06.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu06.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu07.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu07.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu08.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu08.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu09.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu09.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu10.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu10.data      1375296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu11.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu11.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu12.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu12.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu13.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu13.data      1374208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu14.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu14.data      1377408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu15.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu15.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::writebacks     10013056                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::cpu00.inst 417189.581011249742                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu00.data 113197439.647719100118                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu01.inst 20045.145033573561                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu01.data 53813697.485757425427                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu02.inst 20045.145033573561                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu02.data 53843765.203307785094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu03.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu03.data 53888866.779633320868                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu04.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu04.data 53856293.418953768909                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu05.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu05.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu06.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu06.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu07.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu07.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu08.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu08.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu09.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu09.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu10.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu10.data 53843765.203307785094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu11.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu11.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu12.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu12.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu13.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu13.data 53801169.270111441612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu14.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu14.data 53926451.426571272314                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu15.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu15.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::writebacks 392017890.135339736938                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::cpu00.inst          410                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu00.data        90394                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu01.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu01.data        42956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu02.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu02.data        42978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu03.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu03.data        43016                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu04.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu04.data        42988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu05.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu05.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu06.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu06.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu07.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu07.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu08.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu08.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu09.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu09.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu10.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu10.data        42978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu11.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu11.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu12.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu12.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu13.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu13.data        42944                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu14.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu14.data        43044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu15.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu15.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::writebacks       312966                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::cpu00.inst     11979500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu00.data   3876805972                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu01.inst       814000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu01.data   1910382090                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu02.inst       802000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu02.data   1982813778                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu03.inst       699000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu03.data   1986761378                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu04.inst       478000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu04.data   1928012556                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu05.inst       641000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu05.data   1894279498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu06.inst       565000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu06.data   1923175852                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu07.inst       611000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu07.data   1849021088                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu08.inst       742000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu08.data   1841109704                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu09.inst       451000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu09.data   1914840276                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu10.inst       580000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu10.data   1833098166                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu11.inst       560000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu11.data   1918043544                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu12.inst       564000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu12.data   1864144895                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu13.inst       391000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu13.data   1918361778                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu14.inst       491000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu14.data   1922098170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu15.inst       283000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu15.data   1948203918                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::writebacks 523753752379                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::cpu00.inst     29218.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu00.data     42887.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu01.inst     40700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu01.data     44473.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu02.inst     40100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu02.data     46135.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu03.inst     43687.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu03.data     46186.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu04.inst     59750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu04.data     44850.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu05.inst    106833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu05.data     44079.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu06.inst     94166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu06.data     44781.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu07.inst    101833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu07.data     42992.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu08.inst     92750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu08.data     42868.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu09.inst     75166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu09.data     44560.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu10.inst     72500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu10.data     42652.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu11.inst     70000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu11.data     44597.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu12.inst     70500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu12.data     43380.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu13.inst     65166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu13.data     44671.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu14.inst     81833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu14.data     44654.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu15.inst     47166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu15.data     45364.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::writebacks   1673516.46                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::cpu00.inst        13120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu00.data      2892608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu01.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu01.data      1374592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu02.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu02.data      1375296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu03.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu03.data      1376512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu04.data      1375616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu05.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu05.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu06.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu06.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu07.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu07.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu08.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu08.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu09.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu09.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu10.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu10.data      1375296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu11.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu11.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu12.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu12.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu13.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu13.data      1374208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu14.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu14.data      1377408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu15.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu15.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total      23539840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu00.inst        13120                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu01.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu02.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu03.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu05.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu06.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu07.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu08.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu09.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu10.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu11.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu12.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu13.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu14.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu15.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::total        17536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::writebacks     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::cpu00.inst          205                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu00.data        45197                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu01.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu01.data        21478                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu02.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu02.data        21489                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu03.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu03.data        21508                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu04.data        21494                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu05.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu05.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu06.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu06.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu07.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu07.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu08.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu08.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu09.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu09.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu10.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu10.data        21489                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu11.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu11.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu12.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu12.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu13.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu13.data        21472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu14.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu14.data        21522                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu15.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu15.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         367810                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::writebacks       156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total        156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::cpu00.inst       513657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu00.data    113247553                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu01.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu01.data     53816203                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu02.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu02.data     53843765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu03.inst        20045                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu03.data     53891372                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu04.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu04.data     53856293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu05.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu05.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu06.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu06.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu07.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu07.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu08.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu08.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu09.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu09.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu10.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu10.data     53843765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu11.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu11.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu12.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu12.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu13.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu13.data     53801169                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu14.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu14.data     53926451                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu15.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu15.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        921600599                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu00.inst       513657                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu01.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu02.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu03.inst        20045                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu04.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu05.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu06.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu07.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu08.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu09.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu10.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu11.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu12.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu13.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu14.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu15.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::total       686546                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::writebacks    391674617                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total       391674617                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::writebacks    391674617                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu00.inst       513657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu00.data    113247553                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu01.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu01.data     53816203                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu02.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu02.data     53843765                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu03.inst        20045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu03.data     53891372                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu04.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu04.data     53856293                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu05.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu05.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu06.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu06.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu07.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu07.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu08.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu08.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu09.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu09.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu10.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu10.data     53843765                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu11.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu11.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu12.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu12.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu13.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu13.data     53801169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu14.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu14.data     53926451                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu15.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu15.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total      1313275216                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts              735489                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts             312908                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0        45714                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        46253                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        46232                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        46275                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5        46272                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6        46196                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7        46216                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8        46244                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9        46234                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10        45616                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11        45632                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12        45606                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13        45590                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14        45612                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15        45589                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0        19396                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1        19703                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3        19692                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4        19699                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5        19724                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6        19672                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7        19697                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8        19690                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9        19730                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10        19382                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11        19388                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12        19359                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13        19368                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14        19374                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15        19356                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat            17822024163                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat           1470978000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat       32531804163                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               24231.53                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          44231.53                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits             368257                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits            193180                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          61.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples       486960                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean    68.894168                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    66.877408                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    19.032854                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-63        14280      2.93%      2.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-127       433933     89.11%     92.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-191        38563      7.92%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::192-255          169      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-319            6      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::320-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total       486960                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead             23535648                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten          10013056                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             921.436480                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW             392.017890                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              53.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  13832989514                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  10263514986                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_writebacks::samples    312865.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu00.inst::samples       321.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu00.data::samples     90357.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu01.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu01.data::samples     42960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu02.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu02.data::samples     42982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu03.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu03.data::samples     42958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu04.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu04.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu05.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu05.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu06.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu06.data::samples     42964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu07.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu07.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu08.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu08.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu09.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu09.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu10.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu10.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu11.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu11.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu12.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu12.data::samples     42960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu13.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu13.data::samples     42972.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu14.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu14.data::samples     43008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu15.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu15.data::samples     42946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.025881428000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds        16711                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds        16711                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState            1194128                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState            296691                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     367773                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                    156452                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                   735546                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                  312904                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                   108                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                   39                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     23.20                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5               735546                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5              312904                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                 103843                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                 109869                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                  95565                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                  96595                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                  64585                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                  65175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                  44052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                  42757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                  27524                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                  25715                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                 17216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                 16067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                  9722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                  7645                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                  3406                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                  2476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                  1211                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                   968                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                   414                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                   301                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                   131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                   108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                    44                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                    31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                 10456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                 11491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                 14267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                 14730                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                 16602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                 18260                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                 18916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                 17727                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                 17903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                 17741                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                 18159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                 18215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                 18296                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                 18349                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                 18390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                 18314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                 18279                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                 19269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                  3758                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                  1401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                   822                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                   515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                   320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                   218                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                   137                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                    97                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                    55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                    47                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                    29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples        16711                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     44.008019                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean    35.251872                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev   360.978927                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-1023        16710     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total        16711                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples        16711                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     18.720603                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    18.448960                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     3.596798                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16            5469     32.73%     32.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::17             319      1.91%     34.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18            5789     34.64%     69.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19             359      2.15%     71.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20            2520     15.08%     86.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::21             156      0.93%     87.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22             787      4.71%     92.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::23              77      0.46%     92.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::24             243      1.45%     94.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::25              31      0.19%     94.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::26             142      0.85%     95.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::27              22      0.13%     95.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::28             146      0.87%     96.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::29              17      0.10%     96.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::30             176      1.05%     97.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::31               4      0.02%     97.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::32             235      1.41%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::33               8      0.05%     98.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::34             112      0.67%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::35               1      0.01%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::36              67      0.40%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::38              23      0.14%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::40               3      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::42               3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::44               1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::48               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total        16711                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                   3456                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys               23537472                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys            10012928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             921507890.55405617                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             392012878.84908134                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  25540475750                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     48720.45                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::cpu00.inst        10272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu00.data      2891424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu01.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu01.data      1374720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu02.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu02.data      1375424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu03.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu03.data      1374656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu04.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu04.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu05.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu05.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu06.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu06.data      1374848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu07.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu07.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu08.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu08.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu09.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu09.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu10.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu10.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu11.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu11.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu12.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu12.data      1374720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu13.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu13.data      1375104                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu14.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu14.data      1376256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu15.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu15.data      1374272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::writebacks     10010880                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::cpu00.inst 402155.722236069560                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu00.data 113201198.112412899733                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu01.inst 20045.145033573561                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu01.data 53821214.415145009756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu02.inst 20045.145033573561                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu02.data 53848776.489566177130                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu03.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu03.data 53818708.772015817463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu04.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu04.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu05.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu05.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu06.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu06.data 53826225.701403409243                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu07.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu07.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu08.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu08.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu09.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu09.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu10.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu10.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu11.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu11.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu12.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu12.data 53821214.415145009756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu13.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu13.data 53836248.273920193315                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu14.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu14.data 53881349.850245736539                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu15.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu15.data 53803674.913240633905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::writebacks 391932698.268947064877                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::cpu00.inst          390                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu00.data        90382                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu01.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu01.data        42960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu02.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu02.data        42982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu03.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu03.data        42958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu04.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu04.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu05.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu05.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu06.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu06.data        42964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu07.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu07.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu08.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu08.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu09.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu09.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu10.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu10.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu11.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu11.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu12.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu12.data        42960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu13.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu13.data        42972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu14.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu14.data        43008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu15.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu15.data        42946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::writebacks       312904                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::cpu00.inst     12287500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu00.data   3873595984                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu01.inst       682000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu01.data   1914689636                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu02.inst       788000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu02.data   1965701444                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu03.inst       641000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu03.data   1965781260                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu04.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu04.data   1904398216                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu05.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu05.data   1902279850                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu06.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu06.data   1917598851                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu07.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu07.data   1825571410                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu08.inst       473000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu08.data   1830984964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu09.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu09.data   1910159000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu10.inst       407000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu10.data   1827813626                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu11.inst       407000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu11.data   1905071568                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu12.inst       479000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu12.data   1852627288                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu13.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu13.data   1916719736                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu14.inst       334000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu14.data   1921138954                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu15.inst       268000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu15.data   1965870710                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::writebacks 432304352293                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::cpu00.inst     31506.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu00.data     42858.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu01.inst     31000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu01.data     44569.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu02.inst     39400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu02.data     45733.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu03.inst     35611.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu03.data     45760.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu04.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu04.data     44280.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu05.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu05.data     44267.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu06.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu06.data     44632.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu07.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu07.data     42447.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu08.inst     47300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu08.data     42634.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu09.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu09.data     44451.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu10.inst     40700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu10.data     42560.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu11.inst     40700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu11.data     44295.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu12.inst     47900.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu12.data     43124.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu13.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu13.data     44603.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu14.inst     41750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu14.data     44669.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu15.data     45775.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::writebacks   1381587.81                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::cpu00.inst        12480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu00.data      2892224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu01.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu01.data      1374720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu02.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu02.data      1375424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu03.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu03.data      1374656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu04.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu05.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu05.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu06.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu06.data      1374848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu07.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu07.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu08.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu08.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu09.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu09.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu10.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu10.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu11.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu11.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu12.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu12.data      1374720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu13.data      1375104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu14.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu14.data      1376256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu15.data      1374272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total      23537472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu00.inst        12480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu01.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu02.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu03.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu05.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu06.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu07.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu08.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu09.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu10.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu11.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu12.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu14.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::total        17728                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::writebacks     10002752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total     10002752                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::cpu00.inst          195                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu00.data        45191                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu01.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu01.data        21480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu02.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu02.data        21491                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu03.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu03.data        21479                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu04.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu05.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu05.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu06.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu06.data        21482                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu07.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu07.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu08.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu08.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu09.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu09.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu10.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu10.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu11.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu11.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu12.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu12.data        21480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu13.data        21486                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu14.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu14.data        21504                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu15.data        21473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         367773                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::writebacks       156293                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total        156293                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::cpu00.inst       488600                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu00.data    113232519                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu01.inst        27562                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu01.data     53821214                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu02.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu02.data     53848776                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu03.inst        22551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu03.data     53818709                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu04.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu04.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu05.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu05.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu06.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu06.data     53826226                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu07.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu07.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu08.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu08.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu09.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu09.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu10.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu10.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu11.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu11.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu12.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu12.data     53821214                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu13.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu13.data     53836248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu14.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu14.data     53881350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu15.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu15.data     53803675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        921507891                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu00.inst       488600                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu01.inst        27562                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu02.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu03.inst        22551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu04.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu05.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu06.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu07.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu08.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu09.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu10.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu11.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu12.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu13.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu14.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu15.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::total       694063                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::writebacks    391614482                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total       391614482                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::writebacks    391614482                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu00.inst       488600                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu00.data    113232519                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu01.inst        27562                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu01.data     53821214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu02.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu02.data     53848776                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu03.inst        22551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu03.data     53818709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu04.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu04.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu05.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu05.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu06.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu06.data     53826226                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu07.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu07.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu08.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu08.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu09.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu09.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu10.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu10.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu11.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu11.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu12.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu12.data     53821214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu13.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu13.data     53836248                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu14.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu14.data     53881350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu15.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu15.data     53803675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total      1313122372                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts              735438                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts             312840                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0        45726                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        46286                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        46202                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        46232                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        46288                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5        46254                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7        46221                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8        46232                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9        46160                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10        45656                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11        45598                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12        45594                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13        45596                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14        45592                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15        45585                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0        19410                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1        19705                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2        19676                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3        19692                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4        19710                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5        19706                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6        19672                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7        19703                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8        19690                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9        19694                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10        19386                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11        19353                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12        19360                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13        19370                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14        19368                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15        19345                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat            17710408997                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat           1470876000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat       32419168997                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               24081.44                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          44081.44                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits             368143                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits            193047                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           50.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          61.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples       487088                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean    68.868246                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    66.851303                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev    19.006830                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::32-63        14430      2.96%      2.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-95       423365     86.92%     89.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::96-127        10513      2.16%     92.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-159        38539      7.91%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::160-191           82      0.02%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::192-223          140      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::224-255            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-287            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::288-319            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::320-351            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-415            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total       487088                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead             23534016                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten          10010880                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             921.372586                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW             391.932698                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              53.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  13860944245                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  10235560255                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_writebacks::samples    312866.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu00.inst::samples       289.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu00.data::samples     90391.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu01.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu01.data::samples     42952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu02.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu02.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu03.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu03.data::samples     42950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu04.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu04.data::samples     43006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu05.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu05.data::samples     42980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu06.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu06.data::samples     42970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu07.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu07.data::samples     43006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu08.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu08.data::samples     42980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu09.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu09.data::samples     42970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu10.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu10.data::samples     42980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu11.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu11.data::samples     43006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu12.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu12.data::samples     42944.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu13.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu13.data::samples     42970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu14.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu14.data::samples     42976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu15.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu15.data::samples     43006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.025875100000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds        16710                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds        16710                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState            1194659                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState            296742                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     367819                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                    156448                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                   735638                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                  312896                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                    86                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                   30                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     25.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5               735638                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5              312896                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                 103869                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                 109861                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                  95615                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                  96769                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                  64656                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                  65164                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                  44116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                  42848                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                  27463                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                  25674                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                 17314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                 16067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                  9548                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                  7521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                  3390                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                  2487                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                  1209                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                   923                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                   406                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                   300                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                   132                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                   114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                    45                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                    35                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                 10443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                 11450                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                 14235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                 14767                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                 16731                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                 18348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                 18905                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                 17630                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                 17781                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                 17702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                 18128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                 18186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                 18274                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                 18303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                 18314                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                 18311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                 18361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                 19335                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                  3814                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                  1453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                   843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                   506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                   301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                   202                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                   133                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                   104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                    75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                    59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                    30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples        16710                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     44.016936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean    35.269472                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev   360.935803                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-1023        16709     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total        16710                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples        16710                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     18.721544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    18.447258                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     3.623998                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16            5503     32.93%     32.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17             294      1.76%     34.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18            5801     34.72%     69.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19             333      1.99%     71.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20            2520     15.08%     86.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::21             182      1.09%     87.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::22             754      4.51%     92.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::23              71      0.42%     92.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::24             258      1.54%     94.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::25              40      0.24%     94.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::26             145      0.87%     95.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::27              14      0.08%     95.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::28             145      0.87%     96.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::29               9      0.05%     96.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::30             166      0.99%     97.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::31               9      0.05%     97.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::32             246      1.47%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::33               6      0.04%     98.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::34             119      0.71%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::36              63      0.38%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::37               1      0.01%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::38              18      0.11%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::40               3      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::41               2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::42               1      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::46               1      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::48               6      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total        16710                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                   2752                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys               23540416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys            10012672                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             921623150.13799918                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             392002856.27656460                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  25541113250                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     48717.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::cpu00.inst         9248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu00.data      2892512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu01.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu01.data      1374464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu02.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu02.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu03.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu03.data      1374400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu04.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu04.data      1376192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu05.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu05.data      1375360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu06.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu06.data      1375040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu07.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu07.data      1376192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu08.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu08.data      1375360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu09.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu09.data      1375040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu10.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu10.data      1375360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu11.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu11.data      1376192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu12.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu12.data      1374208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu13.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu13.data      1375040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu14.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu14.data      1375232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu15.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu15.data      1376192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::writebacks     10010784                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::cpu00.inst 362065.432168922445                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu00.data 113243794.045609235764                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu01.inst 25056.431291966950                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu01.data 53811191.842628225684                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu02.inst 25056.431291966950                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu02.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu03.inst 22550.788162770255                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu03.data 53808686.199499025941                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu04.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu04.data 53878844.207116536796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu05.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu05.data 53846270.846436977386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu06.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu06.data 53833742.630790993571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu07.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu07.data 53878844.207116536796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu08.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu08.data 53846270.846436977386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu09.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu09.data 53833742.630790993571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu10.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu10.data 53846270.846436977386                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu11.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu11.data 53878844.207116536796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu12.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu12.data 53801169.270111441612                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu13.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu13.data 53833742.630790993571                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu14.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu14.data 53841259.560178585351                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu15.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu15.data 53878844.207116536796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::writebacks 391928939.804253280163                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::cpu00.inst          346                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu00.data        90420                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu01.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu01.data        42952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu02.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu02.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu03.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu03.data        42950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu04.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu04.data        43006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu05.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu05.data        42980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu06.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu06.data        42970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu07.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu07.data        43006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu08.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu08.data        42980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu09.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu09.data        42970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu10.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu10.data        42980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu11.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu11.data        43006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu12.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu12.data        42944                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu13.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu13.data        42970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu14.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu14.data        42976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu15.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu15.data        43006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::writebacks       312896                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::cpu00.inst     11365500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu00.data   3852850560                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu01.inst      1265500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu01.data   1920548707                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu02.inst      1321000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu02.data   1978511212                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu03.inst      1238500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu03.data   1977119346                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu04.inst       550500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu04.data   1924141100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu05.inst      1048000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu05.data   1890950266                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu06.inst      1028500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu06.data   1928710156                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu07.inst      1014500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu07.data   1843087952                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu08.inst       952500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu08.data   1844987804                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu09.inst       866500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu09.data   1919242790                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu10.inst       780500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu10.data   1819808638                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu11.inst       779500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu11.data   1916098862                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu12.inst       836500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu12.data   1851188738                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu13.inst       750500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu13.data   1916613120                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu14.inst       746000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu14.data   1932663958                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu15.inst       729500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu15.data   1948152231                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::writebacks 496488091958                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::cpu00.inst     32848.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu00.data     42610.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu01.inst     63275.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu01.data     44713.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu02.inst     66050.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu02.data     46039.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu03.inst     68805.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu03.data     46033.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu04.inst     45875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu04.data     44741.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu05.inst     87333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu05.data     43996.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu06.inst     85708.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu06.data     44885.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu07.inst     84541.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu07.data     42856.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu08.inst     79375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu08.data     42926.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu09.inst     72208.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu09.data     44664.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu10.inst     65041.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu10.data     42340.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu11.inst     64958.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu11.data     44554.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu12.inst     69708.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu12.data     43107.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu13.inst     62541.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu13.data     44603.52                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu14.inst     62166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu14.data     44970.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu15.inst     60791.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu15.data     45299.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::writebacks   1586751.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu00.inst        11072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu00.data      2893440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu01.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu01.data      1374464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu02.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu02.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu03.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu03.data      1374400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu04.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu04.data      1376192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu05.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu05.data      1375360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu06.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu06.data      1375040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu07.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu07.data      1376192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu08.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu08.data      1375360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu09.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu09.data      1375040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu10.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu10.data      1375360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu11.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu11.data      1376192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu12.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu12.data      1374208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu13.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu13.data      1375040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu14.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu14.data      1375232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu15.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu15.data      1376192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total      23540416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu00.inst        11072                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu01.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu02.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu03.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu04.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu05.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu06.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu07.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu08.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu09.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu10.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu11.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu12.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu13.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu14.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu15.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::total        17536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::writebacks     10003968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total     10003968                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu00.inst          173                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu00.data        45210                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu01.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu01.data        21476                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu02.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu02.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu03.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu03.data        21475                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu04.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu04.data        21503                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu05.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu05.data        21490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu06.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu06.data        21485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu07.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu07.data        21503                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu08.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu08.data        21490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu09.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu09.data        21485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu10.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu10.data        21490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu11.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu11.data        21503                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu12.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu12.data        21472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu13.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu13.data        21485                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu14.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu14.data        21488                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu15.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu15.data        21503                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         367819                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::writebacks       156312                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total        156312                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu00.inst       433476                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu00.data    113280126                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu01.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu01.data     53811192                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu02.inst        25056                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu02.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu03.inst        22551                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu03.data     53808686                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu04.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu04.data     53878844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu05.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu05.data     53846271                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu06.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu06.data     53833743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu07.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu07.data     53878844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu08.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu08.data     53846271                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu09.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu09.data     53833743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu10.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu10.data     53846271                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu11.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu11.data     53878844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu12.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu12.data     53801169                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu13.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu13.data     53833743                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu14.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu14.data     53841260                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu15.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu15.data     53878844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        921623150                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu00.inst       433476                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu01.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu02.inst        25056                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu03.inst        22551                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu04.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu05.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu06.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu07.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu08.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu09.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu10.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu11.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu12.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu13.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu14.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu15.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::total       686546                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::writebacks    391662089                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total       391662089                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::writebacks    391662089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu00.inst       433476                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu00.data    113280126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu01.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu01.data     53811192                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu02.inst        25056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu02.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu03.inst        22551                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu03.data     53808686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu04.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu04.data     53878844                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu05.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu05.data     53846271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu06.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu06.data     53833743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu07.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu07.data     53878844                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu08.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu08.data     53846271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu09.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu09.data     53833743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu10.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu10.data     53846271                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu11.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu11.data     53878844                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu12.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu12.data     53801169                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu13.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu13.data     53833743                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu14.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu14.data     53841260                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu15.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu15.data     53878844                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total      1313285239                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts              735552                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts             312837                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0        45720                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        46263                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        46200                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        46296                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        46299                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5        46274                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6        46202                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7        46216                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8        46226                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9        46266                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10        45630                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11        45598                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12        45584                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13        45594                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14        45596                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15        45588                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0        19398                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1        19687                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3        19694                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4        19708                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5        19730                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6        19672                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7        19688                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8        19682                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9        19728                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10        19386                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11        19354                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12        19344                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13        19370                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14        19364                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15        19354                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat            17778908940                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat           1471104000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat       32489948940                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               24170.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          44170.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits             368290                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits            192922                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          61.67                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples       487177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean    68.862955                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    66.846714                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev    19.017445                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-63        14420      2.96%      2.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::64-127       434029     89.09%     92.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-191        38554      7.91%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::192-255          160      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-319            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-447            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total       487177                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead             23537664                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten          10010784                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             921.515407                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW             391.928940                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              53.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  13856012030                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  10240492470                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_writebacks::samples    312856.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu00.inst::samples       282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu00.data::samples     90340.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu01.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu01.data::samples     43024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu02.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu02.data::samples     42986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu03.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu03.data::samples     42960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu04.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu04.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu05.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu05.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu06.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu06.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu07.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu07.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu08.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu08.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu09.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu09.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu10.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu10.data::samples     42966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu11.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu11.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu12.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu12.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu13.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu13.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu14.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu14.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu15.inst::samples         6.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu15.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.025876391000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds        16739                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds        16739                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState            1194498                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState            296667                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     367775                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                    156436                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                   735550                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                  312872                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                    96                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                   16                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     28.26                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5               735550                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5              312872                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                 103887                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                 109892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                  95881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                  96992                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                  64627                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                  65225                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                  43936                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                  42508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                  27354                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                  25573                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                 17093                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                 16053                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                  9783                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                  7639                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                  3367                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                  2441                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                  1206                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                   932                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                   400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                   318                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                   139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                   109                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                    41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                    32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                 10423                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                 11484                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                 14283                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                 14732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                 16661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                 18285                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                 18866                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                 17577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                 17847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                 17777                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                 18173                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                 18205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                 18291                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                 18405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                 18453                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                 18373                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                 18368                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                 19309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                  3756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                  1399                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                   766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                   480                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                   284                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                   199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                   139                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                   119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                    73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                    48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                    18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples        16739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     43.934883                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean    35.207686                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev   360.947035                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-1023        16738     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total        16739                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples        16739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     18.688870                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    18.420110                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     3.570364                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16            5532     33.05%     33.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17             306      1.83%     34.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18            5902     35.26%     70.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19             347      2.07%     72.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20            2414     14.42%     86.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::21             158      0.94%     87.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::22             788      4.71%     92.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::23              84      0.50%     92.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::24             241      1.44%     94.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::25              33      0.20%     94.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::26             115      0.69%     95.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::27              21      0.13%     95.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::28             122      0.73%     95.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::29               8      0.05%     96.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::30             167      1.00%     97.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::31               5      0.03%     97.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::32             300      1.79%     98.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::33               3      0.02%     98.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::34             122      0.73%     99.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::36              52      0.31%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::37               2      0.01%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::38              14      0.08%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::40               3      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total        16739                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                   3072                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys               23537600                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys            10011904                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             921512901.84031463                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             391972788.55901420                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  25541765500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     48724.21                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::cpu00.inst         9024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu00.data      2890880                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu01.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu01.data      1376768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu02.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu02.data      1375552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu03.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu03.data      1374720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu04.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu04.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu05.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu05.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu06.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu06.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu07.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu07.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu08.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu08.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu09.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu09.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu10.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu10.data      1374912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu11.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu11.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu12.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu12.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu13.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu13.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu14.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu14.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu15.inst          192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu15.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::writebacks     10010656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::cpu00.inst 353295.681216733996                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu00.data 113179900.145814716816                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu01.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu01.data 53901394.995279304683                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu02.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu02.data 53853787.775824569166                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu03.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu03.data 53821214.415145009756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu04.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu04.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu05.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu05.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu06.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu06.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu07.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu07.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu08.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu08.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu09.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu09.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu10.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu10.data 53828731.344532601535                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu11.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu11.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu12.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu12.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu13.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu13.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu14.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu14.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu15.inst 7516.929387590086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu15.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::writebacks 391923928.517994880676                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::cpu00.inst          340                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu00.data        90378                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu01.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu01.data        43024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu02.inst           12                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu02.data        42986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu03.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu03.data        42960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu04.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu04.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu05.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu05.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu06.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu06.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu07.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu07.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu08.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu08.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu09.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu09.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu10.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu10.data        42966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu11.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu11.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu12.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu12.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu13.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu13.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu14.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu14.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu15.inst            6                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu15.data        43046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::writebacks       312872                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::cpu00.inst     10740500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu00.data   3951079552                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu01.inst       551000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu01.data   1907745534                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu02.inst       527500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu02.data   1973335687                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu03.inst       467000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu03.data   1975352280                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu04.inst       273000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu04.data   1928438769                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu05.inst       345500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu05.data   1896327022                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu06.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu06.data   1925694246                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu07.inst       344000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu07.data   1842479520                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu08.inst       345000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu08.data   1856395618                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu09.inst       336000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu09.data   1914194580                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu10.inst       265000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu10.data   1823983120                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu11.inst       265000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu11.data   1909277257                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu12.inst       341000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu12.data   1864894180                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu13.inst       265000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu13.data   1925921114                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu14.inst       341000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu14.data   1915612388                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu15.inst       201000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu15.data   1956631457                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::writebacks 510014339852                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::cpu00.inst     31589.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu00.data     43717.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu01.inst     45916.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu01.data     44341.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu02.inst     43958.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu02.data     45906.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu03.inst     46700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu03.data     45981.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu04.inst     45500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu04.data     44836.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu05.inst     57583.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu05.data     44154.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu06.inst     56666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu06.data     44810.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu07.inst     57333.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu07.data     42900.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu08.inst     57500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu08.data     43161.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu09.inst     56000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu09.data     44543.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu10.inst     44166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu10.data     42451.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu11.inst     44166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu11.data     44391.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu12.inst     56833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu12.data     43422.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu13.inst     44166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu13.data     44815.96                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu14.inst     56833.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu14.data     44603.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu15.data     45454.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::writebacks   1630105.41                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu00.inst        10880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu00.data      2892096                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu01.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu01.data      1376768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu02.inst          384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu02.data      1375552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu03.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu03.data      1374720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu04.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu04.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu05.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu05.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu06.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu06.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu07.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu07.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu08.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu08.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu09.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu09.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu10.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu10.data      1374912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu11.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu11.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu12.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu12.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu13.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu13.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu14.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu14.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu15.inst          192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu15.data      1377472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total      23537600                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu00.inst        10880                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu01.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu02.inst          384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu03.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu04.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu05.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu06.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu07.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu08.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu09.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu10.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu11.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu12.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu13.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu14.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu15.inst          192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total        14272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::writebacks     10003264                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total     10003264                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu00.inst          170                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu00.data        45189                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu01.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu01.data        21512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu02.inst            6                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu02.data        21493                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu03.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu03.data        21480                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu04.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu04.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu05.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu05.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu06.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu06.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu07.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu07.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu08.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu08.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu09.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu09.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu10.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu10.data        21483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu11.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu11.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu12.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu12.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu13.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu13.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu14.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu14.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu15.inst            3                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu15.data        21523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         367775                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::writebacks       156301                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total        156301                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu00.inst       425959                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu00.data    113227507                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu01.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu01.data     53901395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu02.inst        15034                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu02.data     53853788                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu03.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu03.data     53821214                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu04.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu04.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu05.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu05.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu06.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu06.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu07.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu07.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu08.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu08.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu09.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu09.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu10.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu10.data     53828731                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu11.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu11.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu12.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu12.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu13.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu13.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu14.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu14.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu15.inst         7517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu15.data     53928957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        921512902                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu00.inst       425959                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu01.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu02.inst        15034                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu03.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu04.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu05.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu06.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu07.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu08.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu09.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu10.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu11.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu12.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu13.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu14.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu15.inst         7517                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total       558758                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::writebacks    391634527                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total       391634527                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::writebacks    391634527                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu00.inst       425959                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu00.data    113227507                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu01.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu01.data     53901395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu02.inst        15034                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu02.data     53853788                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu03.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu03.data     53821214                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu04.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu04.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu05.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu05.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu06.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu06.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu07.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu07.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu08.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu08.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu09.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu09.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu10.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu10.data     53828731                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu11.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu11.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu12.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu12.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu13.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu13.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu14.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu14.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu15.inst         7517                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu15.data     53928957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total      1313147429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts              735454                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts             312833                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0        45698                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        46268                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        46202                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        46290                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        46278                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5        46234                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6        46200                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7        46204                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8        46242                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9        46200                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10        45668                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11        45586                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12        45568                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13        45588                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14        45616                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15        45612                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0        19419                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1        19696                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2        19678                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3        19686                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4        19718                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5        19704                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6        19672                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8        19690                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9        19700                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10        19394                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11        19358                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12        19336                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13        19374                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14        19372                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15        19356                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat            17874229824                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat           1470908000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat       32583309824                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               24303.67                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          44303.67                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits             368207                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits            192664                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          61.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples       487416                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    68.822492                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    66.816895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    18.943208                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-63        14497      2.97%      2.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-127       434564     89.16%     92.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-191        38187      7.83%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::192-255          151      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-319           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::320-383            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total       487416                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead             23534528                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten          10010656                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             921.392631                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW             391.923929                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              53.50                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  13837257497                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  10259247003                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_writebacks::samples    313442.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu00.inst::samples       272.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu00.data::samples     90402.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu01.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu01.data::samples     43098.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu02.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu02.data::samples     43006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu03.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu03.data::samples     43022.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu04.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu04.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu05.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu05.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu06.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu06.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu07.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu07.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu08.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu08.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu09.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu09.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu10.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu10.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu11.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu11.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu12.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu12.data::samples     43020.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu13.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu13.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu14.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu14.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu15.inst::samples        10.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu15.data::samples     43046.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000013000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.025887872000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds        16762                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds        16762                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState            1195815                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState            297323                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                     368106                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                    156729                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                   736212                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                  313458                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                    86                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                   16                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      4.14                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                     26.24                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5               736212                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5              313458                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                 103960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                 110000                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                  95701                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                  96772                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                  64717                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                  65373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                  44016                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                  42564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                  27537                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                  25769                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                 17394                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                 16281                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                  9700                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                  7631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                  3335                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                  2353                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                  1124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                   871                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                   385                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                   288                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                   137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                   118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                    42                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                    32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                 10396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                 11495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                 14363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                 14785                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                 16657                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                 18254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                 18843                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                 17734                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                 18001                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                 17790                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                 18156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                 18237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                 18343                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                 18412                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                 18426                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                 18390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                 18434                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                 19405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                  3817                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                  1421                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                   812                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                   459                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                   266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                   184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                   117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                    84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                    50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                    17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.rdPerTurnAround::samples        16762                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::mean     43.915523                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::gmean    35.340763                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::stdev   360.989868                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::0-1023        16761     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::total        16762                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.wrPerTurnAround::samples        16762                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::mean     18.698067                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::gmean    18.425190                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::stdev     3.607056                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::16            5568     33.22%     33.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::17             332      1.98%     35.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::18            5780     34.48%     69.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::19             391      2.33%     72.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::20            2468     14.72%     86.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::21             154      0.92%     87.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::22             770      4.59%     92.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::23              69      0.41%     92.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::24             246      1.47%     94.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::25              37      0.22%     94.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::26             126      0.75%     95.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::27              15      0.09%     95.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::28             139      0.83%     96.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::29              12      0.07%     96.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::30             154      0.92%     97.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::31               4      0.02%     97.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::32             270      1.61%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::33               9      0.05%     98.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::34             131      0.78%     99.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::35               3      0.02%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::36              57      0.34%     99.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::38              17      0.10%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::40               8      0.05%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::42               1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::45               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::total        16762                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.bytesReadWrQ                   2752                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys               23558784                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys            10030656                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             922342269.71607864                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             392706941.99586886                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                  25542170750                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                     48667.05                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::cpu00.inst         8704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu00.data      2892864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu01.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu01.data      1379136                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu02.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu02.data      1376192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu03.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu03.data      1376704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu04.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu04.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu05.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu05.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu06.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu06.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu07.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu07.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu08.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu08.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu09.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu09.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu10.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu10.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu11.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu11.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu12.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu12.data      1376640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu13.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu13.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu14.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu14.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu15.inst          320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu15.data      1377472                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorWriteBytes::writebacks     10029344                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls8.requestorReadRate::cpu00.inst 340767.465570750530                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu00.data 113257575.082819819450                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu01.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu01.data 53994103.791059583426                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu02.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu02.data 53878844.207116536796                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu03.inst 15033.858775180172                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu03.data 53898889.352150112391                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu04.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu04.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu05.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu05.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu06.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu06.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu07.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu07.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu08.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu08.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu09.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu09.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu10.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu10.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu11.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu11.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu12.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu12.data 53896383.709020912647                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu13.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu13.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu14.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu14.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu15.inst 12528.215645983475                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu15.data 53928957.069700472057                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorWriteRate::writebacks 392655576.311720311642                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::cpu00.inst          310                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu00.data        90444                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu01.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu01.data        43098                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu02.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu02.data        43006                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu03.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu03.data        43022                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu04.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu04.data        43046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu05.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu05.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu06.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu06.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu07.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu07.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu08.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu08.data        43046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu09.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu09.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu10.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu10.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu11.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu11.data        43046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu12.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu12.data        43020                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu13.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu13.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu14.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu14.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu15.inst           10                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu15.data        43046                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::writebacks       313458                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::cpu00.inst      9949500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu00.data   3895477056                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu01.inst       616000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu01.data   1919837176                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu02.inst       472000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu02.data   1976914702                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu03.inst       458000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu03.data   1974619350                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu04.inst       460000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu04.data   1917759642                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu05.inst       543000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu05.data   1897591258                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu06.inst       472000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu06.data   1922455002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu07.inst       574000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu07.data   1828239744                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu08.inst       533000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu08.data   1837021083                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu09.inst       854000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu09.data   1906506886                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu10.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu10.data   1823626615                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu11.inst       379500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu11.data   1923988118                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu12.inst       531000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu12.data   1863273328                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu13.inst       421000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu13.data   1914347354                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu14.inst       529000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu14.data   1906939734                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu15.inst       335000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu15.data   1957559896                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorWriteTotalLat::writebacks 458023066428                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::cpu00.inst     32095.16                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu00.data     43070.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu01.inst     44000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu01.data     44545.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu02.inst     33714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu02.data     45968.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu03.inst     32714.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu03.data     45897.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu04.inst     46000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu04.data     44551.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu05.inst     54300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu05.data     44146.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu06.inst     47200.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu06.data     44697.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu07.inst     57400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu07.data     42533.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu08.inst     53300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu08.data     42675.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu09.inst     85400.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu09.data     44353.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu10.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu10.data     42400.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu11.inst     37950.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu11.data     44696.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu12.inst     53100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu12.data     43311.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu13.inst     42100.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu13.data     44509.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu14.inst     52900.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu14.data     44363.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu15.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu15.data     45476.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::writebacks   1461194.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::cpu00.inst         9920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu00.data      2894208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu01.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu01.data      1379136                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu02.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu02.data      1376192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu03.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu03.data      1376704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu04.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu04.data      1377472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu05.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu05.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu06.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu06.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu07.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu07.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu08.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu08.data      1377472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu09.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu09.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu10.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu10.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu11.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu11.data      1377472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu12.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu12.data      1376640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu13.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu13.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu14.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu14.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu15.inst          320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu15.data      1377472                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total      23558784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu00.inst         9920                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu01.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu02.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu03.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu04.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu05.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu06.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu07.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu08.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu09.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu10.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu11.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu12.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu13.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu14.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu15.inst          320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::total        15104                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::writebacks     10022976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total     10022976                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::cpu00.inst          155                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu00.data        45222                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu01.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu01.data        21549                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu02.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu02.data        21503                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu03.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu03.data        21511                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu04.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu04.data        21523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu05.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu05.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu06.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu06.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu07.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu07.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu08.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu08.data        21523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu09.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu09.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu10.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu10.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu11.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu11.data        21523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu12.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu12.data        21510                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu13.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu13.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu14.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu14.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu15.inst            5                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu15.data        21523                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total         368106                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::writebacks       156609                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total        156609                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::cpu00.inst       388375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu00.data    113310194                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu01.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu01.data     53994104                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu02.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu02.data     53878844                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu03.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu03.data     53898889                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu04.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu04.data     53928957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu05.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu05.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu06.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu06.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu07.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu07.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu08.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu08.data     53928957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu09.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu09.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu10.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu10.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu11.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu11.data     53928957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu12.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu12.data     53896384                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu13.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu13.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu14.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu14.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu15.inst        12528                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu15.data     53928957                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        922342270                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu00.inst       388375                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu01.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu02.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu03.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu04.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu05.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu06.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu07.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu08.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu09.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu10.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu11.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu12.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu13.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu14.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu15.inst        12528                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::total       591332                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::writebacks    392406265                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total       392406265                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::writebacks    392406265                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu00.inst       388375                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu00.data    113310194                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu01.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu01.data     53994104                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu02.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu02.data     53878844                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu03.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu03.data     53898889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu04.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu04.data     53928957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu05.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu05.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu06.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu06.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu07.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu07.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu08.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu08.data     53928957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu09.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu09.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu10.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu10.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu11.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu11.data     53928957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu12.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu12.data     53896384                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu13.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu13.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu14.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu14.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu15.inst        12528                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu15.data     53928957                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total      1314748535                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts              736126                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts             313417                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0        45818                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1        46222                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3        46262                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4        46378                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5        46326                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6        46232                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8        46232                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9        46314                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10        45712                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11        45628                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12        45590                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13        45618                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14        45684                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15        45694                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0        19478                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1        19688                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2        19680                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3        19696                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4        19780                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5        19786                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6        19708                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8        19690                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9        19810                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10        19456                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11        19394                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12        19338                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13        19370                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14        19412                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15        19451                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat            17761098944                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat           1472252000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat       32483618944                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               24127.80                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          44127.80                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits             368529                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits            193061                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           50.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate          61.60                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples       487953                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean    68.829121                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean    66.820300                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev    18.955120                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::32-63        14515      2.97%      2.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::64-95       424330     86.96%     89.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::96-127        10521      2.16%     92.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-159        38334      7.86%     99.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::160-191           97      0.02%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::192-223          140      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::224-255            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-287            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::288-319            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::352-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-415            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total       487953                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead             23556032                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten          10029344                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             922.234527                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW             392.655576                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   8.22                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              53.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE  13808241940                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT  10288262560                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_writebacks::samples    312816.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu00.inst::samples       272.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu00.data::samples     90254.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu01.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu01.data::samples     43024.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu02.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu02.data::samples     42958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu03.inst::samples        14.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu03.data::samples     42984.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu04.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu04.data::samples     42978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu05.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu05.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu06.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu06.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu07.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu07.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu08.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu08.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu09.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu09.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu10.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu10.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu11.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu11.data::samples     42948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu12.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu12.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu13.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu13.data::samples     42974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu14.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu14.data::samples     42966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu15.inst::samples         8.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu15.data::samples     43010.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.025863235000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds        16712                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds        16712                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState            1194098                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState            296699                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                     367735                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                    156408                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                   735470                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                  312816                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                    54                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      4.15                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                     22.22                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5               735470                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5              312816                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                 103757                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                 109718                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                  95469                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                  96687                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                  64782                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                  65290                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                  44139                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                  42787                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                  27546                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                  25710                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                 17124                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                 15981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                  9549                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                  7528                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                  3431                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                  2526                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                  1259                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                   982                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                   448                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                   327                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                   138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                   111                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                    43                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                    41                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                    17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                 10375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                 11436                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                 14169                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                 14691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                 16645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                 18273                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                 18902                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                 17664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                 17875                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                 17701                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                 18106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                 18244                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                 18348                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                 18379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                 18372                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                 18362                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                 18400                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                 19327                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                  3835                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                  1447                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                   844                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                   503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                   309                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                   212                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                   130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                    48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                    35                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                    20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.rdPerTurnAround::samples        16712                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::mean     44.004907                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::gmean    35.308164                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::stdev   361.147754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::0-1023        16711     99.99%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::46080-47103            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::total        16712                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.wrPerTurnAround::samples        16712                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::mean     18.716910                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::gmean    18.440493                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::stdev     3.637580                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::16            5516     33.01%     33.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::17             335      2.00%     35.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::18            5791     34.65%     69.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::19             386      2.31%     71.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::20            2411     14.43%     86.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::21             182      1.09%     87.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::22             790      4.73%     92.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::23              57      0.34%     92.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::24             233      1.39%     93.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::25              32      0.19%     94.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::26             154      0.92%     95.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::27              16      0.10%     95.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::28             143      0.86%     96.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::29               9      0.05%     96.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::30             170      1.02%     97.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::31               8      0.05%     97.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::32             253      1.51%     98.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::33               6      0.04%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::34             120      0.72%     99.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::35               1      0.01%     99.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::36              62      0.37%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::38              22      0.13%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::40               9      0.05%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::41               1      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::42               3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::48               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::total        16712                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.bytesReadWrQ                   1728                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys               23535040                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys            10010112                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             921412676.11514676                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             391902630.55139673                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                  25541545000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                     48730.11                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::cpu00.inst         8704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu00.data      2888128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu01.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu01.data      1376768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu02.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu02.data      1374656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu03.inst          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu03.data      1375488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu04.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu04.data      1375296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu05.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu05.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu06.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu06.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu07.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu07.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu08.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu08.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu09.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu09.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu10.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu10.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu11.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu11.data      1374336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu12.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu12.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu13.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu13.data      1375168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu14.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu14.data      1374912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu15.inst          256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu15.data      1376320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorWriteBytes::writebacks     10009504                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls9.requestorReadRate::cpu00.inst 340767.465570750530                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu00.data 113072157.491259261966                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu01.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu01.data 53901394.995279304683                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu02.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu02.data 53818708.772015817463                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu03.inst 17539.501904376866                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu03.data 53851282.132695369422                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu04.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu04.data 53843765.203307785094                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu05.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu05.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu06.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu06.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu07.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu07.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu08.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu08.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu09.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu09.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu10.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu10.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu11.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu11.data 53806180.556369833648                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu12.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu12.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu13.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu13.data 53838753.917049393058                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu14.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu14.data 53828731.344532601535                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu15.inst 10022.572516786780                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu15.data 53883855.493374928832                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorWriteRate::writebacks 391878826.941669344902                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::cpu00.inst          292                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu00.data        90288                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu01.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu01.data        43024                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu02.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu02.data        42958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu03.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu03.data        42984                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu04.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu04.data        42978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu05.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu05.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu06.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu06.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu07.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu07.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu08.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu08.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu09.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu09.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu10.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu10.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu11.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu11.data        42948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu12.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu12.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu13.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu13.data        42974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu14.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu14.data        42966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu15.inst            8                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu15.data        43010                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::writebacks       312816                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::cpu00.inst      9562000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu00.data   3915483060                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu01.inst       705500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu01.data   1922852469                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu02.inst       790998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu02.data   1978547796                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu03.inst       751000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu03.data   1985951344                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu04.inst       454000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu04.data   1920322100                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu05.inst       520000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu05.data   1893189362                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu06.inst       532000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu06.data   1926922554                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu07.inst       524000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu07.data   1827282688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu08.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu08.data   1843925242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu09.inst       520000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu09.data   1907052756                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu10.inst       478000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu10.data   1842013850                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu11.inst       488000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu11.data   1901781594                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu12.inst       448000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu12.data   1856238878                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu13.inst       458000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu13.data   1913422676                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu14.inst       412000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu14.data   1938147068                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu15.inst       340000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu15.data   1961952728                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorWriteTotalLat::writebacks 484664783798                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::cpu00.inst     32746.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu00.data     43366.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu01.inst     50392.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu01.data     44692.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu02.inst     56499.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu02.data     46057.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu03.inst     53642.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu03.data     46202.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu04.inst     56750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu04.data     44681.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu05.inst     65000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu05.data     44017.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu06.inst     66500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu06.data     44801.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu07.inst     65500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu07.data     42546.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu08.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu08.data     42872.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu09.inst     65000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu09.data     44403.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu10.inst     59750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu10.data     42863.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu11.inst     61000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu11.data     44281.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu12.inst     56000.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu12.data     43158.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu13.inst     57250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu13.data     44525.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu14.inst     51500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu14.data     45108.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu15.inst     42500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu15.data     45616.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::writebacks   1549360.59                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::cpu00.inst         9344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu00.data      2889216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu01.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu01.data      1376768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu02.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu02.data      1374656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu03.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu03.data      1375488                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu04.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu04.data      1375296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu05.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu05.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu06.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu06.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu07.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu07.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu08.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu08.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu09.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu09.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu10.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu10.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu11.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu11.data      1374336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu12.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu12.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu13.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu13.data      1375168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu14.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu14.data      1374912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu15.inst          256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu15.data      1376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total      23535040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu00.inst         9344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu01.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu02.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu03.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu04.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu05.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu06.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu07.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu08.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu09.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu10.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu11.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu12.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu13.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu14.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu15.inst          256                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::total        13760                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::writebacks     10003072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total     10003072                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::cpu00.inst          146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu00.data        45144                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu01.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu01.data        21512                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu02.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu02.data        21479                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu03.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu03.data        21492                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu04.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu04.data        21489                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu05.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu05.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu06.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu06.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu07.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu07.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu08.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu08.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu09.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu09.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu10.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu10.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu11.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu11.data        21474                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu12.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu12.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu13.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu13.data        21487                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu14.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu14.data        21483                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu15.inst            4                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu15.data        21505                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total         367735                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::writebacks       156298                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total        156298                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::cpu00.inst       365824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu00.data    113114753                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu01.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu01.data     53901395                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu02.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu02.data     53818709                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu03.inst        17540                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu03.data     53851282                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu04.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu04.data     53843765                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu05.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu05.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu06.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu06.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu07.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu07.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu08.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu08.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu09.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu09.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu10.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu10.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu11.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu11.data     53806181                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu12.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu12.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu13.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu13.data     53838754                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu14.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu14.data     53828731                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu15.inst        10023                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu15.data     53883855                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        921412676                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu00.inst       365824                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu01.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu02.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu03.inst        17540                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu04.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu05.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu06.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu07.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu08.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu09.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu10.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu11.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu12.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu13.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu14.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu15.inst        10023                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::total       538713                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::writebacks    391627010                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total       391627010                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::writebacks    391627010                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu00.inst       365824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu00.data    113114753                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu01.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu01.data     53901395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu02.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu02.data     53818709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu03.inst        17540                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu03.data     53851282                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu04.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu04.data     53843765                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu05.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu05.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu06.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu06.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu07.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu07.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu08.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu08.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu09.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu09.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu10.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu10.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu11.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu11.data     53806181                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu12.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu12.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu13.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu13.data     53838754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu14.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu14.data     53828731                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu15.inst        10023                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu15.data     53883855                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total      1313039686                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts              735416                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts             312797                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0        45662                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1        46216                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2        46208                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3        46294                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4        46312                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5        46242                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6        46194                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8        46237                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9        46224                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10        45668                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11        45582                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12        45578                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13        45596                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14        45608                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15        45587                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0        19400                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1        19684                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2        19670                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3        19692                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4        19720                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5        19708                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6        19672                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7        19684                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8        19690                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9        19700                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10        19390                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11        19360                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12        19334                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13        19366                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14        19374                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15        19353                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat            17844161663                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat           1470832000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat       32552481663                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               24264.04                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          44264.04                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits             368213                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits            193032                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           50.07                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate          61.71                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples       486967                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean    68.880429                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean    66.858106                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev    19.023197                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-63        14493      2.98%      2.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::64-127       433612     89.04%     92.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-191        38712      7.95%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::192-255          135      0.03%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-319           11      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::320-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total       486967                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead             23533312                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten          10009504                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             921.345024                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW             391.878827                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   8.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               5.76                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              2.45                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              53.54                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE  13837137235                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF   1445840000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT  10259367265                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3513235                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501914                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2227                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3367622                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               327                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              235                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2379013                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2379013                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3897                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3509339                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls00.port          463                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls01.port          472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls02.port          478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls03.port          559                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls04.port          583                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls05.port          553                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls06.port          487                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls07.port          478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls08.port          433                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls09.port          406                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls10.port          385                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls11.port          440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls12.port          488                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls13.port          469                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls14.port          532                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::system.mem_ctrls15.port          469                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.icache.mem_side_port::total         7695                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls00.port       136083                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls01.port       135770                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls02.port       135811                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls03.port       135876                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls04.port       135838                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls05.port       135780                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls06.port       135839                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls07.port       135751                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls08.port       135825                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls09.port       135639                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls10.port       136556                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls11.port       136680                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls12.port       136030                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls13.port       135859                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls14.port       135998                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::system.mem_ctrls15.port       135842                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu00.dcache.mem_side_port::total      2175177                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls00.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls01.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls02.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls03.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls04.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls05.port           24                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls06.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls07.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls08.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls10.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls11.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls12.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::system.mem_ctrls15.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.icache.mem_side_port::total          270                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls00.port        64431                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls01.port        64477                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls02.port        64449                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls03.port        64411                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls04.port        64371                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls05.port        64378                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls06.port        64364                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls07.port        64478                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls08.port        64572                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls09.port        64472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls10.port        64526                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls11.port        64565                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls12.port        64381                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls13.port        64449                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls14.port        64501                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::system.mem_ctrls15.port        64503                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu01.dcache.mem_side_port::total      1031328                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls00.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls01.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls02.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls03.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls04.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls05.port           21                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls06.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls07.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls08.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls10.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls11.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls12.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::system.mem_ctrls15.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.icache.mem_side_port::total          259                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls00.port        64423                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls01.port        64436                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls02.port        64410                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls03.port        64403                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls04.port        64406                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls05.port        64411                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls06.port        64397                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls07.port        64420                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls08.port        64449                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls09.port        64373                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls10.port        64429                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls11.port        64611                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls12.port        64471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls13.port        64542                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls14.port        64590                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::system.mem_ctrls15.port        64551                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu02.dcache.mem_side_port::total      1031322                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls00.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls01.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls02.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls03.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls04.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls05.port           19                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls06.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls07.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls08.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls09.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls10.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls11.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls12.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls13.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls14.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::system.mem_ctrls15.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.icache.mem_side_port::total          253                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls00.port        64476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls01.port        64523                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls02.port        64499                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls03.port        64462                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls04.port        64451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls05.port        64376                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls06.port        64361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls07.port        64382                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls08.port        64473                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls09.port        64412                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls10.port        64473                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls11.port        64536                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls12.port        64420                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls13.port        64443                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls14.port        64492                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::system.mem_ctrls15.port        64503                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu03.dcache.mem_side_port::total      1031282                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls13.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.icache.mem_side_port::total          130                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls00.port        64412                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls01.port        64435                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls02.port        64436                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls03.port        64361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls04.port        64445                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls05.port        64451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls06.port        64446                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls07.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls08.port        64509                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls09.port        64393                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls10.port        64425                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls11.port        64473                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls12.port        64396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls13.port        64472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls14.port        64528                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::system.mem_ctrls15.port        64486                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu04.dcache.mem_side_port::total      1031123                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls00.port        64365                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls01.port        64457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls02.port        64432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls03.port        64395                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls04.port        64398                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls05.port        64396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls06.port        64391                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls07.port        64363                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls08.port        64417                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls09.port        64452                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls10.port        64514                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls11.port        64566                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls12.port        64454                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls13.port        64513                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls14.port        64487                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::system.mem_ctrls15.port        64447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu05.dcache.mem_side_port::total      1031047                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls00.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls01.port        64511                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls02.port        64429                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls03.port        64354                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls04.port        64358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls05.port        64392                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls06.port        64391                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls07.port        64401                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls08.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls09.port        64437                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls10.port        64431                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls11.port        64476                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls12.port        64361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls13.port        64513                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls14.port        64579                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::system.mem_ctrls15.port        64540                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu06.dcache.mem_side_port::total      1031083                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls00.port        64362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls01.port        64418                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls02.port        64486                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls03.port        64447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls04.port        64451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls05.port        64450                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls06.port        64433                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls07.port        64362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls08.port        64416                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls09.port        64358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls10.port        64457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls11.port        64514                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls12.port        64440                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls13.port        64472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls14.port        64525                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::system.mem_ctrls15.port        64447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu07.dcache.mem_side_port::total      1031038                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls05.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls13.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls14.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls00.port        64446                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls01.port        64460                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls02.port        64435                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls03.port        64377                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls04.port        64360                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls05.port        64357                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls06.port        64433                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls07.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls08.port        64509                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls09.port        64451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls10.port        64513                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls11.port        64495                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls12.port        64364                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls13.port        64433                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls14.port        64524                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::system.mem_ctrls15.port        64491                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu08.dcache.mem_side_port::total      1031103                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls00.port        64364                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls01.port        64418                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls02.port        64395                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls03.port        64432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls04.port        64397                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls05.port        64396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls06.port        64391                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls07.port        64401                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls08.port        64416                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls09.port        64358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls10.port        64418                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls11.port        64567                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls12.port        64454                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls13.port        64525                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls14.port        64579                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::system.mem_ctrls15.port        64530                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu09.dcache.mem_side_port::total      1031041                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls05.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls13.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls14.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls00.port        64458                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls01.port        64516                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls02.port        64489                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls03.port        64447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls04.port        64395                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls05.port        64357                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls06.port        64391                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls07.port        64397                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls08.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls09.port        64397                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls10.port        64457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls11.port        64516                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls12.port        64385                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls13.port        64432                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls14.port        64486                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::system.mem_ctrls15.port        64531                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu10.dcache.mem_side_port::total      1031109                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls05.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls13.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls14.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls00.port        64401                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls01.port        64421                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls02.port        64393                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls03.port        64357                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls04.port        64454                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls05.port        64450                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls06.port        64445                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls07.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls08.port        64497                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls09.port        64358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls10.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls11.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls12.port        64403                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls13.port        64472                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls14.port        64528                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::system.mem_ctrls15.port        64489                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu11.dcache.mem_side_port::total      1031033                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls04.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls05.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls13.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls14.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.icache.mem_side_port::total          134                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls00.port        64400                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls01.port        64460                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls02.port        64431                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls03.port        64393                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls04.port        64399                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls05.port        64380                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls06.port        64354                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls07.port        64362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls08.port        64497                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls09.port        64451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls10.port        64511                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls11.port        64551                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls12.port        64457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls13.port        64505                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls14.port        64487                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::system.mem_ctrls15.port        64450                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu12.dcache.mem_side_port::total      1031088                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls00.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls01.port            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls02.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.icache.mem_side_port::total          120                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls00.port        64452                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls01.port        64538                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls02.port        64391                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls03.port        64352                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls04.port        64356                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls05.port        64396                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls06.port        64393                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls07.port        64403                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls08.port        64457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls09.port        64397                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls10.port        64416                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls11.port        64455                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls12.port        64361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls13.port        64524                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls14.port        64579                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::system.mem_ctrls15.port        64540                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu13.dcache.mem_side_port::total      1031010                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls00.port        64362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls01.port        64499                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls02.port        64486                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls03.port        64447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls04.port        64490                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls05.port        64450                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls06.port        64389                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls07.port        64362                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls08.port        64418                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls09.port        64395                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls10.port        64459                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls11.port        64493                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls12.port        64401                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls13.port        64470                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls14.port        64511                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::system.mem_ctrls15.port        64447                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu14.dcache.mem_side_port::total      1031079                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls00.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls01.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls02.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls03.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls04.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls05.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls06.port           12                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls07.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls08.port           10                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls09.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls10.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls11.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls12.port            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls13.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls14.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::system.mem_ctrls15.port            8                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.icache.mem_side_port::total          126                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls00.port        64403                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls01.port        64457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls02.port        64427                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls03.port        64354                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls04.port        64358                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls05.port        64357                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls06.port        64445                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls07.port        64494                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls08.port        64509                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls09.port        64451                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls10.port        64509                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls11.port        64456                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls12.port        64363                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls13.port        64431                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls14.port        64527                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::system.mem_ctrls15.port        64486                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu15.dcache.mem_side_port::total      1031027                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17651909                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls00.port        19072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls01.port        19456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls02.port        19712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls03.port        23168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls04.port        24192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls05.port        22912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls06.port        20096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls07.port        19712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls08.port        17792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls09.port        16640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls10.port        15744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls11.port        18048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls12.port        20096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls13.port        19328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls14.port        22016                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::system.mem_ctrls15.port        19328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.icache.mem_side_port::total       317312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls00.port      3536448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls01.port      3525824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls02.port      3528512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls03.port      3530816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls04.port      3528640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls05.port      3528384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls06.port      3530176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls07.port      3526528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls08.port      3529216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls09.port      3523712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls10.port      3555520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls11.port      3564160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls12.port      3536640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls13.port      3528704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls14.port      3533504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::system.mem_ctrls15.port      3529024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu00.dcache.mem_side_port::total     56535808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls00.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls01.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls02.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls03.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls04.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls05.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls06.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls07.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls08.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls10.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls11.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls12.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::system.mem_ctrls15.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.icache.mem_side_port::total         8704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls00.port      2000320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls01.port      2001088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls02.port      1999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls03.port      1999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls04.port      1998784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls05.port      1998848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls06.port      1998592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls07.port      2001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls08.port      2005568                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls09.port      2001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls10.port      2003008                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls11.port      2003264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls12.port      1998912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls13.port      1999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls14.port      2001088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::system.mem_ctrls15.port      2001088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu01.dcache.mem_side_port::total     32014272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls00.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls01.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls02.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls03.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls04.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls05.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls06.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls07.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls08.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls10.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls11.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls12.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::system.mem_ctrls15.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.icache.mem_side_port::total         8320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls00.port      2000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls01.port      1999936                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls02.port      1998656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls03.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls04.port      1999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls05.port      1999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls06.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls07.port      2000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls08.port      2001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls09.port      1998848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls10.port      2001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls11.port      2004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls12.port      2001792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls13.port      2002880                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls14.port      2003904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::system.mem_ctrls15.port      2002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu02.dcache.mem_side_port::total     32015232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls00.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls01.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls02.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls03.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls04.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls05.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls06.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls07.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls08.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls09.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls10.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls11.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls12.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls13.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls14.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::system.mem_ctrls15.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.icache.mem_side_port::total         8128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls00.port      2001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls01.port      2002752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls02.port      2001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls03.port      2001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls04.port      2001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls05.port      1998784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls06.port      1998528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls07.port      1999040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls08.port      2002496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls09.port      2000000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls10.port      2002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls11.port      2002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls12.port      2000064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls13.port      1999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls14.port      2000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::system.mem_ctrls15.port      2001024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu03.dcache.mem_side_port::total     32015232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls13.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.icache.mem_side_port::total         4160                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls00.port      1999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls01.port      1999808                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls02.port      1999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls03.port      1998528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls04.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls05.port      2001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls06.port      2001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls07.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls08.port      2003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls09.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls10.port      2001088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls11.port      2000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls12.port      1999296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls13.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls14.port      2002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::system.mem_ctrls15.port      2000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu04.dcache.mem_side_port::total     32010560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls00.port      1998592                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls01.port      2000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls02.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls03.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls04.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls05.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls06.port      1999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls07.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls08.port      2000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls09.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls10.port      2003904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls11.port      2003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls12.port      2001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls13.port      2002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls14.port      2000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::system.mem_ctrls15.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu05.dcache.mem_side_port::total     32009408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls00.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls01.port      2002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls02.port      1999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls03.port      1998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls04.port      1998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls05.port      1999232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls06.port      1999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls07.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls08.port      2002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls09.port      2000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls10.port      2001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls11.port      2000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls12.port      1998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls13.port      2001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls14.port      2003648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::system.mem_ctrls15.port      2002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu06.dcache.mem_side_port::total     32009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls00.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls01.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls02.port      2001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls03.port      2001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls04.port      2001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls05.port      2001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls06.port      2001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls07.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls08.port      2000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls09.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls10.port      2002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls11.port      2001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls12.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls13.port      2000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls14.port      2001856                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::system.mem_ctrls15.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu07.dcache.mem_side_port::total     32008896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls05.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls13.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls14.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls00.port      2000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls01.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls02.port      1999744                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls03.port      1998848                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls04.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls05.port      1998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls06.port      2000384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls07.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls08.port      2003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls09.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls10.port      2002688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls11.port      2000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls12.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls13.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls14.port      2001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::system.mem_ctrls15.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu08.dcache.mem_side_port::total     32007872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls00.port      1998528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls01.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls02.port      1998528                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls03.port      2000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls04.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls05.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls06.port      1999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls07.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls08.port      2000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls09.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls10.port      2000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls11.port      2003840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls12.port      2001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls13.port      2002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls14.port      2003648                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::system.mem_ctrls15.port      2002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu09.dcache.mem_side_port::total     32009216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls05.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls13.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls14.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls00.port      2001472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls01.port      2002496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls02.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls03.port      2001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls04.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls05.port      1998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls06.port      1999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls07.port      1999360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls08.port      2002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls09.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls10.port      2000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls11.port      2002048                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls12.port      1998912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls13.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls14.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::system.mem_ctrls15.port      2001664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu10.dcache.mem_side_port::total     32008576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls05.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls13.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls14.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls00.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls01.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls02.port      1998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls03.port      1998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls04.port      2001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls05.port      2001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls06.port      2001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls07.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls08.port      2003712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls09.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls10.port      2000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls11.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls12.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls13.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls14.port      2001920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::system.mem_ctrls15.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu11.dcache.mem_side_port::total     32006656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls04.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls05.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls13.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls14.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.icache.mem_side_port::total         4288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls00.port      1999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls01.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls02.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls03.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls04.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls05.port      1998784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls06.port      1998272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls07.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls08.port      2002944                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls09.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls10.port      2002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls11.port      2002624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls12.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls13.port      2001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls14.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::system.mem_ctrls15.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu12.dcache.mem_side_port::total     32007168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls00.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls01.port          128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls02.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.icache.mem_side_port::total         3840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls00.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls01.port      2003520                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls02.port      1998272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls03.port      1998272                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls04.port      1998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls05.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls06.port      1999424                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls07.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls08.port      2001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls09.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls10.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls11.port      1999680                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls12.port      1998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls13.port      2002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls14.port      2003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::system.mem_ctrls15.port      2002496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu13.dcache.mem_side_port::total     32006144                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls00.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls01.port      2001600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls02.port      2001344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls03.port      2001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls04.port      2002496                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls05.port      2001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls06.port      1999360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls07.port      1998464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls08.port      2000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls09.port      1999360                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls10.port      2000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls11.port      2000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls12.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls13.port      2000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls14.port      2001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::system.mem_ctrls15.port      1999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu14.dcache.mem_side_port::total     32006976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls00.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls01.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls02.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls03.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls04.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls05.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls06.port          384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls07.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls08.port          320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls09.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls10.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls11.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls12.port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls13.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls14.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::system.mem_ctrls15.port          256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.icache.mem_side_port::total         4032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls00.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls01.port      2000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls02.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls03.port      1998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls04.port      1998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls05.port      1998336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls06.port      2001216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls07.port      2002560                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls08.port      2003776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls09.port      2001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls10.port      2002368                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls11.port      1999616                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls12.port      1998400                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls13.port      1999552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls14.port      2001984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::system.mem_ctrls15.port      2000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu15.dcache.mem_side_port::total     32006464                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                537069504                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             4913                       # Total snoops (Count)
system.membus.snoopTraffic                     299392                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5892576                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.009584                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.278375                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5870609     99.63%     99.63% # Request fanout histogram (Count)
system.membus.snoopFanout::1                    17508      0.30%     99.92% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      504      0.01%     99.93% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      402      0.01%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      285      0.00%     99.94% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      296      0.01%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      247      0.00%     99.95% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      230      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::8                      232      0.00%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::9                      230      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::10                     228      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::11                     227      0.00%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::12                     224      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::13                     228      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::14                     218      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::15                     900      0.02%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       6      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::33                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::34                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::35                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::36                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::37                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::38                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::39                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::40                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::41                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::42                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::43                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::44                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::45                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::46                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::47                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::48                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::49                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::50                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::51                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::52                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::53                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::54                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::55                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::56                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::57                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::58                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::59                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::60                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::61                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::62                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::63                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::64                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               18                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5892576                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25542344500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer32.occupancy         1653473265                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer32.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer33.occupancy         1653542807                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer33.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer34.occupancy         1654189346                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer34.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer35.occupancy         1653662602                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer35.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer36.occupancy         1653605261                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer36.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer37.occupancy         1653322115                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer37.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer38.occupancy         1653211820                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer38.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer39.occupancy         1653613701                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer39.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer40.occupancy         1655128700                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer40.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer41.occupancy         1652918586                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer41.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer42.occupancy         1656377663                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer42.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer43.occupancy         1656679365                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer43.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer44.occupancy         1653557186                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer44.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer45.occupancy         1654108534                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer45.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer46.occupancy         1655535128                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer46.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer47.occupancy         1654770683                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer47.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13743997                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            702999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        1753345497                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            684748                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        1753735747                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         3690285057                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            348249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        1751183589                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            342000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        1749441682                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            342499                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        1749797989                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            342250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        1745539262                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer41.occupancy            364000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer41.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer42.occupancy        1745104995                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer42.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer46.occupancy            342000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer47.occupancy        1749211758                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer47.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer51.occupancy            362500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer51.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer52.occupancy        1743658028                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer52.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer56.occupancy            362750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer56.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer57.occupancy        1749719818                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer57.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             713999                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer61.occupancy            363500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer61.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer62.occupancy        1746844696                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer62.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer66.occupancy            325249                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer66.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer67.occupancy        1751834907                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer67.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         1750580173                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer71.occupancy            342500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer71.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer72.occupancy        1749971897                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer72.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer76.occupancy            341000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer76.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer77.occupancy        1751890875                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer77.utilization             0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11764339                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5871711                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        22469                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
