Warning (10268): Verilog HDL information at de10_standard.v(472): always construct contains both blocking and non-blocking assignments File: C:/Users/rkarn/Desktop/Quartus Project/Activities/DT_Lock/de10_standard.v Line: 472
