"d:\fucking uni\Fucking_CA_Lab\sh\art_lu\alu\src\TestBench\alu_TB.vhd" VHDL alu 1 0 0 -02
. . 0 0 0