// Seed: 144878098
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input logic id_2,
    input uwire id_3
    , id_5
);
  final begin : LABEL_0
    id_5 <= 1;
    if (1) begin : LABEL_0
      assign id_5 = id_0;
    end
  end
  id_6 :
  assert property (@(posedge id_1) id_0)
  else $display(id_2);
  assign id_6 = 1;
  logic id_7;
  assign id_7 = id_7;
  assign id_5 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_8,
      id_8,
      id_8
  );
  assign id_7 = {id_6, id_2};
endmodule
