{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683363295289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683363295289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 14:24:55 2023 " "Processing started: Sat May 06 14:24:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683363295289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363295289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363295289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683363295548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683363295548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_tb-bhv " "Found design unit 1: CPU_tb-bhv" {  } { { "CPU_tb.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/CPU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302890 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/CPU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363302890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhdl 69 34 " "Found 69 design units, including 34 entities, in source file components.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components " "Found design unit 1: Components" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reverse_decoder_3to8-dec " "Found design unit 2: reverse_decoder_3to8-dec" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 custom_encoder-enc " "Found design unit 3: custom_encoder-enc" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 457 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 subtractor-sub " "Found design unit 4: subtractor-sub" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 488 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 T_reg-bhv " "Found design unit 5: T_reg-bhv" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 523 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 extender_nine-major_extending " "Found design unit 6: extender_nine-major_extending" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 549 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Lshifter6-multiply_by_two " "Found design unit 7: Lshifter6-multiply_by_two" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 574 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Lshifter9-multiply_by_two " "Found design unit 8: Lshifter9-multiply_by_two" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 598 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 bbD1-blackboxed " "Found design unit 9: bbD1-blackboxed" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 624 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 bbD2-blackboxed2 " "Found design unit 10: bbD2-blackboxed2" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 666 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 bb_cwr_zwr-blackboxed3 " "Found design unit 11: bb_cwr_zwr-blackboxed3" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 707 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 bb_branching-blackboxed4 " "Found design unit 12: bb_branching-blackboxed4" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 768 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 pc_mux-blackboxed5 " "Found design unit 13: pc_mux-blackboxed5" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ALU_unit_cell-unit " "Found design unit 14: ALU_unit_cell-unit" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 839 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ALU-addnand " "Found design unit 15: ALU-addnand" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 874 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDER_unit_cell-unit " "Found design unit 16: ADDER_unit_cell-unit" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 910 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDER-add " "Found design unit 17: ADDER-add" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 951 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 alpha-update " "Found design unit 18: alpha-update" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 993 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 CZreg-bhv " "Found design unit 19: CZreg-bhv" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1026 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 mux_2_1-Structer " "Found design unit 20: mux_2_1-Structer" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1065 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 mux_2_1_3-Structer " "Found design unit 21: mux_2_1_3-Structer" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1099 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 mux_4_1-Structer4 " "Found design unit 22: mux_4_1-Structer4" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "23 mux_4_1_1-Structer4 " "Found design unit 23: mux_4_1_1-Structer4" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1170 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "24 mux51-Structer5 " "Found design unit 24: mux51-Structer5" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1205 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "25 Memory_Code-memorykakaam " "Found design unit 25: Memory_Code-memorykakaam" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1240 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "26 Memory_Data-memorykakaam " "Found design unit 26: Memory_Data-memorykakaam" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1269 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "27 IF2IDreg-bhv1 " "Found design unit 27: IF2IDreg-bhv1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1308 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "28 branch_predictor-predict " "Found design unit 28: branch_predictor-predict" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1365 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "29 controller-dictator " "Found design unit 29: controller-dictator" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1532 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "30 prog_reg-pr " "Found design unit 30: prog_reg-pr" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1632 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "31 signed_extender-ext " "Found design unit 31: signed_extender-ext" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1730 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "32 EX2MAreg-bhv4 " "Found design unit 32: EX2MAreg-bhv4" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1780 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "33 ID2ORreg-bhv2 " "Found design unit 33: ID2ORreg-bhv2" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1900 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "34 MA2WBreg-bhv5 " "Found design unit 34: MA2WBreg-bhv5" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 2038 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "35 OR2EXreg-bhv3 " "Found design unit 35: OR2EXreg-bhv3" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 2150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "1 reverse_decoder_3to8 " "Found entity 1: reverse_decoder_3to8" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 431 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "2 custom_encoder " "Found entity 2: custom_encoder" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "3 subtractor " "Found entity 3: subtractor" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "4 T_reg " "Found entity 4: T_reg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "5 extender_nine " "Found entity 5: extender_nine" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "6 Lshifter6 " "Found entity 6: Lshifter6" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 569 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "7 Lshifter9 " "Found entity 7: Lshifter9" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 593 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "8 bbD1 " "Found entity 8: bbD1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "9 bbD2 " "Found entity 9: bbD2" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "10 bb_cwr_zwr " "Found entity 10: bb_cwr_zwr" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "11 bb_branching " "Found entity 11: bb_branching" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 762 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "12 pc_mux " "Found entity 12: pc_mux" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "13 ALU_unit_cell " "Found entity 13: ALU_unit_cell" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 832 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "14 ALU " "Found entity 14: ALU" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDER_unit_cell " "Found entity 15: ADDER_unit_cell" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDER " "Found entity 16: ADDER" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 942 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "17 alpha " "Found entity 17: alpha" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 987 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "18 CZreg " "Found entity 18: CZreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "19 mux_2_1 " "Found entity 19: mux_2_1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "20 mux_2_1_3 " "Found entity 20: mux_2_1_3" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1093 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "21 mux_4_1 " "Found entity 21: mux_4_1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "22 mux_4_1_1 " "Found entity 22: mux_4_1_1" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "23 mux51 " "Found entity 23: mux51" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "24 Memory_Code " "Found entity 24: Memory_Code" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "25 Memory_Data " "Found entity 25: Memory_Data" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "26 IF2IDreg " "Found entity 26: IF2IDreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "27 branch_predictor " "Found entity 27: branch_predictor" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "28 controller " "Found entity 28: controller" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1513 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "29 prog_reg " "Found entity 29: prog_reg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1620 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "30 signed_extender " "Found entity 30: signed_extender" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1725 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "31 EX2MAreg " "Found entity 31: EX2MAreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "32 ID2ORreg " "Found entity 32: ID2ORreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "33 MA2WBreg " "Found entity 33: MA2WBreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 2011 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""} { "Info" "ISGN_ENTITY_NAME" "34 OR2EXreg " "Found entity 34: OR2EXreg" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 2109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363302895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363302905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-trivial " "Found design unit 1: DataPath-trivial" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302908 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683363302908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363302908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataPath " "Elaborating entity \"DataPath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683363302949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OR_2_0 DataPath.vhd(119) " "Verilog HDL or VHDL warning at DataPath.vhd(119): object \"OR_2_0\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683363302950 "|DataPath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "bb_PC_wr_suggestion DataPath.vhd(123) " "VHDL Signal Declaration warning at DataPath.vhd(123): used explicit default value for signal \"bb_PC_wr_suggestion\" because signal was never assigned a value" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 123 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683363302950 "|DataPath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lol_ignore_this_signal DataPath.vhd(126) " "Verilog HDL or VHDL warning at DataPath.vhd(126): object \"lol_ignore_this_signal\" assigned a value but never read" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 126 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683363302950 "|DataPath"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ID_RF_WR DataPath.vhd(128) " "VHDL Signal Declaration warning at DataPath.vhd(128): used explicit default value for signal \"ID_RF_WR\" because signal was never assigned a value" {  } { { "DataPath.vhd" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 128 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683363302951 "|DataPath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 AND_2:PC_WR_AND " "Elaborating entity \"AND_2\" for hierarchy \"AND_2:PC_WR_AND\"" {  } { { "DataPath.vhd" "PC_WR_AND" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683363302990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Memory_Code Memory_Code:InstructionMemory A:memorykakaam " "Elaborating entity \"Memory_Code\" using architecture \"A:memorykakaam\" for hierarchy \"Memory_Code:InstructionMemory\"" {  } { { "DataPath.vhd" "InstructionMemory" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 145 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683363302995 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memorykagyaan Components.vhdl(1248) " "VHDL Process Statement warning at Components.vhdl(1248): signal \"memorykagyaan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683363303240 "|DataPath|Memory_Code:InstructionMemory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_addr Components.vhdl(1248) " "VHDL Process Statement warning at Components.vhdl(1248): signal \"mem_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1248 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683363303241 "|DataPath|Memory_Code:InstructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pc_mux pc_mux:next_PC_blackbox A:blackboxed5 " "Elaborating entity \"pc_mux\" using architecture \"A:blackboxed5\" for hierarchy \"pc_mux:next_PC_blackbox\"" {  } { { "DataPath.vhd" "next_PC_blackbox" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 148 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683363303247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_predictor branch_predictor:BranchPredictor " "Elaborating entity \"branch_predictor\" for hierarchy \"branch_predictor:BranchPredictor\"" {  } { { "DataPath.vhd" "BranchPredictor" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683363303253 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "historyBit Components.vhdl(1378) " "VHDL Process Statement warning at Components.vhdl(1378): inferring latch(es) for signal or variable \"historyBit\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683363303254 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "inputTable Components.vhdl(1378) " "VHDL Process Statement warning at Components.vhdl(1378): inferring latch(es) for signal or variable \"inputTable\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683363303254 "|DataPath|branch_predictor:BranchPredictor"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "predTable Components.vhdl(1378) " "VHDL Process Statement warning at Components.vhdl(1378): inferring latch(es) for signal or variable \"predTable\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1378 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[0\] Components.vhdl(1422) " "Inferred latch for \"predTable\[0\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[1\] Components.vhdl(1422) " "Inferred latch for \"predTable\[1\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[2\] Components.vhdl(1422) " "Inferred latch for \"predTable\[2\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[3\] Components.vhdl(1422) " "Inferred latch for \"predTable\[3\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[4\] Components.vhdl(1422) " "Inferred latch for \"predTable\[4\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[5\] Components.vhdl(1422) " "Inferred latch for \"predTable\[5\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[6\] Components.vhdl(1422) " "Inferred latch for \"predTable\[6\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[7\] Components.vhdl(1422) " "Inferred latch for \"predTable\[7\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303255 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[8\] Components.vhdl(1422) " "Inferred latch for \"predTable\[8\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[9\] Components.vhdl(1422) " "Inferred latch for \"predTable\[9\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[10\] Components.vhdl(1422) " "Inferred latch for \"predTable\[10\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[11\] Components.vhdl(1422) " "Inferred latch for \"predTable\[11\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[12\] Components.vhdl(1422) " "Inferred latch for \"predTable\[12\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[13\] Components.vhdl(1422) " "Inferred latch for \"predTable\[13\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[14\] Components.vhdl(1422) " "Inferred latch for \"predTable\[14\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "predTable\[15\] Components.vhdl(1422) " "Inferred latch for \"predTable\[15\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[0\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[0\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[1\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[1\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[2\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[2\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[3\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[3\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[4\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[4\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[5\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[5\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[6\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[6\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[7\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[7\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[8\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[8\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[9\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[9\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[10\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[10\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[11\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[11\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303256 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[12\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[12\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303257 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[13\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[13\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303257 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[14\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[14\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303257 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "inputTable\[15\] Components.vhdl(1422) " "Inferred latch for \"inputTable\[15\]\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303257 "|DataPath|branch_predictor:BranchPredictor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "historyBit Components.vhdl(1422) " "Inferred latch for \"historyBit\" at Components.vhdl(1422)" {  } { { "Components.vhdl" "" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/Components.vhdl" 1422 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303257 "|DataPath|branch_predictor:BranchPredictor"}
{ "Error" "ESGN_PARAM_UNKNOWN" "BranchPredictor addrSize " "Node instance \"BranchPredictor\" instantiated with unknown parameter \"addrSize\"" {  } { { "DataPath.vhd" "BranchPredictor" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 151 0 0 } }  } 0 12077 "Node instance \"%1!s!\" instantiated with unknown parameter \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683363303259 ""}
{ "Error" "ESGN_PARAM_UNKNOWN" "BranchPredictor tableSize " "Node instance \"BranchPredictor\" instantiated with unknown parameter \"tableSize\"" {  } { { "DataPath.vhd" "BranchPredictor" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 151 0 0 } }  } 0 12077 "Node instance \"%1!s!\" instantiated with unknown parameter \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683363303259 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "branch_predictor:BranchPredictor " "Can't elaborate user hierarchy \"branch_predictor:BranchPredictor\"" {  } { { "DataPath.vhd" "BranchPredictor" { Text "C:/Users/aryav/Desktop/IITB-RISC/CPU/DataPath.vhd" 151 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683363303259 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683363303364 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 06 14:25:03 2023 " "Processing ended: Sat May 06 14:25:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683363303364 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683363303364 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683363303364 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683363303364 ""}
