# Name of the Assignment

Name: Rodrigo Cahuana
Hours Spent: 10

## Summarize any major challenges you had completing this assignment
* Challenge 1. 
* Challenge 2. Debugging the circuit is usually challenging

## Provide suggestions for improving this assignment (optional)
  * Suggestion 1

## Assignment Specific Responses

Assignment specific Questions:
Provide a table summarizing the resources your design uses from the implementation utilization report.
Review the timing report and summarize the following:
Determine the "Worst Negative Slack" (or WNS).
Summarize the no_input_delay and no_output_delay section of the report.
How many total endpoints are there on your clock signal?
Find the first net in the Max Delay Paths section and indicate the source and destination of this maximum path.
Indicate how many times you had to synthesize and download your bitstream before your circuit worked.