[submodule "verilog-ethernet"]
	path = verilog-ethernet
	url = https://github.com/haiyang3-98/verilog-ethernet.git
