// Seed: 629590924
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_0 id_4 (
      .id_0(id_5),
      .id_1(1),
      .id_2(1),
      .id_3(id_1 * id_2 - 1),
      .id_4(id_2)
  );
  logic id_6 = 1;
  always @(posedge 1 or posedge 1) if ("") id_5 = id_2;
endmodule
