\documentclass[UTF8]{ctexart}
\usepackage{graphicx}
\usepackage[colorlinks,linkcolor=blue]{hyperref}


\CTEXsetup[format={\Large\bfseries}]{section}

\begin{document}

\title{AIRA RISC-V CPU Manual}
\author{于峥 518030910437}
\maketitle

This project is a trivial RISC-V CPU with tomasulo algorithm implemented in Verilog HDL, which is a course project of Computer Architecture, ACM Class @ SJTU.
\section{Design \& Architecture}
    \subsection{Environment}
    \begin{center}
        \begin{tabular}{c|c}
            \hline
            Device Name & Aira \\
            \hline
            ISA & RISCV 32I \\
            \hline
            FPGA & Basys3 \\
            \hline
        \end{tabular}
    \end{center}
    \subsection{Out-of-order Execution}
    The main feature of the Aira RISC-V is to support out-of-order execution, some algorithm used in the 
    Aira RISC-V are brefly introduced in the table below:
    \begin{center}
        \begin{tabular}{c|c}
            \hline
            Features & RISC-V CPU\\
            \hline
            Dynamic Scheduling & Tomasulo Algorithm \\
            \hline
            Piplining & 3-stages pipeline (Fetch, Dispatch, Execute)\\
            \hline
            Multiple FU & 2 Arithmetic/Logic Units and 1 Load/Store Unit \\
            \hline
        \end{tabular}
    \end{center}

    \subsubsection{Details}
    \begin{itemize}
    \item In order to achieve fetch one instruction four cycles, every cycle the fetcher will send pc and pc+4 to the I-cache.
    \item The fetcher receive instruction at negedge.
    \item For JAL instruction, fetcher calculate the target address and modify pc directly.
    \item Allocator rename register at dispatch stage.
    \item Every EX unit has a reserved station.
    \end{itemize}
    \subsubsection{Design Diagram}

    \begin{figure}[h]
    \includegraphics[scale=0.24]{DesignDiagram.jpg}
    \caption{Aira RISC-V CPU design diagram}
    \end{figure}

    \subsection{Cache}
    \subsubsection{I-Cache}
    \begin{center}
        \begin{tabular}{ll}
            \hline
            Parameter & Data\\
            \hline
            Type & Instruction Cache \\
            \hline
            Size & 512B              \\
            \hline
            Set Associative & 2-way associative \\
            \hline
            Replacement Policy & FIFO \\
            \hline
        \end{tabular}
    \end{center}
    \subsubsection{D-Cache}
        A 128K direct-map D-cache in dev branch, I did not reserve it because it didn't make the program faster.
    \subsubsection{Write Buffer(Data Fetch Queue)}
    The Data Fetch Queue in design diagram has the function of write buffer, the queue can save 16 data addresses,
    data in Data Fetch Queue will be flushed when memory port is free. 

        Because the load instruction can not out of order execute, so the queue will not
        save one more load address.
    \subsection{Other Features}
    \subsubsection{IF Prefetch(Instruction Fetch Queue)} : 
    The Instruction Fetch Queue saves two instruction addresses, after an instruction is fetched, CPU can
    choose prefetched the next instruction when memory port is free. The priority of pre-fetching is the lowest.
    \subsubsection{LED Light} : Using LED light for output and debug, and segment display as timer.
\section{Performance}
    The highest frequency that the CPU can reach is 200MHz, but it is not always 
    stable, so I choose 170MHz version to test, here are time consuming of some test points:
    \begin{center}
        \begin{tabular}{ccc}
            \hline
            testcase & time(s) & IPC \\
            \hline
            pi & 1.57  & 0.380\\
            \hline
            bulgarian & 1.75  & 0.352\\
            \hline
            hanoi & 1.65  & 0.683\\
            \hline
            queens & 1.50  & 0.480\\
            \hline
        \end{tabular}
    \end{center}
    from the waveform, we can see multiple ex unit works at same time.

\section{Remarks \& Summary}
    \subsection{Thinking}
    \subsubsection{Fetch Instruction}
    我通过每次传递两个指令的地址实现了四周期取指令，同时这样也具有指令预取的效果。

    \subsubsection{Data Fetch Queue}
    由于store指令不需要写入寄存器，所以可以延迟执行，通过实现Write Buffer让store在一个周期内完成。
    
    \subsection{Try Overclocking}
    CPU 大作业最大的缺点就在于需要写完整个CPU才能看到最后的成果， 所以在一开始会写的很没有
    动力，并且由于对语言，硬件本身的不熟悉，导致很容易写出不那么优秀的代码。我在写完后, LUT(Look up table) 的
    占用量达到了 170\%, 并且wns达到了-2.8ns，所以我在保证正确性后几乎所有的时间都在研究如何减少wns，提升频率。

    我wns为-2.8ns的主要原因是我使用了negedge，导致很多路径能够使用的时间只有5ns再100Mhz下，并且我在三个阶段都使用了negedge，
    如果想完全消除negedge只能重构代码，所以我只能先把dispatch阶段的negedge消掉，并且改小了cache,
    使其wns减少到-0.9ns左右。后来我发现最后一个阶段做的事情似乎做的太少了，于是我把保留站移到了这个阶段工作，
    之后又精简了一些代码和信号的大小，并且把 vivado 的优化力度开到最大，终于达到了0.042ns。

    之后我尝试加上了直接映射的D-Cache，不过优化效果并不明显，并且显著增加wns, 所以我没有把它并入我的最后版本。
    最后我尝试在CPU上运行一些更复杂的程序，例如操作系统。不过我发现这是否成功并不在于CPU，
    而在于RV32I指令集所能支持的事情很少，更多的工作可能需要花在编译操作系统上。而且我仅仅只是将浮点
    部分运算编译成汇编代码后所需要的内存空间就达到了RAM的1/4,所以我建议以后不要将这样一个不切实际的
    要求作为满分标准。

    我最后玩了一下这个板的其他功能，例如上面的LED灯等，我认为大作业可以适当向这个方向发展，增加作业趣味性。

\section{References}
    \begin{itemize}
        \item [1.] 
        John L. Hennessy, David A. Patterson, et al. Computer Architecture: A Quantitative Approach, Fifth Edition, 2012.
        \item [2.]
        雷思磊. 自己动手写 CPU. 电子工业出版社, 2014.
        \item [3.]
        \href{http://riscv.org/specifications/}{RISC-V ISA Specification}
    \end{itemize}

\newpage
\end{document}
