#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001ebafce4ca0 .scope module, "ALU_tb" "ALU_tb" 2 4;
 .timescale 0 0;
v000001ebafd4e910_0 .var "a", 31 0;
v000001ebafd4f450_0 .var "b", 31 0;
v000001ebafd4f4f0_0 .var "control", 4 0;
v000001ebafd4eb90_0 .net "out", 31 0, v000001ebafd4f1d0_0;  1 drivers
v000001ebafd4eff0_0 .var "si", 3 0;
v000001ebafd4f810_0 .net "so", 3 0, L_000001ebafd51360;  1 drivers
S_000001ebafcea5c0 .scope module, "alu" "ALU" 2 11, 3 28 0, S_000001ebafce4ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "control";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /INPUT 4 "statusIn";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /OUTPUT 4 "statusOut";
P_000001ebafcfac80 .param/l "DATA_WIDTH" 0 3 29, +C4<00000000000000000000000000100000>;
v000001ebafcb32d0_0 .net *"_ivl_13", 0 0, L_000001ebafd50780;  1 drivers
v000001ebafcf10e0_0 .net *"_ivl_18", 0 0, L_000001ebafd51540;  1 drivers
v000001ebafcf1180_0 .net *"_ivl_3", 0 0, L_000001ebafd51680;  1 drivers
L_000001ebafd518e8 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ebafcea750_0 .net/2u *"_ivl_6", 32 0, L_000001ebafd518e8;  1 drivers
v000001ebafd4f090_0 .net *"_ivl_8", 0 0, L_000001ebafd50320;  1 drivers
v000001ebafd4f3b0_0 .net "a", 31 0, v000001ebafd4e910_0;  1 drivers
v000001ebafd4f770_0 .net "b", 31 0, v000001ebafd4f450_0;  1 drivers
v000001ebafd4eaf0_0 .net "control", 4 0, v000001ebafd4f4f0_0;  1 drivers
v000001ebafd4f1d0_0 .var "out", 31 0;
v000001ebafd4e9b0_0 .var "result", 32 0;
v000001ebafd4ea50_0 .net "statusIn", 3 0, v000001ebafd4eff0_0;  1 drivers
v000001ebafd4ec30_0 .net "statusOut", 3 0, L_000001ebafd51360;  alias, 1 drivers
E_000001ebafcfa440 .event anyedge, v000001ebafd4ea50_0, v000001ebafd4f770_0, v000001ebafd4f3b0_0, v000001ebafd4eaf0_0;
L_000001ebafd51680 .part v000001ebafd4e9b0_0, 32, 1;
L_000001ebafd50320 .cmp/eq 33, v000001ebafd4e9b0_0, L_000001ebafd518e8;
L_000001ebafd50780 .part v000001ebafd4e9b0_0, 31, 1;
L_000001ebafd51360 .concat8 [ 1 1 1 1], L_000001ebafd51680, L_000001ebafd50320, L_000001ebafd50780, L_000001ebafd51540;
L_000001ebafd51540 .part v000001ebafd4e9b0_0, 32, 1;
S_000001ebafce4e30 .scope module, "Register" "Register" 3 84;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "D";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /OUTPUT 32 "Q";
P_000001ebafcfa1c0 .param/l "DATA_WIDTH" 0 3 85, +C4<00000000000000000000000000100000>;
o000001ebafcfcb38 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebafd4f310_0 .net "D", 31 0, o000001ebafcfcb38;  0 drivers
v000001ebafd4f590_0 .var "Q", 31 0;
o000001ebafcfcb98 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebafd4ecd0_0 .net "clock", 0 0, o000001ebafcfcb98;  0 drivers
S_000001ebafcf0dc0 .scope module, "RegisterFile" "RegisterFile" 3 99;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 5 "address1";
    .port_info 2 /INPUT 5 "address2";
    .port_info 3 /INPUT 5 "writeAddress";
    .port_info 4 /INPUT 32 "writeData";
    .port_info 5 /INPUT 1 "regWrite";
    .port_info 6 /OUTPUT 32 "outData1";
    .port_info 7 /OUTPUT 32 "outData2";
P_000001ebafc59170 .param/l "ADDRESS_WIDTH" 0 3 100, +C4<00000000000000000000000000000101>;
P_000001ebafc591a8 .param/l "DATA_WIDTH" 0 3 100, +C4<00000000000000000000000000100000>;
L_000001ebafcf2430 .functor BUFZ 32, L_000001ebafd4f9c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001ebafcf24a0 .functor BUFZ 32, L_000001ebafd50b40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001ebafd4f130_0 .net *"_ivl_0", 31 0, L_000001ebafd4f9c0;  1 drivers
v000001ebafd4f270_0 .net *"_ivl_10", 6 0, L_000001ebafd517c0;  1 drivers
L_000001ebafd51978 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ebafd4ed70_0 .net *"_ivl_13", 1 0, L_000001ebafd51978;  1 drivers
v000001ebafd4f630_0 .net *"_ivl_2", 6 0, L_000001ebafd510e0;  1 drivers
L_000001ebafd51930 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001ebafd4f6d0_0 .net *"_ivl_5", 1 0, L_000001ebafd51930;  1 drivers
v000001ebafd4ee10_0 .net *"_ivl_8", 31 0, L_000001ebafd50b40;  1 drivers
o000001ebafcfcd78 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ebafd4eeb0_0 .net "address1", 4 0, o000001ebafcfcd78;  0 drivers
o000001ebafcfcda8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ebafd4ef50_0 .net "address2", 4 0, o000001ebafcfcda8;  0 drivers
o000001ebafcfcdd8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebafd4f920_0 .net "clock", 0 0, o000001ebafcfcdd8;  0 drivers
v000001ebafd50500 .array "data", 0 32, 31 0;
v000001ebafd50820_0 .net "outData1", 31 0, L_000001ebafcf2430;  1 drivers
v000001ebafd51180_0 .net "outData2", 31 0, L_000001ebafcf24a0;  1 drivers
o000001ebafcfce68 .functor BUFZ 1, C4<z>; HiZ drive
v000001ebafd50000_0 .net "regWrite", 0 0, o000001ebafcfce68;  0 drivers
o000001ebafcfce98 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v000001ebafd4fd80_0 .net "writeAddress", 4 0, o000001ebafcfce98;  0 drivers
o000001ebafcfcec8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001ebafd4fa60_0 .net "writeData", 31 0, o000001ebafcfcec8;  0 drivers
E_000001ebafcfa140 .event posedge, v000001ebafd4f920_0;
L_000001ebafd4f9c0 .array/port v000001ebafd50500, L_000001ebafd510e0;
L_000001ebafd510e0 .concat [ 5 2 0 0], o000001ebafcfcd78, L_000001ebafd51930;
L_000001ebafd50b40 .array/port v000001ebafd50500, L_000001ebafd517c0;
L_000001ebafd517c0 .concat [ 5 2 0 0], o000001ebafcfcda8, L_000001ebafd51978;
S_000001ebafcf0f50 .scope module, "SignExtend" "SignExtend" 3 122;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "unextended";
    .port_info 1 /OUTPUT 32 "extended";
P_000001ebafc594f0 .param/l "FROM_WIDTH" 0 3 123, +C4<00000000000000000000000000010000>;
P_000001ebafc59528 .param/l "TO_WIDTH" 0 3 123, +C4<00000000000000000000000000100000>;
v000001ebafd50fa0_0 .net "extended", 31 0, L_000001ebafd51400;  1 drivers
o000001ebafcfd0a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v000001ebafd512c0_0 .net "unextended", 15 0, o000001ebafcfd0a8;  0 drivers
L_000001ebafd51400 .extend/s 32, o000001ebafcfd0a8;
    .scope S_000001ebafcea5c0;
T_0 ;
    %wait E_000001ebafcfa440;
    %load/vec4 v000001ebafd4eaf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001ebafd4f1d0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v000001ebafd4f3b0_0;
    %pad/u 33;
    %load/vec4 v000001ebafd4f770_0;
    %pad/u 33;
    %and;
    %store/vec4 v000001ebafd4e9b0_0, 0, 33;
    %load/vec4 v000001ebafd4e9b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001ebafd4f1d0_0, 0, 32;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v000001ebafd4f3b0_0;
    %pad/u 33;
    %load/vec4 v000001ebafd4f770_0;
    %pad/u 33;
    %or;
    %assign/vec4 v000001ebafd4e9b0_0, 0;
    %load/vec4 v000001ebafd4e9b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001ebafd4f1d0_0, 0, 32;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v000001ebafd4f3b0_0;
    %pad/u 33;
    %load/vec4 v000001ebafd4f770_0;
    %pad/u 33;
    %add;
    %load/vec4 v000001ebafd4ea50_0;
    %parti/s 1, 0, 2;
    %pad/u 33;
    %add;
    %store/vec4 v000001ebafd4e9b0_0, 0, 33;
    %load/vec4 v000001ebafd4e9b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001ebafd4f1d0_0, 0, 32;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v000001ebafd4f3b0_0;
    %pad/u 33;
    %load/vec4 v000001ebafd4f770_0;
    %pad/u 33;
    %sub;
    %store/vec4 v000001ebafd4e9b0_0, 0, 33;
    %load/vec4 v000001ebafd4e9b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001ebafd4f1d0_0, 0, 32;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v000001ebafd4f3b0_0;
    %load/vec4 v000001ebafd4f770_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %store/vec4 v000001ebafd4e9b0_0, 0, 33;
    %load/vec4 v000001ebafd4e9b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001ebafd4f1d0_0, 0, 32;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v000001ebafd4f3b0_0;
    %load/vec4 v000001ebafd4f770_0;
    %or;
    %nor/r;
    %pad/u 33;
    %store/vec4 v000001ebafd4e9b0_0, 0, 33;
    %load/vec4 v000001ebafd4e9b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v000001ebafd4f1d0_0, 0, 32;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ebafce4ca0;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001ebafd4f4f0_0, 0, 5;
    %pushi/vec4 4026531855, 0, 32;
    %store/vec4 v000001ebafd4e910_0, 0, 32;
    %pushi/vec4 4026532080, 0, 32;
    %store/vec4 v000001ebafd4f450_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ebafd4eff0_0, 0, 4;
    %delay 20, 0;
    %vpi_call 2 19 "$display", "%0h & %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001ebafd4e910_0, v000001ebafd4f450_0, v000001ebafd4eb90_0, &PV<v000001ebafd4f810_0, 3, 1>, &PV<v000001ebafd4f810_0, 2, 1>, &PV<v000001ebafd4f810_0, 1, 1>, &PV<v000001ebafd4f810_0, 0, 1> {0 0 0};
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001ebafd4f4f0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 23 "$display", "%0h | %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001ebafd4e910_0, v000001ebafd4f450_0, v000001ebafd4eb90_0, &PV<v000001ebafd4f810_0, 3, 1>, &PV<v000001ebafd4f810_0, 2, 1>, &PV<v000001ebafd4f810_0, 1, 1>, &PV<v000001ebafd4f810_0, 0, 1> {0 0 0};
    %pushi/vec4 24, 0, 5;
    %store/vec4 v000001ebafd4f4f0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 27 "$display", "!(%0h | %0h) = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001ebafd4e910_0, v000001ebafd4f450_0, v000001ebafd4eb90_0, &PV<v000001ebafd4f810_0, 3, 1>, &PV<v000001ebafd4f810_0, 2, 1>, &PV<v000001ebafd4f810_0, 1, 1>, &PV<v000001ebafd4f810_0, 0, 1> {0 0 0};
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001ebafd4f4f0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 31 "$display", "%0h + %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001ebafd4e910_0, v000001ebafd4f450_0, v000001ebafd4eb90_0, &PV<v000001ebafd4f810_0, 3, 1>, &PV<v000001ebafd4f810_0, 2, 1>, &PV<v000001ebafd4f810_0, 1, 1>, &PV<v000001ebafd4f810_0, 0, 1> {0 0 0};
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v000001ebafd4e910_0, 0, 32;
    %pushi/vec4 291, 0, 32;
    %store/vec4 v000001ebafd4f450_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ebafd4eff0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 37 "$display", "%0h + %0h + 1 = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001ebafd4e910_0, v000001ebafd4f450_0, v000001ebafd4eb90_0, &PV<v000001ebafd4f810_0, 3, 1>, &PV<v000001ebafd4f810_0, 2, 1>, &PV<v000001ebafd4f810_0, 1, 1>, &PV<v000001ebafd4f810_0, 0, 1> {0 0 0};
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001ebafd4f4f0_0, 0, 5;
    %delay 20, 0;
    %vpi_call 2 41 "$display", "%0h - %0h = %0h; V=%0b, N=%0b, Z=%0b, C=%0b", v000001ebafd4e910_0, v000001ebafd4f450_0, v000001ebafd4eb90_0, &PV<v000001ebafd4f810_0, 3, 1>, &PV<v000001ebafd4f810_0, 2, 1>, &PV<v000001ebafd4f810_0, 1, 1>, &PV<v000001ebafd4f810_0, 0, 1> {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001ebafcf0dc0;
T_2 ;
    %wait E_000001ebafcfa140;
    %load/vec4 v000001ebafd50000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001ebafd4fa60_0;
    %load/vec4 v000001ebafd4fd80_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ebafd50500, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "MIPSComponents_ALU_tb.v";
    "./MIPSComponents.v";
