
---------- Begin Simulation Statistics ----------
host_inst_rate                                 306155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 392652                       # Number of bytes of host memory used
host_seconds                                    65.33                       # Real time elapsed on the host
host_tick_rate                              928867557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.060680                       # Number of seconds simulated
sim_ticks                                 60679940500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7242337                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 68159.314412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 68056.944332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6149203                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    74507264000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.150937                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1093134                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            499325                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  40412758000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.081991                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593808                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69936.425352                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66916.035901                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                841076                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   28239139638                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.324360                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              403783                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           155379                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16622210982                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 51959.447562                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.585275                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           92014                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4780996608                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8487196                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 68638.677788                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 67720.442100                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6990279                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency    102746403638                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.176374                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1496917                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             654704                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  57034968982                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099233                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997649                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.592472                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8487196                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 68638.677788                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 67720.442100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6990279                       # number of overall hits
system.cpu.dcache.overall_miss_latency   102746403638                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.176374                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1496917                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            654704                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  57034968982                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099233                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592796                       # number of replacements
system.cpu.dcache.sampled_refs                 593820                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.592472                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7473388                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501368260000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13258727                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 67202.962963                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 65039.808917                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13258052                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       45362000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  675                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     40845000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000047                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 50083.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               21044.526984                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       300500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13258727                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 67202.962963                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 65039.808917                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13258052                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        45362000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   675                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     40845000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000047                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.710195                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            363.620074                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13258727                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 67202.962963                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 65039.808917                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13258052                       # number of overall hits
system.cpu.icache.overall_miss_latency       45362000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  675                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     40845000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000047                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                363.620074                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13258052                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           558565040000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 53443.542464                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     10727455061                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                200725                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594439                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       70713.125279                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  55758.632766                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          37628                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            39373846000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.936700                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       556811                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     12834                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       30331246500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.915105                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  543974                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    65887.926077                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 50243.163547                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16366099622                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12480050123                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.727214                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594450                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        70713.112090                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   55758.610991                       # average overall mshr miss latency
system.l2.demand_hits                           37628                       # number of demand (read+write) hits
system.l2.demand_miss_latency             39374616500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.936701                       # miss rate for demand accesses
system.l2.demand_misses                        556822                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      12834                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        30331848000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.915106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   543985                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.554817                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.122842                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   9090.114862                       # Average occupied blocks per context
system.l2.occ_blocks::1                   2012.646492                       # Average occupied blocks per context
system.l2.overall_accesses                     594450                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       70713.112090                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  55134.620270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          37628                       # number of overall hits
system.l2.overall_miss_latency            39374616500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.936701                       # miss rate for overall accesses
system.l2.overall_misses                       556822                       # number of overall misses
system.l2.overall_mshr_hits                     12834                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       41059303061                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.252771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  744710                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.923592                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        185388                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        52068                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       277086                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           200725                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        24293                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         580376                       # number of replacements
system.l2.sampled_refs                         596760                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11102.761355                       # Cycle average of tags in use
system.l2.total_refs                           433972                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   559738045000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 96759169                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         114695                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       162293                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        15364                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       203330                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         216395                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS             10                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       737311                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     20212917                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.496702                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.717613                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     18204221     90.06%     90.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       244122      1.21%     91.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       253348      1.25%     92.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       258297      1.28%     93.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       206706      1.02%     94.82% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       130829      0.65%     95.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       111951      0.55%     96.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        66132      0.33%     96.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       737311      3.65%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     20212917                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        15361                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9450895                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.460070                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.460070                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      9436166                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        13048                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     32114097                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6360515                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4351560                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1562259                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        64675                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6883071                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6851228                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31843                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6223005                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6191185                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31820                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        660066                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            660043                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            216395                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3238596                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7695643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       382415                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             32430292                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        876664                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.008796                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3238596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       114705                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.318266                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     21775176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.489324                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.032390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       17318143     79.53%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          58188      0.27%     79.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         136503      0.63%     80.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3         111816      0.51%     80.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         159277      0.73%     81.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         106762      0.49%     82.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         171338      0.79%     82.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         140488      0.65%     83.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3572661     16.41%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     21775176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2825535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159258                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43442                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.570319                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6997340                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           660066                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6397581                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11404460                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.842052                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5387099                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.463583                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11438322                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        20022                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5864631                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7736755                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2604300                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       972318                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19563936                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6337274                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1914867                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14030261                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        57830                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2742                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1562259                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       136497                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2581878                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1992                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1235                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4138783                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       417314                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1235                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8444                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        11578                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.406493                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.406493                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       876617      5.50%      5.50% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8173      0.05%      5.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4469959     28.03%     33.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.58% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3178533     19.93%     53.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.52% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6702380     42.03%     95.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       709468      4.45%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15945130                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       147662                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009261                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           10      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2595      1.76%      1.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.76% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        60454     40.94%     42.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     42.70% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        82335     55.76%     98.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2268      1.54%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     21775176                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.732262                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.367391                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     14809267     68.01%     68.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2696597     12.38%     80.39% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1919667      8.82%     89.21% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1212741      5.57%     94.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       523408      2.40%     97.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       268942      1.24%     98.42% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       153898      0.71%     99.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       116002      0.53%     99.66% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        74654      0.34%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     21775176                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.648157                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19520494                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15945130                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9519776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1791793                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      9129155                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3238613                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3238596                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              17                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       361404                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       100786                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7736755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       972318                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               24600711                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      8228798                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       137107                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6988488                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1125493                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        31005                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     44227180                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     28200066                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     26502710                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3773820                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1562259                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1221810                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     17309236                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3277618                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 59848                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
