From 29118f371bcdb5f367951c9ffba845f09bb1f0f4 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?=E9=82=B1=E5=BB=BA=E6=96=8C?= <qjb@rock-chips.com>
Date: Tue, 5 Mar 2013 10:15:03 +0800
Subject: [PATCH] rk610 codec : disable rk610 pll and 0AH clkgate,reduce power
 consumption

---
 sound/soc/codecs/rk610_codec.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/sound/soc/codecs/rk610_codec.c b/sound/soc/codecs/rk610_codec.c
index b2139ced16ef..ef3993082b2a 100755
--- a/sound/soc/codecs/rk610_codec.c
+++ b/sound/soc/codecs/rk610_codec.c
@@ -366,6 +366,7 @@ static int rk610_codec_set_bias_level(struct snd_soc_codec *codec,
 #endif
 		printk("rk610 standby\n");
 		spk_ctrl_fun(GPIO_LOW);
+		 rk610_codec_write(codec,ACCELCODEC_R0A, ASC_CLK_DISABLE);
 		rk610_codec_write(codec, ACCELCODEC_R1D, 0xFE);
 		rk610_codec_write(codec, ACCELCODEC_R1E, 0xFF);
 		rk610_codec_write(codec, ACCELCODEC_R1F, 0xFF);
@@ -397,7 +398,7 @@ static int rk610_codec_set_dai_sysclk(struct snd_soc_dai *codec_dai,
 
 	DBG("Enter::%s----%d\n",__FUNCTION__,__LINE__);
 
-#ifdef RK610_CTL_PLL
+#if RK610_CTL_PLL
 	if(rk610_codec_pll_set(freq))
 		return -EINVAL;
 #endif
-- 
2.35.3

