--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

f:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml top_cpu.twx top_cpu.ncd -o top_cpu.twr top_cpu.pcf -ucf
top_cpu.ucf

Design file:              top_cpu.ncd
Physical constraint file: top_cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
ram2_addr<0> |   11.394(F)|clk_BUFGP         |   0.000|
ram2_addr<1> |   11.404(F)|clk_BUFGP         |   0.000|
ram2_addr<2> |   12.697(F)|clk_BUFGP         |   0.000|
ram2_addr<3> |   11.143(F)|clk_BUFGP         |   0.000|
ram2_addr<4> |   12.160(F)|clk_BUFGP         |   0.000|
ram2_addr<5> |   12.196(F)|clk_BUFGP         |   0.000|
ram2_addr<6> |   10.640(F)|clk_BUFGP         |   0.000|
ram2_addr<7> |   10.631(F)|clk_BUFGP         |   0.000|
ram2_addr<8> |   10.650(F)|clk_BUFGP         |   0.000|
ram2_addr<9> |   10.901(F)|clk_BUFGP         |   0.000|
ram2_addr<10>|   10.626(F)|clk_BUFGP         |   0.000|
ram2_addr<11>|   10.904(F)|clk_BUFGP         |   0.000|
ram2_addr<12>|   11.475(F)|clk_BUFGP         |   0.000|
ram2_addr<13>|    9.558(F)|clk_BUFGP         |   0.000|
ram2_addr<14>|    9.831(F)|clk_BUFGP         |   0.000|
ram2_addr<15>|    9.883(F)|clk_BUFGP         |   0.000|
ram2_addr<16>|   11.196(F)|clk_BUFGP         |   0.000|
ram2_addr<17>|   11.475(F)|clk_BUFGP         |   0.000|
ram2_oe      |    9.784(F)|clk_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.942|         |    1.911|    1.561|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
rst            |led<0>         |   10.926|
rst            |led<1>         |   10.724|
rst            |led<2>         |   11.182|
rst            |led<3>         |   10.999|
rst            |led<4>         |   10.926|
rst            |led<5>         |   10.718|
rst            |led<6>         |   11.200|
rst            |led<7>         |   10.713|
rst            |led<8>         |   11.497|
rst            |led<9>         |   11.480|
rst            |led<10>        |   11.501|
rst            |led<11>        |   11.789|
rst            |led<12>        |   11.778|
rst            |led<13>        |   11.786|
rst            |led<14>        |   13.180|
rst            |led<15>        |   12.075|
---------------+---------------+---------+


Analysis completed Fri Dec 05 22:33:56 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



