Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 12 14:34:30 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_DB_RUN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.856        0.000                      0                  150        0.202        0.000                      0                  150        4.500        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.856        0.000                      0                  150        0.202        0.000                      0                  150        4.500        0.000                       0                   109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.202ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 U_Btn_DB_CLEAR/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.163ns  (logic 1.145ns (27.503%)  route 3.018ns (72.497%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.087    U_Btn_DB_CLEAR/CLK
    SLICE_X54Y14         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Btn_DB_CLEAR/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.439    U_Btn_DB_CLEAR/counter_reg_n_0_[12]
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.295     6.734 r  U_Btn_DB_CLEAR/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.472     7.206    U_Btn_DB_CLEAR/counter[16]_i_5__0_n_0
    SLICE_X54Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.330 r  U_Btn_DB_CLEAR/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.433     7.763    U_Btn_DB_CLEAR/counter[16]_i_4__0_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Btn_DB_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.240     9.126    U_Btn_DB_CLEAR/r_1kHz
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.250 r  U_Btn_DB_CLEAR/counter[14]_i_1__0/O
                         net (fo=1, routed)           0.000     9.250    U_Btn_DB_CLEAR/counter[14]
    SLICE_X54Y15         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.446    14.787    U_Btn_DB_CLEAR/CLK
    SLICE_X54Y15         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[14]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.081    15.107    U_Btn_DB_CLEAR/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -9.250    
  -------------------------------------------------------------------
                         slack                                  5.856    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 U_Btn_DB_CLEAR/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.189ns  (logic 1.171ns (27.953%)  route 3.018ns (72.047%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.087    U_Btn_DB_CLEAR/CLK
    SLICE_X54Y14         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Btn_DB_CLEAR/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.439    U_Btn_DB_CLEAR/counter_reg_n_0_[12]
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.295     6.734 r  U_Btn_DB_CLEAR/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.472     7.206    U_Btn_DB_CLEAR/counter[16]_i_5__0_n_0
    SLICE_X54Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.330 r  U_Btn_DB_CLEAR/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.433     7.763    U_Btn_DB_CLEAR/counter[16]_i_4__0_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Btn_DB_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.240     9.126    U_Btn_DB_CLEAR/r_1kHz
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.150     9.276 r  U_Btn_DB_CLEAR/counter[16]_i_1__0/O
                         net (fo=1, routed)           0.000     9.276    U_Btn_DB_CLEAR/counter[16]
    SLICE_X54Y15         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.446    14.787    U_Btn_DB_CLEAR/CLK
    SLICE_X54Y15         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[16]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.118    15.144    U_Btn_DB_CLEAR/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             6.039ns  (required time - arrival time)
  Source:                 U_Btn_DB_CLEAR/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.145ns (28.793%)  route 2.832ns (71.207%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.087    U_Btn_DB_CLEAR/CLK
    SLICE_X54Y14         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Btn_DB_CLEAR/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.439    U_Btn_DB_CLEAR/counter_reg_n_0_[12]
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.295     6.734 r  U_Btn_DB_CLEAR/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.472     7.206    U_Btn_DB_CLEAR/counter[16]_i_5__0_n_0
    SLICE_X54Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.330 r  U_Btn_DB_CLEAR/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.433     7.763    U_Btn_DB_CLEAR/counter[16]_i_4__0_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Btn_DB_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.053     8.940    U_Btn_DB_CLEAR/r_1kHz
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.124     9.064 r  U_Btn_DB_CLEAR/counter[13]_i_1__0/O
                         net (fo=1, routed)           0.000     9.064    U_Btn_DB_CLEAR/counter[13]
    SLICE_X54Y15         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.446    14.787    U_Btn_DB_CLEAR/CLK
    SLICE_X54Y15         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[13]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.077    15.103    U_Btn_DB_CLEAR/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                          -9.064    
  -------------------------------------------------------------------
                         slack                                  6.039    

Slack (MET) :             6.054ns  (required time - arrival time)
  Source:                 U_Btn_DB_CLEAR/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_DB_CLEAR/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.171ns (29.255%)  route 2.832ns (70.745%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.566     5.087    U_Btn_DB_CLEAR/CLK
    SLICE_X54Y14         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y14         FDCE (Prop_fdce_C_Q)         0.478     5.565 r  U_Btn_DB_CLEAR/counter_reg[12]/Q
                         net (fo=2, routed)           0.874     6.439    U_Btn_DB_CLEAR/counter_reg_n_0_[12]
    SLICE_X54Y14         LUT4 (Prop_lut4_I0_O)        0.295     6.734 r  U_Btn_DB_CLEAR/counter[16]_i_5__0/O
                         net (fo=1, routed)           0.472     7.206    U_Btn_DB_CLEAR/counter[16]_i_5__0_n_0
    SLICE_X54Y13         LUT5 (Prop_lut5_I4_O)        0.124     7.330 r  U_Btn_DB_CLEAR/counter[16]_i_4__0/O
                         net (fo=1, routed)           0.433     7.763    U_Btn_DB_CLEAR/counter[16]_i_4__0_n_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I5_O)        0.124     7.887 f  U_Btn_DB_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          1.053     8.940    U_Btn_DB_CLEAR/r_1kHz
    SLICE_X54Y15         LUT2 (Prop_lut2_I0_O)        0.150     9.090 r  U_Btn_DB_CLEAR/counter[15]_i_1__0/O
                         net (fo=1, routed)           0.000     9.090    U_Btn_DB_CLEAR/counter[15]
    SLICE_X54Y15         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.446    14.787    U_Btn_DB_CLEAR/CLK
    SLICE_X54Y15         FDCE                                         r  U_Btn_DB_CLEAR/counter_reg[15]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X54Y15         FDCE (Setup_fdce_C_D)        0.118    15.144    U_Btn_DB_CLEAR/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  6.054    

Slack (MET) :             6.236ns  (required time - arrival time)
  Source:                 U_StopWatch_DP/U_Clk_Div/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Clk_Div/count_reg_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.775ns  (logic 2.021ns (53.532%)  route 1.754ns (46.469%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.144    U_StopWatch_DP/U_Clk_Div/CLK
    SLICE_X59Y21         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[2]/Q
                         net (fo=3, routed)           0.776     6.376    U_StopWatch_DP/U_Clk_Div/count_reg_reg_n_0_[2]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.050    U_StopWatch_DP/U_Clk_Div/count_next0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.164    U_StopWatch_DP/U_Clk_Div/count_next0_carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.278    U_StopWatch_DP/U_Clk_Div/count_next0_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.392 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.401    U_StopWatch_DP/U_Clk_Div/count_next0_carry__2_n_0
    SLICE_X58Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.623 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry__3/O[0]
                         net (fo=1, routed)           0.970     8.593    U_StopWatch_DP/U_Clk_Div/count_next0_carry__3_n_7
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.327     8.920 r  U_StopWatch_DP/U_Clk_Div/count_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     8.920    U_StopWatch_DP/U_Clk_Div/count_reg[17]_i_1_n_0
    SLICE_X59Y24         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.501    14.842    U_StopWatch_DP/U_Clk_Div/CLK
    SLICE_X59Y24         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[17]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.075    15.156    U_StopWatch_DP/U_Clk_Div/count_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -8.920    
  -------------------------------------------------------------------
                         slack                                  6.236    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 U_StopWatch_DP/U_Clk_Div/count_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Clk_Div/clk_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.756ns  (logic 1.090ns (29.023%)  route 2.666ns (70.977%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.617     5.138    U_StopWatch_DP/U_Clk_Div/CLK
    SLICE_X59Y25         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDCE (Prop_fdce_C_Q)         0.419     5.557 r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[19]/Q
                         net (fo=2, routed)           0.844     6.402    U_StopWatch_DP/U_Clk_Div/count_reg_reg_n_0_[19]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.299     6.701 f  U_StopWatch_DP/U_Clk_Div/count_reg[19]_i_6/O
                         net (fo=2, routed)           0.837     7.538    U_StopWatch_DP/U_Clk_Div/count_reg[19]_i_6_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.662 f  U_StopWatch_DP/U_Clk_Div/clk_reg_i_3/O
                         net (fo=1, routed)           0.397     8.060    U_StopWatch_DP/U_Clk_Div/clk_reg_i_3_n_0
    SLICE_X59Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.184 r  U_StopWatch_DP/U_Clk_Div/clk_reg_i_2/O
                         net (fo=1, routed)           0.586     8.770    U_StopWatch_DP/U_Clk_Div/clk_reg_i_2_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.894 r  U_StopWatch_DP/U_Clk_Div/clk_reg_i_1/O
                         net (fo=1, routed)           0.000     8.894    U_StopWatch_DP/U_Clk_Div/clk_reg_i_1_n_0
    SLICE_X60Y22         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/clk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.504    14.845    U_StopWatch_DP/U_Clk_Div/CLK
    SLICE_X60Y22         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/clk_reg_reg/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.077    15.147    U_StopWatch_DP/U_Clk_Div/clk_reg_reg
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -8.894    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.262ns  (required time - arrival time)
  Source:                 U_StopWatch_DP/U_Clk_Div/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Clk_Div/count_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.706ns  (logic 1.899ns (51.247%)  route 1.807ns (48.753%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.623     5.144    U_StopWatch_DP/U_Clk_Div/CLK
    SLICE_X59Y21         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDCE (Prop_fdce_C_Q)         0.456     5.600 r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[2]/Q
                         net (fo=3, routed)           0.776     6.376    U_StopWatch_DP/U_Clk_Div/count_reg_reg_n_0_[2]
    SLICE_X58Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.050 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.050    U_StopWatch_DP/U_Clk_Div/count_next0_carry_n_0
    SLICE_X58Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.164 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.164    U_StopWatch_DP/U_Clk_Div/count_next0_carry__0_n_0
    SLICE_X58Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.278 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.278    U_StopWatch_DP/U_Clk_Div/count_next0_carry__1_n_0
    SLICE_X58Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.517 r  U_StopWatch_DP/U_Clk_Div/count_next0_carry__2/O[2]
                         net (fo=1, routed)           1.031     8.548    U_StopWatch_DP/U_Clk_Div/count_next0_carry__2_n_5
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.302     8.850 r  U_StopWatch_DP/U_Clk_Div/count_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     8.850    U_StopWatch_DP/U_Clk_Div/count_reg[15]_i_1_n_0
    SLICE_X59Y24         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.501    14.842    U_StopWatch_DP/U_Clk_Div/CLK
    SLICE_X59Y24         FDCE                                         r  U_StopWatch_DP/U_Clk_Div/count_reg_reg[15]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.031    15.112    U_StopWatch_DP/U_Clk_Div/count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                  6.262    

Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.724ns  (logic 0.952ns (25.561%)  route 2.772ns (74.439%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           1.000     6.607    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.403     7.134    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.263     7.521    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.645 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.107     8.752    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X65Y16         LUT2 (Prop_lut2_I0_O)        0.124     8.876 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     8.876    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[6]
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.512    14.853    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[6]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.031    15.147    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 0.982ns (26.156%)  route 2.772ns (73.844%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           1.000     6.607    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.403     7.134    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.263     7.521    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.645 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.107     8.752    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X65Y16         LUT2 (Prop_lut2_I0_O)        0.154     8.906 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.906    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[9]
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.512    14.853    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X65Y16         FDCE (Setup_fdce_C_D)        0.075    15.191    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.285    

Slack (MET) :             6.291ns  (required time - arrival time)
  Source:                 U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.679ns  (logic 0.952ns (25.875%)  route 2.727ns (74.125%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.630     5.151    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y16         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDCE (Prop_fdce_C_Q)         0.456     5.607 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[10]/Q
                         net (fo=2, routed)           1.000     6.607    U_Fnd_Ctrl/U_Clk_Divider/r_counter[10]
    SLICE_X65Y16         LUT4 (Prop_lut4_I1_O)        0.124     6.731 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5/O
                         net (fo=1, routed)           0.403     7.134    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_5_n_0
    SLICE_X65Y15         LUT5 (Prop_lut5_I4_O)        0.124     7.258 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4/O
                         net (fo=1, routed)           0.263     7.521    U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_4_n_0
    SLICE_X65Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.645 f  U_Fnd_Ctrl/U_Clk_Divider/r_counter[17]_i_2/O
                         net (fo=18, routed)          1.061     8.707    U_Fnd_Ctrl/U_Clk_Divider/r_clk
    SLICE_X65Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.831 r  U_Fnd_Ctrl/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.831    U_Fnd_Ctrl/U_Clk_Divider/r_counter_0[15]
    SLICE_X65Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         1.511    14.852    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[17]_0
    SLICE_X65Y17         FDCE                                         r  U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y17         FDCE (Setup_fdce_C_D)        0.031    15.122    U_Fnd_Ctrl/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  6.291    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.191%)  route 0.170ns (47.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.469    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X62Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/Q
                         net (fo=9, routed)           0.170     1.781    U_StopWatch_DP/U_Time_Min/minute[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.045     1.826 r  U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__0/O
                         net (fo=1, routed)           0.000     1.826    U_StopWatch_DP/U_Time_Min/count_reg[5]_i_2__0_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.121     1.623    U_StopWatch_DP/U_Time_Min/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.900%)  route 0.172ns (48.100%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.586     1.469    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X62Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y20         FDCE (Prop_fdce_C_Q)         0.141     1.610 r  U_StopWatch_DP/U_Time_Min/count_reg_reg[3]/Q
                         net (fo=9, routed)           0.172     1.783    U_StopWatch_DP/U_Time_Min/minute[3]
    SLICE_X60Y20         LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  U_StopWatch_DP/U_Time_Min/count_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.828    U_StopWatch_DP/U_Time_Min/count_reg[4]_i_1__3_n_0
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Min/CLK
    SLICE_X60Y20         FDCE                                         r  U_StopWatch_DP/U_Time_Min/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X60Y20         FDCE (Hold_fdce_C_D)         0.120     1.622    U_StopWatch_DP/U_Time_Min/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.573%)  route 0.164ns (46.427%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.470    U_Stopwatch_CU/CLK
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=35, routed)          0.164     1.775    U_StopWatch_DP/U_Time_Hour/clear
    SLICE_X60Y19         LUT4 (Prop_lut4_I0_O)        0.048     1.823 r  U_StopWatch_DP/U_Time_Hour/count_reg[2]_i_1__3/O
                         net (fo=1, routed)           0.000     1.823    U_StopWatch_DP/U_Time_Hour/count_reg[2]_i_1__3_n_0
    SLICE_X60Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     1.981    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X60Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.131     1.614    U_StopWatch_DP/U_Time_Hour/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.175%)  route 0.164ns (46.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.470    U_Stopwatch_CU/CLK
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_Stopwatch_CU/FSM_onehot_state_reg[2]/Q
                         net (fo=35, routed)          0.164     1.775    U_StopWatch_DP/U_Time_Hour/clear
    SLICE_X60Y19         LUT3 (Prop_lut3_I2_O)        0.045     1.820 r  U_StopWatch_DP/U_Time_Hour/count_reg[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.820    U_StopWatch_DP/U_Time_Hour/count_next[1]
    SLICE_X60Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.854     1.981    U_StopWatch_DP/U_Time_Hour/CLK
    SLICE_X60Y19         FDCE                                         r  U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/C
                         clock pessimism             -0.498     1.483    
    SLICE_X60Y19         FDCE (Hold_fdce_C_D)         0.120     1.603    U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.409%)  route 0.082ns (26.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.470    U_Btn_DB_CLEAR/CLK
    SLICE_X59Y18         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.082     1.680    U_Stopwatch_CU/edge_detect
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.099     1.779 r  U_Stopwatch_CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.779    U_Stopwatch_CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X59Y18         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     1.982    U_Stopwatch_CU/CLK
    SLICE_X59Y18         FDPE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDPE (Hold_fdpe_C_D)         0.092     1.562    U_Stopwatch_CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_Btn_DB_CLEAR/edge_detect_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.172%)  route 0.083ns (26.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.587     1.470    U_Btn_DB_CLEAR/CLK
    SLICE_X59Y18         FDCE                                         r  U_Btn_DB_CLEAR/edge_detect_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.128     1.598 r  U_Btn_DB_CLEAR/edge_detect_reg/Q
                         net (fo=3, routed)           0.083     1.681    U_Stopwatch_CU/edge_detect
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.099     1.780 r  U_Stopwatch_CU/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_Stopwatch_CU/FSM_onehot_state[2]_i_1_n_0
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.855     1.982    U_Stopwatch_CU/CLK
    SLICE_X59Y18         FDCE                                         r  U_Stopwatch_CU/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X59Y18         FDCE (Hold_fdce_C_D)         0.091     1.561    U_Stopwatch_CU/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.630%)  route 0.170ns (47.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.584     1.467    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X61Y21         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[0]/Q
                         net (fo=8, routed)           0.170     1.778    U_StopWatch_DP/U_Time_mSec/Q[0]
    SLICE_X61Y22         LUT3 (Prop_lut3_I0_O)        0.048     1.826 r  U_StopWatch_DP/U_Time_mSec/count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.826    U_StopWatch_DP/U_Time_mSec/count_reg[1]_i_1__0_n_0
    SLICE_X61Y22         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.851     1.978    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X61Y22         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X61Y22         FDCE (Hold_fdce_C_D)         0.105     1.585    U_StopWatch_DP/U_Time_mSec/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.769%)  route 0.148ns (44.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.464    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X61Y24         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/Q
                         net (fo=14, routed)          0.148     1.753    U_StopWatch_DP/U_Time_mSec/count_reg[4]
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  U_StopWatch_DP/U_Time_mSec/count_reg[4]_i_1__2/O
                         net (fo=1, routed)           0.000     1.798    U_StopWatch_DP/U_Time_mSec/count_reg[4]_i_1__2_n_0
    SLICE_X61Y24         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.848     1.975    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X61Y24         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDCE (Hold_fdce_C_D)         0.091     1.555    U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.358%)  route 0.183ns (49.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.581     1.464    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X61Y24         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[4]/Q
                         net (fo=14, routed)          0.183     1.788    U_StopWatch_DP/U_Time_mSec/count_reg[4]
    SLICE_X62Y24         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  U_StopWatch_DP/U_Time_mSec/count_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.833    U_StopWatch_DP/U_Time_mSec/count_reg[2]_i_1__0_n_0
    SLICE_X62Y24         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.850     1.977    U_StopWatch_DP/U_Time_mSec/CLK
    SLICE_X62Y24         FDCE                                         r  U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X62Y24         FDCE (Hold_fdce_C_D)         0.091     1.590    U_StopWatch_DP/U_Time_mSec/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.795%)  route 0.166ns (47.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.585     1.468    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X63Y22         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_StopWatch_DP/U_Time_Sec/count_reg_reg[4]/Q
                         net (fo=9, routed)           0.166     1.775    U_StopWatch_DP/U_Time_Sec/sec[4]
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.045     1.820 r  U_StopWatch_DP/U_Time_Sec/count_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    U_StopWatch_DP/U_Time_Sec/count_reg[3]_i_1__0_n_0
    SLICE_X63Y22         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=108, routed)         0.853     1.980    U_StopWatch_DP/U_Time_Sec/CLK
    SLICE_X63Y22         FDCE                                         r  U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDCE (Hold_fdce_C_D)         0.092     1.560    U_StopWatch_DP/U_Time_Sec/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y13   U_Btn_DB_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Btn_DB_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Btn_DB_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Btn_DB_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_Btn_DB_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y15   U_Btn_DB_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y13   U_Btn_DB_CLEAR/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Btn_DB_CLEAR/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y18   U_Btn_DB_CLEAR/edge_detect_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_DB_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_DB_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_DB_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Btn_DB_CLEAR/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y15   U_Btn_DB_CLEAR/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   U_Btn_DB_CLEAR/counter_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Btn_DB_CLEAR/counter_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   U_Btn_DB_CLEAR/r_1kHz_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_StopWatch_DP/U_Time_Hour/count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   U_StopWatch_DP/U_Time_Hour/count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   U_Btn_DB_RUN/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   U_Btn_DB_RUN/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   U_Btn_DB_RUN/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   U_Btn_DB_RUN/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   U_Btn_DB_RUN/counter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y17   U_Btn_DB_RUN/counter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_Btn_DB_RUN/counter_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_Btn_DB_RUN/counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_Btn_DB_RUN/counter_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   U_Btn_DB_RUN/counter_reg[6]/C



