; Copyright (C) 2023, Syntacore Ltd.
;
; Licensed under the Apache License, Version 2.0 (the "License");
; you may not use this file except in compliance with the License.
; You may obtain a copy of the License at
;     http://www.apache.org/licenses/LICENSE-2.0
; Unless required by applicable law or agreed to in writing, software
; distributed under the License is distributed on an "AS IS" BASIS,
; WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
; See the License for the specific language governing permissions and
; limitations under the License.

description=Syntacore SCR5 RV32 Core IP with L1+L2 Caches @ Xilinx Virtex UltraScale+ FPGA VCU118 Evaluation Kit
core=scr5
isa=rv32gc
isa.fpu=double
isa.atomic=true
isa.rvc=true
mem=mem
mem.mem=TCM [0xF0000000-0xF001FFFF]
mem.ram.ld=mem.ld
