<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:17:19" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:17:19" LoopName="VITIS_LOOP_17_1" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, bool&amp;, ap_uint&lt;2&gt;, memcell*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="userdma.cpp:20:20" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.else.store.1" BundleName="gmem0" VarName="out_memory" LoopLoc="userdma.cpp:20:20" LoopName="VITIS_LOOP_20_2" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, bool&amp;, ap_uint&lt;2&gt;, memcell*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="userdma.cpp:20:20" msg_id="214-232" msg_severity="INFO" msg_body="Access store is in the conditional branch" resolution="214-232" ID="if.then.store.1" BundleName="gmem0" VarName="out_memory" LoopLoc="userdma.cpp:20:20" LoopName="VITIS_LOOP_20_2" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, bool&amp;, ap_uint&lt;2&gt;, memcell*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:45:13" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.load.0" VarName="_ZZ25streamtoparallelwithburstRN3hls6streamI4dataLi0EEERNS0_IiLi0EEERb7ap_uintILi2EEP7memcellE7out_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, bool&amp;, ap_uint&lt;2&gt;, memcell*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:45:11" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.1" VarName="buf_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, bool&amp;, ap_uint&lt;2&gt;, memcell*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:43:12" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="if.then27.store.0" VarName="_ZZ25streamtoparallelwithburstRN3hls6streamI4dataLi0EEERNS0_IiLi0EEERb7ap_uintILi2EEP7memcellE7out_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, bool&amp;, ap_uint&lt;2&gt;, memcell*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:13:10" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.4" VarName="buf_sts" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, bool&amp;, ap_uint&lt;2&gt;, memcell*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065:18" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.load.8" VarName="kernel_mode" ParentFunc="streamtoparallelwithburst(hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;, bool&amp;, ap_uint&lt;2&gt;, memcell*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:64:9" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.body.load.8" VarName="ref.tmp10" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;2&gt;, ap_uint&lt;2&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:68:11" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.end.store.12" VarName="s2m_err" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;2&gt;, ap_uint&lt;2&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:57:13" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.7" VarName="s2m_err" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;2&gt;, ap_uint&lt;2&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065:18" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.load.11" VarName="kernel_mode" ParentFunc="getinstream(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;2&gt;, ap_uint&lt;2&gt;&amp;, hls::stream&lt;data, 0&gt;&amp;, hls::stream&lt;int, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:106:20" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:106:20" LoopName="VITIS_LOOP_106_1" ParentFunc="paralleltostreamwithburst(memcell*, ap_uint&lt;2&gt;, hls::stream&lt;out_data, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_int_base.h:1065:18" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.load.5" VarName="kernel_mode" ParentFunc="paralleltostreamwithburst(memcell*, ap_uint&lt;2&gt;, hls::stream&lt;out_data, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="userdma.cpp:113:21" msg_id="214-232" msg_severity="INFO" msg_body="Access out_val.data_filed.V is in the conditional branch" resolution="214-232" ID="if.else30.load.1" BundleName="gmem1" VarName="in_memory" LoopLoc="userdma.cpp:113:21" LoopName="VITIS_LOOP_113_2" ParentFunc="paralleltostreamwithburst(memcell*, ap_uint&lt;2&gt;, hls::stream&lt;out_data, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="userdma.cpp:113:21" msg_id="214-232" msg_severity="INFO" msg_body="Access out_val.data_filed.V is in the conditional branch" resolution="214-232" ID="if.then27.load.1" BundleName="gmem1" VarName="in_memory" LoopLoc="userdma.cpp:113:21" LoopName="VITIS_LOOP_113_2" ParentFunc="paralleltostreamwithburst(memcell*, ap_uint&lt;2&gt;, hls::stream&lt;out_data, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzeBoundsPatternMissed" src_info="userdma.cpp:152:23" msg_id="214-252" msg_severity="INFO" msg_body="Could not analyze the loop bounds" resolution="214-252" LoopLoc="userdma.cpp:152:23" LoopName="VITIS_LOOP_152_1" ParentFunc="sendoutstream(hls::stream&lt;out_data, 0&gt;&amp;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:161:13" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.end.store.1" VarName="buf_sts" ParentFunc="sendoutstream(hls::stream&lt;out_data, 0&gt;&amp;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.20" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;out_data, 0&gt;&amp;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.21" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;out_data, 0&gt;&amp;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.22" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;out_data, 0&gt;&amp;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.23" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;out_data, 0&gt;&amp;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.24" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;out_data, 0&gt;&amp;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:303:21" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="do.cond.store.25" VarName="tmp.i" ParentFunc="sendoutstream(hls::stream&lt;out_data, 0&gt;&amp;, bool&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:192:27" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.33" VarName="agg.tmp" ParentFunc="userdma(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;2&gt;, bool*, bool*, memcell*, memcell*, ap_uint&lt;2&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:193:58" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.36" VarName="agg.tmp2" ParentFunc="userdma(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;2&gt;, bool*, bool*, memcell*, memcell*, ap_uint&lt;2&gt;*)"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="NonByteSizeMemoryAccessMissed" src_info="userdma.cpp:194:36" msg_id="214-226" msg_severity="INFO" msg_body="Non byte size access is unsupported" resolution="214-226" ID="entry.store.38" VarName="agg.tmp3" ParentFunc="userdma(hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;hls::axis&lt;ap_uint&lt;32&gt;, 2ul, 0ul, 0ul&gt;, 0&gt;&amp;, ap_uint&lt;2&gt;, bool*, bool*, memcell*, memcell*, ap_uint&lt;2&gt;*)"/>
</VitisHLS:BurstInfo>

