
*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.875 ; gain = 115.410
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'pulse_sync' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-256] done synthesizing module 'pulse_sync' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 361.207 ; gain = 151.742
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.207 ; gain = 151.742
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 663.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulse_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fact_co_processor_wrapper | pulse_sync_3/ps_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    93|
|4     |LUT2   |   162|
|5     |LUT3   |     5|
|6     |LUT4   |   105|
|7     |LUT5   |    13|
|8     |LUT6   |    13|
|9     |SRL16E |     1|
|10    |FDRE   |   179|
|11    |FDSE   |     1|
|12    |IBUF   |    36|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   684|
|2     |  fact_machine_wrapper_1 |fact_machine_wrapper |   605|
|3     |  pulse_sync_1           |pulse_sync           |     3|
|4     |  pulse_sync_2           |pulse_sync_0         |     3|
|5     |  pulse_sync_3           |pulse_sync_1         |     2|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.871 ; gain = 454.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 663.871 ; gain = 112.188
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.871 ; gain = 454.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 663.871 ; gain = 425.242
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 663.871 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 15:25:46 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.730 ; gain = 115.102
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'pulse_sync' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-256] done synthesizing module 'pulse_sync' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.984 ; gain = 152.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.984 ; gain = 152.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 663.746 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulse_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fact_co_processor_wrapper | pulse_sync_3/ps_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    93|
|4     |LUT2   |   162|
|5     |LUT3   |     5|
|6     |LUT4   |   105|
|7     |LUT5   |    13|
|8     |LUT6   |    13|
|9     |SRL16E |     1|
|10    |FDRE   |   179|
|11    |FDSE   |     1|
|12    |IBUF   |    36|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   684|
|2     |  fact_machine_wrapper_1 |fact_machine_wrapper |   605|
|3     |  pulse_sync_1           |pulse_sync           |     3|
|4     |  pulse_sync_2           |pulse_sync_0         |     3|
|5     |  pulse_sync_3           |pulse_sync_1         |     2|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 663.746 ; gain = 454.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 663.746 ; gain = 112.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 663.746 ; gain = 454.117
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 663.746 ; gain = 425.031
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 663.746 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Apr 14 15:30:10 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.359 ; gain = 114.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'pulse_sync' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-256] done synthesizing module 'pulse_sync' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.613 ; gain = 151.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.613 ; gain = 151.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 663.320 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulse_sync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fact_co_processor_wrapper | pulse_sync_3/ps_out_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    93|
|4     |LUT2   |   162|
|5     |LUT3   |     5|
|6     |LUT4   |   105|
|7     |LUT5   |    13|
|8     |LUT6   |    13|
|9     |SRL16E |     1|
|10    |FDRE   |   179|
|11    |FDSE   |     1|
|12    |IBUF   |    36|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   684|
|2     |  fact_machine_wrapper_1 |fact_machine_wrapper |   605|
|3     |  pulse_sync_1           |pulse_sync           |     3|
|4     |  pulse_sync_2           |pulse_sync_0         |     3|
|5     |  pulse_sync_3           |pulse_sync_1         |     2|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 663.320 ; gain = 113.102
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.320 ; gain = 453.145
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 663.320 ; gain = 424.148
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 663.320 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 19:18:37 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13360 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.676 ; gain = 114.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'pulse_sync' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-256] done synthesizing module 'pulse_sync' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.965 ; gain = 151.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.965 ; gain = 151.672
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 663.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pulse_sync 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    93|
|4     |LUT2   |   165|
|5     |LUT3   |     5|
|6     |LUT4   |   105|
|7     |LUT5   |    13|
|8     |LUT6   |    13|
|9     |FDRE   |   184|
|10    |FDSE   |     1|
|11    |IBUF   |    36|
|12    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   691|
|2     |  fact_machine_wrapper_1 |fact_machine_wrapper |   605|
|3     |  pulse_sync_1           |pulse_sync           |     5|
|4     |  pulse_sync_2           |pulse_sync_0         |     5|
|5     |  pulse_sync_3           |pulse_sync_1         |     5|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 453.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 663.836 ; gain = 113.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 453.543
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 663.836 ; gain = 424.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 663.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 19:29:30 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18612 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.910 ; gain = 115.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'pulse_sync' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-256] done synthesizing module 'pulse_sync' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/pulse_sync.sv:15]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 361.242 ; gain = 151.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.242 ; gain = 151.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 663.969 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fact_co_processor_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module pulse_sync 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fact_co_processor_wrapper | done_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+--------------------------+----------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    93|
|4     |LUT2   |   164|
|5     |LUT3   |     5|
|6     |LUT4   |   105|
|7     |LUT5   |    13|
|8     |LUT6   |    13|
|9     |SRL16E |     1|
|10    |FDRE   |   181|
|11    |FDSE   |     1|
|12    |IBUF   |    36|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------+---------------------+------+
|      |Instance                 |Module               |Cells |
+------+-------------------------+---------------------+------+
|1     |top                      |                     |   688|
|2     |  fact_machine_wrapper_1 |fact_machine_wrapper |   605|
|3     |  pulse_sync_1           |pulse_sync           |     5|
|4     |  pulse_sync_2           |pulse_sync_0         |     5|
+------+-------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 663.969 ; gain = 113.023
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.969 ; gain = 454.102
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 663.969 ; gain = 425.051
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 663.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 20:11:57 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14864 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 324.688 ; gain = 114.383
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
WARNING: [Synth 8-689] width (1) of port connection 'n' does not match port width (32) of module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:38]
INFO: [Synth 8-638] synthesizing module 'axi_model_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
INFO: [Synth 8-256] done synthesizing module 'axi_model_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
WARNING: [Synth 8-689] width (1) of port connection 'data' does not match port width (32) of module 'axi_model_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:51]
WARNING: [Synth 8-3848] Net ack_amw1 in module/entity fact_co_processor_wrapper does not have driver. [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
WARNING: [Synth 8-3331] design axi_model_wrapper has unconnected port ack_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.953 ; gain = 151.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.953 ; gain = 151.648
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 663.539 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
Module axi_model_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[31]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[30]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[29]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[28]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[27]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[26]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[25]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[24]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[23]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[22]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[21]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[20]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[19]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[18]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[17]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[16]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[15]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[14]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[13]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[12]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[11]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[10]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[9]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[8]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[7]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[6]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[5]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[4]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[3]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[2]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[1]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    94|
|4     |LUT2   |   193|
|5     |LUT3   |     8|
|6     |LUT4   |    71|
|7     |LUT5   |    12|
|8     |LUT6   |     8|
|9     |FDRE   |   176|
|10    |FDSE   |     1|
|11    |IBUF   |     5|
|12    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   644|
|2     |  amw1   |axi_model_wrapper    |     7|
|3     |  fmw1   |fact_machine_wrapper |   597|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.539 ; gain = 453.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 663.539 ; gain = 113.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.539 ; gain = 453.234
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 663.539 ; gain = 424.289
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 663.539 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 21:04:11 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17072 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 324.277 ; gain = 114.859
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-638] synthesizing module 'axi_model_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
INFO: [Synth 8-256] done synthesizing module 'axi_model_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
WARNING: [Synth 8-3848] Net ack_amw1 in module/entity fact_co_processor_wrapper does not have driver. [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
WARNING: [Synth 8-3331] design axi_model_wrapper has unconnected port ack_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 361.555 ; gain = 152.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 361.555 ; gain = 152.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 664.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
Module axi_model_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    94|
|4     |LUT2   |   164|
|5     |LUT3   |     5|
|6     |LUT4   |   104|
|7     |LUT5   |    13|
|8     |LUT6   |    13|
|9     |FDRE   |   176|
|10    |FDSE   |     1|
|11    |IBUF   |    36|
|12    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   682|
|2     |  amw1   |axi_model_wrapper    |     7|
|3     |  fmw1   |fact_machine_wrapper |   604|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 664.203 ; gain = 454.785
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 664.203 ; gain = 112.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 664.203 ; gain = 454.785
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 664.203 ; gain = 425.641
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 664.203 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 21:07:14 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.828 ; gain = 115.059
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-638] synthesizing module 'axi_model_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
INFO: [Synth 8-256] done synthesizing module 'axi_model_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
WARNING: [Synth 8-3848] Net ack_amw1 in module/entity fact_co_processor_wrapper does not have driver. [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
WARNING: [Synth 8-3331] design axi_model_wrapper has unconnected port ack_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 362.121 ; gain = 152.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 362.121 ; gain = 152.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 663.883 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fact_co_processor_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
Module axi_model_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    94|
|4     |LUT2   |   166|
|5     |LUT3   |     5|
|6     |LUT4   |   104|
|7     |LUT5   |    13|
|8     |LUT6   |    13|
|9     |FDRE   |   184|
|10    |FDSE   |     1|
|11    |IBUF   |    36|
|12    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   692|
|2     |  amw1   |axi_model_wrapper    |     6|
|3     |  fmw1   |fact_machine_wrapper |   605|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 663.883 ; gain = 113.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 663.883 ; gain = 454.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 663.883 ; gain = 425.020
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 663.883 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 21:17:22 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1676 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 324.574 ; gain = 114.246
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-638] synthesizing module 'axi_model_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
INFO: [Synth 8-256] done synthesizing module 'axi_model_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
WARNING: [Synth 8-3848] Net ack_amw1 in module/entity fact_co_processor_wrapper does not have driver. [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
WARNING: [Synth 8-3331] design axi_model_wrapper has unconnected port ack_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 361.832 ; gain = 151.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 361.832 ; gain = 151.504
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 664.512 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'rst_out_reg' into 'temp2_reg' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:59]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fact_co_processor_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
Module axi_model_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (rst_fmw1_reg) is unused and will be removed from module fact_co_processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (amw1/temp2_reg) is unused and will be removed from module fact_co_processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (amw1/reg0_reg[1]) is unused and will be removed from module fact_co_processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (rst_reg_reg[2]) is unused and will be removed from module fact_co_processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (rst_reg_reg[1]) is unused and will be removed from module fact_co_processor_wrapper.
WARNING: [Synth 8-3332] Sequential element (rst_reg_reg[0]) is unused and will be removed from module fact_co_processor_wrapper.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    94|
|4     |LUT2   |   164|
|5     |LUT3   |     6|
|6     |LUT4   |   106|
|7     |LUT5   |    12|
|8     |LUT6   |    13|
|9     |FDRE   |   180|
|10    |IBUF   |    36|
|11    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   687|
|2     |  amw1   |axi_model_wrapper    |     6|
|3     |  fmw1   |fact_machine_wrapper |   605|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.512 ; gain = 454.184
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 664.512 ; gain = 113.066
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.512 ; gain = 454.184
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 664.512 ; gain = 425.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 664.512 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 21:33:43 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16112 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.672 ; gain = 114.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-638] synthesizing module 'axi_model_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
INFO: [Synth 8-256] done synthesizing module 'axi_model_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/axi_model_wrapper.sv:23]
WARNING: [Synth 8-3848] Net ack_amw1 in module/entity fact_co_processor_wrapper does not have driver. [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:31]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (3#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
WARNING: [Synth 8-3331] design axi_model_wrapper has unconnected port ack_in
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 361.969 ; gain = 152.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 361.969 ; gain = 152.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 663.836 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fact_co_processor_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
Module axi_model_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    41|
|3     |LUT1   |    94|
|4     |LUT2   |   166|
|5     |LUT3   |     5|
|6     |LUT4   |   104|
|7     |LUT5   |    13|
|8     |LUT6   |    13|
|9     |FDRE   |   186|
|10    |FDSE   |     1|
|11    |IBUF   |    36|
|12    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   694|
|2     |  amw1   |axi_model_wrapper    |     8|
|3     |  fmw1   |fact_machine_wrapper |   605|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 663.836 ; gain = 454.105
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 663.836 ; gain = 113.156
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 663.836 ; gain = 454.105
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 77 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 663.836 ; gain = 425.031
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 663.836 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 21:38:37 2020...

*** Running vivado
    with args -log fact_co_processor_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fact_co_processor_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fact_co_processor_wrapper.tcl -notrace
Command: synth_design -top fact_co_processor_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5264 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 324.262 ; gain = 114.273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fact_co_processor_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
INFO: [Synth 8-638] synthesizing module 'fact_machine_wrapper' [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:53]
INFO: [Synth 8-256] done synthesizing module 'fact_machine_wrapper' (1#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_machine_wrapper.sv:17]
WARNING: [Synth 8-3848] Net n_fmw1 in module/entity fact_co_processor_wrapper does not have driver. [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:32]
INFO: [Synth 8-256] done synthesizing module 'fact_co_processor_wrapper' (2#1) [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:23]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[31]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[30]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[29]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[28]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[27]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[26]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[25]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[24]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[23]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[22]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[21]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[20]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[19]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[18]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[17]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[16]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[15]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[14]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[13]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[12]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[11]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[10]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[9]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[8]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[7]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[6]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[5]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[4]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[3]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[2]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[1]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[0]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port src_clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.523 ; gain = 151.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[31] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[30] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[29] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[28] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[27] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[26] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[25] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[24] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[23] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[22] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[21] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[20] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[19] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[18] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[17] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[16] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[15] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[14] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[13] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[12] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[11] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[10] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[9] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[8] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[7] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[6] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[5] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[4] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[3] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[2] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[1] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
WARNING: [Synth 8-3295] tying undriven pin fmw1:n[0] to constant 0 [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/sources_1/new/fact_co_processor_wrapper.sv:34]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 361.523 ; gain = 151.535
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
Finished Parsing XDC File [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Downloads/project_10_3/project_10_3.srcs/constrs_1/imports/project_10/zybo.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fact_co_processor_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fact_co_processor_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 664.219 ; gain = 0.008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fact_machine_wrapper'
INFO: [Synth 8-5544] ROM "cnt_1" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sum_reg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                     000000000001 |                             0000
                 n_grt_0 |                     000000000010 |                             0001
                inc_cnt1 |                     000000000100 |                             0010
               cnt_grt_n |                     000000001000 |                             0011
                cnt_eq_1 |                     000000010000 |                             0100
      set_sum_reg_to_1_1 |                     000000100000 |                             0101
   add_sum_reg_cnt_times |                     000001000000 |                             0110
          update_sum_reg |                     000010000000 |                             0111
      set_sum_reg_to_1_2 |                     000100000000 |                             1011
     ld_res_from_sum_reg |                     001000000000 |                             1000
        set_sum_reg_to_0 |                     010000000000 |                             1001
               send_done |                     100000000000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'fact_machine_wrapper'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fact_co_processor_wrapper 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module fact_machine_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  12 Input     32 Bit        Muxes := 5     
	  18 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[31]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[30]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[29]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[28]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[27]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[26]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[25]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[24]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[23]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[22]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[21]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[20]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[19]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[18]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[17]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[16]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[15]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[14]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[13]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[12]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[11]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[10]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[9]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[8]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[7]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[6]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[5]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[4]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[3]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[2]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[1]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port n[0]
WARNING: [Synth 8-3331] design fact_co_processor_wrapper has unconnected port src_clk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |    94|
|4     |LUT2   |   196|
|5     |LUT3   |     4|
|6     |LUT4   |    71|
|7     |LUT5   |    13|
|8     |LUT6   |     7|
|9     |FDRE   |   180|
|10    |FDSE   |     1|
|11    |IBUF   |     3|
|12    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------------+------+
|      |Instance |Module               |Cells |
+------+---------+---------------------+------+
|1     |top      |                     |   644|
|2     |  fmw1   |fact_machine_wrapper |   597|
+------+---------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.219 ; gain = 454.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 664.219 ; gain = 113.117
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 664.219 ; gain = 454.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 99 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 664.219 ; gain = 425.184
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Downloads/project_10_3/project_10_3.runs/synth_1/fact_co_processor_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 664.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 16 21:43:54 2020...
