module top_module(
    input clk,
    input areset,  // async active-high reset to zero
    input load,
    input ena,
    input [3:0] data,
    output reg [3:0] q); 
    integer i;
    always@(posedge clk or posedge areset)begin
        if(areset) q<='0;
        else begin
            if(load) begin
                q<=data;
            end
            else begin
                if(ena) begin
                    for(i=0;i<3;i=i+1)begin
                        q[i]<=q[i+1];
                    end
                    q[3]<=0;
                end
                else q<=q;
            end
        end
    end
endmodule
