*** Send multicast (src: 2 dst: 7,11 vch: 0 len: 9) *** 
*** Send unicast (src: 5 dst: 7 vch: 0 len: 9) *** 
         13 n2 send 18000000000044008 
         13 n5 send 10070000000000014 
         14 n2 send 000000000000b1000 
         14 n5 send 000000000000b1000 
         15 n2 send 000000000000b2000 
         15 n5 send 000000000000b2000 
         16 n2 send 000000000000b3000 
         16 n5 send 000000000000b3000 
         17 n2 send 000000000000b4000 
         17 n5 send 000000000000b4000 
                         17 n2(2 0) go thru 18000000000044008 
                         17 n5(2 0) go thru 10070000000000014 
         18 n2 send 000000000000b5000 
         18 n5 send 000000000000b5000 
                         18 n2(2 0) go thru 000000000000b1000 
                         18 n5(2 0) go thru 000000000000b1000 
         19 n2 send 000000000000b6000 
         19 n5 send 000000000000b6000 
                         19 n2(2 0) go thru 000000000000b2000 
                         19 n5(2 0) go thru 000000000000b2000 
         20 n2 send 000000000000b7000 
         20 n5 send 000000000000b7000 
                         20 n2(2 0) go thru 000000000000b3000 
                         20 n5(2 0) go thru 000000000000b3000 
         21 n2 send 200000000000b8000 
         21 n5 send 200000000000b8000 
                         21 n3(1 0) go thru 18000000000044008 
                         21 n2(2 0) go thru 000000000000b4000 
                         21 n5(2 0) go thru 000000000000b4000 
                         21 n6(2 0) go thru 10070000000000014 
                         22 n3(1 0) go thru 000000000000b1000 
                         22 n2(2 0) go thru 000000000000b5000 
                         22 n5(2 0) go thru 000000000000b5000 
                         22 n6(2 0) go thru 000000000000b1000 
                         23 n3(1 0) go thru 000000000000b2000 
                         23 n2(2 0) go thru 000000000000b6000 
                         23 n5(2 0) go thru 000000000000b6000 
                         23 n6(2 0) go thru 000000000000b2000 
                         24 n3(1 0) go thru 000000000000b3000 
                         24 n2(2 0) go thru 000000000000b7000 
                         24 n5(2 0) go thru 000000000000b7000 
                         24 n6(2 0) go thru 000000000000b3000 
                 25 n7 recv 10070000000000014 
                         25 n3(1 0) go thru 000000000000b4000 
                         25 n7(1 0) go thru 18000000000040008 
                         25 n2(2 0) go thru 200000000000b8000 
                         25 n5(2 0) go thru 200000000000b8000 
                         25 n6(2 0) go thru 000000000000b4000 
                 26 n7 recv 000000000000b1000 
                         26 n3(1 0) go thru 000000000000b5000 
                         26 n7(1 0) go thru 000000000000b1000 
                         26 n6(2 0) go thru 000000000000b5000 
                 27 n7 recv 000000000000b2000 
                         27 n3(1 0) go thru 000000000000b6000 
                         27 n7(1 0) go thru 000000000000b2000 
                         27 n6(2 0) go thru 000000000000b6000 
                 28 n7 recv 000000000000b3000 
                         28 n3(1 0) go thru 000000000000b7000 
                         28 n7(1 0) go thru 000000000000b3000 
                         28 n6(2 0) go thru 000000000000b7000 
                 29 n7 recv 000000000000b4000 
                 29 n11 recv 18000000000000008 
                         29 n3(1 0) go thru 200000000000b8000 
                         29 n7(1 0) go thru 000000000000b4000 
                         29 n6(2 0) go thru 200000000000b8000 
                 30 n7 recv 000000000000b5000 
                 30 n11 recv 000000000000b1000 
                         30 n7(1 0) go thru 000000000000b5000 
                 31 n7 recv 000000000000b6000 
                 31 n11 recv 000000000000b2000 
                         31 n7(1 0) go thru 000000000000b6000 
                 32 n7 recv 000000000000b7000 
                 32 n11 recv 000000000000b3000 
                         32 n7(1 0) go thru 000000000000b7000 
                 33 n7 recv 200000000000b8000 
                 33 n11 recv 000000000000b4000 
                         33 n7(1 0) go thru 200000000000b8000 
                 34 n11 recv 000000000000b5000 
                 35 n11 recv 000000000000b6000 
                 36 n11 recv 000000000000b7000 
                 37 n11 recv 200000000000b8000 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'noc_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 1159.559 ; gain = 0.000
run all


*** statistics (        237) *** 
n0_sent           0 	 n0_recv           0 
n1_sent           0 	 n1_recv           0 
n2_sent           9 	 n2_recv           0 
n3_sent           0 	 n3_recv           0 
n4_sent           0 	 n4_recv           0 
n5_sent           9 	 n5_recv           0 
n6_sent           0 	 n6_recv           0 
n7_sent           0 	 n7_recv           9 
n8_sent           0 	 n8_recv           0 
n9_sent           0 	 n9_recv           0 
n10_sent           0 	 n10_recv           0 
n11_sent           0 	 n11_recv           9 
n12_sent           0 	 n12_recv           0 
n13_sent           0 	 n13_recv           0 
n14_sent           0 	 n14_recv           0 
n15_sent           0 	 n15_recv           0 
n16_sent           0 	 n16_recv           0 
n17_sent           0 	 n17_recv           0 
n18_sent           0 	 n18_recv           0 
n19_sent           0 	 n19_recv           0 
total_sent          18 	 total_recv          18 