solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/always_1/block_1/case_1/stmt_3@593600-593650 
solution 1 alu/always_1/block_1/case_1/stmt_3@593600-593650 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/always_1/block_1/case_1/stmt_3@595300-595350 
solution 1 alu/always_1/block_1/case_1/stmt_3@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/always_1/block_1/case_1/stmt_3@597000-597050 
solution 1 alu/always_1/block_1/case_1/stmt_3@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_a@593600-593650 
solution 1 alu/input_a@593600-593650 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_a@595300-595350 
solution 1 alu/input_a@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_a@597000-597050 
solution 1 alu/input_a@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_alu_func@597000-597050 
solution 1 alu/input_alu_func@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_b@593600-593650 
solution 1 alu/input_b@593600-593650 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_b@595300-595350 
solution 1 alu/input_b@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/input_b@597000-597050 
solution 1 alu/input_b@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/reg_alu_out@593600-593650 
solution 1 alu/reg_alu_out@593600-593650 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/reg_alu_out@595300-595350 
solution 1 alu/reg_alu_out@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_alu:alu/reg_alu_out@597000-597050 
solution 1 alu/reg_alu_out@597000-597050 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@596800-596850 
solution 1 alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@596900-596950 
solution 1 alu_func_reg_clr_cls/always_1/if_1/if_1/stmt_2@596900-596950 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_alu_func_i@596800-596850 
solution 1 alu_func_reg_clr_cls/input_alu_func_i@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_alu_func_i@596900-596950 
solution 1 alu_func_reg_clr_cls/input_alu_func_i@596900-596950 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_clr@596800-596850 
solution 1 alu_func_reg_clr_cls/input_clr@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_clr@596900-596950 
solution 1 alu_func_reg_clr_cls/input_clr@596900-596950 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/input_cls@596800-596850 
solution 1 alu_func_reg_clr_cls/input_cls@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/input_cls@596900-596950 
solution 1 alu_func_reg_clr_cls/input_cls@596900-596950 
solution 1 i_mips_core/decoder_pipe/pipereg/U26:alu_func_reg_clr_cls/reg_alu_func_o@596850-596900 
solution 1 alu_func_reg_clr_cls/reg_alu_func_o@596850-596900 
solution 1 i_mips_core/decoder_pipe/pipereg/U16:alu_func_reg_clr_cls/reg_alu_func_o@596950-597000 
solution 1 alu_func_reg_clr_cls/reg_alu_func_o@596950-597000 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/always_1/block_1/case_1/stmt_1@593600-593650 
solution 1 alu_muxa/always_1/block_1/case_1/stmt_1@593600-593650 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/always_1/block_1/case_1/stmt_1@595300-595350 
solution 1 alu_muxa/always_1/block_1/case_1/stmt_1@595300-595350 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/always_1/block_1/case_1/stmt_1@597000-597050 
solution 1 alu_muxa/always_1/block_1/case_1/stmt_1@597000-597050 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_rs@593600-593650 
solution 1 alu_muxa/input_rs@593600-593650 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_rs@595300-595350 
solution 1 alu_muxa/input_rs@595300-595350 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/input_rs@597000-597050 
solution 1 alu_muxa/input_rs@597000-597050 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/reg_a_o@593600-593650 
solution 1 alu_muxa/reg_a_o@593600-593650 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/reg_a_o@595300-595350 
solution 1 alu_muxa/reg_a_o@595300-595350 
solution 1 i_mips_core/iexec_stage/i_alu_muxa:alu_muxa/reg_a_o@597000-597050 
solution 1 alu_muxa/reg_a_o@597000-597050 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/always_1/case_1/stmt_1@593600-593650 
solution 1 alu_muxb/always_1/case_1/stmt_1@593600-593650 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/always_1/case_1/stmt_1@595300-595350 
solution 1 alu_muxb/always_1/case_1/stmt_1@595300-595350 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/always_1/case_1/stmt_1@597000-597050 
solution 1 alu_muxb/always_1/case_1/stmt_1@597000-597050 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ext@593600-593650 
solution 1 alu_muxb/input_ext@593600-593650 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ext@595300-595350 
solution 1 alu_muxb/input_ext@595300-595350 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/input_ext@597000-597050 
solution 1 alu_muxb/input_ext@597000-597050 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/reg_b_o@593600-593650 
solution 1 alu_muxb/reg_b_o@593600-593650 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/reg_b_o@595300-595350 
solution 1 alu_muxb/reg_b_o@595300-595350 
solution 1 i_mips_core/iexec_stage/i_alu_muxb:alu_muxb/reg_b_o@597000-597050 
solution 1 alu_muxb/reg_b_o@597000-597050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@593500-593550 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@593500-593550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@593600-593650 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@593600-593650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@593700-593750 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@593700-593750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@593800-593850 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@593800-593850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@594000-594050 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@594000-594050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@594100-594150 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@594100-594150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@594200-594250 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@594200-594250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@594300-594350 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@594300-594350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@594400-594450 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@594400-594450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@594500-594550 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@594500-594550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@594800-594850 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@594800-594850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_4/if_1/if_1/stmt_1@594900-594950 
solution 1 ctl_FSM/always_4/if_1/if_1/stmt_1@594900-594950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@593500-593550 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@593500-593550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@593600-593650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@593600-593650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@593900-593950 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@593900-593950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594000-594050 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594000-594050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594100-594150 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594100-594150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594200-594250 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594200-594250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594300-594350 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594300-594350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594400-594450 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594400-594450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594600-594650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594600-594650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594800-594850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@594800-594850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@595200-595250 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@595200-595250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@596100-596150 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_2@596100-596150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@594900-594950 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@594900-594950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@596600-596650 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/if_1/stmt_1@596600-596650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@593700-593750 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@593700-593750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@595400-595450 
solution 1 ctl_FSM/always_5/block_1/case_1/block_1/if_1/if_1/if_1/stmt_1@595400-595450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@593400-593450 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@593400-593450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@593800-593850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@593800-593850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@595100-595150 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@595100-595150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@595500-595550 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@595500-595550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@596800-596850 
solution 1 ctl_FSM/always_5/block_1/case_1/block_2/if_1/if_1/if_1/if_1/if_1/stmt_2@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_1@593300-593350 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_1@593300-593350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_1@595000-595050 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_1@595000-595050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_5/block_1/case_1/stmt_1@596700-596750 
solution 1 ctl_FSM/always_5/block_1/case_1/stmt_1@596700-596750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@596900-596950 
solution 1 ctl_FSM/always_6/block_1/case_1/block_1/stmt_5@596900-596950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_8/stmt_2@596800-596850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_8/stmt_2@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_8/stmt_3@596800-596850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_8/stmt_3@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/always_6/block_1/case_1/block_8/stmt_4@596800-596850 
solution 1 ctl_FSM/always_6/block_1/case_1/block_8/stmt_4@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@593400-593450 
solution 1 ctl_FSM/input_id_cmd@593400-593450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@593500-593550 
solution 1 ctl_FSM/input_id_cmd@593500-593550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@593600-593650 
solution 1 ctl_FSM/input_id_cmd@593600-593650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@593700-593750 
solution 1 ctl_FSM/input_id_cmd@593700-593750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@593800-593850 
solution 1 ctl_FSM/input_id_cmd@593800-593850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@593900-593950 
solution 1 ctl_FSM/input_id_cmd@593900-593950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@594100-594150 
solution 1 ctl_FSM/input_id_cmd@594100-594150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@594600-594650 
solution 1 ctl_FSM/input_id_cmd@594600-594650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@594700-594750 
solution 1 ctl_FSM/input_id_cmd@594700-594750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@594800-594850 
solution 1 ctl_FSM/input_id_cmd@594800-594850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@594900-594950 
solution 1 ctl_FSM/input_id_cmd@594900-594950 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_id_cmd@595100-595150 
solution 1 ctl_FSM/input_id_cmd@595100-595150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_pause@596700-596750 
solution 1 ctl_FSM/input_pause@596700-596750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@596700-596750 
solution 1 ctl_FSM/input_rst@596700-596750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/input_rst@596800-596850 
solution 1 ctl_FSM/input_rst@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@593450-593500 
solution 1 ctl_FSM/reg_CurrState@593450-593500 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@593550-593600 
solution 1 ctl_FSM/reg_CurrState@593550-593600 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@594150-594200 
solution 1 ctl_FSM/reg_CurrState@594150-594200 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@594250-594300 
solution 1 ctl_FSM/reg_CurrState@594250-594300 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@594350-594400 
solution 1 ctl_FSM/reg_CurrState@594350-594400 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@594450-594500 
solution 1 ctl_FSM/reg_CurrState@594450-594500 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@594550-594600 
solution 1 ctl_FSM/reg_CurrState@594550-594600 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@594750-594800 
solution 1 ctl_FSM/reg_CurrState@594750-594800 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@594950-595000 
solution 1 ctl_FSM/reg_CurrState@594950-595000 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@595250-595300 
solution 1 ctl_FSM/reg_CurrState@595250-595300 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@595950-596000 
solution 1 ctl_FSM/reg_CurrState@595950-596000 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_CurrState@596050-596100 
solution 1 ctl_FSM/reg_CurrState@596050-596100 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@593600-593650 
solution 1 ctl_FSM/reg_NextState@593600-593650 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@593700-593750 
solution 1 ctl_FSM/reg_NextState@593700-593750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@594100-594150 
solution 1 ctl_FSM/reg_NextState@594100-594150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@594200-594250 
solution 1 ctl_FSM/reg_NextState@594200-594250 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@594300-594350 
solution 1 ctl_FSM/reg_NextState@594300-594350 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@594400-594450 
solution 1 ctl_FSM/reg_NextState@594400-594450 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@594500-594550 
solution 1 ctl_FSM/reg_NextState@594500-594550 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@594700-594750 
solution 1 ctl_FSM/reg_NextState@594700-594750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@595000-595050 
solution 1 ctl_FSM/reg_NextState@595000-595050 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@595100-595150 
solution 1 ctl_FSM/reg_NextState@595100-595150 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@596700-596750 
solution 1 ctl_FSM/reg_NextState@596700-596750 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_NextState@596800-596850 
solution 1 ctl_FSM/reg_NextState@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_clr@596800-596850 
solution 1 ctl_FSM/reg_id2ra_ctl_clr@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ctl_cls@596800-596850 
solution 1 ctl_FSM/reg_id2ra_ctl_cls@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_id2ra_ins_cls@596800-596850 
solution 1 ctl_FSM/reg_id2ra_ins_cls@596800-596850 
solution 1 i_mips_core/iRF_stage/MAIN_FSM:ctl_FSM/reg_ra2exec_ctl_clr@596900-596950 
solution 1 ctl_FSM/reg_ra2exec_ctl_clr@596900-596950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_clr@596800-596850 
solution 1 decode_pipe/input_id2ra_ctl_clr@596800-596850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_id2ra_ctl_cls@596800-596850 
solution 1 decode_pipe/input_id2ra_ctl_cls@596800-596850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@593400-593450 
solution 1 decode_pipe/input_ins_i@593400-593450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@593500-593550 
solution 1 decode_pipe/input_ins_i@593500-593550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@593700-593750 
solution 1 decode_pipe/input_ins_i@593700-593750 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@593800-593850 
solution 1 decode_pipe/input_ins_i@593800-593850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@593900-593950 
solution 1 decode_pipe/input_ins_i@593900-593950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@594700-594750 
solution 1 decode_pipe/input_ins_i@594700-594750 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@594900-594950 
solution 1 decode_pipe/input_ins_i@594900-594950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@595400-595450 
solution 1 decode_pipe/input_ins_i@595400-595450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@595500-595550 
solution 1 decode_pipe/input_ins_i@595500-595550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@596000-596050 
solution 1 decode_pipe/input_ins_i@596000-596050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@596300-596350 
solution 1 decode_pipe/input_ins_i@596300-596350 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ins_i@596400-596450 
solution 1 decode_pipe/input_ins_i@596400-596450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@596800-596850 
solution 1 decode_pipe/input_pause@596800-596850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_pause@596900-596950 
solution 1 decode_pipe/input_pause@596900-596950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/input_ra2ex_ctl_clr@596900-596950 
solution 1 decode_pipe/input_ra2ex_ctl_clr@596900-596950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2040@596800-596850 
solution 1 decode_pipe/wire_BUS2040@596800-596850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@593400-593450 
solution 1 decode_pipe/wire_BUS2072@593400-593450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@595100-595150 
solution 1 decode_pipe/wire_BUS2072@595100-595150 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_BUS2072@596800-596850 
solution 1 decode_pipe/wire_BUS2072@596800-596850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_alu_func_o@597000-597050 
solution 1 decode_pipe/wire_alu_func_o@597000-597050 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@593500-593550 
solution 1 decode_pipe/wire_ext_ctl_o@593500-593550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@595200-595250 
solution 1 decode_pipe/wire_ext_ctl_o@595200-595250 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_ext_ctl_o@596900-596950 
solution 1 decode_pipe/wire_ext_ctl_o@596900-596950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@593500-593550 
solution 1 decode_pipe/wire_fsm_dly@593500-593550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@593600-593650 
solution 1 decode_pipe/wire_fsm_dly@593600-593650 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@593700-593750 
solution 1 decode_pipe/wire_fsm_dly@593700-593750 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@593800-593850 
solution 1 decode_pipe/wire_fsm_dly@593800-593850 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@594500-594550 
solution 1 decode_pipe/wire_fsm_dly@594500-594550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@594700-594750 
solution 1 decode_pipe/wire_fsm_dly@594700-594750 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@595400-595450 
solution 1 decode_pipe/wire_fsm_dly@595400-595450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@595500-595550 
solution 1 decode_pipe/wire_fsm_dly@595500-595550 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@595700-595750 
solution 1 decode_pipe/wire_fsm_dly@595700-595750 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@595900-595950 
solution 1 decode_pipe/wire_fsm_dly@595900-595950 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@596400-596450 
solution 1 decode_pipe/wire_fsm_dly@596400-596450 
solution 1 i_mips_core/decoder_pipe:decode_pipe/wire_fsm_dly@596800-596850 
solution 1 decode_pipe/wire_fsm_dly@596800-596850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@593500-593550 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@593500-593550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@593800-593850 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@593800-593850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@593900-593950 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@593900-593950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@594500-594550 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@594500-594550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@594700-594750 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@594700-594750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@595200-595250 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@595200-595250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@595500-595550 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@595500-595550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@595900-595950 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@595900-595950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@596000-596050 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@596000-596050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@596100-596150 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@596100-596150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@596300-596350 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@596300-596350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@596400-596450 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_1/stmt_5@596400-596450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5@594800-594850 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5@594800-594850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5@596500-596550 
solution 1 decoder/always_1/block_1/case_1/block_1/case_1/block_27/stmt_5@596500-596550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_1@593400-593450 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_1@593400-593450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_1@595100-595150 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_1@595100-595150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_1@596800-596850 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_1@596800-596850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_5@593400-593450 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_5@593400-593450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_5@595100-595150 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_5@595100-595150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_5@596800-596850 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_5@596800-596850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_10/stmt_8@596800-596850 
solution 1 decoder/always_1/block_1/case_1/block_10/stmt_8@596800-596850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_4/stmt_5@593700-593750 
solution 1 decoder/always_1/block_1/case_1/block_4/stmt_5@593700-593750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_4/stmt_5@595400-595450 
solution 1 decoder/always_1/block_1/case_1/block_4/stmt_5@595400-595450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_6/stmt_5@594900-594950 
solution 1 decoder/always_1/block_1/case_1/block_6/stmt_5@594900-594950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/always_1/block_1/case_1/block_6/stmt_5@596600-596650 
solution 1 decoder/always_1/block_1/case_1/block_6/stmt_5@596600-596650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@593400-593450 
solution 1 decoder/input_ins_i@593400-593450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@593500-593550 
solution 1 decoder/input_ins_i@593500-593550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@593600-593650 
solution 1 decoder/input_ins_i@593600-593650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@593700-593750 
solution 1 decoder/input_ins_i@593700-593750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@593800-593850 
solution 1 decoder/input_ins_i@593800-593850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@593900-593950 
solution 1 decoder/input_ins_i@593900-593950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@594200-594250 
solution 1 decoder/input_ins_i@594200-594250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@594700-594750 
solution 1 decoder/input_ins_i@594700-594750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@594900-594950 
solution 1 decoder/input_ins_i@594900-594950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@595200-595250 
solution 1 decoder/input_ins_i@595200-595250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@595500-595550 
solution 1 decoder/input_ins_i@595500-595550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/input_ins_i@596300-596350 
solution 1 decoder/input_ins_i@596300-596350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_alu_func@596800-596850 
solution 1 decoder/reg_alu_func@596800-596850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@593400-593450 
solution 1 decoder/reg_ext_ctl@593400-593450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@595100-595150 
solution 1 decoder/reg_ext_ctl@595100-595150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_ext_ctl@596800-596850 
solution 1 decoder/reg_ext_ctl@596800-596850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@593500-593550 
solution 1 decoder/reg_fsm_dly@593500-593550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@593600-593650 
solution 1 decoder/reg_fsm_dly@593600-593650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@593900-593950 
solution 1 decoder/reg_fsm_dly@593900-593950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@594300-594350 
solution 1 decoder/reg_fsm_dly@594300-594350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@594400-594450 
solution 1 decoder/reg_fsm_dly@594400-594450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@594600-594650 
solution 1 decoder/reg_fsm_dly@594600-594650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@594700-594750 
solution 1 decoder/reg_fsm_dly@594700-594750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@594900-594950 
solution 1 decoder/reg_fsm_dly@594900-594950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@595200-595250 
solution 1 decoder/reg_fsm_dly@595200-595250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@595400-595450 
solution 1 decoder/reg_fsm_dly@595400-595450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@595500-595550 
solution 1 decoder/reg_fsm_dly@595500-595550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/reg_fsm_dly@596300-596350 
solution 1 decoder/reg_fsm_dly@596300-596350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@593500-593550 
solution 1 decoder/wire_inst_func@593500-593550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@593600-593650 
solution 1 decoder/wire_inst_func@593600-593650 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@593800-593850 
solution 1 decoder/wire_inst_func@593800-593850 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@593900-593950 
solution 1 decoder/wire_inst_func@593900-593950 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@594700-594750 
solution 1 decoder/wire_inst_func@594700-594750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@595500-595550 
solution 1 decoder/wire_inst_func@595500-595550 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@595700-595750 
solution 1 decoder/wire_inst_func@595700-595750 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@596000-596050 
solution 1 decoder/wire_inst_func@596000-596050 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@596100-596150 
solution 1 decoder/wire_inst_func@596100-596150 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@596200-596250 
solution 1 decoder/wire_inst_func@596200-596250 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@596300-596350 
solution 1 decoder/wire_inst_func@596300-596350 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_func@596400-596450 
solution 1 decoder/wire_inst_func@596400-596450 
solution 1 i_mips_core/decoder_pipe/idecoder:decoder/wire_inst_op@596800-596850 
solution 1 decoder/wire_inst_op@596800-596850 
solution 1 i_mips_core/iexec_stage:exec_stage/input_alu_func@597000-597050 
solution 1 exec_stage/input_alu_func@597000-597050 
solution 1 i_mips_core/iexec_stage:exec_stage/input_ext_i@593600-593650 
solution 1 exec_stage/input_ext_i@593600-593650 
solution 1 i_mips_core/iexec_stage:exec_stage/input_ext_i@595300-595350 
solution 1 exec_stage/input_ext_i@595300-595350 
solution 1 i_mips_core/iexec_stage:exec_stage/input_ext_i@597000-597050 
solution 1 exec_stage/input_ext_i@597000-597050 
solution 1 i_mips_core/iexec_stage:exec_stage/input_rs_i@593600-593650 
solution 1 exec_stage/input_rs_i@593600-593650 
solution 1 i_mips_core/iexec_stage:exec_stage/input_rs_i@595300-595350 
solution 1 exec_stage/input_rs_i@595300-595350 
solution 1 i_mips_core/iexec_stage:exec_stage/input_rs_i@597000-597050 
solution 1 exec_stage/input_rs_i@597000-597050 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS468@593600-593650 
solution 1 exec_stage/wire_BUS468@593600-593650 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS468@595300-595350 
solution 1 exec_stage/wire_BUS468@595300-595350 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS468@597000-597050 
solution 1 exec_stage/wire_BUS468@597000-597050 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS476@593600-593650 
solution 1 exec_stage/wire_BUS476@593600-593650 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS476@595300-595350 
solution 1 exec_stage/wire_BUS476@595300-595350 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_BUS476@597000-597050 
solution 1 exec_stage/wire_BUS476@597000-597050 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_alu_ur_o@593600-593650 
solution 1 exec_stage/wire_alu_ur_o@593600-593650 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_alu_ur_o@595300-595350 
solution 1 exec_stage/wire_alu_ur_o@595300-595350 
solution 1 i_mips_core/iexec_stage:exec_stage/wire_alu_ur_o@597000-597050 
solution 1 exec_stage/wire_alu_ur_o@597000-597050 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_1@593500-593550 
solution 1 ext/always_1/case_1/stmt_1@593500-593550 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_1@595200-595250 
solution 1 ext/always_1/case_1/stmt_1@595200-595250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/always_1/case_1/stmt_1@596900-596950 
solution 1 ext/always_1/case_1/stmt_1@596900-596950 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@593500-593550 
solution 1 ext/input_ctl@593500-593550 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@595200-595250 
solution 1 ext/input_ctl@595200-595250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ctl@596900-596950 
solution 1 ext/input_ctl@596900-596950 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@593500-593550 
solution 1 ext/input_ins_i@593500-593550 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@595200-595250 
solution 1 ext/input_ins_i@595200-595250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/input_ins_i@596900-596950 
solution 1 ext/input_ins_i@596900-596950 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@593500-593550 
solution 1 ext/reg_res@593500-593550 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@595200-595250 
solution 1 ext/reg_res@595200-595250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/reg_res@596900-596950 
solution 1 ext/reg_res@596900-596950 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@593500-593550 
solution 1 ext/wire_instr25_0@593500-593550 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@595200-595250 
solution 1 ext/wire_instr25_0@595200-595250 
solution 1 i_mips_core/iRF_stage/i_ext:ext/wire_instr25_0@596900-596950 
solution 1 ext/wire_instr25_0@596900-596950 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@593400-593450 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@593400-593450 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@595100-595150 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@595100-595150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@596800-596850 
solution 1 ext_ctl_reg_clr_cls/always_1/if_1/if_1/stmt_2@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@593400-593450 
solution 1 ext_ctl_reg_clr_cls/input_clr@593400-593450 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@595100-595150 
solution 1 ext_ctl_reg_clr_cls/input_clr@595100-595150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_clr@596800-596850 
solution 1 ext_ctl_reg_clr_cls/input_clr@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@593400-593450 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@593400-593450 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@595100-595150 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@595100-595150 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/input_ext_ctl_i@596800-596850 
solution 1 ext_ctl_reg_clr_cls/input_ext_ctl_i@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@593450-593500 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@593450-593500 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@595150-595200 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@595150-595200 
solution 1 i_mips_core/decoder_pipe/pipereg/U4:ext_ctl_reg_clr_cls/reg_ext_ctl_o@596850-596900 
solution 1 ext_ctl_reg_clr_cls/reg_ext_ctl_o@596850-596900 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/always_1/case_1/stmt_3@593500-593550 
solution 1 fwd_mux/always_1/case_1/stmt_3@593500-593550 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/always_1/case_1/stmt_3@595200-595250 
solution 1 fwd_mux/always_1/case_1/stmt_3@595200-595250 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/always_1/case_1/stmt_3@596900-596950 
solution 1 fwd_mux/always_1/case_1/stmt_3@596900-596950 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/input_din@593500-593550 
solution 1 fwd_mux/input_din@593500-593550 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/input_din@595200-595250 
solution 1 fwd_mux/input_din@595200-595250 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/input_din@596900-596950 
solution 1 fwd_mux/input_din@596900-596950 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/reg_dout@593500-593550 
solution 1 fwd_mux/reg_dout@593500-593550 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/reg_dout@595200-595250 
solution 1 fwd_mux/reg_dout@595200-595250 
solution 1 i_mips_core/iRF_stage/rs_fwd_rs:fwd_mux/reg_dout@596900-596950 
solution 1 fwd_mux/reg_dout@596900-596950 
solution 1 i_mips_core/MEM_CTL:mem_module/input_dmem_addr_i@597000-597050 
solution 1 mem_module/input_dmem_addr_i@597000-597050 
solution 1 i_mips_core/MEM_CTL:mem_module/wire_Zz_addr@597000-597050 
solution 1 mem_module/wire_Zz_addr@597000-597050 
solution 1 i_mips_core/MEM_CTL:mem_module/wire_dmem_addr_s@597000-597050 
solution 1 mem_module/wire_dmem_addr_s@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_a@593600-593650 
solution 1 mips_alu/input_a@593600-593650 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_a@595300-595350 
solution 1 mips_alu/input_a@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_a@597000-597050 
solution 1 mips_alu/input_a@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_b@593600-593650 
solution 1 mips_alu/input_b@593600-593650 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_b@595300-595350 
solution 1 mips_alu/input_b@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_b@597000-597050 
solution 1 mips_alu/input_b@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/input_ctl@597000-597050 
solution 1 mips_alu/input_ctl@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_alu_c@593600-593650 
solution 1 mips_alu/wire_alu_c@593600-593650 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_alu_c@595300-595350 
solution 1 mips_alu/wire_alu_c@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_alu_c@597000-597050 
solution 1 mips_alu/wire_alu_c@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_c@593600-593650 
solution 1 mips_alu/wire_c@593600-593650 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_c@595300-595350 
solution 1 mips_alu/wire_c@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_c@597000-597050 
solution 1 mips_alu/wire_c@597000-597050 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_mul_div_c@595300-595350 
solution 1 mips_alu/wire_mul_div_c@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu:mips_alu/wire_shift_c@595300-595350 
solution 1 mips_alu/wire_shift_c@595300-595350 
solution 1 i_mips_core:mips_core/input_pause@596700-596750 
solution 1 mips_core/input_pause@596700-596750 
solution 1 i_mips_core:mips_core/input_pause@596800-596850 
solution 1 mips_core/input_pause@596800-596850 
solution 1 i_mips_core:mips_core/input_pause@596900-596950 
solution 1 mips_core/input_pause@596900-596950 
solution 1 i_mips_core:mips_core/input_rst@596700-596750 
solution 1 mips_core/input_rst@596700-596750 
solution 1 i_mips_core:mips_core/input_rst@596800-596850 
solution 1 mips_core/input_rst@596800-596850 
solution 1 i_mips_core:mips_core/input_zz_ins_i@593400-593450 
solution 1 mips_core/input_zz_ins_i@593400-593450 
solution 1 i_mips_core:mips_core/input_zz_ins_i@593500-593550 
solution 1 mips_core/input_zz_ins_i@593500-593550 
solution 1 i_mips_core:mips_core/input_zz_ins_i@593600-593650 
solution 1 mips_core/input_zz_ins_i@593600-593650 
solution 1 i_mips_core:mips_core/input_zz_ins_i@593700-593750 
solution 1 mips_core/input_zz_ins_i@593700-593750 
solution 1 i_mips_core:mips_core/input_zz_ins_i@593800-593850 
solution 1 mips_core/input_zz_ins_i@593800-593850 
solution 1 i_mips_core:mips_core/input_zz_ins_i@593900-593950 
solution 1 mips_core/input_zz_ins_i@593900-593950 
solution 1 i_mips_core:mips_core/input_zz_ins_i@594700-594750 
solution 1 mips_core/input_zz_ins_i@594700-594750 
solution 1 i_mips_core:mips_core/input_zz_ins_i@594900-594950 
solution 1 mips_core/input_zz_ins_i@594900-594950 
solution 1 i_mips_core:mips_core/input_zz_ins_i@595500-595550 
solution 1 mips_core/input_zz_ins_i@595500-595550 
solution 1 i_mips_core:mips_core/input_zz_ins_i@595700-595750 
solution 1 mips_core/input_zz_ins_i@595700-595750 
solution 1 i_mips_core:mips_core/input_zz_ins_i@596100-596150 
solution 1 mips_core/input_zz_ins_i@596100-596150 
solution 1 i_mips_core:mips_core/input_zz_ins_i@596300-596350 
solution 1 mips_core/input_zz_ins_i@596300-596350 
solution 1 i_mips_core:mips_core/wire_BUS117@593500-593550 
solution 1 mips_core/wire_BUS117@593500-593550 
solution 1 i_mips_core:mips_core/wire_BUS117@595200-595250 
solution 1 mips_core/wire_BUS117@595200-595250 
solution 1 i_mips_core:mips_core/wire_BUS117@596900-596950 
solution 1 mips_core/wire_BUS117@596900-596950 
solution 1 i_mips_core:mips_core/wire_BUS15471@593800-593850 
solution 1 mips_core/wire_BUS15471@593800-593850 
solution 1 i_mips_core:mips_core/wire_BUS15471@595500-595550 
solution 1 mips_core/wire_BUS15471@595500-595550 
solution 1 i_mips_core:mips_core/wire_BUS197@593400-593450 
solution 1 mips_core/wire_BUS197@593400-593450 
solution 1 i_mips_core:mips_core/wire_BUS197@593700-593750 
solution 1 mips_core/wire_BUS197@593700-593750 
solution 1 i_mips_core:mips_core/wire_BUS197@593800-593850 
solution 1 mips_core/wire_BUS197@593800-593850 
solution 1 i_mips_core:mips_core/wire_BUS197@594200-594250 
solution 1 mips_core/wire_BUS197@594200-594250 
solution 1 i_mips_core:mips_core/wire_BUS197@594900-594950 
solution 1 mips_core/wire_BUS197@594900-594950 
solution 1 i_mips_core:mips_core/wire_BUS197@595100-595150 
solution 1 mips_core/wire_BUS197@595100-595150 
solution 1 i_mips_core:mips_core/wire_BUS197@595200-595250 
solution 1 mips_core/wire_BUS197@595200-595250 
solution 1 i_mips_core:mips_core/wire_BUS197@595400-595450 
solution 1 mips_core/wire_BUS197@595400-595450 
solution 1 i_mips_core:mips_core/wire_BUS197@595500-595550 
solution 1 mips_core/wire_BUS197@595500-595550 
solution 1 i_mips_core:mips_core/wire_BUS197@595700-595750 
solution 1 mips_core/wire_BUS197@595700-595750 
solution 1 i_mips_core:mips_core/wire_BUS197@596100-596150 
solution 1 mips_core/wire_BUS197@596100-596150 
solution 1 i_mips_core:mips_core/wire_BUS197@596200-596250 
solution 1 mips_core/wire_BUS197@596200-596250 
solution 1 i_mips_core:mips_core/wire_BUS24839@593500-593550 
solution 1 mips_core/wire_BUS24839@593500-593550 
solution 1 i_mips_core:mips_core/wire_BUS24839@595200-595250 
solution 1 mips_core/wire_BUS24839@595200-595250 
solution 1 i_mips_core:mips_core/wire_BUS24839@596900-596950 
solution 1 mips_core/wire_BUS24839@596900-596950 
solution 1 i_mips_core:mips_core/wire_BUS422@593800-593850 
solution 1 mips_core/wire_BUS422@593800-593850 
solution 1 i_mips_core:mips_core/wire_BUS422@595500-595550 
solution 1 mips_core/wire_BUS422@595500-595550 
solution 1 i_mips_core:mips_core/wire_BUS6275@597000-597050 
solution 1 mips_core/wire_BUS6275@597000-597050 
solution 1 i_mips_core:mips_core/wire_BUS7101@593600-593650 
solution 1 mips_core/wire_BUS7101@593600-593650 
solution 1 i_mips_core:mips_core/wire_BUS7101@595300-595350 
solution 1 mips_core/wire_BUS7101@595300-595350 
solution 1 i_mips_core:mips_core/wire_BUS7101@597000-597050 
solution 1 mips_core/wire_BUS7101@597000-597050 
solution 1 i_mips_core:mips_core/wire_BUS7219@593500-593550 
solution 1 mips_core/wire_BUS7219@593500-593550 
solution 1 i_mips_core:mips_core/wire_BUS7219@595200-595250 
solution 1 mips_core/wire_BUS7219@595200-595250 
solution 1 i_mips_core:mips_core/wire_BUS7219@596900-596950 
solution 1 mips_core/wire_BUS7219@596900-596950 
solution 1 i_mips_core:mips_core/wire_BUS7231@593600-593650 
solution 1 mips_core/wire_BUS7231@593600-593650 
solution 1 i_mips_core:mips_core/wire_BUS7231@595300-595350 
solution 1 mips_core/wire_BUS7231@595300-595350 
solution 1 i_mips_core:mips_core/wire_BUS7231@597000-597050 
solution 1 mips_core/wire_BUS7231@597000-597050 
solution 1 i_mips_core:mips_core/wire_BUS9589@593600-593650 
solution 1 mips_core/wire_BUS9589@593600-593650 
solution 1 i_mips_core:mips_core/wire_BUS9589@595300-595350 
solution 1 mips_core/wire_BUS9589@595300-595350 
solution 1 i_mips_core:mips_core/wire_BUS9589@597000-597050 
solution 1 mips_core/wire_BUS9589@597000-597050 
solution 1 i_mips_core:mips_core/wire_NET1572@596800-596850 
solution 1 mips_core/wire_NET1572@596800-596850 
solution 1 i_mips_core:mips_core/wire_NET1606@596800-596850 
solution 1 mips_core/wire_NET1606@596800-596850 
solution 1 i_mips_core:mips_core/wire_NET1640@596900-596950 
solution 1 mips_core/wire_NET1640@596900-596950 
solution 1 i_mips_core:mips_core/wire_cop_addr_o@593700-593750 
solution 1 mips_core/wire_cop_addr_o@593700-593750 
solution 1 i_mips_core:mips_core/wire_cop_addr_o@595400-595450 
solution 1 mips_core/wire_cop_addr_o@595400-595450 
solution 1 i_mips_core:mips_core/wire_zz_addr_o@597000-597050 
solution 1 mips_core/wire_zz_addr_o@597000-597050 
solution 1 :mips_sys/constraint_zz_addr_o@596950-597050 
solution 1 mips_sys/constraint_zz_addr_o@596950-597050 
solution 1 :mips_sys/constraint_zz_addr_o@597000-597050 
solution 1 mips_sys/constraint_zz_addr_o@597000-597050 
solution 1 :mips_sys/input_pause@596700-596750 
solution 1 mips_sys/input_pause@596700-596750 
solution 1 :mips_sys/input_pause@596800-596850 
solution 1 mips_sys/input_pause@596800-596850 
solution 1 :mips_sys/input_pause@596900-596950 
solution 1 mips_sys/input_pause@596900-596950 
solution 1 :mips_sys/input_rst@596700-596750 
solution 1 mips_sys/input_rst@596700-596750 
solution 1 :mips_sys/input_rst@596800-596850 
solution 1 mips_sys/input_rst@596800-596850 
solution 1 :mips_sys/input_zz_ins_i@593400-593450 
solution 1 mips_sys/input_zz_ins_i@593400-593450 
solution 1 :mips_sys/input_zz_ins_i@593500-593550 
solution 1 mips_sys/input_zz_ins_i@593500-593550 
solution 1 :mips_sys/input_zz_ins_i@593700-593750 
solution 1 mips_sys/input_zz_ins_i@593700-593750 
solution 1 :mips_sys/input_zz_ins_i@593800-593850 
solution 1 mips_sys/input_zz_ins_i@593800-593850 
solution 1 :mips_sys/input_zz_ins_i@593900-593950 
solution 1 mips_sys/input_zz_ins_i@593900-593950 
solution 1 :mips_sys/input_zz_ins_i@594700-594750 
solution 1 mips_sys/input_zz_ins_i@594700-594750 
solution 1 :mips_sys/input_zz_ins_i@594900-594950 
solution 1 mips_sys/input_zz_ins_i@594900-594950 
solution 1 :mips_sys/input_zz_ins_i@595400-595450 
solution 1 mips_sys/input_zz_ins_i@595400-595450 
solution 1 :mips_sys/input_zz_ins_i@595500-595550 
solution 1 mips_sys/input_zz_ins_i@595500-595550 
solution 1 :mips_sys/input_zz_ins_i@595700-595750 
solution 1 mips_sys/input_zz_ins_i@595700-595750 
solution 1 :mips_sys/input_zz_ins_i@596100-596150 
solution 1 mips_sys/input_zz_ins_i@596100-596150 
solution 1 :mips_sys/input_zz_ins_i@596300-596350 
solution 1 mips_sys/input_zz_ins_i@596300-596350 
solution 1 :mips_sys/wire_zz_addr_o@597000-597050 
solution 1 mips_sys/wire_zz_addr_o@597000-597050 
solution 2 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@593600-593650 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/input_op_type@595300-595350 
solution 2 muldiv_ff/input_op_type@593600-593650 muldiv_ff/input_op_type@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/muldiv_ff:muldiv_ff/wire_res@595300-595350 
solution 1 muldiv_ff/wire_res@595300-595350 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_alu_func_i@596800-596850 
solution 1 pipelinedregs/input_alu_func_i@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@593400-593450 
solution 1 pipelinedregs/input_ext_ctl_i@593400-593450 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@595100-595150 
solution 1 pipelinedregs/input_ext_ctl_i@595100-595150 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ext_ctl_i@596800-596850 
solution 1 pipelinedregs/input_ext_ctl_i@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_clr@596800-596850 
solution 1 pipelinedregs/input_id2ra_ctl_clr@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_id2ra_ctl_cls@596800-596850 
solution 1 pipelinedregs/input_id2ra_ctl_cls@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@596800-596850 
solution 1 pipelinedregs/input_pause@596800-596850 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_pause@596900-596950 
solution 1 pipelinedregs/input_pause@596900-596950 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/input_ra2ex_ctl_clr@596900-596950 
solution 1 pipelinedregs/input_ra2ex_ctl_clr@596900-596950 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_BUS5674@596900-596950 
solution 1 pipelinedregs/wire_BUS5674@596900-596950 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_alu_func_o@597000-597050 
solution 1 pipelinedregs/wire_alu_func_o@597000-597050 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@593500-593550 
solution 1 pipelinedregs/wire_ext_ctl@593500-593550 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@595200-595250 
solution 1 pipelinedregs/wire_ext_ctl@595200-595250 
solution 1 i_mips_core/decoder_pipe/pipereg:pipelinedregs/wire_ext_ctl@596900-596950 
solution 1 pipelinedregs/wire_ext_ctl@596900-596950 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593400-593450 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593400-593450 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593500-593550 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593500-593550 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593500-593550 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593600-593650 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593600-593650 
solution 1 i_mips_core/alu_pass1:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593700-593750 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@593700-593750 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595100-595150 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595100-595150 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595200-595250 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595200-595250 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595200-595250 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595300-595350 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595300-595350 
solution 1 i_mips_core/alu_pass1:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595400-595450 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@595400-595450 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@596800-596850 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@596800-596850 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@596900-596950 
solution 1 r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@596900-596950 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/always_1/if_1/if_1/stmt_2@596900-596950 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@593400-593450 
solution 1 r32_reg_clr_cls/input_r32_i@593400-593450 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_r32_i@593500-593550 
solution 1 r32_reg_clr_cls/input_r32_i@593500-593550 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/input_r32_i@593500-593550 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@593600-593650 
solution 1 r32_reg_clr_cls/input_r32_i@593600-593650 
solution 1 i_mips_core/alu_pass1:r32_reg_clr_cls/input_r32_i@593700-593750 
solution 1 r32_reg_clr_cls/input_r32_i@593700-593750 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@595100-595150 
solution 1 r32_reg_clr_cls/input_r32_i@595100-595150 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/input_r32_i@595200-595250 
solution 1 r32_reg_clr_cls/input_r32_i@595200-595250 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_r32_i@595200-595250 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/input_r32_i@595300-595350 
solution 1 r32_reg_clr_cls/input_r32_i@595300-595350 
solution 1 i_mips_core/alu_pass1:r32_reg_clr_cls/input_r32_i@595400-595450 
solution 1 r32_reg_clr_cls/input_r32_i@595400-595450 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/input_r32_i@596800-596850 
solution 1 r32_reg_clr_cls/input_r32_i@596800-596850 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/input_r32_i@596900-596950 
solution 1 r32_reg_clr_cls/input_r32_i@596900-596950 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/input_r32_i@596900-596950 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@593450-593500 
solution 1 r32_reg_clr_cls/reg_r32_o@593450-593500 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/reg_r32_o@593550-593600 
solution 1 r32_reg_clr_cls/reg_r32_o@593550-593600 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/reg_r32_o@593550-593600 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@593650-593700 
solution 1 r32_reg_clr_cls/reg_r32_o@593650-593700 
solution 1 i_mips_core/alu_pass1:r32_reg_clr_cls/reg_r32_o@593750-593800 
solution 1 r32_reg_clr_cls/reg_r32_o@593750-593800 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@595150-595200 
solution 1 r32_reg_clr_cls/reg_r32_o@595150-595200 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/reg_r32_o@595250-595300 
solution 1 r32_reg_clr_cls/reg_r32_o@595250-595300 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/reg_r32_o@595250-595300 
solution 1 i_mips_core/alu_pass0:r32_reg_clr_cls/reg_r32_o@595350-595400 
solution 1 r32_reg_clr_cls/reg_r32_o@595350-595400 
solution 1 i_mips_core/alu_pass1:r32_reg_clr_cls/reg_r32_o@595450-595500 
solution 1 r32_reg_clr_cls/reg_r32_o@595450-595500 
solution 1 i_mips_core/iRF_stage/ins_reg:r32_reg_clr_cls/reg_r32_o@596850-596900 
solution 1 r32_reg_clr_cls/reg_r32_o@596850-596900 
solution 1 i_mips_core/ext_reg:r32_reg_clr_cls/reg_r32_o@596950-597000 
solution 1 r32_reg_clr_cls/reg_r32_o@596950-597000 
solution 1 i_mips_core/rs_reg:r32_reg_clr_cls/reg_r32_o@596950-597000 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/always_1/if_1/block_1/stmt_1@593800-593850 
solution 1 reg_array/always_1/if_1/block_1/stmt_1@593800-593850 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/always_1/if_1/block_1/stmt_1@595500-595550 
solution 1 reg_array/always_1/if_1/block_1/stmt_1@595500-595550 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/input_data@593800-593850 
solution 1 reg_array/input_data@593800-593850 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/input_data@595500-595550 
solution 1 reg_array/input_data@595500-595550 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/reg_r_data@593850-593900 
solution 1 reg_array/reg_r_data@593850-593900 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/reg_r_data@595550-595600 
solution 1 reg_array/reg_r_data@595550-595600 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/wire_qa@593500-593550 
solution 1 reg_array/wire_qa@593500-593550 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/wire_qa@595200-595250 
solution 1 reg_array/wire_qa@595200-595250 
solution 1 i_mips_core/iRF_stage/reg_bank:reg_array/wire_qa@596900-596950 
solution 1 reg_array/wire_qa@596900-596950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@593500-593550 
solution 1 rf_stage/input_ext_ctl_i@593500-593550 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@595200-595250 
solution 1 rf_stage/input_ext_ctl_i@595200-595250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ext_ctl_i@596900-596950 
solution 1 rf_stage/input_ext_ctl_i@596900-596950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@593500-593550 
solution 1 rf_stage/input_id_cmd@593500-593550 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@593700-593750 
solution 1 rf_stage/input_id_cmd@593700-593750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@593800-593850 
solution 1 rf_stage/input_id_cmd@593800-593850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@593900-593950 
solution 1 rf_stage/input_id_cmd@593900-593950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@594900-594950 
solution 1 rf_stage/input_id_cmd@594900-594950 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@595400-595450 
solution 1 rf_stage/input_id_cmd@595400-595450 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@595500-595550 
solution 1 rf_stage/input_id_cmd@595500-595550 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@595700-595750 
solution 1 rf_stage/input_id_cmd@595700-595750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@596000-596050 
solution 1 rf_stage/input_id_cmd@596000-596050 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@596100-596150 
solution 1 rf_stage/input_id_cmd@596100-596150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@596200-596250 
solution 1 rf_stage/input_id_cmd@596200-596250 
solution 1 i_mips_core/iRF_stage:rf_stage/input_id_cmd@596300-596350 
solution 1 rf_stage/input_id_cmd@596300-596350 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@593400-593450 
solution 1 rf_stage/input_ins_i@593400-593450 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@595100-595150 
solution 1 rf_stage/input_ins_i@595100-595150 
solution 1 i_mips_core/iRF_stage:rf_stage/input_ins_i@596800-596850 
solution 1 rf_stage/input_ins_i@596800-596850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pause@596700-596750 
solution 1 rf_stage/input_pause@596700-596750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_pause@596800-596850 
solution 1 rf_stage/input_pause@596800-596850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@596700-596750 
solution 1 rf_stage/input_rst_i@596700-596750 
solution 1 i_mips_core/iRF_stage:rf_stage/input_rst_i@596800-596850 
solution 1 rf_stage/input_rst_i@596800-596850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_wb_din_i@593800-593850 
solution 1 rf_stage/input_wb_din_i@593800-593850 
solution 1 i_mips_core/iRF_stage:rf_stage/input_wb_din_i@595500-595550 
solution 1 rf_stage/input_wb_din_i@595500-595550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@593500-593550 
solution 1 rf_stage/wire_BUS2085@593500-593550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@595200-595250 
solution 1 rf_stage/wire_BUS2085@595200-595250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS2085@596900-596950 
solution 1 rf_stage/wire_BUS2085@596900-596950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS6061@593500-593550 
solution 1 rf_stage/wire_BUS6061@593500-593550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS6061@595200-595250 
solution 1 rf_stage/wire_BUS6061@595200-595250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_BUS6061@596900-596950 
solution 1 rf_stage/wire_BUS6061@596900-596950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_NET6658@596800-596850 
solution 1 rf_stage/wire_NET6658@596800-596850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@593500-593550 
solution 1 rf_stage/wire_ext_o@593500-593550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@595200-595250 
solution 1 rf_stage/wire_ext_o@595200-595250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ext_o@596900-596950 
solution 1 rf_stage/wire_ext_o@596900-596950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_clr_o@596800-596850 
solution 1 rf_stage/wire_id2ra_ctl_clr_o@596800-596850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_id2ra_ctl_cls_o@596800-596850 
solution 1 rf_stage/wire_id2ra_ctl_cls_o@596800-596850 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_ra2ex_ctl_clr_o@596900-596950 
solution 1 rf_stage/wire_ra2ex_ctl_clr_o@596900-596950 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rs_o@593500-593550 
solution 1 rf_stage/wire_rs_o@593500-593550 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rs_o@595200-595250 
solution 1 rf_stage/wire_rs_o@595200-595250 
solution 1 i_mips_core/iRF_stage:rf_stage/wire_rs_o@596900-596950 
solution 1 rf_stage/wire_rs_o@596900-596950 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_shifter:shifter_tak/always_1/case_1/stmt_1@595300-595350 
solution 1 shifter_tak/always_1/case_1/stmt_1@595300-595350 
solution 1 i_mips_core/iexec_stage/MIPS_alu/mips_shifter:shifter_tak/reg_shift_out@595300-595350 
solution 1 shifter_tak/reg_shift_out@595300-595350 
solution 1 i_mips_core/wb_mux:wb_mux/always_1/if_1/stmt_2@593800-593850 
solution 1 wb_mux/always_1/if_1/stmt_2@593800-593850 
solution 1 i_mips_core/wb_mux:wb_mux/always_1/if_1/stmt_2@595500-595550 
solution 1 wb_mux/always_1/if_1/stmt_2@595500-595550 
solution 1 i_mips_core/wb_mux:wb_mux/input_alu_i@593800-593850 
solution 1 wb_mux/input_alu_i@593800-593850 
solution 1 i_mips_core/wb_mux:wb_mux/input_alu_i@595500-595550 
solution 1 wb_mux/input_alu_i@595500-595550 
solution 1 i_mips_core/wb_mux:wb_mux/reg_wb_o@593800-593850 
solution 1 wb_mux/reg_wb_o@593800-593850 
solution 1 i_mips_core/wb_mux:wb_mux/reg_wb_o@595500-595550 
solution 1 wb_mux/reg_wb_o@595500-595550 
