{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552101301616 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552101301631 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 08 21:15:01 2019 " "Processing started: Fri Mar 08 21:15:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552101301631 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101301631 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101301631 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552101304897 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552101304897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/lab7_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101338789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101338789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101338820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101338820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101338851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101338851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_irq_mapper " "Found entity 1: lab7_soc_irq_mapper" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101338882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101338882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0 " "Found entity 1: lab7_soc_mm_interconnect_0" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_005" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux_001" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101339914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101339914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340117 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_mux" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux_002 " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux_002" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab7_soc_mm_interconnect_0_rsp_demux" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux_002 " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux_002" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_mux" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux_001" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab7_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab7_soc_mm_interconnect_0_cmd_demux" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/lab7_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101340955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101340955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101341330 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101341330 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101341330 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101341330 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101341330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101341330 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552101341627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101341627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101341627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101341799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101341799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1552101341986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/leihaoc2/documents/github/ece385/lab8/leihaoc2/lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "../leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/leihaoc2/Documents/GitHub/ECE385/Lab8/leihaoc2/Lab7_tianhao6/lab7_soc/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552101341986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552101341986 ""}
{ "Info" "ISGN_NUM_OF_DESI