// Seed: 2968353690
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply0 id_4
);
  logic id_6;
  ;
  assign module_1.id_0 = 0;
  assign id_6 = -1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input wand id_3,
    input wire id_4,
    output logic id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8
);
  always @(-1 + {id_2, -1'b0, id_6, -1}, posedge 1) id_5 = id_4;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_3
  );
endmodule
