vendor_name = ModelSim
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/PEN.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/MUX2_8BIT.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/Reg_16bit.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/Reg_8bit.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/Reg_3bit.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/MUX2_16BIT.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/MUX2_3BIT.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/MUX_4_16BIT.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/MUX_4_3BIT.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/SE16.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/SE6to16.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/Mem.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/ctrl.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/RES_C.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/ALU.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/RF.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/IR.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/Shift1.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/Shift7.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/RISC_processor.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Monu kumar yadav/Desktop/EE_309_project/db/RISC_processor.cbx.xml
design_name = RISC_processor
instance = comp, \clk~I\, clk, RISC_processor, 1
instance = comp, \rst~I\, rst, RISC_processor, 1
