6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-1

Lecture 12 - Digital Circuits (I)

The inverter

October 20, 2005

Contents:

1. Introduction to digital electronics: the inverter

2. NMOS inverter with resistor pull up

Reading assignment:
Howe and Sodini, Ch. 5, §§5.1-5.3.2

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-2

Key questions
• What are the key ﬁgures of merit of logic circuits?
• How can one make a simple inverter using a single
MOSFET?

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-3

1. Introduction to digital electronics: the in-
verter

In digital electronics, digitally-encoded information is rep-
resented by means of two distinct voltage ranges:

V

VMAX

VOH

VOL

VMIN

logic 1

undefined (cid:13)
region

logic 0

• logic 0: VM I N ≤ V ≤ VOL
• logic 1: VOH ≤ V ≤ VM AX
• undeﬁned logic value: VOL ≤ V ≤ VOH .

Logic operations are performed using logic gates.
Simplest logic operation of all: inversion ⇒ inverter

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-4

2 Ideal inverter:

IN

OUT=IN

IN OUT

0

1

1

0

Circuit representation and ideal transfer function:

v+

+

VIN
-

VOUT

V+

V+
2

0

0

+

VOUT
-

VOUT=VIN

VM=

V+
2

V+

VIN

Deﬁne switching point or logic threshold:

VM ≡ input voltage for which VOU T = VI N
-for 0 ≤ VI N ≤ VM ⇒ VOU T = V +
-for VM ≤ VI N ≤ V + ⇒ VOU T = 0

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-5

Key property of ideal inverter: signal regeneration

v+

+

VIN
-

VOUT

V+

V+
2

0

0

+

VOUT
-

VOUT=VIN

VM=

V+
2

V+

VIN

Ideal inverter returns well deﬁned logical outputs (0 or
V +) even in the presence of considerable noise in VI N
(from voltage spikes, crosstalk, etc.)

logic level restoration

noise suppression

pulse edge sharpening

VIN
V+

VM

0

VIN
V+

VM

0

VIN
V+

VM

0

VOUT
V+

VM

0

VOUT
V+

VM

0

VOUT
V+

VM

0

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-6

2 ”Real” inverter:

logic 1

undefined (cid:13)
region

logic 0

VOUT
V+
VMAX
VOH

VOL
VMIN
0

0

v+

+

VIN
-

+

VOUT
-

slope=-1

|Av|>1

V+

VIN

In a real inverter, valid logic levels deﬁned as follows:
• logic 0:
VM I N ≡ output voltage when VI N = V +
VOL ≡ smallest output voltage where slope=-1
• logic 1:
VOH ≡ largest output voltage where slope=-1
VM AX ≡ output voltage when VI N = 0

(cid:13)
6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-7

Two other important voltages:

logic 1

undefined  (cid:13)
region

logic 0

VOUT

VMAX
VOH

VOL
VMIN
0

0

|Av|<1 (cid:13)
noise suppressed

slope=-1

|Av|>1(cid:13)
edges sharpened

|Av|<1 (cid:13)
noise suppressed

VIL

VIH

V+

VIN

a t
g ic

0

e s t h
b l e l o

a t
g ic

1

e s t h
b l e l o

u t v a l u
p t a
p
a c c e

e

o f i n
u c e

u t v a l u
p t a
p
a c c e

o f i n
u c e

e

d

r a

r a

g
g
n
n
d
p r o
p r o
VI L ≡ smallest input voltage where slope=-1
VI H ≡ highest input voltage where slope=-1

To have signal regeneration:

range of input values that produce acceptable logic output
> range of valid logic values

Key to signal regeneration in inverter: high voltage gain

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-8

Quantify signal regeneration through noise margins.

Consider chain of two inverters:
noise

M

VOUT

VMAX(cid:13)
VOH(cid:13)

VOL(cid:13)

VMIN(cid:13)

NMH

NML

N

VIN

VMAX(cid:13)

VIH(cid:13)

VIL(cid:13)

VMIN(cid:13)

inverter M (cid:13)
output

inverter N(cid:13)
input

Deﬁne noise margins:
N MH = VOH − VI H
N ML = VI L − VOL

noise margin high
noise margin low

When signal is within noise margins:
• logic 1 output from ﬁrst inverter interpreted as logic
1 input by second inverter
• logic 0 output from ﬁrst inverter interpreted as logic
0 input by second inverter

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-9

Simpliﬁcations for hand calculations
Hard to compute Av = −1 points in transfer function.

Approximate calculation:

VOUT

VOH=VMAX

VM

VOL=VMIN
0

slope= Av(VM)
VOUT=VIN

0

VIL VM

VIH

V+

VIN

• Assume VOL ' VM I N and VOH ' VM AX
• Trace tangent of transfer function at VM
(slope=small signal voltage gain at VM )
• VI L ' intersection of tangent with VOU T = VM AX
• VI H ' intersection of tangent with VOU T = VM I N
• to enhance noise margin: |Av (VM )| ↑

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-10

VOUT

VOH=VMAX

VM

slope= Av(VM)
VOUT=VIN

VOL=VMIN
0

V+
VIH
0
VIL VM
VIN
⇒ VI L ' VM − VM AX − VM
|Av (VM )| ' VM AX − VM
VM − VI L
|Av (VM )|
|Av (VM )| ' VM − VM I N
|Av (VM )| ) − VM I N
⇒ VIH ' VM (1 +
1
VIH − VM
|Av (VM )|

Then:
N ML = VI L−VOL ' (VM AX −VM I N )− (VM AX −VM )(1+

N MH = VOH −VIH ' (VM AX −VM I N )−(VM −VM I N )(1+

1
|Av (VM )| )
1
|Av(VM )| )

If |Av (VM )| → ∞:
N ML → VM − VM I N N MH → VM AX − VM

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-11

2 Transient characteristics

Look at inverter switching in the time domain:

IN

OUT

VIN

90%

50%

10%

0

tR

tF

VOUT

tPHL

90%

10%

tPLH

50%

VOH

VOL

t

VOH

VOL
t

0

tF

tR
tCYCLE
tR ≡ rise time between 10% and 90% of total swing
tF ≡ fal l time between 90% and 10% of total swing
tP H L ≡ propagation delay from high-to-low between
50% points
tP LH ≡ propagation delay from low-to-high between
50% points

Propagation delay:

tP = 1
2 (tP H L + tP LH )

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-12

Propagation delay: simpliﬁcation for hand calculations
• Input wavefunction = ideal square wave
• Propagation delay times = delay times to 50% point

VIN

VOH

VOL

VOUT
VOH

VOL

tCYCLE

tPHL

tPLH

50%

tCYCLE

VOH

t

t

• Hand calculations only approximate
• SPICE essential for accurate delay analysis

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-13

2. NMOS inverter with resistor pull up

V+

=VDD

R

IR

ID

VIN

VOUT

CL

load capacitance(cid:13)
(from following(cid:13)
stages)

Features:
• VBS = 0 (typically not shown)
• CL summarizes capacitive loading of following stages
(other logic gates, interconnect lines)

Basic operation:
• if VI N < VT , MOSFET OFF ⇒ VOU T = VDD
• if VI N > VT , MOSFET ON ⇒ VOU T small (value set
by resistor/nMOS divider)

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-14

VDD

R

+
VR
-

IR

ID

VOUT

VIN

Transfer function obtained by solving:

IR = ID

Can solve graphically: I-V characteristics of pull-up re-
sistor on ID vs. VOU T transistor characteristics:

IR=ID

IR=ID

IR=ID

VDD
R

VDD
R

1/R

1/R

0

0

VR=VDD-VOUT

-VDD

VR-VDD=-VOUT

1/R

0

0

VDD

VOUT

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-15

Overlap I-V characteristics of resistor pull-up on I-V char-
acteristics of transistor:

load line

IR=ID

VDD
R

VGS=VDD

VGS=VIN

VGS=VT

0

0

VDD

VDS=VOUT

Transfer function:

VOUT=VDS

VDD

0

0

VT

VDD

VIN=VGS

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-16

Logic levels:

VOUT=VDS

VMAX=VDD

VM

VMIN
0

0

VOUT=VIN

VT VM

VDD

VIN=VGS

For VM AX , transistor is cut-oﬀ, ID = 0:

VM AX = VDD

For VM I N , transistor is in linear regime; solve:
−VT )VM I N = IR =
µnCox (VDD− VM I N
2

ID =

W
L

VDD − VM I N
R

For VM , transistor is in saturation; solve:
VDD − VM
µnCox (VM − VT )2 = IR =
R

W
2L

ID =

Will continue next lecture with analysis of noise margin
and dynamics...

6.012 - Microelectronic Devices and Circuits - Fall 2005

Lecture 12-17

Key conclusions
• Logic circuits must exhibit noise margins in which
they are inmune to noise in input signal.
• Logic circuits must be regenerative: able to restore
clean logic values even if input is noisy.
• Propagation delay: time for logic gate to perform its
function.
• Concept of load line: graphical technique to visualize
transfer characteristics of inverter.
• First-order solution (by hand) of inverter ﬁgures of
merit easy if regimes of operation of transistor are
correctly identiﬁed.
• For more accurate solutions, use SPICE (or other cir-
cuit CAD tool).

