

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Aug 12 17:16:19 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 7.994 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max  |   Type   |
    +---------+---------+----------+----------+------+-------+----------+
    |    63511|    63526| 0.508 ms | 0.508 ms |  6274|  63506| dataflow |
    +---------+---------+----------+----------+------+-------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+-------+----------+
        |                                    |                                 |  Latency (cycles) |   Latency (absolute)  |   Interval   | Pipeline |
        |              Instance              |              Module             |   min   |   max   |    min    |    max    |  min |  max  |   Type   |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+-------+----------+
        |myproject_U0                        |myproject                        |    63503|    63518|  0.508 ms |  0.508 ms |  3922|  63506| dataflow |
        |Loop_2_proc_U0                      |Loop_2_proc                      |      111|      111|  0.887 us |  0.887 us |   111|    111|   none   |
        |Loop_1_proc404_U0                   |Loop_1_proc404                   |     6273|     6273| 50.146 us | 50.146 us |  6273|   6273|   none   |
        |Block_myproject_axi_exit36_proc_U0  |Block_myproject_axi_exit36_proc  |        0|        0|    0 ns   |    0 ns   |     0|      0|   none   |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+-------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      44|    -|
|FIFO             |        1|      -|     154|     655|    -|
|Instance         |      236|    330|   53228|  102698|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      90|    -|
|Register         |        -|      -|      10|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      237|    330|   53392|  103487|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      280|    220|  106400|   53200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       84|    150|      50|     194|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |              Instance              |              Module             | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |Block_myproject_axi_exit36_proc_U0  |Block_myproject_axi_exit36_proc  |        0|      0|    162|     193|    0|
    |Loop_1_proc404_U0                   |Loop_1_proc404                   |        0|      0|    690|     868|    0|
    |Loop_2_proc_U0                      |Loop_2_proc                      |        0|      0|    776|    1005|    0|
    |myproject_U0                        |myproject                        |      236|    330|  51600|  100632|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+
    |Total                               |                                 |      236|    330|  53228|  102698|    0|
    +------------------------------------+---------------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |in_local_V_data_0_V_U      |        1|  49|   0|    -|   784|   16|    12544|
    |is_last_0_i_loc_channel_U  |        0|   5|   0|    -|     2|    1|        2|
    |out_local_V_data_0_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_1_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_2_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_3_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_4_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_5_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_6_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_7_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_8_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_9_V_U     |        0|   5|   0|    -|     1|   16|       16|
    |tmp_data_V_0_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_1_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_2_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_3_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_4_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_5_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_6_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_7_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_8_U             |        0|   5|   0|    -|     2|   16|       32|
    |tmp_data_V_914_U           |        0|   5|   0|    -|     2|   16|       32|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |        1| 154|   0|    0|   816|  337|    13026|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_myproject_axi_exit36_proc_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |Loop_2_proc_U0_ap_start                         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_0                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_1                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_2                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_3                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_4                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_5                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_6                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_7                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_8                    |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_tmp_data_V_914                  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_0              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_1              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_2              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_3              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_4              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_5              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_6              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_7              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_8              |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_tmp_data_V_914            |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                           |          |      0|  0|  44|          22|          22|
    +------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+----+-----------+-----+-----------+
    |                   Name                   | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_1    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_2    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_3    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_4    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_5    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_6    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_7    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_8    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_tmp_data_V_914  |   9|          2|    1|          2|
    +------------------------------------------+----+-----------+-----+-----------+
    |Total                                     |  90|         20|   10|         20|
    +------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+---+----+-----+-----------+
    |                   Name                   | FF| LUT| Bits| Const Bits|
    +------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_tmp_data_V_0    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_1    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_2    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_3    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_4    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_5    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_6    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_7    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_8    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_tmp_data_V_914  |  1|   0|    1|          0|
    +------------------------------------------+---+----+-----+-----------+
    |Total                                     | 10|   0|   10|          0|
    +------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

