$date
	Sat Oct 22 23:07:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#183504
b101 !
1"
#183506
b101 &
b101 %
1$
#183507
0"
#183510
b10000 &
b10000 %
#183514
b1000 &
b1000 %
#183518
b100 &
b100 %
#183522
b10 &
b10 %
#183526
b1 &
1#
b1 %
#183530
b0 &
b0 %
0#
0$
#1184728
b1100 !
1"
#1184730
b1100 &
b1100 %
1$
#1184731
0"
#1184734
b110 &
b110 %
#1184738
b11 &
b11 %
#1184742
b1010 &
b1010 %
#1184746
b101 &
b101 %
#1184750
b10000 &
b10000 %
#1184754
b1000 &
b1000 %
#1184758
b100 &
b100 %
#1184762
b10 &
b10 %
#1184766
b1 &
1#
b1 %
#1184770
b0 &
b0 %
0#
0$
#2149899
b1101 !
1"
#2149902
b1101 &
b1101 %
1$
#2149903
0"
#2149906
b101000 &
b101000 %
#2149910
b10100 &
b10100 %
#2149914
b1010 &
b1010 %
#2149918
b101 &
b101 %
#2149922
b10000 &
b10000 %
#2149926
b1000 &
b1000 %
#2149930
b100 &
b100 %
#2149934
b10 &
b10 %
#2149938
b1 &
b1 %
1#
#2149942
b0 &
0#
b0 %
0$
#4500012
