

================================================================
== Vitis HLS Report for 'input_layer_Pipeline_WEIGHTS_LOOP_0'
================================================================
* Date:           Tue Oct 29 15:19:20 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- WEIGHTS_LOOP_0  |        0|    65538|         5|          1|          1|  0 ~ 65535|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    159|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        8|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     171|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    1|     171|    265|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_16_1_1_U23  |mux_4_2_16_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_8s_16ns_16_4_1_U24  |mac_muladd_16s_8s_16ns_16_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |   Memory  |                          Module                         | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |WEIGHTS_U  |input_layer_Pipeline_WEIGHTS_LOOP_0_WEIGHTS_ROM_AUTO_1R  |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total      |                                                         |        8|  0|   0|    0|  11328|    8|     1|        90624|
    +-----------+---------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln68_fu_157_p2     |         +|   0|  0|  71|          64|           1|
    |icmp_ln68_fu_148_p2    |      icmp|   0|  0|  71|          64|          64|
    |select_ln71_fu_194_p3  |    select|   0|  0|  15|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 159|         130|          68|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_sig_allocacmp_conv3_i9_load  |   9|          2|   16|         32|
    |conv3_i9_fu_56                  |   9|          2|   16|         32|
    |weight_index_fu_60              |   9|          2|   64|        128|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  54|         12|   99|        198|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |conv3_i9_fu_56                    |  16|   0|   16|          0|
    |icmp_ln68_reg_265                 |   1|   0|    1|          0|
    |trunc_ln70_reg_274                |   2|   0|    2|          0|
    |weight_index_fu_60                |  64|   0|   64|          0|
    |zext_ln68_1_cast_reg_260          |  14|   0|   64|         50|
    |icmp_ln68_reg_265                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 171|  32|  158|         50|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  input_layer_Pipeline_WEIGHTS_LOOP_0|  return value|
|zext_ln68                         |   in|   14|     ap_none|                            zext_ln68|        scalar|
|membrane_leak_accumulator_reload  |   in|   16|     ap_none|     membrane_leak_accumulator_reload|        scalar|
|zext_ln68_1                       |   in|   14|     ap_none|                          zext_ln68_1|        scalar|
|p_read                            |   in|   16|     ap_none|                               p_read|        scalar|
|p_read1                           |   in|   16|     ap_none|                              p_read1|        scalar|
|p_read2                           |   in|   16|     ap_none|                              p_read2|        scalar|
|p_read3                           |   in|   16|     ap_none|                              p_read3|        scalar|
|conv3_i9_out                      |  out|   16|      ap_vld|                         conv3_i9_out|       pointer|
|conv3_i9_out_ap_vld               |  out|    1|      ap_vld|                         conv3_i9_out|       pointer|
+----------------------------------+-----+-----+------------+-------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%conv3_i9 = alloca i32 1"   --->   Operation 8 'alloca' 'conv3_i9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weight_index = alloca i32 1"   --->   Operation 9 'alloca' 'weight_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3"   --->   Operation 10 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2"   --->   Operation 11 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1"   --->   Operation 12 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read"   --->   Operation 13 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln68_1_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln68_1"   --->   Operation 14 'read' 'zext_ln68_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%membrane_leak_accumulator_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %membrane_leak_accumulator_reload"   --->   Operation 15 'read' 'membrane_leak_accumulator_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln68_read = read i14 @_ssdm_op_Read.ap_auto.i14, i14 %zext_ln68"   --->   Operation 16 'read' 'zext_ln68_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln68_1_cast = zext i14 %zext_ln68_1_read"   --->   Operation 17 'zext' 'zext_ln68_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln68_cast = zext i14 %zext_ln68_read"   --->   Operation 18 'zext' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %zext_ln68_cast, i64 %weight_index"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %membrane_leak_accumulator_reload_read, i16 %conv3_i9"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body13"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%weight_index_2 = load i64 %weight_index" [src/RNI.cpp:70]   --->   Operation 22 'load' 'weight_index_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%icmp_ln68 = icmp_eq  i64 %weight_index_2, i64 %zext_ln68_1_cast" [src/RNI.cpp:68]   --->   Operation 24 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.body13.split, void %for.inc31.loopexit.exitStub" [src/RNI.cpp:68]   --->   Operation 25 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%WEIGHTS_addr = getelementptr i8 %WEIGHTS, i64 0, i64 %weight_index_2" [src/RNI.cpp:70]   --->   Operation 26 'getelementptr' 'WEIGHTS_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:70]   --->   Operation 27 'load' 'WEIGHTS_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i64 %weight_index_2" [src/RNI.cpp:70]   --->   Operation 28 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (3.52ns)   --->   "%add_ln68 = add i64 %weight_index_2, i64 1" [src/RNI.cpp:68]   --->   Operation 29 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln68 = store i64 %add_ln68, i64 %weight_index" [src/RNI.cpp:68]   --->   Operation 30 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%WEIGHTS_load = load i14 %WEIGHTS_addr" [src/RNI.cpp:70]   --->   Operation 31 'load' 'WEIGHTS_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 11328> <ROM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i8 %WEIGHTS_load" [src/RNI.cpp:70]   --->   Operation 32 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.82ns)   --->   "%trunc_ln70_1 = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i2, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i2 %trunc_ln70" [src/RNI.cpp:70]   --->   Operation 33 'mux' 'trunc_ln70_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln70 = mul i16 %trunc_ln70_1, i16 %sext_ln70" [src/RNI.cpp:70]   --->   Operation 34 'mul' 'mul_ln70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.05>
ST_4 : Operation 35 [2/3] (1.05ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln70 = mul i16 %trunc_ln70_1, i16 %sext_ln70" [src/RNI.cpp:70]   --->   Operation 35 'mul' 'mul_ln70' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.10>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%conv3_i9_load = load i16 %conv3_i9" [src/RNI.cpp:70]   --->   Operation 36 'load' 'conv3_i9_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/3] (0.00ns) (grouped into DSP with root node add_ln70)   --->   "%mul_ln70 = mul i16 %trunc_ln70_1, i16 %sext_ln70" [src/RNI.cpp:70]   --->   Operation 37 'mul' 'mul_ln70' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 38 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i16 %mul_ln70, i16 %conv3_i9_load" [src/RNI.cpp:70]   --->   Operation 38 'add' 'add_ln70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%conv3_i9_load_1 = load i16 %conv3_i9"   --->   Operation 48 'load' 'conv3_i9_load_1' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv3_i9_out, i16 %conv3_i9_load_1"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.44>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 32767" [src/RNI.cpp:68]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/RNI.cpp:68]   --->   Operation 40 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln70 = add i16 %mul_ln70, i16 %conv3_i9_load" [src/RNI.cpp:70]   --->   Operation 41 'add' 'add_ln70' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i16 %add_ln70" [src/RNI.cpp:71]   --->   Operation 42 'trunc' 'trunc_ln71' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln70, i32 15" [src/RNI.cpp:71]   --->   Operation 43 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.75ns)   --->   "%select_ln71 = select i1 %tmp, i15 0, i15 %trunc_ln71" [src/RNI.cpp:71]   --->   Operation 44 'select' 'select_ln71' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i15 %select_ln71" [src/RNI.cpp:68]   --->   Operation 45 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln68 = store i16 %zext_ln68_2, i16 %conv3_i9" [src/RNI.cpp:68]   --->   Operation 46 'store' 'store_ln68' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body13" [src/RNI.cpp:68]   --->   Operation 47 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln68]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ membrane_leak_accumulator_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln68_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i9_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
conv3_i9                              (alloca           ) [ 0111111]
weight_index                          (alloca           ) [ 0110000]
p_read_1                              (read             ) [ 0111000]
p_read_2                              (read             ) [ 0111000]
p_read_3                              (read             ) [ 0111000]
p_read_4                              (read             ) [ 0111000]
zext_ln68_1_read                      (read             ) [ 0000000]
membrane_leak_accumulator_reload_read (read             ) [ 0000000]
zext_ln68_read                        (read             ) [ 0000000]
zext_ln68_1_cast                      (zext             ) [ 0110000]
zext_ln68_cast                        (zext             ) [ 0000000]
store_ln0                             (store            ) [ 0000000]
store_ln0                             (store            ) [ 0000000]
br_ln0                                (br               ) [ 0000000]
weight_index_2                        (load             ) [ 0000000]
specpipeline_ln0                      (specpipeline     ) [ 0000000]
icmp_ln68                             (icmp             ) [ 0111110]
br_ln68                               (br               ) [ 0000000]
WEIGHTS_addr                          (getelementptr    ) [ 0101000]
trunc_ln70                            (trunc            ) [ 0101000]
add_ln68                              (add              ) [ 0000000]
store_ln68                            (store            ) [ 0000000]
WEIGHTS_load                          (load             ) [ 0000000]
sext_ln70                             (sext             ) [ 0100110]
trunc_ln70_1                          (mux              ) [ 0100110]
conv3_i9_load                         (load             ) [ 0100001]
mul_ln70                              (mul              ) [ 0100001]
speclooptripcount_ln68                (speclooptripcount) [ 0000000]
specloopname_ln68                     (specloopname     ) [ 0000000]
add_ln70                              (add              ) [ 0000000]
trunc_ln71                            (trunc            ) [ 0000000]
tmp                                   (bitselect        ) [ 0000000]
select_ln71                           (select           ) [ 0000000]
zext_ln68_2                           (zext             ) [ 0000000]
store_ln68                            (store            ) [ 0000000]
br_ln68                               (br               ) [ 0000000]
conv3_i9_load_1                       (load             ) [ 0000000]
write_ln0                             (write            ) [ 0000000]
ret_ln0                               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln68">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln68"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="membrane_leak_accumulator_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="membrane_leak_accumulator_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="zext_ln68_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln68_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv3_i9_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i9_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="WEIGHTS">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="conv3_i9_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv3_i9/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="weight_index_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="weight_index/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_1_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_3_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_4_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="zext_ln68_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="14" slack="0"/>
<pin id="91" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln68_1_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="membrane_leak_accumulator_reload_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="membrane_leak_accumulator_reload_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="zext_ln68_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="14" slack="0"/>
<pin id="102" dir="0" index="1" bw="14" slack="0"/>
<pin id="103" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln68_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_ln0_write_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="0" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="16" slack="0"/>
<pin id="110" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="WEIGHTS_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="64" slack="0"/>
<pin id="117" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="14" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_load/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln68_1_cast_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="14" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1_cast/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln68_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="14" slack="0"/>
<pin id="132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="14" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="16" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="weight_index_2_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_index_2/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln68_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="64" slack="0"/>
<pin id="150" dir="0" index="1" bw="64" slack="1"/>
<pin id="151" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="trunc_ln70_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="64" slack="0"/>
<pin id="155" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln70/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="add_ln68_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="64" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln68_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="1"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln70_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln70_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="2"/>
<pin id="175" dir="0" index="2" bw="16" slack="2"/>
<pin id="176" dir="0" index="3" bw="16" slack="2"/>
<pin id="177" dir="0" index="4" bw="16" slack="2"/>
<pin id="178" dir="0" index="5" bw="2" slack="1"/>
<pin id="179" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="trunc_ln70_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="conv3_i9_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="4"/>
<pin id="183" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i9_load/5 "/>
</bind>
</comp>

<comp id="184" class="1004" name="trunc_ln71_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/6 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="select_ln71_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="15" slack="0"/>
<pin id="197" dir="0" index="2" bw="15" slack="0"/>
<pin id="198" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln68_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="15" slack="0"/>
<pin id="204" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/6 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln68_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="15" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="5"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="conv3_i9_load_1_load_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="4"/>
<pin id="213" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_i9_load_1/5 "/>
</bind>
</comp>

<comp id="215" class="1007" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="0"/>
<pin id="218" dir="0" index="2" bw="16" slack="0"/>
<pin id="219" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln70/3 add_ln70/5 "/>
</bind>
</comp>

<comp id="225" class="1005" name="conv3_i9_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv3_i9 "/>
</bind>
</comp>

<comp id="233" class="1005" name="weight_index_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="weight_index "/>
</bind>
</comp>

<comp id="240" class="1005" name="p_read_1_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="2"/>
<pin id="242" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="245" class="1005" name="p_read_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="16" slack="2"/>
<pin id="247" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="p_read_3_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="2"/>
<pin id="252" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="p_read_4_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="2"/>
<pin id="257" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="260" class="1005" name="zext_ln68_1_cast_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_1_cast "/>
</bind>
</comp>

<comp id="265" class="1005" name="icmp_ln68_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="3"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="269" class="1005" name="WEIGHTS_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="14" slack="1"/>
<pin id="271" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_addr "/>
</bind>
</comp>

<comp id="274" class="1005" name="trunc_ln70_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="1"/>
<pin id="276" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln70 "/>
</bind>
</comp>

<comp id="279" class="1005" name="sext_ln70_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="1"/>
<pin id="281" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln70 "/>
</bind>
</comp>

<comp id="284" class="1005" name="trunc_ln70_1_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="1"/>
<pin id="286" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln70_1 "/>
</bind>
</comp>

<comp id="289" class="1005" name="conv3_i9_load_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="1"/>
<pin id="291" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i9_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="54" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="88" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="100" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="94" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="144" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="144" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="144" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="34" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="120" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="50" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="52" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="184" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="205"><net_src comp="194" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="220"><net_src comp="172" pin="6"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="168" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="181" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="223"><net_src comp="215" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="224"><net_src comp="215" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="228"><net_src comp="56" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="236"><net_src comp="60" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="239"><net_src comp="233" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="243"><net_src comp="64" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="172" pin=4"/></net>

<net id="248"><net_src comp="70" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="172" pin=3"/></net>

<net id="253"><net_src comp="76" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="258"><net_src comp="82" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="263"><net_src comp="126" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="268"><net_src comp="148" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="113" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="277"><net_src comp="153" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="172" pin=5"/></net>

<net id="282"><net_src comp="168" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="287"><net_src comp="172" pin="6"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="292"><net_src comp="181" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="215" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_i9_out | {5 }
	Port: WEIGHTS | {}
 - Input state : 
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : zext_ln68 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : membrane_leak_accumulator_reload | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : zext_ln68_1 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read1 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read2 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : p_read3 | {1 }
	Port: input_layer_Pipeline_WEIGHTS_LOOP_0 : WEIGHTS | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln68 : 1
		br_ln68 : 2
		WEIGHTS_addr : 1
		WEIGHTS_load : 2
		trunc_ln70 : 1
		add_ln68 : 1
		store_ln68 : 2
	State 3
		sext_ln70 : 1
		mul_ln70 : 2
	State 4
	State 5
		add_ln70 : 1
		write_ln0 : 1
	State 6
		trunc_ln71 : 1
		tmp : 1
		select_ln71 : 2
		zext_ln68_2 : 3
		store_ln68 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                 |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------------|---------|---------|---------|
|   icmp   |                 icmp_ln68_fu_148                 |    0    |    0    |    71   |
|----------|--------------------------------------------------|---------|---------|---------|
|    add   |                  add_ln68_fu_157                 |    0    |    0    |    71   |
|----------|--------------------------------------------------|---------|---------|---------|
|    mux   |                trunc_ln70_1_fu_172               |    0    |    0    |    20   |
|----------|--------------------------------------------------|---------|---------|---------|
|  select  |                select_ln71_fu_194                |    0    |    0    |    15   |
|----------|--------------------------------------------------|---------|---------|---------|
|  muladd  |                    grp_fu_215                    |    1    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |                p_read_1_read_fu_64               |    0    |    0    |    0    |
|          |                p_read_2_read_fu_70               |    0    |    0    |    0    |
|          |                p_read_3_read_fu_76               |    0    |    0    |    0    |
|   read   |                p_read_4_read_fu_82               |    0    |    0    |    0    |
|          |            zext_ln68_1_read_read_fu_88           |    0    |    0    |    0    |
|          | membrane_leak_accumulator_reload_read_read_fu_94 |    0    |    0    |    0    |
|          |            zext_ln68_read_read_fu_100            |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   write  |              write_ln0_write_fu_106              |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|          |              zext_ln68_1_cast_fu_126             |    0    |    0    |    0    |
|   zext   |               zext_ln68_cast_fu_130              |    0    |    0    |    0    |
|          |                zext_ln68_2_fu_202                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   trunc  |                 trunc_ln70_fu_153                |    0    |    0    |    0    |
|          |                 trunc_ln71_fu_184                |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   sext   |                 sext_ln70_fu_168                 |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
| bitselect|                    tmp_fu_187                    |    0    |    0    |    0    |
|----------|--------------------------------------------------|---------|---------|---------|
|   Total  |                                                  |    1    |    0    |   177   |
|----------|--------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  WEIGHTS_addr_reg_269  |   14   |
|  conv3_i9_load_reg_289 |   16   |
|    conv3_i9_reg_225    |   16   |
|    icmp_ln68_reg_265   |    1   |
|    p_read_1_reg_240    |   16   |
|    p_read_2_reg_245    |   16   |
|    p_read_3_reg_250    |   16   |
|    p_read_4_reg_255    |   16   |
|    sext_ln70_reg_279   |   16   |
|  trunc_ln70_1_reg_284  |   16   |
|   trunc_ln70_reg_274   |    2   |
|  weight_index_reg_233  |   64   |
|zext_ln68_1_cast_reg_260|   64   |
+------------------------+--------+
|          Total         |   273  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_215    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_215    |  p1  |   3  |   8  |   24   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   84   ||  4.8833 ||    32   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   177  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   32   |
|  Register |    -   |    -   |   273  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   273  |   209  |
+-----------+--------+--------+--------+--------+
