// Generated by CIRCT firtool-1.40.0
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// VCS coverage exclude_file
module metaMem_tag_combMem(	// src/main/scala/mini/Cache.scala:61:28
  input  [7:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [19:0] RW0_wdata,
  output [19:0] RW0_rdata
);

  reg [19:0] Memory[0:255];	// src/main/scala/mini/Cache.scala:61:28
  reg [7:0]  _GEN;	// src/main/scala/mini/Cache.scala:61:28
  reg        _GEN_0;	// src/main/scala/mini/Cache.scala:61:28
  reg        _GEN_1;	// src/main/scala/mini/Cache.scala:61:28
  always @(posedge RW0_clk) begin	// src/main/scala/mini/Cache.scala:61:28
    _GEN <= RW0_addr;	// src/main/scala/mini/Cache.scala:61:28
    _GEN_0 <= RW0_en;	// src/main/scala/mini/Cache.scala:61:28
    _GEN_1 <= RW0_wmode;	// src/main/scala/mini/Cache.scala:61:28
    if (RW0_en & RW0_wmode)	// src/main/scala/mini/Cache.scala:61:28
      Memory[RW0_addr] <= RW0_wdata;	// src/main/scala/mini/Cache.scala:61:28
  end // always @(posedge)
  `ifndef SYNTHESIS	// src/main/scala/mini/Cache.scala:61:28
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:61:28
      reg [31:0] _RANDOM;	// src/main/scala/mini/Cache.scala:61:28
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/mini/Cache.scala:61:28
    initial begin	// src/main/scala/mini/Cache.scala:61:28
      `INIT_RANDOM_PROLOG_	// src/main/scala/mini/Cache.scala:61:28
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/mini/Cache.scala:61:28
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/mini/Cache.scala:61:28
          Memory[i[7:0]] = _RANDOM_MEM[19:0];	// src/main/scala/mini/Cache.scala:61:28
        end	// src/main/scala/mini/Cache.scala:61:28
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:61:28
        _RANDOM = {`RANDOM};	// src/main/scala/mini/Cache.scala:61:28
        _GEN = _RANDOM[7:0];	// src/main/scala/mini/Cache.scala:61:28
        _GEN_0 = _RANDOM[8];	// src/main/scala/mini/Cache.scala:61:28
        _GEN_1 = _RANDOM[9];	// src/main/scala/mini/Cache.scala:61:28
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // not def SYNTHESIS
  assign RW0_rdata = _GEN_0 & ~_GEN_1 ? Memory[_GEN] : 20'bx;	// src/main/scala/mini/Cache.scala:61:28
endmodule

// VCS coverage exclude_file
module dataMem_0_combMem(	// src/main/scala/mini/Cache.scala:62:45
  input  [7:0]  RW0_addr,
  input         RW0_en,
                RW0_clk,
                RW0_wmode,
  input  [31:0] RW0_wdata,
  input  [3:0]  RW0_wmask,
  output [31:0] RW0_rdata
);

  reg [31:0] Memory[0:255];	// src/main/scala/mini/Cache.scala:62:45
  reg [7:0]  _GEN;	// src/main/scala/mini/Cache.scala:62:45
  reg        _GEN_0;	// src/main/scala/mini/Cache.scala:62:45
  reg        _GEN_1;	// src/main/scala/mini/Cache.scala:62:45
  always @(posedge RW0_clk) begin	// src/main/scala/mini/Cache.scala:62:45
    _GEN <= RW0_addr;	// src/main/scala/mini/Cache.scala:62:45
    _GEN_0 <= RW0_en;	// src/main/scala/mini/Cache.scala:62:45
    _GEN_1 <= RW0_wmode;	// src/main/scala/mini/Cache.scala:62:45
    if (RW0_en & RW0_wmask[0] & RW0_wmode)	// src/main/scala/mini/Cache.scala:62:45
      Memory[RW0_addr][32'h0 +: 8] <= RW0_wdata[7:0];	// src/main/scala/mini/Cache.scala:62:45
    if (RW0_en & RW0_wmask[1] & RW0_wmode)	// src/main/scala/mini/Cache.scala:62:45
      Memory[RW0_addr][32'h8 +: 8] <= RW0_wdata[15:8];	// src/main/scala/mini/Cache.scala:62:45
    if (RW0_en & RW0_wmask[2] & RW0_wmode)	// src/main/scala/mini/Cache.scala:62:45
      Memory[RW0_addr][32'h10 +: 8] <= RW0_wdata[23:16];	// src/main/scala/mini/Cache.scala:62:45
    if (RW0_en & RW0_wmask[3] & RW0_wmode)	// src/main/scala/mini/Cache.scala:62:45
      Memory[RW0_addr][32'h18 +: 8] <= RW0_wdata[31:24];	// src/main/scala/mini/Cache.scala:62:45
  end // always @(posedge)
  `ifndef SYNTHESIS	// src/main/scala/mini/Cache.scala:62:45
    `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:62:45
      reg [31:0] _RANDOM;	// src/main/scala/mini/Cache.scala:62:45
    `endif // RANDOMIZE_REG_INIT
    reg [31:0] _RANDOM_MEM;	// src/main/scala/mini/Cache.scala:62:45
    initial begin	// src/main/scala/mini/Cache.scala:62:45
      `INIT_RANDOM_PROLOG_	// src/main/scala/mini/Cache.scala:62:45
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/mini/Cache.scala:62:45
        for (logic [8:0] i = 9'h0; i < 9'h100; i += 9'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/mini/Cache.scala:62:45
          Memory[i[7:0]] = _RANDOM_MEM;	// src/main/scala/mini/Cache.scala:62:45
        end	// src/main/scala/mini/Cache.scala:62:45
      `endif // RANDOMIZE_MEM_INIT
      `ifdef RANDOMIZE_REG_INIT	// src/main/scala/mini/Cache.scala:62:45
        _RANDOM = {`RANDOM};	// src/main/scala/mini/Cache.scala:62:45
        _GEN = _RANDOM[7:0];	// src/main/scala/mini/Cache.scala:62:45
        _GEN_0 = _RANDOM[8];	// src/main/scala/mini/Cache.scala:62:45
        _GEN_1 = _RANDOM[9];	// src/main/scala/mini/Cache.scala:62:45
      `endif // RANDOMIZE_REG_INIT
    end // initial
  `endif // not def SYNTHESIS
  assign RW0_rdata = _GEN_0 & ~_GEN_1 ? Memory[_GEN] : 32'bx;	// src/main/scala/mini/Cache.scala:62:45
endmodule

// VCS coverage exclude_file
module qvm_combMem(	// src/main/scala/mini/RegFile.scala:23:16
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [15:0] W0_data,
  output [15:0] R0_data,
                R1_data
);

  reg [15:0] Memory[0:31];	// src/main/scala/mini/RegFile.scala:23:16
  always @(posedge W0_clk) begin	// src/main/scala/mini/RegFile.scala:23:16
    if (W0_en)	// src/main/scala/mini/RegFile.scala:23:16
      Memory[W0_addr] <= W0_data;	// src/main/scala/mini/RegFile.scala:23:16
  end // always @(posedge)
  `ifndef SYNTHESIS	// src/main/scala/mini/RegFile.scala:23:16
    reg [31:0] _RANDOM_MEM;	// src/main/scala/mini/RegFile.scala:23:16
    initial begin	// src/main/scala/mini/RegFile.scala:23:16
      `INIT_RANDOM_PROLOG_	// src/main/scala/mini/RegFile.scala:23:16
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/mini/RegFile.scala:23:16
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/mini/RegFile.scala:23:16
          Memory[i[4:0]] = _RANDOM_MEM[15:0];	// src/main/scala/mini/RegFile.scala:23:16
        end	// src/main/scala/mini/RegFile.scala:23:16
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // not def SYNTHESIS
  assign R0_data = R0_en ? Memory[R0_addr] : 16'bx;	// src/main/scala/mini/RegFile.scala:23:16
  assign R1_data = R1_en ? Memory[R1_addr] : 16'bx;	// src/main/scala/mini/RegFile.scala:23:16
endmodule

// VCS coverage exclude_file
module regs_combMem(	// src/main/scala/mini/RegFile.scala:22:17
  input  [4:0]  R0_addr,
  input         R0_en,
                R0_clk,
  input  [4:0]  R1_addr,
  input         R1_en,
                R1_clk,
  input  [4:0]  W0_addr,
  input         W0_en,
                W0_clk,
  input  [31:0] W0_data,
  output [31:0] R0_data,
                R1_data
);

  reg [31:0] Memory[0:31];	// src/main/scala/mini/RegFile.scala:22:17
  always @(posedge W0_clk) begin	// src/main/scala/mini/RegFile.scala:22:17
    if (W0_en)	// src/main/scala/mini/RegFile.scala:22:17
      Memory[W0_addr] <= W0_data;	// src/main/scala/mini/RegFile.scala:22:17
  end // always @(posedge)
  `ifndef SYNTHESIS	// src/main/scala/mini/RegFile.scala:22:17
    reg [31:0] _RANDOM_MEM;	// src/main/scala/mini/RegFile.scala:22:17
    initial begin	// src/main/scala/mini/RegFile.scala:22:17
      `INIT_RANDOM_PROLOG_	// src/main/scala/mini/RegFile.scala:22:17
      `ifdef RANDOMIZE_MEM_INIT	// src/main/scala/mini/RegFile.scala:22:17
        for (logic [5:0] i = 6'h0; i < 6'h20; i += 6'h1) begin
          _RANDOM_MEM = `RANDOM;	// src/main/scala/mini/RegFile.scala:22:17
          Memory[i[4:0]] = _RANDOM_MEM;	// src/main/scala/mini/RegFile.scala:22:17
        end	// src/main/scala/mini/RegFile.scala:22:17
      `endif // RANDOMIZE_MEM_INIT
    end // initial
  `endif // not def SYNTHESIS
  assign R0_data = R0_en ? Memory[R0_addr] : 32'bx;	// src/main/scala/mini/RegFile.scala:22:17
  assign R1_data = R1_en ? Memory[R1_addr] : 32'bx;	// src/main/scala/mini/RegFile.scala:22:17
endmodule

module CSR(	// <stdin>:3:10
  input         clock,	// <stdin>:4:11
                reset,	// <stdin>:5:11
                io_stall,	// src/main/scala/mini/CSR.scala:131:14
  input  [2:0]  io_cmd,	// src/main/scala/mini/CSR.scala:131:14
  input  [31:0] io_in,	// src/main/scala/mini/CSR.scala:131:14
                io_pc,	// src/main/scala/mini/CSR.scala:131:14
                io_addr,	// src/main/scala/mini/CSR.scala:131:14
                io_inst,	// src/main/scala/mini/CSR.scala:131:14
  input         io_illegal,	// src/main/scala/mini/CSR.scala:131:14
  input  [1:0]  io_st_type,	// src/main/scala/mini/CSR.scala:131:14
  input  [2:0]  io_ld_type,	// src/main/scala/mini/CSR.scala:131:14
  input         io_pc_check,	// src/main/scala/mini/CSR.scala:131:14
                io_host_fromhost_valid,	// src/main/scala/mini/CSR.scala:131:14
  input  [31:0] io_host_fromhost_bits,	// src/main/scala/mini/CSR.scala:131:14
  output [31:0] io_out,	// src/main/scala/mini/CSR.scala:131:14
  output        io_expt,	// src/main/scala/mini/CSR.scala:131:14
  output [31:0] io_evec,	// src/main/scala/mini/CSR.scala:131:14
                io_epc,	// src/main/scala/mini/CSR.scala:131:14
                io_host_tohost,	// src/main/scala/mini/CSR.scala:131:14
                io_qnorm_csr	// src/main/scala/mini/CSR.scala:131:14
);

  reg  [31:0] time_0;	// src/main/scala/mini/CSR.scala:137:21
  reg  [31:0] timeh;	// src/main/scala/mini/CSR.scala:138:22
  reg  [31:0] cycle;	// src/main/scala/mini/CSR.scala:139:22
  reg  [31:0] cycleh;	// src/main/scala/mini/CSR.scala:140:23
  reg  [31:0] instret;	// src/main/scala/mini/CSR.scala:141:24
  reg  [31:0] instreth;	// src/main/scala/mini/CSR.scala:142:25
  reg  [1:0]  PRV;	// src/main/scala/mini/CSR.scala:154:20
  reg  [1:0]  PRV1;	// src/main/scala/mini/CSR.scala:155:21
  reg         IE;	// src/main/scala/mini/CSR.scala:158:19
  reg         IE1;	// src/main/scala/mini/CSR.scala:159:20
  reg         MTIP;	// src/main/scala/mini/CSR.scala:175:21
  reg         MTIE;	// src/main/scala/mini/CSR.scala:178:21
  reg         MSIP;	// src/main/scala/mini/CSR.scala:181:21
  reg         MSIE;	// src/main/scala/mini/CSR.scala:184:21
  reg  [31:0] mtimecmp;	// src/main/scala/mini/CSR.scala:190:21
  reg  [31:0] mscratch;	// src/main/scala/mini/CSR.scala:192:21
  reg  [31:0] mepc;	// src/main/scala/mini/CSR.scala:194:17
  reg  [31:0] mcause;	// src/main/scala/mini/CSR.scala:195:19
  reg  [31:0] mbadaddr;	// src/main/scala/mini/CSR.scala:196:21
  reg  [31:0] mtohost;	// src/main/scala/mini/CSR.scala:198:24
  reg  [31:0] mfromhost;	// src/main/scala/mini/CSR.scala:199:22
  reg  [31:0] qnorm;	// src/main/scala/mini/CSR.scala:218:22
  reg  [31:0] qstate;	// src/main/scala/mini/CSR.scala:220:22
  wire [31:0] _io_out_output =
    io_inst[31:20] == 12'hC00
      ? cycle
      : io_inst[31:20] == 12'hC01
          ? time_0
          : io_inst[31:20] == 12'hC02
              ? instret
              : io_inst[31:20] == 12'hC80
                  ? cycleh
                  : io_inst[31:20] == 12'hC81
                      ? timeh
                      : io_inst[31:20] == 12'hC82
                          ? instreth
                          : io_inst[31:20] == 12'h900
                              ? cycle
                              : io_inst[31:20] == 12'h901
                                  ? time_0
                                  : io_inst[31:20] == 12'h902
                                      ? instret
                                      : io_inst[31:20] == 12'h980
                                          ? cycleh
                                          : io_inst[31:20] == 12'h981
                                              ? timeh
                                              : io_inst[31:20] == 12'h982
                                                  ? instreth
                                                  : io_inst[31:20] == 12'hF00
                                                      ? 32'h100100
                                                      : io_inst[31:20] == 12'hF01
                                                        | io_inst[31:20] == 12'hF10
                                                          ? 32'h0
                                                          : io_inst[31:20] == 12'h301
                                                              ? 32'h100
                                                              : io_inst[31:20] == 12'h302
                                                                  ? 32'h0
                                                                  : io_inst[31:20] == 12'h304
                                                                      ? {24'h0,
                                                                         MTIE,
                                                                         3'h0,
                                                                         MSIE,
                                                                         3'h0}
                                                                      : io_inst[31:20] == 12'h321
                                                                          ? mtimecmp
                                                                          : io_inst[31:20] == 12'h701
                                                                              ? time_0
                                                                              : io_inst[31:20] == 12'h741
                                                                                  ? timeh
                                                                                  : io_inst[31:20] == 12'h340
                                                                                      ? mscratch
                                                                                      : io_inst[31:20] == 12'h341
                                                                                          ? mepc
                                                                                          : io_inst[31:20] == 12'h342
                                                                                              ? mcause
                                                                                              : io_inst[31:20] == 12'h343
                                                                                                  ? mbadaddr
                                                                                                  : io_inst[31:20] == 12'h344
                                                                                                      ? {24'h0,
                                                                                                         MTIP,
                                                                                                         3'h0,
                                                                                                         MSIP,
                                                                                                         3'h0}
                                                                                                      : io_inst[31:20] == 12'h780
                                                                                                          ? mtohost
                                                                                                          : io_inst[31:20] == 12'h781
                                                                                                              ? mfromhost
                                                                                                              : io_inst[31:20] == 12'h300
                                                                                                                  ? {26'h0,
                                                                                                                     PRV1,
                                                                                                                     IE1,
                                                                                                                     PRV,
                                                                                                                     IE}
                                                                                                                  : io_inst[31:20] == 12'h721
                                                                                                                      ? qnorm
                                                                                                                      : io_inst[31:20] == 12'h722
                                                                                                                          ? qstate
                                                                                                                          : 32'h0;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39, src/main/scala/mini/CSR.scala:133:25, :137:21, :138:22, :139:22, :140:23, :141:24, :142:25, :144:19, :154:20, :155:21, :158:19, :159:20, :170:20, :175:21, :178:21, :181:21, :184:21, :187:16, :188:16, :190:21, :192:21, :194:17, :195:19, :196:21, :198:24, :199:22, :218:22, :220:22, :265:{49,75}, :309:38, :324:21, :330:28, :334:28, :338:28, :339:28, :340:28, :341:28, :342:28, :343:28, :344:28, :345:28, :346:28, :353:28, :354:28
  wire        privInst = io_cmd == 3'h4;	// src/main/scala/mini/CSR.scala:260:25
  wire        isEcall = privInst & ~(io_inst[20]) & ~(io_inst[28]);	// src/main/scala/mini/CSR.scala:133:25, :260:25, :261:{29,38,42,45,54}
  wire        isEbreak = privInst & io_inst[20] & ~(io_inst[28]);	// src/main/scala/mini/CSR.scala:133:25, :260:25, :261:{38,54}, :262:{42,45}
  wire        _wdata_T_3 = io_cmd == 3'h1;	// src/main/scala/mini/CSR.scala:266:20
  wire        wen = _wdata_T_3 | io_cmd[1] & (|(io_inst[19:15]));	// src/main/scala/mini/CSR.scala:134:25, :266:{20,30,39,43,55}
  wire        iaddrInvalid = io_pc_check & io_addr[1];	// src/main/scala/mini/CSR.scala:275:{34,44}
  wire        laddrInvalid =
    io_ld_type == 3'h4 | io_ld_type == 3'h2
      ? io_addr[0]
      : io_ld_type == 3'h1 & (|(io_addr[1:0]));	// src/main/scala/mini/CSR.scala:260:25, :266:20, :267:37, :276:52, :277:{35,42,71}
  wire        saddrInvalid =
    io_st_type == 2'h2 ? io_addr[0] : io_st_type == 2'h1 & (|(io_addr[1:0]));	// src/main/scala/mini/CSR.scala:277:{35,71}, :281:{35,71}
  wire        _io_expt_T_12 = io_inst[29:28] > PRV;	// src/main/scala/mini/CSR.scala:133:25, :154:20, :259:{27,34}
  wire        _io_expt_output =
    io_illegal | iaddrInvalid | laddrInvalid | saddrInvalid | (|(io_cmd[1:0]))
    & (~(io_inst[31:20] == 12'hC00 | io_inst[31:20] == 12'hC01 | io_inst[31:20] == 12'hC02
         | io_inst[31:20] == 12'hC80 | io_inst[31:20] == 12'hC81
         | io_inst[31:20] == 12'hC82 | io_inst[31:20] == 12'h900
         | io_inst[31:20] == 12'h901 | io_inst[31:20] == 12'h902
         | io_inst[31:20] == 12'h980 | io_inst[31:20] == 12'h981
         | io_inst[31:20] == 12'h982 | io_inst[31:20] == 12'hF00
         | io_inst[31:20] == 12'hF01 | io_inst[31:20] == 12'hF10
         | io_inst[31:20] == 12'h301 | io_inst[31:20] == 12'h302
         | io_inst[31:20] == 12'h304 | io_inst[31:20] == 12'h321
         | io_inst[31:20] == 12'h701 | io_inst[31:20] == 12'h741
         | io_inst[31:20] == 12'h340 | io_inst[31:20] == 12'h341
         | io_inst[31:20] == 12'h342 | io_inst[31:20] == 12'h343
         | io_inst[31:20] == 12'h344 | io_inst[31:20] == 12'h780
         | io_inst[31:20] == 12'h781 | io_inst[31:20] == 12'h300
         | io_inst[31:20] == 12'h721 | io_inst[31:20] == 12'h722) | _io_expt_T_12) | wen
    & ((&(io_inst[31:30])) | io_inst[31:20] == 12'h301 | io_inst[31:20] == 12'h302)
    | privInst & _io_expt_T_12 | isEcall | isEbreak;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:133:25, :259:34, :260:25, :261:42, :262:42, :264:{35,58}, :265:{23,32,49,63,75}, :266:30, :275:34, :276:52, :281:35, :283:{11,18,22,26,36,58}, :284:{15,41}, :324:21, :330:28, :334:28, :338:28, :339:28, :340:28, :341:28, :342:28, :343:28, :344:28, :345:28, :346:28, :353:28, :354:28
  always @(posedge clock) begin	// <stdin>:4:11
    automatic logic        isEret;	// src/main/scala/mini/CSR.scala:263:41
    automatic logic [31:0] _wdata_T;	// src/main/scala/mini/CSR.scala:270:24
    automatic logic [31:0] _wdata_T_2;	// src/main/scala/mini/CSR.scala:271:24
    automatic logic        _wdata_T_5;	// src/main/scala/mini/CSR.scala:267:37
    automatic logic        _wdata_T_7;	// src/main/scala/mini/CSR.scala:267:37
    automatic logic [31:0] wdata;	// src/main/scala/mini/CSR.scala:267:37
    automatic logic        _T_7;	// src/main/scala/mini/CSR.scala:324:21
    automatic logic        _T_8;	// src/main/scala/mini/CSR.scala:330:28
    automatic logic        _GEN;	// src/main/scala/mini/CSR.scala:175:21, :298:19, :318:24, :323:21
    automatic logic        _T_9;	// src/main/scala/mini/CSR.scala:334:28
    automatic logic        _T_10;	// src/main/scala/mini/CSR.scala:338:28
    automatic logic        _T_11;	// src/main/scala/mini/CSR.scala:339:28
    automatic logic        _T_12;	// src/main/scala/mini/CSR.scala:340:28
    automatic logic        _T_13;	// src/main/scala/mini/CSR.scala:341:28
    automatic logic        _T_14;	// src/main/scala/mini/CSR.scala:342:28
    automatic logic        _T_15;	// src/main/scala/mini/CSR.scala:343:28
    automatic logic        _T_16;	// src/main/scala/mini/CSR.scala:344:28
    automatic logic        _T_17;	// src/main/scala/mini/CSR.scala:345:28
    automatic logic        _T_18;	// src/main/scala/mini/CSR.scala:346:28
    isEret = privInst & ~(io_inst[20]) & io_inst[28];	// src/main/scala/mini/CSR.scala:133:25, :260:25, :261:{38,54}, :263:{28,41}
    _wdata_T = _io_out_output | io_in;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/CSR.scala:270:24
    _wdata_T_2 = _io_out_output & ~io_in;	// src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/CSR.scala:271:{24,26}
    _wdata_T_5 = io_cmd == 3'h2;	// src/main/scala/mini/CSR.scala:267:37
    _wdata_T_7 = io_cmd == 3'h3;	// src/main/scala/mini/CSR.scala:267:37
    wdata = _wdata_T_7 ? _wdata_T_2 : _wdata_T_5 ? _wdata_T : _wdata_T_3 ? io_in : 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :266:20, :267:37, :270:24, :271:24
    _T_7 = io_inst[31:20] == 12'h300;	// src/main/scala/mini/CSR.scala:133:25, :324:21
    _T_8 = io_inst[31:20] == 12'h344;	// src/main/scala/mini/CSR.scala:133:25, :330:28
    _GEN = _io_expt_output | isEret;	// src/main/scala/mini/CSR.scala:175:21, :263:41, :284:41, :298:19, :318:24, :323:21
    _T_9 = io_inst[31:20] == 12'h304;	// src/main/scala/mini/CSR.scala:133:25, :334:28
    _T_10 = io_inst[31:20] == 12'h701;	// src/main/scala/mini/CSR.scala:133:25, :338:28
    _T_11 = io_inst[31:20] == 12'h741;	// src/main/scala/mini/CSR.scala:133:25, :339:28
    _T_12 = io_inst[31:20] == 12'h321;	// src/main/scala/mini/CSR.scala:133:25, :340:28
    _T_13 = io_inst[31:20] == 12'h340;	// src/main/scala/mini/CSR.scala:133:25, :341:28
    _T_14 = io_inst[31:20] == 12'h341;	// src/main/scala/mini/CSR.scala:133:25, :342:28
    _T_15 = io_inst[31:20] == 12'h342;	// src/main/scala/mini/CSR.scala:133:25, :343:28
    _T_16 = io_inst[31:20] == 12'h343;	// src/main/scala/mini/CSR.scala:133:25, :344:28
    _T_17 = io_inst[31:20] == 12'h780;	// src/main/scala/mini/CSR.scala:133:25, :345:28
    _T_18 = io_inst[31:20] == 12'h781;	// src/main/scala/mini/CSR.scala:133:25, :346:28
    if (reset) begin	// <stdin>:4:11
      time_0 <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21
      timeh <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :138:22
      cycle <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :139:22
      cycleh <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :140:23
      instret <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :141:24
      instreth <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :142:25
      PRV <= 2'h3;	// src/main/scala/mini/CSR.scala:154:20
      PRV1 <= 2'h3;	// src/main/scala/mini/CSR.scala:154:20, :155:21
      IE <= 1'h0;	// src/main/scala/mini/CSR.scala:158:19
      IE1 <= 1'h0;	// src/main/scala/mini/CSR.scala:158:19, :159:20
      MTIP <= 1'h0;	// src/main/scala/mini/CSR.scala:158:19, :175:21
      MTIE <= 1'h0;	// src/main/scala/mini/CSR.scala:158:19, :178:21
      MSIP <= 1'h0;	// src/main/scala/mini/CSR.scala:158:19, :181:21
      MSIE <= 1'h0;	// src/main/scala/mini/CSR.scala:158:19, :184:21
      mtohost <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :198:24
      qnorm <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :218:22
      qstate <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :220:22
    end
    else begin	// <stdin>:4:11
      automatic logic isInstRet;	// src/main/scala/mini/CSR.scala:293:85
      automatic logic _T_19 = io_inst[31:20] == 12'h900;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:133:25, :347:28
      automatic logic _T_20 = io_inst[31:20] == 12'h901;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:133:25, :348:28
      automatic logic _T_21 = io_inst[31:20] == 12'h902;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:133:25, :349:28
      automatic logic _T_22 = io_inst[31:20] == 12'h980;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:133:25, :350:28
      automatic logic _T_23 = io_inst[31:20] == 12'h981;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:133:25, :351:28
      automatic logic _T_24 = io_inst[31:20] == 12'h982;	// src/main/scala/chisel3/util/Lookup.scala:31:38, src/main/scala/mini/CSR.scala:133:25, :352:28
      automatic logic _T_25 = io_inst[31:20] == 12'h721;	// src/main/scala/mini/CSR.scala:133:25, :353:28
      isInstRet = io_inst != 32'h13 & (~_io_expt_output | isEcall | isEbreak) & ~io_stall;	// src/main/scala/mini/CSR.scala:261:42, :262:42, :284:41, :293:{27,52,72,85,88}
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9
          | ~(_T_10
              | ~(_T_11 | _T_12 | _T_13 | _T_14 | _T_15 | _T_16 | _T_17 | _T_18 | _T_19
                  | ~_T_20)))	// src/main/scala/mini/CSR.scala:175:21, :266:30, :289:8, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43,50}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}, :346:{28,47}, :347:{28,44}, :348:{28,43}
        time_0 <= time_0 + 32'h1;	// src/main/scala/mini/CSR.scala:137:21, :289:16
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        time_0 <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:137:21, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        time_0 <= _wdata_T;	// src/main/scala/mini/CSR.scala:137:21, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        time_0 <= io_in;	// src/main/scala/mini/CSR.scala:137:21
      else	// src/main/scala/mini/CSR.scala:266:20
        time_0 <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10
          | ~(_T_11
              | ~(_T_12 | _T_13 | _T_14 | _T_15 | _T_16 | _T_17 | _T_18 | _T_19 | _T_20
                  | _T_21 | _T_22 | ~_T_23))) begin	// src/main/scala/mini/CSR.scala:175:21, :266:30, :290:19, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44,52}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}, :346:{28,47}, :347:{28,44}, :348:{28,43}, :349:{28,46}, :350:{28,45}, :351:{28,44}
        if (&time_0)	// src/main/scala/mini/CSR.scala:137:21, :290:13
          timeh <= timeh + 32'h1;	// src/main/scala/mini/CSR.scala:138:22, :289:16, :290:36
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        timeh <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:138:22, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        timeh <= _wdata_T;	// src/main/scala/mini/CSR.scala:138:22, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        timeh <= io_in;	// src/main/scala/mini/CSR.scala:138:22
      else	// src/main/scala/mini/CSR.scala:266:20
        timeh <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :138:22
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
          | _T_14 | _T_15 | _T_16 | _T_17 | _T_18 | ~_T_19)	// src/main/scala/mini/CSR.scala:175:21, :266:30, :291:9, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}, :346:{28,47}, :347:{28,44}
        cycle <= cycle + 32'h1;	// src/main/scala/mini/CSR.scala:139:22, :289:16, :291:18
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        cycle <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:139:22, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        cycle <= _wdata_T;	// src/main/scala/mini/CSR.scala:139:22, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        cycle <= io_in;	// src/main/scala/mini/CSR.scala:139:22
      else	// src/main/scala/mini/CSR.scala:266:20
        cycle <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :139:22
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
          | _T_14 | _T_15 | _T_16 | _T_17 | _T_18 | _T_19 | _T_20 | _T_21 | ~_T_22) begin	// src/main/scala/mini/CSR.scala:175:21, :266:30, :292:20, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}, :346:{28,47}, :347:{28,44}, :348:{28,43}, :349:{28,46}, :350:{28,45}
        if (&cycle)	// src/main/scala/mini/CSR.scala:139:22, :292:14
          cycleh <= cycleh + 32'h1;	// src/main/scala/mini/CSR.scala:140:23, :289:16, :292:39
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        cycleh <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:140:23, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        cycleh <= _wdata_T;	// src/main/scala/mini/CSR.scala:140:23, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        cycleh <= io_in;	// src/main/scala/mini/CSR.scala:140:23
      else	// src/main/scala/mini/CSR.scala:266:20
        cycleh <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :140:23
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
          | _T_14 | _T_15 | _T_16 | _T_17 | _T_18 | _T_19 | _T_20 | ~_T_21) begin	// src/main/scala/mini/CSR.scala:175:21, :266:30, :294:19, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}, :346:{28,47}, :347:{28,44}, :348:{28,43}, :349:{28,46}
        if (isInstRet)	// src/main/scala/mini/CSR.scala:293:85
          instret <= instret + 32'h1;	// src/main/scala/mini/CSR.scala:141:24, :289:16, :294:40
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        instret <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:141:24, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        instret <= _wdata_T;	// src/main/scala/mini/CSR.scala:141:24, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        instret <= io_in;	// src/main/scala/mini/CSR.scala:141:24
      else	// src/main/scala/mini/CSR.scala:266:20
        instret <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :141:24
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
          | _T_14 | _T_15 | _T_16 | _T_17 | _T_18 | _T_19 | _T_20 | _T_21 | _T_22 | _T_23
          | ~_T_24) begin	// src/main/scala/mini/CSR.scala:175:21, :266:30, :295:35, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}, :346:{28,47}, :347:{28,44}, :348:{28,43}, :349:{28,46}, :350:{28,45}, :351:{28,44}, :352:{28,47}
        if (isInstRet & (&instret))	// src/main/scala/mini/CSR.scala:141:24, :293:85, :295:{18,29}
          instreth <= instreth + 32'h1;	// src/main/scala/mini/CSR.scala:142:25, :289:16, :295:58
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        instreth <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:142:25, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        instreth <= _wdata_T;	// src/main/scala/mini/CSR.scala:142:25, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        instreth <= io_in;	// src/main/scala/mini/CSR.scala:142:25
      else	// src/main/scala/mini/CSR.scala:266:20
        instreth <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :142:25
      if (io_stall) begin	// src/main/scala/mini/CSR.scala:131:14
      end
      else begin	// src/main/scala/mini/CSR.scala:131:14
        automatic logic _GEN_0;	// src/main/scala/mini/CSR.scala:155:21, :323:21, :324:38, :325:14
        _GEN_0 = wen & _T_7;	// src/main/scala/mini/CSR.scala:155:21, :266:30, :323:21, :324:{21,38}, :325:14
        if (_io_expt_output) begin	// src/main/scala/mini/CSR.scala:284:41
          PRV <= 2'h3;	// src/main/scala/mini/CSR.scala:154:20
          PRV1 <= PRV;	// src/main/scala/mini/CSR.scala:154:20, :155:21
          IE1 <= IE;	// src/main/scala/mini/CSR.scala:158:19, :159:20
        end
        else begin	// src/main/scala/mini/CSR.scala:284:41
          if (isEret) begin	// src/main/scala/mini/CSR.scala:263:41
            PRV <= PRV1;	// src/main/scala/mini/CSR.scala:154:20, :155:21
            PRV1 <= 2'h0;	// src/main/scala/mini/CSR.scala:144:19, :155:21
          end
          else if (_GEN_0) begin	// src/main/scala/mini/CSR.scala:155:21, :323:21, :324:38, :325:14
            PRV <= wdata[2:1];	// src/main/scala/mini/CSR.scala:154:20, :267:37, :327:21
            PRV1 <= wdata[5:4];	// src/main/scala/mini/CSR.scala:155:21, :267:37, :325:22
          end
          IE1 <= isEret | (_GEN_0 ? wdata[3] : IE1);	// src/main/scala/mini/CSR.scala:155:21, :159:20, :263:41, :267:37, :318:24, :322:11, :323:21, :324:38, :325:14, :326:{13,21}
        end
        IE <= ~_io_expt_output & (isEret ? IE1 : _GEN_0 ? wdata[0] : IE);	// src/main/scala/mini/CSR.scala:155:21, :158:19, :159:20, :263:41, :267:37, :284:41, :298:19, :314:10, :318:24, :320:10, :323:21, :324:38, :325:14, :328:{12,20}
      end
      if (io_stall | _GEN | ~wen | _T_7 | ~_T_8) begin	// src/main/scala/mini/CSR.scala:175:21, :266:30, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}
      end
      else begin	// src/main/scala/mini/CSR.scala:175:21, :297:19, :298:19
        MTIP <= wdata[7];	// src/main/scala/mini/CSR.scala:175:21, :267:37, :331:24
        MSIP <= wdata[3];	// src/main/scala/mini/CSR.scala:181:21, :267:37, :332:24
      end
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | ~_T_9) begin	// src/main/scala/mini/CSR.scala:175:21, :178:21, :266:30, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}
      end
      else begin	// src/main/scala/mini/CSR.scala:178:21, :297:19, :298:19
        MTIE <= wdata[7];	// src/main/scala/mini/CSR.scala:178:21, :267:37, :335:24
        MSIE <= wdata[3];	// src/main/scala/mini/CSR.scala:184:21, :267:37, :336:24
      end
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
          | _T_14 | _T_15 | _T_16 | ~_T_17) begin	// src/main/scala/mini/CSR.scala:175:21, :198:24, :266:30, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        mtohost <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:198:24, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        mtohost <= _wdata_T;	// src/main/scala/mini/CSR.scala:198:24, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        mtohost <= io_in;	// src/main/scala/mini/CSR.scala:198:24
      else	// src/main/scala/mini/CSR.scala:266:20
        mtohost <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :198:24
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
          | _T_14 | _T_15 | _T_16 | _T_17 | _T_18 | _T_19 | _T_20 | _T_21 | _T_22 | _T_23
          | _T_24 | ~_T_25) begin	// src/main/scala/mini/CSR.scala:175:21, :218:22, :266:30, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}, :346:{28,47}, :347:{28,44}, :348:{28,43}, :349:{28,46}, :350:{28,45}, :351:{28,44}, :352:{28,47}, :353:{28,42}
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        qnorm <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:218:22, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        qnorm <= _wdata_T;	// src/main/scala/mini/CSR.scala:218:22, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        qnorm <= io_in;	// src/main/scala/mini/CSR.scala:218:22
      else	// src/main/scala/mini/CSR.scala:266:20
        qnorm <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :218:22
      if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
          | _T_14 | _T_15 | _T_16 | _T_17 | _T_18 | _T_19 | _T_20 | _T_21 | _T_22 | _T_23
          | _T_24 | _T_25 | io_inst[31:20] != 12'h722) begin	// src/main/scala/mini/CSR.scala:133:25, :175:21, :220:22, :266:30, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:28, :334:28, :338:28, :339:28, :340:28, :341:28, :342:28, :343:28, :344:28, :345:28, :346:28, :347:28, :348:28, :349:28, :350:28, :351:28, :352:28, :353:28, :354:28
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        qstate <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:220:22, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        qstate <= _wdata_T;	// src/main/scala/mini/CSR.scala:220:22, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        qstate <= io_in;	// src/main/scala/mini/CSR.scala:220:22
      else	// src/main/scala/mini/CSR.scala:266:20
        qstate <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :220:22
    end
    if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | ~_T_12) begin	// src/main/scala/mini/CSR.scala:175:21, :190:21, :266:30, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}
    end
    else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
      mtimecmp <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:190:21, :271:24
    else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
      mtimecmp <= _wdata_T;	// src/main/scala/mini/CSR.scala:190:21, :270:24
    else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
      mtimecmp <= io_in;	// src/main/scala/mini/CSR.scala:190:21
    else	// src/main/scala/mini/CSR.scala:266:20
      mtimecmp <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :190:21
    if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12
        | ~_T_13) begin	// src/main/scala/mini/CSR.scala:175:21, :192:21, :266:30, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}
    end
    else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
      mscratch <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:192:21, :271:24
    else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
      mscratch <= _wdata_T;	// src/main/scala/mini/CSR.scala:192:21, :270:24
    else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
      mscratch <= io_in;	// src/main/scala/mini/CSR.scala:192:21
    else	// src/main/scala/mini/CSR.scala:266:20
      mscratch <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :192:21
    if (io_stall) begin	// src/main/scala/mini/CSR.scala:131:14
    end
    else if (_io_expt_output) begin	// src/main/scala/mini/CSR.scala:284:41
      mepc <= {io_pc[31:2], 2'h0};	// src/main/scala/mini/CSR.scala:144:19, :194:17, :299:{21,26}
      mcause <=
        {28'h0,
         iaddrInvalid
           ? 4'h0
           : laddrInvalid
               ? 4'h4
               : saddrInvalid ? 4'h6 : isEcall ? {2'h0, PRV} - 4'h8 : {3'h1, isEbreak}};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:144:19, :154:20, :195:19, :261:42, :262:42, :266:20, :275:34, :276:52, :281:35, :300:{14,20}, :303:12, :306:14, :309:{16,38}
      if (iaddrInvalid | laddrInvalid | saddrInvalid)	// src/main/scala/mini/CSR.scala:275:34, :276:52, :281:35, :317:41
        mbadaddr <= io_addr;	// src/main/scala/mini/CSR.scala:196:21
    end
    else begin	// src/main/scala/mini/CSR.scala:284:41
      if (isEret | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
          | ~_T_14) begin	// src/main/scala/mini/CSR.scala:175:21, :194:17, :263:41, :266:30, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}
      end
      else	// src/main/scala/mini/CSR.scala:194:17, :318:24, :323:21
        mepc <= {wdata[31:2], 2'h0};	// src/main/scala/mini/CSR.scala:144:19, :194:17, :267:37, :281:35, :342:{49,58}
      if (isEret | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13 | _T_14
          | ~_T_15) begin	// src/main/scala/mini/CSR.scala:175:21, :195:19, :263:41, :266:30, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}
      end
      else	// src/main/scala/mini/CSR.scala:195:19, :318:24, :323:21
        mcause <= wdata & 32'h8000000F;	// src/main/scala/mini/CSR.scala:195:19, :267:37, :343:62
      if (isEret | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13 | _T_14
          | _T_15 | ~_T_16) begin	// src/main/scala/mini/CSR.scala:175:21, :196:21, :263:41, :266:30, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}
      end
      else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
        mbadaddr <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:196:21, :271:24
      else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
        mbadaddr <= _wdata_T;	// src/main/scala/mini/CSR.scala:196:21, :270:24
      else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
        mbadaddr <= io_in;	// src/main/scala/mini/CSR.scala:196:21
      else	// src/main/scala/mini/CSR.scala:266:20
        mbadaddr <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :196:21
    end
    if (io_stall | _GEN | ~wen | _T_7 | _T_8 | _T_9 | _T_10 | _T_11 | _T_12 | _T_13
        | _T_14 | _T_15 | _T_16 | _T_17 | ~_T_18) begin	// src/main/scala/mini/CSR.scala:175:21, :201:32, :266:30, :297:19, :298:19, :318:24, :323:21, :324:{21,38}, :330:{28,41}, :334:{28,41}, :338:{28,43}, :339:{28,44}, :340:{28,46}, :341:{28,46}, :342:{28,42}, :343:{28,44}, :344:{28,46}, :345:{28,45}, :346:{28,47}
      if (io_host_fromhost_valid)	// src/main/scala/mini/CSR.scala:131:14
        mfromhost <= io_host_fromhost_bits;	// src/main/scala/mini/CSR.scala:199:22
    end
    else if (_wdata_T_7)	// src/main/scala/mini/CSR.scala:267:37
      mfromhost <= _wdata_T_2;	// src/main/scala/mini/CSR.scala:199:22, :271:24
    else if (_wdata_T_5)	// src/main/scala/mini/CSR.scala:267:37
      mfromhost <= _wdata_T;	// src/main/scala/mini/CSR.scala:199:22, :270:24
    else if (_wdata_T_3)	// src/main/scala/mini/CSR.scala:266:20
      mfromhost <= io_in;	// src/main/scala/mini/CSR.scala:199:22
    else	// src/main/scala/mini/CSR.scala:266:20
      mfromhost <= 32'h0;	// src/main/scala/mini/CSR.scala:137:21, :199:22
  end // always @(posedge)
  `ifndef SYNTHESIS	// <stdin>:3:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:3:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:3:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:3:10
      automatic logic [31:0] _RANDOM[0:15];	// <stdin>:3:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:3:10
        `INIT_RANDOM_PROLOG_	// <stdin>:3:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:3:10
        for (logic [4:0] i = 5'h0; i < 5'h10; i += 5'h1) begin
          _RANDOM[i[3:0]] = `RANDOM;	// <stdin>:3:10
        end	// <stdin>:3:10
        time_0 = _RANDOM[4'h0];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:137:21
        timeh = _RANDOM[4'h1];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:138:22
        cycle = _RANDOM[4'h2];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:139:22
        cycleh = _RANDOM[4'h3];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:140:23
        instret = _RANDOM[4'h4];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:141:24
        instreth = _RANDOM[4'h5];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:142:25
        PRV = _RANDOM[4'h6][1:0];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20
        PRV1 = _RANDOM[4'h6][3:2];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20, :155:21
        IE = _RANDOM[4'h6][4];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20, :158:19
        IE1 = _RANDOM[4'h6][5];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20, :159:20
        MTIP = _RANDOM[4'h6][6];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20, :175:21
        MTIE = _RANDOM[4'h6][7];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20, :178:21
        MSIP = _RANDOM[4'h6][8];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20, :181:21
        MSIE = _RANDOM[4'h6][9];	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20, :184:21
        mtimecmp = {_RANDOM[4'h6][31:10], _RANDOM[4'h7][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:154:20, :190:21
        mscratch = {_RANDOM[4'h7][31:10], _RANDOM[4'h8][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:190:21, :192:21
        mepc = {_RANDOM[4'h8][31:10], _RANDOM[4'h9][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:192:21, :194:17
        mcause = {_RANDOM[4'h9][31:10], _RANDOM[4'hA][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:194:17, :195:19
        mbadaddr = {_RANDOM[4'hA][31:10], _RANDOM[4'hB][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:195:19, :196:21
        mtohost = {_RANDOM[4'hB][31:10], _RANDOM[4'hC][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:196:21, :198:24
        mfromhost = {_RANDOM[4'hC][31:10], _RANDOM[4'hD][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:198:24, :199:22
        qnorm = {_RANDOM[4'hD][31:10], _RANDOM[4'hE][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:199:22, :218:22
        qstate = {_RANDOM[4'hE][31:10], _RANDOM[4'hF][9:0]};	// <stdin>:3:10, src/main/scala/mini/CSR.scala:218:22, :220:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:3:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:3:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_out = _io_out_output;	// <stdin>:3:10, src/main/scala/chisel3/util/Lookup.scala:34:39
  assign io_expt = _io_expt_output;	// <stdin>:3:10, src/main/scala/mini/CSR.scala:284:41
  assign io_evec = {24'h0, PRV, 6'h0} + 32'h100;	// <stdin>:3:10, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/CSR.scala:154:20, :187:16, :285:{20,27}
  assign io_epc = mepc;	// <stdin>:3:10, src/main/scala/mini/CSR.scala:194:17
  assign io_host_tohost = mtohost;	// <stdin>:3:10, src/main/scala/mini/CSR.scala:198:24
  assign io_qnorm_csr = qnorm;	// <stdin>:3:10, src/main/scala/mini/CSR.scala:218:22
endmodule

module RegFile(	// <stdin>:518:10
  input         clock,	// <stdin>:519:11
  input  [4:0]  io_raddr1,	// src/main/scala/mini/RegFile.scala:21:14
                io_raddr2,	// src/main/scala/mini/RegFile.scala:21:14
  input         io_wen,	// src/main/scala/mini/RegFile.scala:21:14
  input  [4:0]  io_waddr,	// src/main/scala/mini/RegFile.scala:21:14
  input  [31:0] io_wdata,	// src/main/scala/mini/RegFile.scala:21:14
  input  [15:0] io_wqvm,	// src/main/scala/mini/RegFile.scala:21:14
  output [31:0] io_rdata1,	// src/main/scala/mini/RegFile.scala:21:14
                io_rdata2,	// src/main/scala/mini/RegFile.scala:21:14
  output [15:0] io_rqvm	// src/main/scala/mini/RegFile.scala:21:14
);

  wire [15:0] _qvm_ext_R0_data;	// src/main/scala/mini/RegFile.scala:23:16
  wire [15:0] _qvm_ext_R1_data;	// src/main/scala/mini/RegFile.scala:23:16
  wire [31:0] _regs_ext_R0_data;	// src/main/scala/mini/RegFile.scala:22:17
  wire [31:0] _regs_ext_R1_data;	// src/main/scala/mini/RegFile.scala:22:17
  wire        _T_1 = io_wen & (|io_waddr);	// src/main/scala/mini/RegFile.scala:29:{15,26}
  regs_combMem regs_ext (	// src/main/scala/mini/RegFile.scala:22:17
    .R0_addr (io_raddr1),
    .R0_en   (1'h1),	// <stdin>:518:10
    .R0_clk  (clock),
    .R1_addr (io_raddr2),
    .R1_en   (1'h1),	// <stdin>:518:10
    .R1_clk  (clock),
    .W0_addr (io_waddr),
    .W0_en   (_T_1),	// src/main/scala/mini/RegFile.scala:29:15
    .W0_clk  (clock),
    .W0_data (io_wdata),
    .R0_data (_regs_ext_R0_data),
    .R1_data (_regs_ext_R1_data)
  );
  qvm_combMem qvm_ext (	// src/main/scala/mini/RegFile.scala:23:16
    .R0_addr (io_raddr1),
    .R0_en   (1'h1),	// <stdin>:518:10
    .R0_clk  (clock),
    .R1_addr (io_raddr2),
    .R1_en   (1'h1),	// <stdin>:518:10
    .R1_clk  (clock),
    .W0_addr (io_waddr),
    .W0_en   (_T_1),	// src/main/scala/mini/RegFile.scala:29:15
    .W0_clk  (clock),
    .W0_data (io_wqvm),
    .R0_data (_qvm_ext_R0_data),
    .R1_data (_qvm_ext_R1_data)
  );
  assign io_rdata1 = (|io_raddr1) ? _regs_ext_R0_data : 32'h0;	// <stdin>:518:10, src/main/scala/mini/RegFile.scala:22:17, :24:{19,30}, :25:19
  assign io_rdata2 = (|io_raddr2) ? _regs_ext_R1_data : 32'h0;	// <stdin>:518:10, src/main/scala/mini/RegFile.scala:22:17, :25:{19,30}
  assign io_rqvm = (|io_raddr1) ? _qvm_ext_R0_data : _qvm_ext_R1_data;	// <stdin>:518:10, src/main/scala/mini/RegFile.scala:23:16, :24:30, :27:17
endmodule

module AluArea(	// <stdin>:547:10
  input  [31:0] io_A,	// src/main/scala/mini/Alu.scala:64:14
                io_B,	// src/main/scala/mini/Alu.scala:64:14
  input  [3:0]  io_alu_op,	// src/main/scala/mini/Alu.scala:64:14
  output [31:0] io_out,	// src/main/scala/mini/Alu.scala:64:14
                io_sum	// src/main/scala/mini/Alu.scala:64:14
);

  wire [31:0] sum = io_A + (io_alu_op[0] ? 32'h0 - io_B : io_B);	// src/main/scala/mini/Alu.scala:65:{18,23,33,38}
  wire [7:0]  _GEN =
    {{io_A[11:8], io_A[15:14]} & 6'h33, 2'h0} | {io_A[15:12], io_A[19:16]} & 8'h33;	// src/main/scala/mini/Alu.scala:69:45
  wire [18:0] _GEN_0 =
    {io_A[5:4], io_A[7:6], io_A[9:8], _GEN, io_A[19:18], io_A[21:20], io_A[23]}
    & 19'h55555;	// src/main/scala/mini/Alu.scala:69:45
  wire [31:0] shin =
    io_alu_op[3]
      ? io_A
      : {io_A[0],
         io_A[1],
         io_A[2],
         io_A[3],
         io_A[4],
         _GEN_0[18:15] | {io_A[7:6], io_A[9:8]} & 4'h5,
         _GEN_0[14:7] | _GEN & 8'h55,
         _GEN[1],
         _GEN_0[5] | io_A[18],
         io_A[19],
         io_A[20],
         {_GEN_0[2:0], 1'h0} | {io_A[23:22], io_A[25:24]} & 4'h5,
         io_A[25],
         io_A[26],
         io_A[27],
         io_A[28],
         io_A[29],
         io_A[30],
         io_A[31]};	// src/main/scala/mini/Alu.scala:69:{17,27,45}, :78:19
  wire [32:0] _shiftr_T_5 =
    $signed($signed({io_alu_op[0] & shin[31], shin}) >>> io_B[4:0]);	// src/main/scala/mini/Alu.scala:65:33, :68:19, :69:17, :70:{20,34,41,67}
  wire [7:0]  _GEN_1 =
    {{_shiftr_T_5[11:8], _shiftr_T_5[15:14]} & 6'h33, 2'h0}
    | {_shiftr_T_5[15:12], _shiftr_T_5[19:16]} & 8'h33;	// src/main/scala/mini/Alu.scala:69:45, :70:{67,76}, :71:23
  wire [18:0] _GEN_2 =
    {_shiftr_T_5[5:4],
     _shiftr_T_5[7:6],
     _shiftr_T_5[9:8],
     _GEN_1,
     _shiftr_T_5[19:18],
     _shiftr_T_5[21:20],
     _shiftr_T_5[23]} & 19'h55555;	// src/main/scala/mini/Alu.scala:69:45, :70:67, :71:23
  assign io_out =
    io_alu_op == 4'h0 | io_alu_op == 4'h1
      ? sum
      : io_alu_op == 4'h5 | io_alu_op == 4'h7
          ? {31'h0, io_A[31] == io_B[31] ? sum[31] : io_alu_op[1] ? io_B[31] : io_A[31]}
          : io_alu_op == 4'h9 | io_alu_op == 4'h8
              ? _shiftr_T_5[31:0]
              : io_alu_op == 4'h6
                  ? {_shiftr_T_5[0],
                     _shiftr_T_5[1],
                     _shiftr_T_5[2],
                     _shiftr_T_5[3],
                     _shiftr_T_5[4],
                     _GEN_2[18:15] | {_shiftr_T_5[7:6], _shiftr_T_5[9:8]} & 4'h5,
                     _GEN_2[14:7] | _GEN_1 & 8'h55,
                     _GEN_1[1],
                     _GEN_2[5] | _shiftr_T_5[18],
                     _shiftr_T_5[19],
                     _shiftr_T_5[20],
                     {_GEN_2[2:0], 1'h0} | {_shiftr_T_5[23:22], _shiftr_T_5[25:24]}
                       & 4'h5,
                     _shiftr_T_5[25],
                     _shiftr_T_5[26],
                     _shiftr_T_5[27],
                     _shiftr_T_5[28],
                     _shiftr_T_5[29],
                     _shiftr_T_5[30],
                     _shiftr_T_5[31]}
                  : io_alu_op == 4'h2
                      ? io_A & io_B
                      : io_alu_op == 4'h3
                          ? io_A | io_B
                          : io_alu_op == 4'h4
                              ? io_A ^ io_B
                              : io_alu_op == 4'hA ? io_A : io_B;	// <stdin>:547:10, src/main/scala/mini/Alu.scala:65:18, :67:{8,13,25,33,49,65,75}, :69:45, :70:{67,76}, :71:23, :74:8, :75:{17,29,42}, :77:10, :78:{19,31,44}, :80:12, :81:{21,33,46}, :83:14, :84:23, :86:16, :87:25, :88:20, :89:18, :90:27, :91:22, :92:{20,31,49,60,71}
  assign io_sum = sum;	// <stdin>:547:10, src/main/scala/mini/Alu.scala:65:18
endmodule

module ImmGenWire(	// <stdin>:703:10
  input  [31:0] io_inst,	// src/main/scala/mini/ImmGen.scala:21:14
  input  [2:0]  io_sel,	// src/main/scala/mini/ImmGen.scala:21:14
  output [31:0] io_out	// src/main/scala/mini/ImmGen.scala:21:14
);

  wire [11:0] _io_out_T_5 =
    io_sel == 3'h2
      ? {io_inst[31:25], io_inst[11:7]}
      : io_sel == 3'h1 ? io_inst[31:20] : {io_inst[31:21], 1'h0};	// src/main/scala/mini/ImmGen.scala:22:21, :23:{17,25,42}, :24:17, :29:{36,45}
  wire [12:0] _io_out_T_7 =
    io_sel == 3'h5
      ? {io_inst[31], io_inst[7], io_inst[30:25], io_inst[11:8], 1'h0}
      : {_io_out_T_5[11], _io_out_T_5};	// src/main/scala/mini/ImmGen.scala:24:{17,25,38,50,67}, :29:45
  assign io_out =
    io_sel == 3'h6
      ? {27'h0, io_inst[19:15]}
      : io_sel == 3'h4
          ? {{12{io_inst[31]}}, io_inst[19:12], io_inst[20], io_inst[30:21], 1'h0}
          : io_sel == 3'h3
              ? {io_inst[31:12], 12'h0}
              : {{19{_io_out_T_7[12]}}, _io_out_T_7};	// <stdin>:703:10, src/main/scala/mini/ImmGen.scala:24:{17,25}, :25:{17,25}, :26:{17,38,55}, :27:21, :29:45
endmodule

module BrCondArea(	// <stdin>:756:10
  input  [31:0] io_rs1,	// src/main/scala/mini/BrCond.scala:38:14
                io_rs2,	// src/main/scala/mini/BrCond.scala:38:14
  input  [2:0]  io_br_type,	// src/main/scala/mini/BrCond.scala:38:14
  output        io_taken	// src/main/scala/mini/BrCond.scala:38:14
);

  wire [31:0] diff = io_rs1 - io_rs2;	// src/main/scala/mini/BrCond.scala:39:21
  wire        isSameSign = io_rs1[31] == io_rs2[31];	// src/main/scala/mini/BrCond.scala:42:{26,37,47}
  wire        lt = isSameSign ? diff[31] : io_rs1[31];	// src/main/scala/mini/BrCond.scala:39:21, :42:{26,37}, :43:{15,32}
  wire        ltu = isSameSign ? diff[31] : io_rs2[31];	// src/main/scala/mini/BrCond.scala:39:21, :42:{37,47}, :43:32, :44:16
  assign io_taken =
    io_br_type == 3'h3 & ~(|diff) | io_br_type == 3'h6 & (|diff) | io_br_type == 3'h2 & lt
    | io_br_type == 3'h5 & ~lt | io_br_type == 3'h1 & ltu | io_br_type == 3'h4 & ~ltu;	// <stdin>:756:10, src/main/scala/mini/BrCond.scala:39:21, :40:18, :41:12, :43:15, :44:16, :45:12, :46:13, :48:{18,29}, :49:{20,31}, :50:{20,31}, :51:{20,31}, :52:{20,32,40}, :53:{20,32}
endmodule

module Mul(	// <stdin>:795:10
  input  [31:0] io_A,	// src/main/scala/mini/Mul.scala:32:14
                io_B,	// src/main/scala/mini/Mul.scala:32:14
  input  [3:0]  io_mul_op,	// src/main/scala/mini/Mul.scala:32:14
  output [31:0] io_out	// src/main/scala/mini/Mul.scala:32:14
);

  wire        _out_T_8 = io_mul_op == 4'h2;	// src/main/scala/mini/Mul.scala:34:42
  wire        _out_T_10 = io_mul_op == 4'h3;	// src/main/scala/mini/Mul.scala:34:42
  wire        _GEN =
    (&io_mul_op) | io_mul_op == 4'h7 | io_mul_op == 4'h6 | io_mul_op == 4'h5
    | io_mul_op == 4'h4 | _out_T_10;	// src/main/scala/mini/Mul.scala:34:42
  wire [63:0] _GEN_0 =
    {{32{~_GEN & _out_T_8 & io_A[31]}}, io_A} * {{32{~_GEN & _out_T_8 & io_B[31]}}, io_B};	// src/main/scala/mini/Mul.scala:34:42, :48:42, :61:17
  assign io_out =
    (&io_mul_op)
      ? io_A
      : _out_T_10 | _out_T_8 | io_mul_op == 4'h1
          ? _GEN_0[63:32]
          : io_mul_op == 4'h0 ? _GEN_0[31:0] : io_A;	// <stdin>:795:10, src/main/scala/mini/Mul.scala:34:42, :61:17, :62:39, :64:22, :65:22
endmodule

module Pe_ctrl(	// <stdin>:875:10
  input         io_ctrl_A_sel,	// src/main/scala/mini/Pe_control.scala:49:16
                io_ctrl_B_sel,	// src/main/scala/mini/Pe_control.scala:49:16
  input  [4:0]  io_pe_op_in,	// src/main/scala/mini/Pe_control.scala:49:16
  input         io_pe_qvm_en_in,	// src/main/scala/mini/Pe_control.scala:49:16
  input  [15:0] io_pe_qvm_in,	// src/main/scala/mini/Pe_control.scala:49:16
  input  [3:0]  io_alu_op_in,	// src/main/scala/mini/Pe_control.scala:49:16
  input  [2:0]  io_br_op_in,	// src/main/scala/mini/Pe_control.scala:49:16
  input  [3:0]  io_mul_op_in,	// src/main/scala/mini/Pe_control.scala:49:16
  input  [31:0] io_pc_in,	// src/main/scala/mini/Pe_control.scala:49:16
                io_immGen_in,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs1_in0,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs2_in0,	// src/main/scala/mini/Pe_control.scala:49:16
  output [4:0]  io_pe_op_out,	// src/main/scala/mini/Pe_control.scala:49:16
  output        io_pe_qvm_en_out,	// src/main/scala/mini/Pe_control.scala:49:16
  output [15:0] io_pe_qvm_out,	// src/main/scala/mini/Pe_control.scala:49:16
  output [3:0]  io_alu_op_out,	// src/main/scala/mini/Pe_control.scala:49:16
  output [2:0]  io_br_op_out,	// src/main/scala/mini/Pe_control.scala:49:16
  output [3:0]  io_mul_op_out,	// src/main/scala/mini/Pe_control.scala:49:16
  output [31:0] io_rs_alu_rs1,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs_alu_rs2,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs_br_rs1,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs_br_rs2,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs_pe_rs1,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs_pe_rs2,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs_mul_rs1,	// src/main/scala/mini/Pe_control.scala:49:16
                io_rs_mul_rs2	// src/main/scala/mini/Pe_control.scala:49:16
);

  assign io_pe_op_out = io_pe_op_in;	// <stdin>:875:10
  assign io_pe_qvm_en_out = io_pe_qvm_en_in;	// <stdin>:875:10
  assign io_pe_qvm_out = io_pe_qvm_in;	// <stdin>:875:10
  assign io_alu_op_out = io_alu_op_in;	// <stdin>:875:10
  assign io_br_op_out = io_br_op_in;	// <stdin>:875:10
  assign io_mul_op_out = io_mul_op_in;	// <stdin>:875:10
  assign io_rs_alu_rs1 = io_ctrl_A_sel ? io_rs1_in0 : io_pc_in;	// <stdin>:875:10, src/main/scala/mini/Pe_control.scala:53:23
  assign io_rs_alu_rs2 = io_ctrl_B_sel ? io_rs2_in0 : io_immGen_in;	// <stdin>:875:10, src/main/scala/mini/Pe_control.scala:54:23
  assign io_rs_br_rs1 = io_rs1_in0;	// <stdin>:875:10
  assign io_rs_br_rs2 = io_rs2_in0;	// <stdin>:875:10
  assign io_rs_pe_rs1 = io_ctrl_A_sel ? io_rs1_in0 : io_pc_in;	// <stdin>:875:10, src/main/scala/mini/Pe_control.scala:56:23
  assign io_rs_pe_rs2 = io_ctrl_B_sel ? io_rs2_in0 : io_immGen_in;	// <stdin>:875:10, src/main/scala/mini/Pe_control.scala:57:23
  assign io_rs_mul_rs1 = io_ctrl_A_sel ? io_rs1_in0 : io_pc_in;	// <stdin>:875:10, src/main/scala/mini/Pe_control.scala:59:24
  assign io_rs_mul_rs2 = io_ctrl_B_sel ? io_rs2_in0 : io_immGen_in;	// <stdin>:875:10, src/main/scala/mini/Pe_control.scala:60:24
endmodule

module Bypass(	// <stdin>:908:10
  input  [2:0]  io_wb_sel_in,	// src/main/scala/mini/Bypass.scala:47:11
  input         io_wb_en,	// src/main/scala/mini/Bypass.scala:47:11
                io_stall,	// src/main/scala/mini/Bypass.scala:47:11
                io_csr_io_expt,	// src/main/scala/mini/Bypass.scala:47:11
  input  [4:0]  io_rs1_addr_in,	// src/main/scala/mini/Bypass.scala:47:11
                io_rs2_addr_in,	// src/main/scala/mini/Bypass.scala:47:11
                io_rd_addr_in,	// src/main/scala/mini/Bypass.scala:47:11
  input  [31:0] io_idata_alu,	// src/main/scala/mini/Bypass.scala:47:11
                io_idata_load,	// src/main/scala/mini/Bypass.scala:47:11
                io_idata_pc,	// src/main/scala/mini/Bypass.scala:47:11
                io_idata_csr,	// src/main/scala/mini/Bypass.scala:47:11
  input  [15:0] io_idata_qvm,	// src/main/scala/mini/Bypass.scala:47:11
  input  [31:0] io_idata_pe,	// src/main/scala/mini/Bypass.scala:47:11
                io_idata_mul,	// src/main/scala/mini/Bypass.scala:47:11
  output [31:0] io_rs1_out,	// src/main/scala/mini/Bypass.scala:47:11
                io_rs2_out,	// src/main/scala/mini/Bypass.scala:47:11
  output [15:0] io_rs_qvm_out,	// src/main/scala/mini/Bypass.scala:47:11
  output        io_rs1vaild,	// src/main/scala/mini/Bypass.scala:47:11
                io_rs2vaild,	// src/main/scala/mini/Bypass.scala:47:11
                io_rs_qvm_vaild,	// src/main/scala/mini/Bypass.scala:47:11
  output [31:0] io_regfile_wdata,	// src/main/scala/mini/Bypass.scala:47:11
  output        io_regfile_wen,	// src/main/scala/mini/Bypass.scala:47:11
  output [31:0] io_regfile_waddr,	// src/main/scala/mini/Bypass.scala:47:11
  output [15:0] io_regfile_wqvm	// src/main/scala/mini/Bypass.scala:47:11
);

  wire             wb_pe_vaild = io_wb_sel_in == 3'h4;	// src/main/scala/mini/Bypass.scala:55:34
  wire             wb_mul_vaild = io_wb_sel_in == 3'h5;	// src/main/scala/mini/Bypass.scala:56:34
  wire             _io_rs2vaild_T = io_wb_sel_in == 3'h0 | wb_pe_vaild;	// src/main/scala/mini/Bypass.scala:54:34, :55:34, :59:30
  wire             _io_rs1vaild_output =
    (_io_rs2vaild_T | wb_mul_vaild) & (|io_rs1_addr_in) & io_rs1_addr_in == io_rd_addr_in
    & io_wb_en;	// src/main/scala/mini/Bypass.scala:52:{31,54}, :56:34, :59:{30,43,59}
  wire [31:0]      rs_out =
    wb_mul_vaild ? io_idata_mul : wb_pe_vaild ? io_idata_pe : io_idata_alu;	// src/main/scala/mini/Bypass.scala:55:34, :56:34, :63:51
  wire [32:0]      _regWrite_T = {1'h0, io_idata_alu};	// src/main/scala/mini/Bypass.scala:77:40
  wire [7:0][32:0] _GEN =
    {{_regWrite_T},
     {_regWrite_T},
     {{1'h0, io_idata_mul}},
     {{1'h0, io_idata_pe}},
     {{1'h0, io_idata_csr}},
     {{1'h0, io_idata_pc + 32'h4}},
     {{io_idata_load[31], io_idata_load}},
     {_regWrite_T}};	// src/main/scala/mini/Bypass.scala:55:34, :56:34, :77:{40,45}, :79:{34,41}, :80:34, :81:33, :82:35
  assign io_rs1_out = rs_out;	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:63:51
  assign io_rs2_out = rs_out;	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:63:51
  assign io_rs_qvm_out = io_idata_qvm;	// <stdin>:908:10
  assign io_rs1vaild = _io_rs1vaild_output;	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:59:59
  assign io_rs2vaild =
    (_io_rs2vaild_T | wb_mul_vaild) & (|io_rs2_addr_in) & io_rs2_addr_in == io_rd_addr_in
    & io_wb_en;	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:53:{31,54}, :56:34, :59:30, :60:{43,59}
  assign io_rs_qvm_vaild = _io_rs1vaild_output;	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:59:59
  assign io_regfile_wdata = _GEN[io_wb_sel_in][31:0];	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:55:34, :56:34, :77:45, :85:19
  assign io_regfile_wen = io_wb_en & ~io_stall & ~io_csr_io_expt;	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:86:{32,42,45}
  assign io_regfile_waddr = {27'h0, io_rd_addr_in};	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:87:19
  assign io_regfile_wqvm = wb_pe_vaild ? io_idata_qvm : 16'h0;	// <stdin>:908:10, src/main/scala/mini/Bypass.scala:55:34, :88:24
endmodule

module PE_UnitCtrl(	// <stdin>:972:10
  input  [31:0] io_rs1,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
                io_rs2,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  input         io_qvm_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  input  [4:0]  io_pe_op,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  input  [15:0] io_qvmask_in,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  input  [31:0] io_csr_qnorm,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [2:0]  io_pe_sel,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [7:0]  io_io_8alu8_qnorm_Scale_a8,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [4:0]  io_io_8alu8_qnorm_Scale_b5,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output        io_io_8alu8_qnorm_Sign_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [7:0]  io_io_8alu8_qnorm_Zero_point8,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output        io_io_8alu8_qnorm_Qvm_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
                io_io_8alu8_qnorm_Norm_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [3:0]  io_io_8alu8_qnorm_Lenb,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [31:0] io_io_8alu8_A,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
                io_io_8alu8_B,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [3:0]  io_io_8alu8_pe_8alu8_op,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [15:0] io_io_8alu8_A_qvm_in,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [31:0] io_io_8br8_rs1_32,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
                io_io_8br8_rs2_32,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [2:0]  io_io_8br8_pe_8br8_type,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output        io_io_8br8_qnorm_Sign_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [3:0]  io_io_8br8_qnorm_Lenb,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [15:0] io_io_8br8_rs1_qvm_in,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [31:0] io_io_8mm8_rs1,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output        io_io_8mm8_qnorm_Sign_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [3:0]  io_io_8mm8_qnorm_Lenb,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [2:0]  io_io_8mm8_pe_8mm8_op,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [15:0] io_io_8mm8_rs_qvm_in,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [7:0]  io_io_8mul8_qnorm_Scale_a8,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [4:0]  io_io_8mul8_qnorm_Scale_b5,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output        io_io_8mul8_qnorm_Sign_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [7:0]  io_io_8mul8_qnorm_Zero_point8,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output        io_io_8mul8_qnorm_Qvm_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
                io_io_8mul8_qnorm_Norm_en,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [3:0]  io_io_8mul8_qnorm_Lenb,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [31:0] io_io_8mul8_A,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
                io_io_8mul8_B,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [3:0]  io_io_8mul8_pe_8mul8_op,	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
  output [15:0] io_io_8mul8_A_qvm_in	// src/main/scala/mini/PE/PE_Ctrl.scala:72:13
);

  wire       _io_io_8alu8_pe_8alu8_op_T_2 = io_pe_op == 5'h1;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8alu8_pe_8alu8_op_T_4 = io_pe_op == 5'h2;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8alu8_pe_8alu8_op_T_6 = io_pe_op == 5'h3;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8alu8_pe_8alu8_op_T_8 = io_pe_op == 5'h4;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8alu8_pe_8alu8_op_T_10 = io_pe_op == 5'h5;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8alu8_pe_8alu8_op_T_12 = io_pe_op == 5'h6;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8mul8_pe_8mul8_op_T_2 = io_pe_op == 5'h7;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8mul8_pe_8mul8_op_T_4 = io_pe_op == 5'h8;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8mul8_pe_8mul8_op_T_6 = io_pe_op == 5'h9;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8br8_pe_8br8_type_T_2 = io_pe_op == 5'hA;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8br8_pe_8br8_type_T_4 = io_pe_op == 5'hB;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8br8_pe_8br8_type_T_6 = io_pe_op == 5'hC;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8br8_pe_8br8_type_T_8 = io_pe_op == 5'hD;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8br8_pe_8br8_type_T_10 = io_pe_op == 5'hE;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8mm8_pe_8mm8_op_T_2 = io_pe_op == 5'hF;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8mm8_pe_8mm8_op_T_4 = io_pe_op == 5'h10;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire [2:0] pe_sel =
    _io_io_8mm8_pe_8mm8_op_T_4 | _io_io_8mm8_pe_8mm8_op_T_2
      ? 3'h4
      : _io_io_8br8_pe_8br8_type_T_10 | _io_io_8br8_pe_8br8_type_T_8
        | _io_io_8br8_pe_8br8_type_T_6 | _io_io_8br8_pe_8br8_type_T_4
        | _io_io_8br8_pe_8br8_type_T_2
          ? 3'h2
          : _io_io_8mul8_pe_8mul8_op_T_6 | _io_io_8mul8_pe_8mul8_op_T_4
            | _io_io_8mul8_pe_8mul8_op_T_2
              ? 3'h3
              : {2'h0,
                 _io_io_8alu8_pe_8alu8_op_T_12 | _io_io_8alu8_pe_8alu8_op_T_10
                   | _io_io_8alu8_pe_8alu8_op_T_8 | _io_io_8alu8_pe_8alu8_op_T_6
                   | _io_io_8alu8_pe_8alu8_op_T_4 | _io_io_8alu8_pe_8alu8_op_T_2};	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  wire       _io_io_8alu8_pe_8alu8_op_T = pe_sel == 3'h1;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41, :156:27
  wire       _io_io_8br8_pe_8br8_type_T = pe_sel == 3'h2;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41, :169:31
  wire       _io_io_8mul8_pe_8mul8_op_T = pe_sel == 3'h3;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41, :181:27
  wire       _io_io_8mm8_pe_8mm8_op_T = pe_sel == 3'h4;	// src/main/scala/mini/PE/PE_Ctrl.scala:129:41, :192:28
  assign io_pe_sel = pe_sel;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:129:41
  assign io_io_8alu8_qnorm_Scale_a8 = io_csr_qnorm[29:22];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:81:24
  assign io_io_8alu8_qnorm_Scale_b5 = io_csr_qnorm[21:17];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:84:24
  assign io_io_8alu8_qnorm_Sign_en = io_csr_qnorm[7];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:86:23
  assign io_io_8alu8_qnorm_Zero_point8 = io_csr_qnorm[16:9];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:85:27
  assign io_io_8alu8_qnorm_Qvm_en = io_qvm_en;	// <stdin>:972:10
  assign io_io_8alu8_qnorm_Norm_en = io_csr_qnorm[8];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:80:24
  assign io_io_8alu8_qnorm_Lenb = io_csr_qnorm[3:0];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:87:22
  assign io_io_8alu8_A = _io_io_8alu8_pe_8alu8_op_T ? io_rs1 : 32'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:156:{20,27}
  assign io_io_8alu8_B = _io_io_8alu8_pe_8alu8_op_T ? io_rs2 : 32'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:156:{20,27}, :157:20
  assign io_io_8alu8_pe_8alu8_op =
    _io_io_8alu8_pe_8alu8_op_T
      ? (_io_io_8alu8_pe_8alu8_op_T_12
           ? 4'h8
           : _io_io_8alu8_pe_8alu8_op_T_10
               ? 4'h6
               : _io_io_8alu8_pe_8alu8_op_T_8
                   ? 4'h3
                   : _io_io_8alu8_pe_8alu8_op_T_6
                       ? 4'h2
                       : _io_io_8alu8_pe_8alu8_op_T_4
                           ? 4'h1
                           : _io_io_8alu8_pe_8alu8_op_T_2 ? 4'h0 : 4'hA)
      : 4'hA;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:129:41, :156:27, :159:30, :160:50
  assign io_io_8alu8_A_qvm_in = _io_io_8alu8_pe_8alu8_op_T ? io_qvmask_in : 16'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:156:27, :158:27
  assign io_io_8br8_rs1_32 = _io_io_8br8_pe_8br8_type_T ? io_rs1 : 32'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:156:20, :169:{24,31}
  assign io_io_8br8_rs2_32 = _io_io_8br8_pe_8br8_type_T ? io_rs2 : 32'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:156:20, :169:31, :170:24
  assign io_io_8br8_pe_8br8_type =
    _io_io_8br8_pe_8br8_type_T
      ? (_io_io_8br8_pe_8br8_type_T_10
           ? 3'h5
           : _io_io_8br8_pe_8br8_type_T_8
               ? 3'h3
               : _io_io_8br8_pe_8br8_type_T_6
                   ? 3'h1
                   : _io_io_8br8_pe_8br8_type_T_4
                       ? 3'h4
                       : {1'h0, _io_io_8br8_pe_8br8_type_T_2, 1'h0})
      : 3'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:129:41, :169:31, :172:30, :173:46, :184:25
  assign io_io_8br8_qnorm_Sign_en = io_csr_qnorm[7];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:86:23
  assign io_io_8br8_qnorm_Lenb = io_csr_qnorm[3:0];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:87:22
  assign io_io_8br8_rs1_qvm_in = _io_io_8br8_pe_8br8_type_T ? io_qvmask_in : 16'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:158:27, :169:31, :171:28
  assign io_io_8mm8_rs1 = _io_io_8mm8_pe_8mm8_op_T ? io_rs1 : 32'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:156:20, :192:{21,28}
  assign io_io_8mm8_qnorm_Sign_en = io_csr_qnorm[7];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:86:23
  assign io_io_8mm8_qnorm_Lenb = io_csr_qnorm[3:0];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:87:22
  assign io_io_8mm8_pe_8mm8_op =
    _io_io_8mm8_pe_8mm8_op_T
      ? (_io_io_8mm8_pe_8mm8_op_T_4 ? 3'h2 : {2'h0, _io_io_8mm8_pe_8mm8_op_T_2})
      : 3'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:129:41, :192:28, :195:28, :196:46
  assign io_io_8mm8_rs_qvm_in = _io_io_8mm8_pe_8mm8_op_T ? io_qvmask_in : 16'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:158:27, :192:28, :194:27
  assign io_io_8mul8_qnorm_Scale_a8 = io_csr_qnorm[29:22];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:81:24
  assign io_io_8mul8_qnorm_Scale_b5 = io_csr_qnorm[21:17];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:84:24
  assign io_io_8mul8_qnorm_Sign_en = io_csr_qnorm[7];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:86:23
  assign io_io_8mul8_qnorm_Zero_point8 = io_csr_qnorm[16:9];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:85:27
  assign io_io_8mul8_qnorm_Qvm_en = io_qvm_en;	// <stdin>:972:10
  assign io_io_8mul8_qnorm_Norm_en = io_csr_qnorm[8];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:80:24
  assign io_io_8mul8_qnorm_Lenb = io_csr_qnorm[3:0];	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:87:22
  assign io_io_8mul8_A = _io_io_8mul8_pe_8mul8_op_T ? io_rs1 : 32'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:156:20, :181:{20,27}
  assign io_io_8mul8_B = _io_io_8mul8_pe_8mul8_op_T ? io_rs2 : 32'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:156:20, :181:27, :182:20
  assign io_io_8mul8_pe_8mul8_op =
    {1'h0,
     _io_io_8mul8_pe_8mul8_op_T
       ? (_io_io_8mul8_pe_8mul8_op_T_6
            ? 3'h4
            : _io_io_8mul8_pe_8mul8_op_T_4 ? 3'h2 : {2'h0, _io_io_8mul8_pe_8mul8_op_T_2})
       : 3'h0};	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:129:41, :181:27, :184:{25,30}, :185:47
  assign io_io_8mul8_A_qvm_in = _io_io_8mul8_pe_8mul8_op_T ? io_qvmask_in : 16'h0;	// <stdin>:972:10, src/main/scala/mini/PE/PE_Ctrl.scala:158:27, :181:27, :183:27
endmodule

module PE_8Mul8(	// <stdin>:1135:10
  input  [7:0]  io_qnorm_Scale_a8,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  input  [4:0]  io_qnorm_Scale_b5,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  input         io_qnorm_Sign_en,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  input  [7:0]  io_qnorm_Zero_point8,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  input         io_qnorm_Qvm_en,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
                io_qnorm_Norm_en,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  input  [3:0]  io_qnorm_Lenb,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  input  [31:0] io_A,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
                io_B,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  input  [3:0]  io_pe_8Mul8_op,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  input  [15:0] io_A_qvm_in,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  output [31:0] io_out,	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
  output [15:0] io_qvm_out	// src/main/scala/mini/PE/PE_8Mul8.scala:35:13
);

  wire [9:0]  _mulS4out_WIRE_0 = {{6{io_A[3]}}, io_A[3:0]} * {{6{io_B[3]}}, io_B[3:0]};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20
  wire [9:0]  _mulS4out_WIRE_1 = {{6{io_A[7]}}, io_A[7:4]} * {{6{io_B[7]}}, io_B[7:4]};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:118:{31,44}, :119:20
  wire [9:0]  _mulS4out_WIRE_2 =
    {{6{io_A[11]}}, io_A[11:8]} * {{6{io_B[11]}}, io_B[11:8]};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:118:{31,44}, :119:20
  wire [9:0]  _mulS4out_WIRE_3 =
    {{6{io_A[15]}}, io_A[15:12]} * {{6{io_B[15]}}, io_B[15:12]};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:118:{31,44}, :119:20
  wire [9:0]  _mulS4out_WIRE_4 =
    {{6{io_A[19]}}, io_A[19:16]} * {{6{io_B[19]}}, io_B[19:16]};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:118:{31,44}, :119:20
  wire [9:0]  _mulS4out_WIRE_5 =
    {{6{io_A[23]}}, io_A[23:20]} * {{6{io_B[23]}}, io_B[23:20]};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:118:{31,44}, :119:20
  wire [9:0]  _mulS4out_WIRE_6 =
    {{6{io_A[27]}}, io_A[27:24]} * {{6{io_B[27]}}, io_B[27:24]};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:118:{31,44}, :119:20
  wire [9:0]  _mulS4out_WIRE_7 =
    {{6{io_A[31]}}, io_A[31:28]} * {{6{io_B[31]}}, io_B[31:28]};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :119:20
  wire [17:0] _GEN = {{8{_mulS4out_WIRE_0[9]}}, _mulS4out_WIRE_0};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] _GEN_0 = {{10{io_qnorm_Scale_a8[7]}}, io_qnorm_Scale_a8};	// src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] _GEN_1 = {13'h0, io_qnorm_Scale_b5};	// src/main/scala/mini/PE/PE_Unit.scala:142:45
  wire [17:0] _GEN_2 = {{10{io_qnorm_Zero_point8[7]}}, io_qnorm_Zero_point8};	// src/main/scala/mini/PE/PE_Unit.scala:142:50
  wire [17:0] mulS4out_0 =
    io_qnorm_Norm_en ? _GEN : $signed($signed(_GEN * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_3 = {{8{_mulS4out_WIRE_1[9]}}, _mulS4out_WIRE_1};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulS4out_1 =
    io_qnorm_Norm_en ? _GEN_3 : $signed($signed(_GEN_3 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_4 = {{8{_mulS4out_WIRE_2[9]}}, _mulS4out_WIRE_2};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulS4out_2 =
    io_qnorm_Norm_en ? _GEN_4 : $signed($signed(_GEN_4 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_5 = {{8{_mulS4out_WIRE_3[9]}}, _mulS4out_WIRE_3};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulS4out_3 =
    io_qnorm_Norm_en ? _GEN_5 : $signed($signed(_GEN_5 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_6 = {{8{_mulS4out_WIRE_4[9]}}, _mulS4out_WIRE_4};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulS4out_4 =
    io_qnorm_Norm_en ? _GEN_6 : $signed($signed(_GEN_6 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_7 = {{8{_mulS4out_WIRE_5[9]}}, _mulS4out_WIRE_5};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulS4out_5 =
    io_qnorm_Norm_en ? _GEN_7 : $signed($signed(_GEN_7 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_8 = {{8{_mulS4out_WIRE_6[9]}}, _mulS4out_WIRE_6};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulS4out_6 =
    io_qnorm_Norm_en ? _GEN_8 : $signed($signed(_GEN_8 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_9 = {{8{_mulS4out_WIRE_7[9]}}, _mulS4out_WIRE_7};	// src/main/scala/mini/PE/PE_8Mul8.scala:64:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulS4out_7 =
    io_qnorm_Norm_en ? _GEN_9 : $signed($signed(_GEN_9 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [9:0]  _mulU4out_WIRE_0 = {6'h0, io_A[3:0]} * {6'h0, io_B[3:0]};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:128:44
  wire [9:0]  _mulU4out_WIRE_1 = {6'h0, io_A[7:4]} * {6'h0, io_B[7:4]};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :128:44
  wire [9:0]  _mulU4out_WIRE_2 = {6'h0, io_A[11:8]} * {6'h0, io_B[11:8]};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :128:44
  wire [9:0]  _mulU4out_WIRE_3 = {6'h0, io_A[15:12]} * {6'h0, io_B[15:12]};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :128:44
  wire [9:0]  _mulU4out_WIRE_4 = {6'h0, io_A[19:16]} * {6'h0, io_B[19:16]};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :128:44
  wire [9:0]  _mulU4out_WIRE_5 = {6'h0, io_A[23:20]} * {6'h0, io_B[23:20]};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :128:44
  wire [9:0]  _mulU4out_WIRE_6 = {6'h0, io_A[27:24]} * {6'h0, io_B[27:24]};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :128:44
  wire [9:0]  _mulU4out_WIRE_7 = {6'h0, io_A[31:28]} * {6'h0, io_B[31:28]};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:118:31
  wire [17:0] _GEN_10 = {{8{_mulU4out_WIRE_0[9]}}, _mulU4out_WIRE_0};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulU4out_0 =
    io_qnorm_Norm_en ? _GEN_10 : $signed($signed(_GEN_10 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_11 = {{8{_mulU4out_WIRE_1[9]}}, _mulU4out_WIRE_1};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulU4out_1 =
    io_qnorm_Norm_en ? _GEN_11 : $signed($signed(_GEN_11 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_12 = {{8{_mulU4out_WIRE_2[9]}}, _mulU4out_WIRE_2};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulU4out_2 =
    io_qnorm_Norm_en ? _GEN_12 : $signed($signed(_GEN_12 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_13 = {{8{_mulU4out_WIRE_3[9]}}, _mulU4out_WIRE_3};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulU4out_3 =
    io_qnorm_Norm_en ? _GEN_13 : $signed($signed(_GEN_13 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_14 = {{8{_mulU4out_WIRE_4[9]}}, _mulU4out_WIRE_4};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulU4out_4 =
    io_qnorm_Norm_en ? _GEN_14 : $signed($signed(_GEN_14 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_15 = {{8{_mulU4out_WIRE_5[9]}}, _mulU4out_WIRE_5};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulU4out_5 =
    io_qnorm_Norm_en ? _GEN_15 : $signed($signed(_GEN_15 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_16 = {{8{_mulU4out_WIRE_6[9]}}, _mulU4out_WIRE_6};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulU4out_6 =
    io_qnorm_Norm_en ? _GEN_16 : $signed($signed(_GEN_16 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _GEN_17 = {{8{_mulU4out_WIRE_7[9]}}, _mulU4out_WIRE_7};	// src/main/scala/mini/PE/PE_8Mul8.scala:67:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [17:0] mulU4out_7 =
    io_qnorm_Norm_en ? _GEN_17 : $signed($signed(_GEN_17 * _GEN_0) >>> _GEN_1) + _GEN_2;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _mulS8out_WIRE_0 = {{10{io_A[7]}}, io_A[7:0]} * {{10{io_B[7]}}, io_B[7:0]};	// src/main/scala/mini/PE/PE_8Mul8.scala:70:20, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20
  wire [17:0] _mulS8out_WIRE_1 =
    {{10{io_A[15]}}, io_A[15:8]} * {{10{io_B[15]}}, io_B[15:8]};	// src/main/scala/mini/PE/PE_8Mul8.scala:70:20, src/main/scala/mini/PE/PE_Unit.scala:118:{31,44}, :119:20
  wire [17:0] _mulS8out_WIRE_2 =
    {{10{io_A[23]}}, io_A[23:16]} * {{10{io_B[23]}}, io_B[23:16]};	// src/main/scala/mini/PE/PE_8Mul8.scala:70:20, src/main/scala/mini/PE/PE_Unit.scala:118:{31,44}, :119:20
  wire [17:0] _mulS8out_WIRE_3 =
    {{10{io_A[31]}}, io_A[31:24]} * {{10{io_B[31]}}, io_B[31:24]};	// src/main/scala/mini/PE/PE_8Mul8.scala:70:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :119:20
  wire [25:0] _GEN_18 = {{8{_mulS8out_WIRE_0[17]}}, _mulS8out_WIRE_0};	// src/main/scala/mini/PE/PE_8Mul8.scala:70:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] _GEN_19 = {{18{io_qnorm_Scale_a8[7]}}, io_qnorm_Scale_a8};	// src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] _GEN_20 = {21'h0, io_qnorm_Scale_b5};	// src/main/scala/mini/PE/PE_Unit.scala:142:45
  wire [25:0] _GEN_21 = {{18{io_qnorm_Zero_point8[7]}}, io_qnorm_Zero_point8};	// src/main/scala/mini/PE/PE_Unit.scala:142:50
  wire [25:0] mulS8out_0 =
    io_qnorm_Norm_en
      ? _GEN_18
      : $signed($signed(_GEN_18 * _GEN_19) >>> _GEN_20) + _GEN_21;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [25:0] _GEN_22 = {{8{_mulS8out_WIRE_1[17]}}, _mulS8out_WIRE_1};	// src/main/scala/mini/PE/PE_8Mul8.scala:70:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] mulS8out_1 =
    io_qnorm_Norm_en
      ? _GEN_22
      : $signed($signed(_GEN_22 * _GEN_19) >>> _GEN_20) + _GEN_21;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [25:0] _GEN_23 = {{8{_mulS8out_WIRE_2[17]}}, _mulS8out_WIRE_2};	// src/main/scala/mini/PE/PE_8Mul8.scala:70:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] mulS8out_2 =
    io_qnorm_Norm_en
      ? _GEN_23
      : $signed($signed(_GEN_23 * _GEN_19) >>> _GEN_20) + _GEN_21;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [25:0] _GEN_24 = {{8{_mulS8out_WIRE_3[17]}}, _mulS8out_WIRE_3};	// src/main/scala/mini/PE/PE_8Mul8.scala:70:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] mulS8out_3 =
    io_qnorm_Norm_en
      ? _GEN_24
      : $signed($signed(_GEN_24 * _GEN_19) >>> _GEN_20) + _GEN_21;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] _mulU8out_WIRE_0 = {10'h0, io_A[7:0]} * {10'h0, io_B[7:0]};	// src/main/scala/mini/PE/PE_8Mul8.scala:73:20, src/main/scala/mini/PE/PE_Unit.scala:128:44
  wire [17:0] _mulU8out_WIRE_1 = {10'h0, io_A[15:8]} * {10'h0, io_B[15:8]};	// src/main/scala/mini/PE/PE_8Mul8.scala:73:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :128:44
  wire [17:0] _mulU8out_WIRE_2 = {10'h0, io_A[23:16]} * {10'h0, io_B[23:16]};	// src/main/scala/mini/PE/PE_8Mul8.scala:73:20, src/main/scala/mini/PE/PE_Unit.scala:118:31, :128:44
  wire [17:0] _mulU8out_WIRE_3 = {10'h0, io_A[31:24]} * {10'h0, io_B[31:24]};	// src/main/scala/mini/PE/PE_8Mul8.scala:73:20, src/main/scala/mini/PE/PE_Unit.scala:118:31
  wire [25:0] _GEN_25 = {{8{_mulU8out_WIRE_0[17]}}, _mulU8out_WIRE_0};	// src/main/scala/mini/PE/PE_8Mul8.scala:73:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] mulU8out_0 =
    io_qnorm_Norm_en
      ? _GEN_25
      : $signed($signed(_GEN_25 * _GEN_19) >>> _GEN_20) + _GEN_21;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [25:0] _GEN_26 = {{8{_mulU8out_WIRE_1[17]}}, _mulU8out_WIRE_1};	// src/main/scala/mini/PE/PE_8Mul8.scala:73:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] mulU8out_1 =
    io_qnorm_Norm_en
      ? _GEN_26
      : $signed($signed(_GEN_26 * _GEN_19) >>> _GEN_20) + _GEN_21;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [25:0] _GEN_27 = {{8{_mulU8out_WIRE_2[17]}}, _mulU8out_WIRE_2};	// src/main/scala/mini/PE/PE_8Mul8.scala:73:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] mulU8out_2 =
    io_qnorm_Norm_en
      ? _GEN_27
      : $signed($signed(_GEN_27 * _GEN_19) >>> _GEN_20) + _GEN_21;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [25:0] _GEN_28 = {{8{_mulU8out_WIRE_3[17]}}, _mulU8out_WIRE_3};	// src/main/scala/mini/PE/PE_8Mul8.scala:73:20, src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [25:0] mulU8out_3 =
    io_qnorm_Norm_en
      ? _GEN_28
      : $signed($signed(_GEN_28 * _GEN_19) >>> _GEN_20) + _GEN_21;	// src/main/scala/mini/PE/PE_Unit.scala:142:{31,41,45,50}
  wire [17:0] mulX4b =
    io_qnorm_Sign_en
      ? mulS4out_0 + mulS4out_1 + mulS4out_2 + mulS4out_3 + mulS4out_4 + mulS4out_5
        + mulS4out_6 + mulS4out_7
      : mulU4out_0 + mulU4out_1 + mulU4out_2 + mulU4out_3 + mulU4out_4 + mulU4out_5
        + mulU4out_6 + mulU4out_7;	// src/main/scala/mini/PE/PE_8Mul8.scala:87:36, :88:36, :99:18, src/main/scala/mini/PE/PE_Unit.scala:142:31
  wire        _GEN_29 = io_qnorm_Qvm_en | ~(io_A_qvm_in[1]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_30 = io_qnorm_Qvm_en | ~(io_A_qvm_in[3]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_31 = io_qnorm_Qvm_en | ~(io_A_qvm_in[5]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_32 = io_qnorm_Qvm_en | ~(io_A_qvm_in[7]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_33 = io_qnorm_Qvm_en | ~(io_A_qvm_in[9]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_34 = io_qnorm_Qvm_en | ~(io_A_qvm_in[11]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_35 = io_qnorm_Qvm_en | ~(io_A_qvm_in[13]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_36 = io_qnorm_Qvm_en | ~(io_A_qvm_in[15]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_37 = io_qnorm_Qvm_en | ~(io_A_qvm_in[1]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_38 = io_qnorm_Qvm_en | ~(io_A_qvm_in[5]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_39 = io_qnorm_Qvm_en | ~(io_A_qvm_in[9]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _GEN_40 = io_qnorm_Qvm_en | ~(io_A_qvm_in[13]);	// src/main/scala/mini/PE/PE_Unit.scala:147:{10,24}
  wire        _mulX_T_2 = io_qnorm_Lenb == 4'h2;	// src/main/scala/mini/PE/PE_8Mul8.scala:117:54
  wire [25:0] _mulX_T_3 =
    _mulX_T_2
      ? {{8{mulX4b[17]}}, mulX4b}
      : io_qnorm_Sign_en
          ? mulS8out_0 + mulS8out_1 + mulS8out_2 + mulS8out_3
          : mulU8out_0 + mulU8out_1 + mulU8out_2 + mulU8out_3;	// src/main/scala/mini/PE/PE_8Mul8.scala:89:36, :90:36, :99:18, :100:18, :117:54, :126:50, src/main/scala/mini/PE/PE_Unit.scala:142:31
  assign io_out =
    io_pe_8Mul8_op == 4'h4
      ? {{6{_mulX_T_3[25]}}, _mulX_T_3}
      : io_pe_8Mul8_op == 4'h2
          ? (_mulX_T_2
               ? {_GEN_36
                    ? (io_qnorm_Sign_en ? mulS4out_7[3:0] : mulU4out_7[3:0])
                    : io_A[31:28],
                  _GEN_35
                    ? (io_qnorm_Sign_en ? mulS4out_6[3:0] : mulU4out_6[3:0])
                    : io_A[27:24],
                  _GEN_34
                    ? (io_qnorm_Sign_en ? mulS4out_5[3:0] : mulU4out_5[3:0])
                    : io_A[23:20],
                  _GEN_33
                    ? (io_qnorm_Sign_en ? mulS4out_4[3:0] : mulU4out_4[3:0])
                    : io_A[19:16],
                  _GEN_32
                    ? (io_qnorm_Sign_en ? mulS4out_3[3:0] : mulU4out_3[3:0])
                    : io_A[15:12],
                  _GEN_31
                    ? (io_qnorm_Sign_en ? mulS4out_2[3:0] : mulU4out_2[3:0])
                    : io_A[11:8],
                  _GEN_30
                    ? (io_qnorm_Sign_en ? mulS4out_1[3:0] : mulU4out_1[3:0])
                    : io_A[7:4],
                  _GEN_29
                    ? (io_qnorm_Sign_en ? mulS4out_0[3:0] : mulU4out_0[3:0])
                    : io_A[3:0]}
               : {_GEN_40
                    ? (io_qnorm_Sign_en ? mulS8out_3[7:0] : mulU8out_3[7:0])
                    : io_A[31:24],
                  _GEN_39
                    ? (io_qnorm_Sign_en ? mulS8out_2[7:0] : mulU8out_2[7:0])
                    : io_A[23:16],
                  _GEN_38
                    ? (io_qnorm_Sign_en ? mulS8out_1[7:0] : mulU8out_1[7:0])
                    : io_A[15:8],
                  _GEN_37
                    ? (io_qnorm_Sign_en ? mulS8out_0[7:0] : mulU8out_0[7:0])
                    : io_A[7:0]})
          : io_pe_8Mul8_op == 4'h1
              ? (_mulX_T_2
                   ? {_GEN_36
                        ? (io_qnorm_Sign_en ? mulS4out_7[7:4] : mulU4out_7[7:4])
                        : io_A[31:28],
                      _GEN_35
                        ? (io_qnorm_Sign_en ? mulS4out_6[7:4] : mulU4out_6[7:4])
                        : io_A[27:24],
                      _GEN_34
                        ? (io_qnorm_Sign_en ? mulS4out_5[7:4] : mulU4out_5[7:4])
                        : io_A[23:20],
                      _GEN_33
                        ? (io_qnorm_Sign_en ? mulS4out_4[7:4] : mulU4out_4[7:4])
                        : io_A[19:16],
                      _GEN_32
                        ? (io_qnorm_Sign_en ? mulS4out_3[7:4] : mulU4out_3[7:4])
                        : io_A[15:12],
                      _GEN_31
                        ? (io_qnorm_Sign_en ? mulS4out_2[7:4] : mulU4out_2[7:4])
                        : io_A[11:8],
                      _GEN_30
                        ? (io_qnorm_Sign_en ? mulS4out_1[7:4] : mulU4out_1[7:4])
                        : io_A[7:4],
                      _GEN_29
                        ? (io_qnorm_Sign_en ? mulS4out_0[7:4] : mulU4out_0[7:4])
                        : io_A[3:0]}
                   : {_GEN_40
                        ? (io_qnorm_Sign_en ? mulS8out_3[15:8] : mulU8out_3[15:8])
                        : io_A[31:24],
                      _GEN_39
                        ? (io_qnorm_Sign_en ? mulS8out_2[15:8] : mulU8out_2[15:8])
                        : io_A[23:16],
                      _GEN_38
                        ? (io_qnorm_Sign_en ? mulS8out_1[15:8] : mulU8out_1[15:8])
                        : io_A[15:8],
                      _GEN_37
                        ? (io_qnorm_Sign_en ? mulS8out_0[15:8] : mulU8out_0[15:8])
                        : io_A[7:0]})
              : io_A;	// <stdin>:1135:10, src/main/scala/mini/PE/PE_8Mul8.scala:75:51, :76:51, :78:51, :79:51, :81:51, :82:51, :84:51, :85:51, :93:18, :94:18, :96:18, :97:18, :117:{46,54}, :118:44, :119:44, :121:{46,54}, :122:44, :123:44, :126:{8,50}, :130:42, src/main/scala/mini/PE/PE_Unit.scala:118:31, :136:36, :142:31, :147:10
  assign io_qvm_out = io_pe_8Mul8_op == 4'h0 ? io_A_qvm_in : 16'h0;	// <stdin>:1135:10, src/main/scala/mini/PE/PE_8Mul8.scala:136:{19,34}
endmodule

module PE_8Alu8(	// <stdin>:2087:10
  input  [7:0]  io_qnorm_Scale_a8,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  input  [4:0]  io_qnorm_Scale_b5,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  input         io_qnorm_Sign_en,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  input  [7:0]  io_qnorm_Zero_point8,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  input         io_qnorm_Qvm_en,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
                io_qnorm_Norm_en,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  input  [3:0]  io_qnorm_Lenb,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  input  [31:0] io_A,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
                io_B,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  input  [3:0]  io_pe_8Alu8_op,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  input  [15:0] io_A_qvm_in,	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
  output [31:0] io_out	// src/main/scala/mini/PE/PE_8Alu8.scala:51:13
);

  wire [7:0]  rs1B4_0 = io_qnorm_Sign_en ? {{4{io_A[3]}}, io_A[3:0]} : {4'h0, io_A[3:0]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:44, :129:20
  wire [7:0]  rs1B4_1 = io_qnorm_Sign_en ? {{4{io_A[7]}}, io_A[7:4]} : {4'h0, io_A[7:4]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_2 =
    io_qnorm_Sign_en ? {{4{io_A[11]}}, io_A[11:8]} : {4'h0, io_A[11:8]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_3 =
    io_qnorm_Sign_en ? {{4{io_A[15]}}, io_A[15:12]} : {4'h0, io_A[15:12]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_4 =
    io_qnorm_Sign_en ? {{4{io_A[19]}}, io_A[19:16]} : {4'h0, io_A[19:16]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_5 =
    io_qnorm_Sign_en ? {{4{io_A[23]}}, io_A[23:20]} : {4'h0, io_A[23:20]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_6 =
    io_qnorm_Sign_en ? {{4{io_A[27]}}, io_A[27:24]} : {4'h0, io_A[27:24]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [3:0]  _GEN = io_qnorm_Sign_en ? {4{io_A[31]}} : 4'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:119:20
  wire [7:0]  rs2B4_0 = io_qnorm_Sign_en ? {{4{io_B[3]}}, io_B[3:0]} : {4'h0, io_B[3:0]};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:44, :129:20
  wire [7:0]  rs2B4_1 = io_qnorm_Sign_en ? {{4{io_B[7]}}, io_B[7:4]} : {4'h0, io_B[7:4]};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_2 =
    io_qnorm_Sign_en ? {{4{io_B[11]}}, io_B[11:8]} : {4'h0, io_B[11:8]};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_3 =
    io_qnorm_Sign_en ? {{4{io_B[15]}}, io_B[15:12]} : {4'h0, io_B[15:12]};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_4 =
    io_qnorm_Sign_en ? {{4{io_B[19]}}, io_B[19:16]} : {4'h0, io_B[19:16]};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_5 =
    io_qnorm_Sign_en ? {{4{io_B[23]}}, io_B[23:20]} : {4'h0, io_B[23:20]};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_6 =
    io_qnorm_Sign_en ? {{4{io_B[27]}}, io_B[27:24]} : {4'h0, io_B[27:24]};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :97:32, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [15:0] rs1B8_0 = io_qnorm_Sign_en ? {{8{io_A[7]}}, io_A[7:0]} : {8'h0, io_A[7:0]};	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :92:33, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:44, :129:20
  wire [15:0] rs1B8_1 =
    io_qnorm_Sign_en ? {{8{io_A[15]}}, io_A[15:8]} : {8'h0, io_A[15:8]};	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :92:33, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [15:0] rs1B8_2 =
    io_qnorm_Sign_en ? {{8{io_A[23]}}, io_A[23:16]} : {8'h0, io_A[23:16]};	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :92:33, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  _GEN_0 = io_qnorm_Sign_en ? {8{io_A[31]}} : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :92:33, src/main/scala/mini/PE/PE_Unit.scala:119:20
  wire [15:0] rs2B8_0 = io_qnorm_Sign_en ? {{8{io_B[7]}}, io_B[7:0]} : {8'h0, io_B[7:0]};	// src/main/scala/mini/PE/PE_8Alu8.scala:83:17, :92:33, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:44, :129:20
  wire [15:0] rs2B8_1 =
    io_qnorm_Sign_en ? {{8{io_B[15]}}, io_B[15:8]} : {8'h0, io_B[15:8]};	// src/main/scala/mini/PE/PE_8Alu8.scala:83:17, :92:33, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [15:0] rs2B8_2 =
    io_qnorm_Sign_en ? {{8{io_B[23]}}, io_B[23:16]} : {8'h0, io_B[23:16]};	// src/main/scala/mini/PE/PE_8Alu8.scala:83:17, :92:33, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  _out4b_Unorm_T_1 = rs1B4_0 + rs2B4_0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :93:33
  wire [7:0]  _out4b_Unorm_T_4 = rs1B4_0 - rs2B4_0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :94:33
  wire [22:0] _GEN_1 = {{15{rs1B4_0[7]}}, rs1B4_0};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, :98:32
  wire        _out8b_Unorm_T_106 = io_pe_8Alu8_op == 4'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, :97:32
  wire        _out8b_Unorm_T_108 = io_pe_8Alu8_op == 4'h1;	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33
  wire        _out8b_Unorm_T_110 = io_pe_8Alu8_op == 4'h2;	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33
  wire        _out8b_Unorm_T_112 = io_pe_8Alu8_op == 4'h3;	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33
  wire        _out8b_Unorm_T_114 = io_pe_8Alu8_op == 4'h8;	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33
  wire [7:0]  _out4b_Unorm_T_25 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B4_0) >>> rs2B4_0[3:0])
      : _out8b_Unorm_T_112
          ? _out4b_Unorm_T_4
          : _out8b_Unorm_T_110
              ? _out4b_Unorm_T_1
              : _out8b_Unorm_T_108
                  ? _out4b_Unorm_T_4
                  : _out8b_Unorm_T_106 ? _out4b_Unorm_T_1 : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :92:33, :93:33, :94:33, :97:{32,39}
  wire        _out8b_Unorm_T_116 = io_pe_8Alu8_op == 4'h6;	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33
  wire        _out8b_Unorm_T_118 = io_pe_8Alu8_op == 4'hA;	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33
  wire [22:0] out4b_Unorm_0 =
    _out8b_Unorm_T_118
      ? _GEN_1
      : _out8b_Unorm_T_116
          ? _GEN_1 << rs2B4_0[3:0]
          : {{15{_out4b_Unorm_T_25[7]}}, _out4b_Unorm_T_25};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :92:33, :97:39, :98:32
  wire [22:0] _GEN_2 = {{15{rs1B4_1[7]}}, rs1B4_1};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, :98:32
  wire [7:0]  _out4b_Unorm_T_55 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B4_1) >>> rs2B4_1[3:0])
      : _out8b_Unorm_T_112
          ? rs1B4_1 - rs2B4_0
          : _out8b_Unorm_T_110
              ? rs1B4_1 + rs2B4_0
              : _out8b_Unorm_T_108
                  ? rs1B4_1 - rs2B4_1
                  : _out8b_Unorm_T_106 ? rs1B4_1 + rs2B4_1 : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}
  wire [22:0] out4b_Unorm_1 =
    _out8b_Unorm_T_118
      ? _GEN_2
      : _out8b_Unorm_T_116
          ? _GEN_2 << rs2B4_1[3:0]
          : {{15{_out4b_Unorm_T_55[7]}}, _out4b_Unorm_T_55};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :92:33, :97:39, :98:32
  wire [22:0] _GEN_3 = {{15{rs1B4_2[7]}}, rs1B4_2};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, :98:32
  wire [7:0]  _out4b_Unorm_T_85 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B4_2) >>> rs2B4_2[3:0])
      : _out8b_Unorm_T_112
          ? rs1B4_2 - rs2B4_0
          : _out8b_Unorm_T_110
              ? rs1B4_2 + rs2B4_0
              : _out8b_Unorm_T_108
                  ? rs1B4_2 - rs2B4_2
                  : _out8b_Unorm_T_106 ? rs1B4_2 + rs2B4_2 : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}
  wire [22:0] out4b_Unorm_2 =
    _out8b_Unorm_T_118
      ? _GEN_3
      : _out8b_Unorm_T_116
          ? _GEN_3 << rs2B4_2[3:0]
          : {{15{_out4b_Unorm_T_85[7]}}, _out4b_Unorm_T_85};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :92:33, :97:39, :98:32
  wire [22:0] _GEN_4 = {{15{rs1B4_3[7]}}, rs1B4_3};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, :98:32
  wire [7:0]  _out4b_Unorm_T_115 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B4_3) >>> rs2B4_3[3:0])
      : _out8b_Unorm_T_112
          ? rs1B4_3 - rs2B4_0
          : _out8b_Unorm_T_110
              ? rs1B4_3 + rs2B4_0
              : _out8b_Unorm_T_108
                  ? rs1B4_3 - rs2B4_3
                  : _out8b_Unorm_T_106 ? rs1B4_3 + rs2B4_3 : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}
  wire [22:0] out4b_Unorm_3 =
    _out8b_Unorm_T_118
      ? _GEN_4
      : _out8b_Unorm_T_116
          ? _GEN_4 << rs2B4_3[3:0]
          : {{15{_out4b_Unorm_T_115[7]}}, _out4b_Unorm_T_115};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :92:33, :97:39, :98:32
  wire [22:0] _GEN_5 = {{15{rs1B4_4[7]}}, rs1B4_4};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, :98:32
  wire [7:0]  _out4b_Unorm_T_145 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B4_4) >>> rs2B4_4[3:0])
      : _out8b_Unorm_T_112
          ? rs1B4_4 - rs2B4_0
          : _out8b_Unorm_T_110
              ? rs1B4_4 + rs2B4_0
              : _out8b_Unorm_T_108
                  ? rs1B4_4 - rs2B4_4
                  : _out8b_Unorm_T_106 ? rs1B4_4 + rs2B4_4 : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}
  wire [22:0] out4b_Unorm_4 =
    _out8b_Unorm_T_118
      ? _GEN_5
      : _out8b_Unorm_T_116
          ? _GEN_5 << rs2B4_4[3:0]
          : {{15{_out4b_Unorm_T_145[7]}}, _out4b_Unorm_T_145};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :92:33, :97:39, :98:32
  wire [22:0] _GEN_6 = {{15{rs1B4_5[7]}}, rs1B4_5};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, :98:32
  wire [7:0]  _out4b_Unorm_T_175 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B4_5) >>> rs2B4_5[3:0])
      : _out8b_Unorm_T_112
          ? rs1B4_5 - rs2B4_0
          : _out8b_Unorm_T_110
              ? rs1B4_5 + rs2B4_0
              : _out8b_Unorm_T_108
                  ? rs1B4_5 - rs2B4_5
                  : _out8b_Unorm_T_106 ? rs1B4_5 + rs2B4_5 : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}
  wire [22:0] out4b_Unorm_5 =
    _out8b_Unorm_T_118
      ? _GEN_6
      : _out8b_Unorm_T_116
          ? _GEN_6 << rs2B4_5[3:0]
          : {{15{_out4b_Unorm_T_175[7]}}, _out4b_Unorm_T_175};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :92:33, :97:39, :98:32
  wire [22:0] _GEN_7 = {{15{rs1B4_6[7]}}, rs1B4_6};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, :98:32
  wire [7:0]  _out4b_Unorm_T_205 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B4_6) >>> rs2B4_6[3:0])
      : _out8b_Unorm_T_112
          ? rs1B4_6 - rs2B4_0
          : _out8b_Unorm_T_110
              ? rs1B4_6 + rs2B4_0
              : _out8b_Unorm_T_108
                  ? rs1B4_6 - rs2B4_6
                  : _out8b_Unorm_T_106 ? rs1B4_6 + rs2B4_6 : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}
  wire [22:0] out4b_Unorm_6 =
    _out8b_Unorm_T_118
      ? _GEN_7
      : _out8b_Unorm_T_116
          ? _GEN_7 << rs2B4_6[3:0]
          : {{15{_out4b_Unorm_T_205[7]}}, _out4b_Unorm_T_205};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :92:33, :97:39, :98:32
  wire [7:0]  _GEN_8 = {_GEN, io_A[31:28]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, src/main/scala/mini/PE/PE_Unit.scala:128:31
  wire [7:0]  _GEN_9 = {io_qnorm_Sign_en ? {4{io_B[31]}} : 4'h0, io_B[31:28]};	// src/main/scala/mini/PE/PE_8Alu8.scala:75:17, :93:33, :97:32, src/main/scala/mini/PE/PE_Unit.scala:119:20, :128:31
  wire [22:0] _GEN_10 = {{15{_GEN[3]}}, _GEN, io_A[31:28]};	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :93:33, :98:32, src/main/scala/mini/PE/PE_Unit.scala:128:31
  wire [7:0]  _out4b_Unorm_T_235 =
    _out8b_Unorm_T_114
      ? $signed($signed({_GEN, io_A[31:28]}) >>> io_B[31:28])
      : _out8b_Unorm_T_112
          ? _GEN_8 - rs2B4_0
          : _out8b_Unorm_T_110
              ? _GEN_8 + rs2B4_0
              : _out8b_Unorm_T_108
                  ? _GEN_8 - _GEN_9
                  : _out8b_Unorm_T_106 ? _GEN_8 + _GEN_9 : 8'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:74:17, :75:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:32, src/main/scala/mini/PE/PE_Unit.scala:128:31
  wire [22:0] out4b_Unorm_7 =
    _out8b_Unorm_T_118
      ? _GEN_10
      : _out8b_Unorm_T_116
          ? _GEN_10 << io_B[31:28]
          : {{15{_out4b_Unorm_T_235[7]}}, _out4b_Unorm_T_235};	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, :98:32, src/main/scala/mini/PE/PE_Unit.scala:128:31
  wire [15:0] _out8b_Unorm_T_1 = rs1B8_0 + rs2B8_0;	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :83:17, :93:33
  wire [15:0] _out8b_Unorm_T_4 = rs1B8_0 - rs2B8_0;	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :83:17, :94:33
  wire [30:0] _GEN_11 = {{15{rs1B8_0[15]}}, rs1B8_0};	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :93:33, :98:32
  wire [15:0] _out8b_Unorm_T_25 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B8_0) >>> rs2B8_0[3:0])
      : _out8b_Unorm_T_112
          ? _out8b_Unorm_T_4
          : _out8b_Unorm_T_110
              ? _out8b_Unorm_T_1
              : _out8b_Unorm_T_108
                  ? _out8b_Unorm_T_4
                  : _out8b_Unorm_T_106 ? _out8b_Unorm_T_1 : 16'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :83:17, :92:33, :93:33, :94:33, :97:{32,39}
  wire [30:0] out8b_Unorm_0 =
    _out8b_Unorm_T_118
      ? _GEN_11
      : _out8b_Unorm_T_116
          ? _GEN_11 << rs2B8_0[3:0]
          : {{15{_out8b_Unorm_T_25[15]}}, _out8b_Unorm_T_25};	// src/main/scala/mini/PE/PE_8Alu8.scala:83:17, :92:33, :97:39, :98:32
  wire [30:0] _GEN_12 = {{15{rs1B8_1[15]}}, rs1B8_1};	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :93:33, :98:32
  wire [15:0] _out8b_Unorm_T_55 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B8_1) >>> rs2B8_1[3:0])
      : _out8b_Unorm_T_112
          ? rs1B8_1 - rs2B8_0
          : _out8b_Unorm_T_110
              ? rs1B8_1 + rs2B8_0
              : _out8b_Unorm_T_108
                  ? rs1B8_1 - rs2B8_1
                  : _out8b_Unorm_T_106 ? rs1B8_1 + rs2B8_1 : 16'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :83:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}
  wire [30:0] out8b_Unorm_1 =
    _out8b_Unorm_T_118
      ? _GEN_12
      : _out8b_Unorm_T_116
          ? _GEN_12 << rs2B8_1[3:0]
          : {{15{_out8b_Unorm_T_55[15]}}, _out8b_Unorm_T_55};	// src/main/scala/mini/PE/PE_8Alu8.scala:83:17, :92:33, :97:39, :98:32
  wire [30:0] _GEN_13 = {{15{rs1B8_2[15]}}, rs1B8_2};	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :93:33, :98:32
  wire [15:0] _out8b_Unorm_T_85 =
    _out8b_Unorm_T_114
      ? $signed($signed(rs1B8_2) >>> rs2B8_2[3:0])
      : _out8b_Unorm_T_112
          ? rs1B8_2 - rs2B8_0
          : _out8b_Unorm_T_110
              ? rs1B8_2 + rs2B8_0
              : _out8b_Unorm_T_108
                  ? rs1B8_2 - rs2B8_2
                  : _out8b_Unorm_T_106 ? rs1B8_2 + rs2B8_2 : 16'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :83:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}
  wire [30:0] out8b_Unorm_2 =
    _out8b_Unorm_T_118
      ? _GEN_13
      : _out8b_Unorm_T_116
          ? _GEN_13 << rs2B8_2[3:0]
          : {{15{_out8b_Unorm_T_85[15]}}, _out8b_Unorm_T_85};	// src/main/scala/mini/PE/PE_8Alu8.scala:83:17, :92:33, :97:39, :98:32
  wire [15:0] _GEN_14 = {_GEN_0, io_A[31:24]};	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :93:33, src/main/scala/mini/PE/PE_Unit.scala:128:31
  wire [15:0] _GEN_15 = {io_qnorm_Sign_en ? {8{io_B[31]}} : 8'h0, io_B[31:24]};	// src/main/scala/mini/PE/PE_8Alu8.scala:83:17, :92:33, :93:33, src/main/scala/mini/PE/PE_Unit.scala:119:20, :128:31
  wire [30:0] _GEN_16 = {{15{_GEN_0[7]}}, _GEN_0, io_A[31:24]};	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :93:33, :98:32, src/main/scala/mini/PE/PE_Unit.scala:128:31
  wire [15:0] _out8b_Unorm_T_115 =
    _out8b_Unorm_T_114
      ? $signed($signed({_GEN_0, io_A[31:24]}) >>> io_B[27:24])
      : _out8b_Unorm_T_112
          ? _GEN_14 - rs2B8_0
          : _out8b_Unorm_T_110
              ? _GEN_14 + rs2B8_0
              : _out8b_Unorm_T_108
                  ? _GEN_14 - _GEN_15
                  : _out8b_Unorm_T_106 ? _GEN_14 + _GEN_15 : 16'h0;	// src/main/scala/mini/PE/PE_8Alu8.scala:82:17, :83:17, :92:33, :93:33, :94:33, :95:33, :96:33, :97:{32,39}, src/main/scala/mini/PE/PE_Unit.scala:128:31
  wire [30:0] out8b_Unorm_3 =
    _out8b_Unorm_T_118
      ? _GEN_16
      : _out8b_Unorm_T_116
          ? _GEN_16 << io_B[27:24]
          : {{15{_out8b_Unorm_T_115[15]}}, _out8b_Unorm_T_115};	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, :97:39, :98:32
  wire [30:0] _GEN_17 = {{23{io_qnorm_Scale_a8[7]}}, io_qnorm_Scale_a8};	// src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [30:0] _GEN_18 = {26'h0, io_qnorm_Scale_b5};	// src/main/scala/mini/PE/PE_Unit.scala:142:45
  wire [30:0] _out4b_norm_T_1 =
    $signed($signed({{8{out4b_Unorm_0[22]}}, out4b_Unorm_0} * _GEN_17) >>> _GEN_18);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [30:0] _out4b_norm_T_7 =
    $signed($signed({{8{out4b_Unorm_1[22]}}, out4b_Unorm_1} * _GEN_17) >>> _GEN_18);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [30:0] _out4b_norm_T_13 =
    $signed($signed({{8{out4b_Unorm_2[22]}}, out4b_Unorm_2} * _GEN_17) >>> _GEN_18);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [30:0] _out4b_norm_T_19 =
    $signed($signed({{8{out4b_Unorm_3[22]}}, out4b_Unorm_3} * _GEN_17) >>> _GEN_18);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [30:0] _out4b_norm_T_25 =
    $signed($signed({{8{out4b_Unorm_4[22]}}, out4b_Unorm_4} * _GEN_17) >>> _GEN_18);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [30:0] _out4b_norm_T_31 =
    $signed($signed({{8{out4b_Unorm_5[22]}}, out4b_Unorm_5} * _GEN_17) >>> _GEN_18);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [30:0] _out4b_norm_T_37 =
    $signed($signed({{8{out4b_Unorm_6[22]}}, out4b_Unorm_6} * _GEN_17) >>> _GEN_18);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [30:0] _out4b_norm_T_43 =
    $signed($signed({{8{out4b_Unorm_7[22]}}, out4b_Unorm_7} * _GEN_17) >>> _GEN_18);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [38:0] _GEN_19 = {{31{io_qnorm_Scale_a8[7]}}, io_qnorm_Scale_a8};	// src/main/scala/mini/PE/PE_Unit.scala:142:41
  wire [38:0] _GEN_20 = {34'h0, io_qnorm_Scale_b5};	// src/main/scala/mini/PE/PE_Unit.scala:142:45
  wire [38:0] _out8b_norm_T_1 =
    $signed($signed({{8{out8b_Unorm_0[30]}}, out8b_Unorm_0} * _GEN_19) >>> _GEN_20);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [38:0] _out8b_norm_T_7 =
    $signed($signed({{8{out8b_Unorm_1[30]}}, out8b_Unorm_1} * _GEN_19) >>> _GEN_20);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [38:0] _out8b_norm_T_13 =
    $signed($signed({{8{out8b_Unorm_2[30]}}, out8b_Unorm_2} * _GEN_19) >>> _GEN_20);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  wire [38:0] _out8b_norm_T_19 =
    $signed($signed({{8{out8b_Unorm_3[30]}}, out8b_Unorm_3} * _GEN_19) >>> _GEN_20);	// src/main/scala/mini/PE/PE_8Alu8.scala:92:33, src/main/scala/mini/PE/PE_Unit.scala:142:{41,45}
  assign io_out =
    io_qnorm_Lenb == 4'h2
      ? {io_qnorm_Qvm_en | ~(io_A_qvm_in[15])
           ? (io_qnorm_Norm_en
                ? out4b_Unorm_7[3:0]
                : _out4b_norm_T_43[3:0] + io_qnorm_Zero_point8[3:0])
           : io_A[31:28],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[13])
           ? (io_qnorm_Norm_en
                ? out4b_Unorm_6[3:0]
                : _out4b_norm_T_37[3:0] + io_qnorm_Zero_point8[3:0])
           : io_A[27:24],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[11])
           ? (io_qnorm_Norm_en
                ? out4b_Unorm_5[3:0]
                : _out4b_norm_T_31[3:0] + io_qnorm_Zero_point8[3:0])
           : io_A[23:20],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[9])
           ? (io_qnorm_Norm_en
                ? out4b_Unorm_4[3:0]
                : _out4b_norm_T_25[3:0] + io_qnorm_Zero_point8[3:0])
           : io_A[19:16],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[7])
           ? (io_qnorm_Norm_en
                ? out4b_Unorm_3[3:0]
                : _out4b_norm_T_19[3:0] + io_qnorm_Zero_point8[3:0])
           : io_A[15:12],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[5])
           ? (io_qnorm_Norm_en
                ? out4b_Unorm_2[3:0]
                : _out4b_norm_T_13[3:0] + io_qnorm_Zero_point8[3:0])
           : io_A[11:8],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[3])
           ? (io_qnorm_Norm_en
                ? out4b_Unorm_1[3:0]
                : _out4b_norm_T_7[3:0] + io_qnorm_Zero_point8[3:0])
           : io_A[7:4],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[1])
           ? (io_qnorm_Norm_en
                ? out4b_Unorm_0[3:0]
                : _out4b_norm_T_1[3:0] + io_qnorm_Zero_point8[3:0])
           : io_A[3:0]}
      : {io_qnorm_Qvm_en | ~(io_A_qvm_in[13])
           ? (io_qnorm_Norm_en
                ? out8b_Unorm_3[7:0]
                : _out8b_norm_T_19[7:0] + io_qnorm_Zero_point8)
           : io_A[31:24],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[9])
           ? (io_qnorm_Norm_en
                ? out8b_Unorm_2[7:0]
                : _out8b_norm_T_13[7:0] + io_qnorm_Zero_point8)
           : io_A[23:16],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[5])
           ? (io_qnorm_Norm_en
                ? out8b_Unorm_1[7:0]
                : _out8b_norm_T_7[7:0] + io_qnorm_Zero_point8)
           : io_A[15:8],
         io_qnorm_Qvm_en | ~(io_A_qvm_in[1])
           ? (io_qnorm_Norm_en
                ? out8b_Unorm_0[7:0]
                : _out8b_norm_T_1[7:0] + io_qnorm_Zero_point8)
           : io_A[7:0]};	// <stdin>:2087:10, src/main/scala/mini/PE/PE_8Alu8.scala:92:33, :118:{49,56}, :119:48, :120:48, src/main/scala/mini/PE/PE_Unit.scala:128:31, :136:36, :142:{31,41,45,50}, :147:{10,24}
endmodule

module PE_8Br8(	// <stdin>:3045:10
  input         io_qnorm_Sign_en,	// src/main/scala/mini/PE/PE_8Br8.scala:34:13
  input  [3:0]  io_qnorm_Lenb,	// src/main/scala/mini/PE/PE_8Br8.scala:34:13
  input  [31:0] io_A,	// src/main/scala/mini/PE/PE_8Br8.scala:34:13
                io_B,	// src/main/scala/mini/PE/PE_8Br8.scala:34:13
  input  [3:0]  io_pe_8Br8_op,	// src/main/scala/mini/PE/PE_8Br8.scala:34:13
  input  [15:0] io_A_qvm_in,	// src/main/scala/mini/PE/PE_8Br8.scala:34:13
  output [31:0] io_out_copy,	// src/main/scala/mini/PE/PE_8Br8.scala:34:13
  output [15:0] io_qvm_out	// src/main/scala/mini/PE/PE_8Br8.scala:34:13
);

  wire [7:0]  rs1B4_0 = io_qnorm_Sign_en ? {{4{io_A[3]}}, io_A[3:0]} : {4'h0, io_A[3:0]};	// src/main/scala/mini/PE/PE_8Br8.scala:47:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:44, :129:20
  wire [7:0]  rs1B4_1 = io_qnorm_Sign_en ? {{4{io_A[7]}}, io_A[7:4]} : {4'h0, io_A[7:4]};	// src/main/scala/mini/PE/PE_8Br8.scala:47:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_2 =
    io_qnorm_Sign_en ? {{4{io_A[11]}}, io_A[11:8]} : {4'h0, io_A[11:8]};	// src/main/scala/mini/PE/PE_8Br8.scala:47:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_3 =
    io_qnorm_Sign_en ? {{4{io_A[15]}}, io_A[15:12]} : {4'h0, io_A[15:12]};	// src/main/scala/mini/PE/PE_8Br8.scala:47:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_4 =
    io_qnorm_Sign_en ? {{4{io_A[19]}}, io_A[19:16]} : {4'h0, io_A[19:16]};	// src/main/scala/mini/PE/PE_8Br8.scala:47:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_5 =
    io_qnorm_Sign_en ? {{4{io_A[23]}}, io_A[23:20]} : {4'h0, io_A[23:20]};	// src/main/scala/mini/PE/PE_8Br8.scala:47:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_6 =
    io_qnorm_Sign_en ? {{4{io_A[27]}}, io_A[27:24]} : {4'h0, io_A[27:24]};	// src/main/scala/mini/PE/PE_8Br8.scala:47:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs1B4_7 = {io_qnorm_Sign_en ? {4{io_A[31]}} : 4'h0, io_A[31:28]};	// src/main/scala/mini/PE/PE_8Br8.scala:47:17, src/main/scala/mini/PE/PE_Unit.scala:119:20, :128:31, :129:20
  wire [7:0]  rs2B4_0 = io_qnorm_Sign_en ? {{4{io_B[3]}}, io_B[3:0]} : {4'h0, io_B[3:0]};	// src/main/scala/mini/PE/PE_8Br8.scala:48:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:44, :129:20
  wire [7:0]  rs2B4_1 = io_qnorm_Sign_en ? {{4{io_B[7]}}, io_B[7:4]} : {4'h0, io_B[7:4]};	// src/main/scala/mini/PE/PE_8Br8.scala:48:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_2 =
    io_qnorm_Sign_en ? {{4{io_B[11]}}, io_B[11:8]} : {4'h0, io_B[11:8]};	// src/main/scala/mini/PE/PE_8Br8.scala:48:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_3 =
    io_qnorm_Sign_en ? {{4{io_B[15]}}, io_B[15:12]} : {4'h0, io_B[15:12]};	// src/main/scala/mini/PE/PE_8Br8.scala:48:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_4 =
    io_qnorm_Sign_en ? {{4{io_B[19]}}, io_B[19:16]} : {4'h0, io_B[19:16]};	// src/main/scala/mini/PE/PE_8Br8.scala:48:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_5 =
    io_qnorm_Sign_en ? {{4{io_B[23]}}, io_B[23:20]} : {4'h0, io_B[23:20]};	// src/main/scala/mini/PE/PE_8Br8.scala:48:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_6 =
    io_qnorm_Sign_en ? {{4{io_B[27]}}, io_B[27:24]} : {4'h0, io_B[27:24]};	// src/main/scala/mini/PE/PE_8Br8.scala:48:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [7:0]  rs2B4_7 = {io_qnorm_Sign_en ? {4{io_B[31]}} : 4'h0, io_B[31:28]};	// src/main/scala/mini/PE/PE_8Br8.scala:48:17, src/main/scala/mini/PE/PE_Unit.scala:119:20, :128:31, :129:20
  wire [15:0] rs1B8_0 = io_qnorm_Sign_en ? {{8{io_A[7]}}, io_A[7:0]} : {8'h0, io_A[7:0]};	// src/main/scala/mini/PE/PE_8Br8.scala:55:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:44, :129:20
  wire [15:0] rs1B8_1 =
    io_qnorm_Sign_en ? {{8{io_A[15]}}, io_A[15:8]} : {8'h0, io_A[15:8]};	// src/main/scala/mini/PE/PE_8Br8.scala:55:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [15:0] rs1B8_2 =
    io_qnorm_Sign_en ? {{8{io_A[23]}}, io_A[23:16]} : {8'h0, io_A[23:16]};	// src/main/scala/mini/PE/PE_8Br8.scala:55:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [15:0] rs1B8_3 = {io_qnorm_Sign_en ? {8{io_A[31]}} : 8'h0, io_A[31:24]};	// src/main/scala/mini/PE/PE_8Br8.scala:55:17, src/main/scala/mini/PE/PE_Unit.scala:119:20, :128:31, :129:20
  wire [15:0] rs2B8_0 = io_qnorm_Sign_en ? {{8{io_B[7]}}, io_B[7:0]} : {8'h0, io_B[7:0]};	// src/main/scala/mini/PE/PE_8Br8.scala:56:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:44, :129:20
  wire [15:0] rs2B8_1 =
    io_qnorm_Sign_en ? {{8{io_B[15]}}, io_B[15:8]} : {8'h0, io_B[15:8]};	// src/main/scala/mini/PE/PE_8Br8.scala:56:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [15:0] rs2B8_2 =
    io_qnorm_Sign_en ? {{8{io_B[23]}}, io_B[23:16]} : {8'h0, io_B[23:16]};	// src/main/scala/mini/PE/PE_8Br8.scala:56:17, src/main/scala/mini/PE/PE_Unit.scala:118:44, :119:20, :128:{31,44}, :129:20
  wire [15:0] rs2B8_3 = {io_qnorm_Sign_en ? {8{io_B[31]}} : 8'h0, io_B[31:24]};	// src/main/scala/mini/PE/PE_8Br8.scala:56:17, src/main/scala/mini/PE/PE_Unit.scala:119:20, :128:31, :129:20
  wire        _out8bQvm_T_62 = io_pe_8Br8_op == 4'h1;	// src/main/scala/mini/PE/PE_8Br8.scala:63:28
  wire        _out8bQvm_T_64 = io_pe_8Br8_op == 4'h3;	// src/main/scala/mini/PE/PE_8Br8.scala:63:28
  wire        _out8bQvm_T_66 = io_pe_8Br8_op == 4'h2;	// src/main/scala/mini/PE/PE_8Br8.scala:63:28, :84:56
  wire        _out8bQvm_T_68 = io_pe_8Br8_op == 4'h4;	// src/main/scala/mini/PE/PE_8Br8.scala:63:28
  wire        _out8bQvm_T_70 = io_pe_8Br8_op == 4'h5;	// src/main/scala/mini/PE/PE_8Br8.scala:63:28
  assign io_out_copy = io_A;	// <stdin>:3045:10
  assign io_qvm_out =
    io_qnorm_Lenb == 4'h2
      ? {{1'h0, io_A_qvm_in[14]}
           + {_out8bQvm_T_70
                ? ~(io_A_qvm_in[15])
                : _out8bQvm_T_68
                    ? $signed(rs1B4_7) >= $signed(rs2B4_7)
                    : _out8bQvm_T_66
                        ? $signed(rs1B4_7) < $signed(rs2B4_7)
                        : _out8bQvm_T_64
                            ? rs1B4_7 != rs2B4_7
                            : _out8bQvm_T_62 & rs1B4_7 == rs2B4_7,
              1'h0},
         {1'h0, io_A_qvm_in[12]}
           + {_out8bQvm_T_70
                ? ~(io_A_qvm_in[13])
                : _out8bQvm_T_68
                    ? $signed(rs1B4_6) >= $signed(rs2B4_6)
                    : _out8bQvm_T_66
                        ? $signed(rs1B4_6) < $signed(rs2B4_6)
                        : _out8bQvm_T_64
                            ? rs1B4_6 != rs2B4_6
                            : _out8bQvm_T_62 & rs1B4_6 == rs2B4_6,
              1'h0},
         {1'h0, io_A_qvm_in[10]}
           + {_out8bQvm_T_70
                ? ~(io_A_qvm_in[11])
                : _out8bQvm_T_68
                    ? $signed(rs1B4_5) >= $signed(rs2B4_5)
                    : _out8bQvm_T_66
                        ? $signed(rs1B4_5) < $signed(rs2B4_5)
                        : _out8bQvm_T_64
                            ? rs1B4_5 != rs2B4_5
                            : _out8bQvm_T_62 & rs1B4_5 == rs2B4_5,
              1'h0},
         {1'h0, io_A_qvm_in[8]}
           + {_out8bQvm_T_70
                ? ~(io_A_qvm_in[9])
                : _out8bQvm_T_68
                    ? $signed(rs1B4_4) >= $signed(rs2B4_4)
                    : _out8bQvm_T_66
                        ? $signed(rs1B4_4) < $signed(rs2B4_4)
                        : _out8bQvm_T_64
                            ? rs1B4_4 != rs2B4_4
                            : _out8bQvm_T_62 & rs1B4_4 == rs2B4_4,
              1'h0},
         {1'h0, io_A_qvm_in[6]}
           + {_out8bQvm_T_70
                ? ~(io_A_qvm_in[7])
                : _out8bQvm_T_68
                    ? $signed(rs1B4_3) >= $signed(rs2B4_3)
                    : _out8bQvm_T_66
                        ? $signed(rs1B4_3) < $signed(rs2B4_3)
                        : _out8bQvm_T_64
                            ? rs1B4_3 != rs2B4_3
                            : _out8bQvm_T_62 & rs1B4_3 == rs2B4_3,
              1'h0},
         {1'h0, io_A_qvm_in[4]}
           + {_out8bQvm_T_70
                ? ~(io_A_qvm_in[5])
                : _out8bQvm_T_68
                    ? $signed(rs1B4_2) >= $signed(rs2B4_2)
                    : _out8bQvm_T_66
                        ? $signed(rs1B4_2) < $signed(rs2B4_2)
                        : _out8bQvm_T_64
                            ? rs1B4_2 != rs2B4_2
                            : _out8bQvm_T_62 & rs1B4_2 == rs2B4_2,
              1'h0},
         {1'h0, io_A_qvm_in[2]}
           + {_out8bQvm_T_70
                ? ~(io_A_qvm_in[3])
                : _out8bQvm_T_68
                    ? $signed(rs1B4_1) >= $signed(rs2B4_1)
                    : _out8bQvm_T_66
                        ? $signed(rs1B4_1) < $signed(rs2B4_1)
                        : _out8bQvm_T_64
                            ? rs1B4_1 != rs2B4_1
                            : _out8bQvm_T_62 & rs1B4_1 == rs2B4_1,
              1'h0},
         {1'h0, io_A_qvm_in[0]}
           + {_out8bQvm_T_70
                ? ~(io_A_qvm_in[1])
                : _out8bQvm_T_68
                    ? $signed(rs1B4_0) >= $signed(rs2B4_0)
                    : _out8bQvm_T_66
                        ? $signed(rs1B4_0) < $signed(rs2B4_0)
                        : _out8bQvm_T_64
                            ? rs1B4_0 != rs2B4_0
                            : _out8bQvm_T_62 & rs1B4_0 == rs2B4_0,
              1'h0}}
      : {1'h0,
         {2'h0, io_A_qvm_in[12]}
           + {1'h0,
              _out8bQvm_T_70
                ? ~(io_A_qvm_in[13])
                : _out8bQvm_T_68
                    ? $signed(rs1B8_3) >= $signed(rs2B8_3)
                    : _out8bQvm_T_66
                        ? $signed(rs1B8_3) < $signed(rs2B8_3)
                        : _out8bQvm_T_64
                            ? rs1B8_3 != rs2B8_3
                            : _out8bQvm_T_62 & rs1B8_3 == rs2B8_3,
              1'h0},
         1'h0,
         {2'h0, io_A_qvm_in[8]}
           + {1'h0,
              _out8bQvm_T_70
                ? ~(io_A_qvm_in[9])
                : _out8bQvm_T_68
                    ? $signed(rs1B8_2) >= $signed(rs2B8_2)
                    : _out8bQvm_T_66
                        ? $signed(rs1B8_2) < $signed(rs2B8_2)
                        : _out8bQvm_T_64
                            ? rs1B8_2 != rs2B8_2
                            : _out8bQvm_T_62 & rs1B8_2 == rs2B8_2,
              1'h0},
         1'h0,
         {2'h0, io_A_qvm_in[4]}
           + {1'h0,
              _out8bQvm_T_70
                ? ~(io_A_qvm_in[5])
                : _out8bQvm_T_68
                    ? $signed(rs1B8_1) >= $signed(rs2B8_1)
                    : _out8bQvm_T_66
                        ? $signed(rs1B8_1) < $signed(rs2B8_1)
                        : _out8bQvm_T_64
                            ? rs1B8_1 != rs2B8_1
                            : _out8bQvm_T_62 & rs1B8_1 == rs2B8_1,
              1'h0},
         1'h0,
         {2'h0, io_A_qvm_in[0]}
           + {1'h0,
              _out8bQvm_T_70
                ? ~(io_A_qvm_in[1])
                : _out8bQvm_T_68
                    ? $signed(rs1B8_0) >= $signed(rs2B8_0)
                    : _out8bQvm_T_66
                        ? $signed(rs1B8_0) < $signed(rs2B8_0)
                        : _out8bQvm_T_64
                            ? rs1B8_0 != rs2B8_0
                            : _out8bQvm_T_62 & rs1B8_0 == rs2B8_0,
              1'h0}};	// <stdin>:3045:10, src/main/scala/mini/PE/PE_8Br8.scala:47:17, :48:17, :55:17, :56:17, :63:28, :65:30, :66:30, :67:30, :68:30, :69:{31,35}, :79:{24,36}, :84:{49,56}, :85:44, :86:44, src/main/scala/mini/PE/PE_Unit.scala:136:{20,36}
endmodule

module PE_8Mm8(	// <stdin>:3713:10
  input  [31:0] io_rs1,	// src/main/scala/mini/PE/PE_8Mm8.scala:92:13
  input         io_qnorm_Sign_en,	// src/main/scala/mini/PE/PE_8Mm8.scala:92:13
  input  [3:0]  io_qnorm_Lenb,	// src/main/scala/mini/PE/PE_8Mm8.scala:92:13
  input  [2:0]  io_pe_8Mm8_op,	// src/main/scala/mini/PE/PE_8Mm8.scala:92:13
  input  [15:0] io_rs_qvm_in,	// src/main/scala/mini/PE/PE_8Mm8.scala:92:13
  output [31:0] io_out,	// src/main/scala/mini/PE/PE_8Mm8.scala:92:13
  output [15:0] io_qvm_out	// src/main/scala/mini/PE/PE_8Mm8.scala:92:13
);

  wire [4:0] rs4_0 = io_qnorm_Sign_en ? {io_rs1[3], io_rs1[3:0]} : {1'h0, io_rs1[3:0]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:{46,52}, :48:35, :50:14, :96:15
  wire [4:0] rs4_1 = io_qnorm_Sign_en ? {io_rs1[7], io_rs1[7:4]} : {1'h0, io_rs1[7:4]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:{46,52}, :48:{24,35}, :50:14, :96:15
  wire [4:0] rs4_2 = io_qnorm_Sign_en ? {io_rs1[11], io_rs1[11:8]} : {1'h0, io_rs1[11:8]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:{46,52}, :48:{24,35}, :50:14, :96:15
  wire [4:0] rs4_3 =
    io_qnorm_Sign_en ? {io_rs1[15], io_rs1[15:12]} : {1'h0, io_rs1[15:12]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:{46,52}, :48:{24,35}, :50:14, :96:15
  wire [4:0] rs4_4 =
    io_qnorm_Sign_en ? {io_rs1[19], io_rs1[19:16]} : {1'h0, io_rs1[19:16]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:{46,52}, :48:{24,35}, :50:14, :96:15
  wire [4:0] rs4_5 =
    io_qnorm_Sign_en ? {io_rs1[23], io_rs1[23:20]} : {1'h0, io_rs1[23:20]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:{46,52}, :48:{24,35}, :50:14, :96:15
  wire [4:0] rs4_6 =
    io_qnorm_Sign_en ? {io_rs1[27], io_rs1[27:24]} : {1'h0, io_rs1[27:24]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:{46,52}, :48:{24,35}, :50:14, :96:15
  wire       _GEN = io_qnorm_Sign_en & io_rs1[31];	// src/main/scala/mini/PE/PE_8Mm8.scala:50:14, :96:15
  wire [4:0] rs4_7 = {_GEN, io_rs1[31:28]};	// src/main/scala/mini/PE/PE_8Mm8.scala:48:24, :96:15
  wire [8:0] rs8_0 = io_qnorm_Sign_en ? {io_rs1[7], io_rs1[7:0]} : {1'h0, io_rs1[7:0]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:52, :50:14, :55:{46,52}, :60:31, :62:14, :97:15
  wire [8:0] rs8_1 = io_qnorm_Sign_en ? {io_rs1[15], io_rs1[15:8]} : {1'h0, io_rs1[15:8]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:52, :48:24, :50:14, :55:{46,52}, :60:31, :62:14, :97:15
  wire [8:0] rs8_2 =
    io_qnorm_Sign_en ? {io_rs1[23], io_rs1[23:16]} : {1'h0, io_rs1[23:16]};	// src/main/scala/mini/PE/PE_8Mm8.scala:43:52, :48:24, :50:14, :55:{46,52}, :60:31, :62:14, :97:15
  wire [8:0] rs8_3 = {_GEN, io_rs1[31:24]};	// src/main/scala/mini/PE/PE_8Mm8.scala:48:24, :96:15, :97:15
  wire [4:0] _max4_T_1 = $signed(rs4_0) > $signed(rs4_1) ? rs4_0 : rs4_1;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :96:15
  wire [4:0] _max4_T_3 = $signed(_max4_T_1) > $signed(rs4_2) ? _max4_T_1 : rs4_2;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :96:15
  wire [4:0] _max4_T_5 = $signed(_max4_T_3) > $signed(rs4_3) ? _max4_T_3 : rs4_3;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :96:15
  wire [4:0] _max4_T_7 = $signed(_max4_T_5) > $signed(rs4_4) ? _max4_T_5 : rs4_4;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :96:15
  wire [4:0] _max4_T_9 = $signed(_max4_T_7) > $signed(rs4_5) ? _max4_T_7 : rs4_5;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :96:15
  wire [4:0] _max4_T_11 = $signed(_max4_T_9) > $signed(rs4_6) ? _max4_T_9 : rs4_6;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :96:15
  wire [4:0] _min4_T_1 = $signed(rs4_0) < $signed(rs4_1) ? rs4_0 : rs4_1;	// src/main/scala/mini/PE/PE_8Mm8.scala:37:{29,31}, :96:15
  wire [4:0] _min4_T_3 = $signed(_min4_T_1) < $signed(rs4_2) ? _min4_T_1 : rs4_2;	// src/main/scala/mini/PE/PE_8Mm8.scala:37:{29,31}, :96:15
  wire [4:0] _min4_T_5 = $signed(_min4_T_3) < $signed(rs4_3) ? _min4_T_3 : rs4_3;	// src/main/scala/mini/PE/PE_8Mm8.scala:37:{29,31}, :96:15
  wire [4:0] _min4_T_7 = $signed(_min4_T_5) < $signed(rs4_4) ? _min4_T_5 : rs4_4;	// src/main/scala/mini/PE/PE_8Mm8.scala:37:{29,31}, :96:15
  wire [4:0] _min4_T_9 = $signed(_min4_T_7) < $signed(rs4_5) ? _min4_T_7 : rs4_5;	// src/main/scala/mini/PE/PE_8Mm8.scala:37:{29,31}, :96:15
  wire [4:0] _min4_T_11 = $signed(_min4_T_9) < $signed(rs4_6) ? _min4_T_9 : rs4_6;	// src/main/scala/mini/PE/PE_8Mm8.scala:37:{29,31}, :96:15
  wire       _out8_T = io_pe_8Mm8_op == 3'h1;	// src/main/scala/mini/PE/PE_8Mm8.scala:101:46
  wire       _out8_T_2 = io_pe_8Mm8_op == 3'h2;	// src/main/scala/mini/PE/PE_8Mm8.scala:101:46
  wire [4:0] out4 =
    _out8_T_2
      ? ($signed(_min4_T_11) < $signed(rs4_7) ? _min4_T_11 : rs4_7)
      : _out8_T ? ($signed(_max4_T_11) > $signed(rs4_7) ? _max4_T_11 : rs4_7) : 5'h0;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :37:{29,31}, :96:15, :101:46
  wire [8:0] _max8_T_1 = $signed(rs8_0) > $signed(rs8_1) ? rs8_0 : rs8_1;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :97:15
  wire [8:0] _max8_T_3 = $signed(_max8_T_1) > $signed(rs8_2) ? _max8_T_1 : rs8_2;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :97:15
  wire [8:0] _min8_T_1 = $signed(rs8_0) < $signed(rs8_1) ? rs8_0 : rs8_1;	// src/main/scala/mini/PE/PE_8Mm8.scala:37:{29,31}, :97:15
  wire [8:0] _min8_T_3 = $signed(_min8_T_1) < $signed(rs8_2) ? _min8_T_1 : rs8_2;	// src/main/scala/mini/PE/PE_8Mm8.scala:37:{29,31}, :97:15
  wire [8:0] out8 =
    _out8_T_2
      ? ($signed(_min8_T_3) < $signed(rs8_3) ? _min8_T_3 : rs8_3)
      : _out8_T ? ($signed(_max8_T_3) > $signed(rs8_3) ? _max8_T_3 : rs8_3) : 9'h0;	// src/main/scala/mini/PE/PE_8Mm8.scala:33:{29,31}, :37:{29,31}, :97:15, :101:46, :108:46
  wire       _qvm_out_T_5 = io_qnorm_Lenb == 4'h2;	// src/main/scala/mini/PE/PE_8Mm8.scala:126:32, :133:41
  wire [8:0] _out_T_3 = _qvm_out_T_5 ? {{4{out4[4]}}, out4} : out8;	// src/main/scala/mini/PE/PE_8Mm8.scala:101:46, :108:46, :133:41
  assign io_out = {{23{_out_T_3[8]}}, _out_T_3};	// <stdin>:3713:10, src/main/scala/mini/PE/PE_8Mm8.scala:133:{9,41}
  assign io_qvm_out =
    io_pe_8Mm8_op == 3'h0
      ? 16'h0
      : _qvm_out_T_5
          ? {out4 == rs4_7 ? io_rs_qvm_in[15:14] | 2'h2 : {1'h0, io_rs_qvm_in[14]},
             out4 == rs4_6 ? io_rs_qvm_in[13:12] | 2'h2 : {1'h0, io_rs_qvm_in[12]},
             out4 == rs4_5 ? io_rs_qvm_in[11:10] | 2'h2 : {1'h0, io_rs_qvm_in[10]},
             out4 == rs4_4 ? io_rs_qvm_in[9:8] | 2'h2 : {1'h0, io_rs_qvm_in[8]},
             out4 == rs4_3 ? io_rs_qvm_in[7:6] | 2'h2 : {1'h0, io_rs_qvm_in[6]},
             out4 == rs4_2 ? io_rs_qvm_in[5:4] | 2'h2 : {1'h0, io_rs_qvm_in[4]},
             out4 == rs4_1 ? io_rs_qvm_in[3:2] | 2'h2 : {1'h0, io_rs_qvm_in[2]},
             out4 == rs4_0 ? io_rs_qvm_in[1:0] | 2'h2 : {1'h0, io_rs_qvm_in[0]}}
          : {out8 == rs8_3 ? io_rs_qvm_in[15:12] | 4'h2 : io_rs_qvm_in[15:12] & 4'hD,
             out8 == rs8_2 ? io_rs_qvm_in[11:8] | 4'h2 : io_rs_qvm_in[11:8] & 4'hD,
             out8 == rs8_1 ? io_rs_qvm_in[7:4] | 4'h2 : io_rs_qvm_in[7:4] & 4'hD,
             out8 == rs8_0 ? io_rs_qvm_in[3:0] | 4'h2 : io_rs_qvm_in[3:0] & 4'hD};	// <stdin>:3713:10, src/main/scala/mini/PE/PE_8Mm8.scala:43:52, :67:{36,45}, :71:45, :96:15, :97:15, :101:46, :108:46, :116:{14,24}, :117:{21,32}, :119:{21,32}, :125:{14,24}, :126:{21,32}, :128:{21,32}, :133:41, :139:{47,54}, :140:44, :141:44, :143:{17,31}
endmodule

module PE_Unit(	// <stdin>:4048:10
  input  [31:0] io_csr_qnorm,	// src/main/scala/mini/PE/PE_Unit.scala:180:14
                io_rs1,	// src/main/scala/mini/PE/PE_Unit.scala:180:14
                io_rs2,	// src/main/scala/mini/PE/PE_Unit.scala:180:14
  input  [15:0] io_qvm_in,	// src/main/scala/mini/PE/PE_Unit.scala:180:14
  input  [4:0]  io_pe_op,	// src/main/scala/mini/PE/PE_Unit.scala:180:14
  input         io_qvm_en,	// src/main/scala/mini/PE/PE_Unit.scala:180:14
  output [15:0] io_qvm_out,	// src/main/scala/mini/PE/PE_Unit.scala:180:14
  output [31:0] io_out	// src/main/scala/mini/PE/PE_Unit.scala:180:14
);

  wire [31:0] _mm8x8_io_out;	// src/main/scala/mini/PE/PE_Unit.scala:185:23
  wire [15:0] _mm8x8_io_qvm_out;	// src/main/scala/mini/PE/PE_Unit.scala:185:23
  wire [31:0] _br8x8_io_out_copy;	// src/main/scala/mini/PE/PE_Unit.scala:184:23
  wire [15:0] _br8x8_io_qvm_out;	// src/main/scala/mini/PE/PE_Unit.scala:184:23
  wire [31:0] _alu8x8_io_out;	// src/main/scala/mini/PE/PE_Unit.scala:183:23
  wire [31:0] _mul8x8_io_out;	// src/main/scala/mini/PE/PE_Unit.scala:182:23
  wire [15:0] _mul8x8_io_qvm_out;	// src/main/scala/mini/PE/PE_Unit.scala:182:23
  wire [2:0]  _pe_ctrl_io_pe_sel;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [7:0]  _pe_ctrl_io_io_8alu8_qnorm_Scale_a8;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [4:0]  _pe_ctrl_io_io_8alu8_qnorm_Scale_b5;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _pe_ctrl_io_io_8alu8_qnorm_Sign_en;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [7:0]  _pe_ctrl_io_io_8alu8_qnorm_Zero_point8;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _pe_ctrl_io_io_8alu8_qnorm_Qvm_en;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _pe_ctrl_io_io_8alu8_qnorm_Norm_en;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [3:0]  _pe_ctrl_io_io_8alu8_qnorm_Lenb;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [31:0] _pe_ctrl_io_io_8alu8_A;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [31:0] _pe_ctrl_io_io_8alu8_B;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [3:0]  _pe_ctrl_io_io_8alu8_pe_8alu8_op;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [15:0] _pe_ctrl_io_io_8alu8_A_qvm_in;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [31:0] _pe_ctrl_io_io_8br8_rs1_32;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [31:0] _pe_ctrl_io_io_8br8_rs2_32;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [2:0]  _pe_ctrl_io_io_8br8_pe_8br8_type;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _pe_ctrl_io_io_8br8_qnorm_Sign_en;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [3:0]  _pe_ctrl_io_io_8br8_qnorm_Lenb;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [15:0] _pe_ctrl_io_io_8br8_rs1_qvm_in;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [31:0] _pe_ctrl_io_io_8mm8_rs1;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _pe_ctrl_io_io_8mm8_qnorm_Sign_en;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [3:0]  _pe_ctrl_io_io_8mm8_qnorm_Lenb;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [2:0]  _pe_ctrl_io_io_8mm8_pe_8mm8_op;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [15:0] _pe_ctrl_io_io_8mm8_rs_qvm_in;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [7:0]  _pe_ctrl_io_io_8mul8_qnorm_Scale_a8;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [4:0]  _pe_ctrl_io_io_8mul8_qnorm_Scale_b5;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _pe_ctrl_io_io_8mul8_qnorm_Sign_en;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [7:0]  _pe_ctrl_io_io_8mul8_qnorm_Zero_point8;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _pe_ctrl_io_io_8mul8_qnorm_Qvm_en;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _pe_ctrl_io_io_8mul8_qnorm_Norm_en;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [3:0]  _pe_ctrl_io_io_8mul8_qnorm_Lenb;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [31:0] _pe_ctrl_io_io_8mul8_A;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [31:0] _pe_ctrl_io_io_8mul8_B;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [3:0]  _pe_ctrl_io_io_8mul8_pe_8mul8_op;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire [15:0] _pe_ctrl_io_io_8mul8_A_qvm_in;	// src/main/scala/mini/PE/PE_Unit.scala:181:23
  wire        _io_qvm_out_T = _pe_ctrl_io_pe_sel == 3'h1;	// src/main/scala/mini/PE/PE_Unit.scala:181:23, :225:48
  wire        _io_qvm_out_T_2 = _pe_ctrl_io_pe_sel == 3'h2;	// src/main/scala/mini/PE/PE_Unit.scala:181:23, :225:48
  wire        _io_qvm_out_T_4 = _pe_ctrl_io_pe_sel == 3'h3;	// src/main/scala/mini/PE/PE_Unit.scala:181:23, :225:48
  wire        _io_qvm_out_T_6 = _pe_ctrl_io_pe_sel == 3'h4;	// src/main/scala/mini/PE/PE_Unit.scala:181:23, :225:48
  PE_UnitCtrl pe_ctrl (	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_rs1                        (io_rs1),
    .io_rs2                        (io_rs2),
    .io_qvm_en                     (io_qvm_en),
    .io_pe_op                      (io_pe_op),
    .io_qvmask_in                  (io_qvm_in),
    .io_csr_qnorm                  (io_csr_qnorm),
    .io_pe_sel                     (_pe_ctrl_io_pe_sel),
    .io_io_8alu8_qnorm_Scale_a8    (_pe_ctrl_io_io_8alu8_qnorm_Scale_a8),
    .io_io_8alu8_qnorm_Scale_b5    (_pe_ctrl_io_io_8alu8_qnorm_Scale_b5),
    .io_io_8alu8_qnorm_Sign_en     (_pe_ctrl_io_io_8alu8_qnorm_Sign_en),
    .io_io_8alu8_qnorm_Zero_point8 (_pe_ctrl_io_io_8alu8_qnorm_Zero_point8),
    .io_io_8alu8_qnorm_Qvm_en      (_pe_ctrl_io_io_8alu8_qnorm_Qvm_en),
    .io_io_8alu8_qnorm_Norm_en     (_pe_ctrl_io_io_8alu8_qnorm_Norm_en),
    .io_io_8alu8_qnorm_Lenb        (_pe_ctrl_io_io_8alu8_qnorm_Lenb),
    .io_io_8alu8_A                 (_pe_ctrl_io_io_8alu8_A),
    .io_io_8alu8_B                 (_pe_ctrl_io_io_8alu8_B),
    .io_io_8alu8_pe_8alu8_op       (_pe_ctrl_io_io_8alu8_pe_8alu8_op),
    .io_io_8alu8_A_qvm_in          (_pe_ctrl_io_io_8alu8_A_qvm_in),
    .io_io_8br8_rs1_32             (_pe_ctrl_io_io_8br8_rs1_32),
    .io_io_8br8_rs2_32             (_pe_ctrl_io_io_8br8_rs2_32),
    .io_io_8br8_pe_8br8_type       (_pe_ctrl_io_io_8br8_pe_8br8_type),
    .io_io_8br8_qnorm_Sign_en      (_pe_ctrl_io_io_8br8_qnorm_Sign_en),
    .io_io_8br8_qnorm_Lenb         (_pe_ctrl_io_io_8br8_qnorm_Lenb),
    .io_io_8br8_rs1_qvm_in         (_pe_ctrl_io_io_8br8_rs1_qvm_in),
    .io_io_8mm8_rs1                (_pe_ctrl_io_io_8mm8_rs1),
    .io_io_8mm8_qnorm_Sign_en      (_pe_ctrl_io_io_8mm8_qnorm_Sign_en),
    .io_io_8mm8_qnorm_Lenb         (_pe_ctrl_io_io_8mm8_qnorm_Lenb),
    .io_io_8mm8_pe_8mm8_op         (_pe_ctrl_io_io_8mm8_pe_8mm8_op),
    .io_io_8mm8_rs_qvm_in          (_pe_ctrl_io_io_8mm8_rs_qvm_in),
    .io_io_8mul8_qnorm_Scale_a8    (_pe_ctrl_io_io_8mul8_qnorm_Scale_a8),
    .io_io_8mul8_qnorm_Scale_b5    (_pe_ctrl_io_io_8mul8_qnorm_Scale_b5),
    .io_io_8mul8_qnorm_Sign_en     (_pe_ctrl_io_io_8mul8_qnorm_Sign_en),
    .io_io_8mul8_qnorm_Zero_point8 (_pe_ctrl_io_io_8mul8_qnorm_Zero_point8),
    .io_io_8mul8_qnorm_Qvm_en      (_pe_ctrl_io_io_8mul8_qnorm_Qvm_en),
    .io_io_8mul8_qnorm_Norm_en     (_pe_ctrl_io_io_8mul8_qnorm_Norm_en),
    .io_io_8mul8_qnorm_Lenb        (_pe_ctrl_io_io_8mul8_qnorm_Lenb),
    .io_io_8mul8_A                 (_pe_ctrl_io_io_8mul8_A),
    .io_io_8mul8_B                 (_pe_ctrl_io_io_8mul8_B),
    .io_io_8mul8_pe_8mul8_op       (_pe_ctrl_io_io_8mul8_pe_8mul8_op),
    .io_io_8mul8_A_qvm_in          (_pe_ctrl_io_io_8mul8_A_qvm_in)
  );
  PE_8Mul8 mul8x8 (	// src/main/scala/mini/PE/PE_Unit.scala:182:23
    .io_qnorm_Scale_a8    (_pe_ctrl_io_io_8mul8_qnorm_Scale_a8),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Scale_b5    (_pe_ctrl_io_io_8mul8_qnorm_Scale_b5),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Sign_en     (_pe_ctrl_io_io_8mul8_qnorm_Sign_en),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Zero_point8 (_pe_ctrl_io_io_8mul8_qnorm_Zero_point8),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Qvm_en      (_pe_ctrl_io_io_8mul8_qnorm_Qvm_en),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Norm_en     (_pe_ctrl_io_io_8mul8_qnorm_Norm_en),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Lenb        (_pe_ctrl_io_io_8mul8_qnorm_Lenb),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_A                 (_pe_ctrl_io_io_8mul8_A),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_B                 (_pe_ctrl_io_io_8mul8_B),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_pe_8Mul8_op       (_pe_ctrl_io_io_8mul8_pe_8mul8_op),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_A_qvm_in          (_pe_ctrl_io_io_8mul8_A_qvm_in),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_out               (_mul8x8_io_out),
    .io_qvm_out           (_mul8x8_io_qvm_out)
  );
  PE_8Alu8 alu8x8 (	// src/main/scala/mini/PE/PE_Unit.scala:183:23
    .io_qnorm_Scale_a8    (_pe_ctrl_io_io_8alu8_qnorm_Scale_a8),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Scale_b5    (_pe_ctrl_io_io_8alu8_qnorm_Scale_b5),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Sign_en     (_pe_ctrl_io_io_8alu8_qnorm_Sign_en),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Zero_point8 (_pe_ctrl_io_io_8alu8_qnorm_Zero_point8),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Qvm_en      (_pe_ctrl_io_io_8alu8_qnorm_Qvm_en),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Norm_en     (_pe_ctrl_io_io_8alu8_qnorm_Norm_en),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Lenb        (_pe_ctrl_io_io_8alu8_qnorm_Lenb),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_A                 (_pe_ctrl_io_io_8alu8_A),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_B                 (_pe_ctrl_io_io_8alu8_B),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_pe_8Alu8_op       (_pe_ctrl_io_io_8alu8_pe_8alu8_op),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_A_qvm_in          (_pe_ctrl_io_io_8alu8_A_qvm_in),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_out               (_alu8x8_io_out)
  );
  PE_8Br8 br8x8 (	// src/main/scala/mini/PE/PE_Unit.scala:184:23
    .io_qnorm_Sign_en (_pe_ctrl_io_io_8br8_qnorm_Sign_en),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Lenb    (_pe_ctrl_io_io_8br8_qnorm_Lenb),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_A             (_pe_ctrl_io_io_8br8_rs1_32),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_B             (_pe_ctrl_io_io_8br8_rs2_32),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_pe_8Br8_op    ({1'h0, _pe_ctrl_io_io_8br8_pe_8br8_type}),	// src/main/scala/mini/PE/PE_Unit.scala:181:23, :204:24
    .io_A_qvm_in      (_pe_ctrl_io_io_8br8_rs1_qvm_in),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_out_copy      (_br8x8_io_out_copy),
    .io_qvm_out       (_br8x8_io_qvm_out)
  );
  PE_8Mm8 mm8x8 (	// src/main/scala/mini/PE/PE_Unit.scala:185:23
    .io_rs1           (_pe_ctrl_io_io_8mm8_rs1),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Sign_en (_pe_ctrl_io_io_8mm8_qnorm_Sign_en),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_qnorm_Lenb    (_pe_ctrl_io_io_8mm8_qnorm_Lenb),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_pe_8Mm8_op    (_pe_ctrl_io_io_8mm8_pe_8mm8_op),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_rs_qvm_in     (_pe_ctrl_io_io_8mm8_rs_qvm_in),	// src/main/scala/mini/PE/PE_Unit.scala:181:23
    .io_out           (_mm8x8_io_out),
    .io_qvm_out       (_mm8x8_io_qvm_out)
  );
  assign io_qvm_out =
    _io_qvm_out_T_6
      ? _mm8x8_io_qvm_out
      : _io_qvm_out_T_4
          ? _mul8x8_io_qvm_out
          : _io_qvm_out_T_2 ? _br8x8_io_qvm_out : _io_qvm_out_T ? 16'h0 : io_qvm_in;	// <stdin>:4048:10, src/main/scala/mini/PE/PE_Unit.scala:182:23, :183:23, :184:23, :185:23, :225:48, :231:54
  assign io_out =
    _io_qvm_out_T_6
      ? _mm8x8_io_out
      : _io_qvm_out_T_4
          ? _mul8x8_io_out
          : _io_qvm_out_T_2
              ? _br8x8_io_out_copy
              : _io_qvm_out_T ? _alu8x8_io_out : io_rs1;	// <stdin>:4048:10, src/main/scala/mini/PE/PE_Unit.scala:182:23, :183:23, :184:23, :185:23, :225:48
endmodule

module Datapath(	// <stdin>:4142:10
  input         clock,	// <stdin>:4143:11
                reset,	// <stdin>:4144:11
                io_host_fromhost_valid,	// src/main/scala/mini/Datapath.scala:39:18
  input  [31:0] io_host_fromhost_bits,	// src/main/scala/mini/Datapath.scala:39:18
  input         io_icache_resp_valid,	// src/main/scala/mini/Datapath.scala:39:18
  input  [31:0] io_icache_resp_bits_data,	// src/main/scala/mini/Datapath.scala:39:18
  input         io_dcache_resp_valid,	// src/main/scala/mini/Datapath.scala:39:18
  input  [31:0] io_dcache_resp_bits_data,	// src/main/scala/mini/Datapath.scala:39:18
  input  [1:0]  io_ctrl_pc_sel,	// src/main/scala/mini/Datapath.scala:39:18
  input         io_ctrl_inst_kill,	// src/main/scala/mini/Datapath.scala:39:18
                io_ctrl_A_sel,	// src/main/scala/mini/Datapath.scala:39:18
                io_ctrl_B_sel,	// src/main/scala/mini/Datapath.scala:39:18
  input  [2:0]  io_ctrl_imm_sel,	// src/main/scala/mini/Datapath.scala:39:18
  input  [3:0]  io_ctrl_alu_op,	// src/main/scala/mini/Datapath.scala:39:18
  input  [2:0]  io_ctrl_br_type,	// src/main/scala/mini/Datapath.scala:39:18
  input  [1:0]  io_ctrl_st_type,	// src/main/scala/mini/Datapath.scala:39:18
  input  [2:0]  io_ctrl_ld_type,	// src/main/scala/mini/Datapath.scala:39:18
  input  [3:0]  io_ctrl_mul_op,	// src/main/scala/mini/Datapath.scala:39:18
  input  [2:0]  io_ctrl_wb_sel,	// src/main/scala/mini/Datapath.scala:39:18
  input         io_ctrl_wb_en,	// src/main/scala/mini/Datapath.scala:39:18
  input  [2:0]  io_ctrl_csr_cmd,	// src/main/scala/mini/Datapath.scala:39:18
  input         io_ctrl_illegal,	// src/main/scala/mini/Datapath.scala:39:18
  input  [4:0]  io_ctrl_pe_op,	// src/main/scala/mini/Datapath.scala:39:18
  input         io_ctrl_qvm_en,	// src/main/scala/mini/Datapath.scala:39:18
  output [31:0] io_host_tohost,	// src/main/scala/mini/Datapath.scala:39:18
  output        io_icache_req_valid,	// src/main/scala/mini/Datapath.scala:39:18
  output [31:0] io_icache_req_bits_addr,	// src/main/scala/mini/Datapath.scala:39:18
  output        io_dcache_abort,	// src/main/scala/mini/Datapath.scala:39:18
                io_dcache_req_valid,	// src/main/scala/mini/Datapath.scala:39:18
  output [31:0] io_dcache_req_bits_addr,	// src/main/scala/mini/Datapath.scala:39:18
                io_dcache_req_bits_data,	// src/main/scala/mini/Datapath.scala:39:18
  output [3:0]  io_dcache_req_bits_mask,	// src/main/scala/mini/Datapath.scala:39:18
  output [31:0] io_ctrl_inst	// src/main/scala/mini/Datapath.scala:39:18
);

  wire [15:0]  _pe_unit_io_qvm_out;	// src/main/scala/mini/Datapath.scala:50:23
  wire [31:0]  _pe_unit_io_out;	// src/main/scala/mini/Datapath.scala:50:23
  wire [31:0]  _bypass_io_rs1_out;	// src/main/scala/mini/Datapath.scala:48:23
  wire [31:0]  _bypass_io_rs2_out;	// src/main/scala/mini/Datapath.scala:48:23
  wire [15:0]  _bypass_io_rs_qvm_out;	// src/main/scala/mini/Datapath.scala:48:23
  wire         _bypass_io_rs1vaild;	// src/main/scala/mini/Datapath.scala:48:23
  wire         _bypass_io_rs2vaild;	// src/main/scala/mini/Datapath.scala:48:23
  wire         _bypass_io_rs_qvm_vaild;	// src/main/scala/mini/Datapath.scala:48:23
  wire [31:0]  _bypass_io_regfile_wdata;	// src/main/scala/mini/Datapath.scala:48:23
  wire         _bypass_io_regfile_wen;	// src/main/scala/mini/Datapath.scala:48:23
  wire [31:0]  _bypass_io_regfile_waddr;	// src/main/scala/mini/Datapath.scala:48:23
  wire [15:0]  _bypass_io_regfile_wqvm;	// src/main/scala/mini/Datapath.scala:48:23
  wire [4:0]   _pe_ctrl_io_pe_op_out;	// src/main/scala/mini/Datapath.scala:47:23
  wire         _pe_ctrl_io_pe_qvm_en_out;	// src/main/scala/mini/Datapath.scala:47:23
  wire [15:0]  _pe_ctrl_io_pe_qvm_out;	// src/main/scala/mini/Datapath.scala:47:23
  wire [3:0]   _pe_ctrl_io_alu_op_out;	// src/main/scala/mini/Datapath.scala:47:23
  wire [2:0]   _pe_ctrl_io_br_op_out;	// src/main/scala/mini/Datapath.scala:47:23
  wire [3:0]   _pe_ctrl_io_mul_op_out;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _pe_ctrl_io_rs_alu_rs1;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _pe_ctrl_io_rs_alu_rs2;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _pe_ctrl_io_rs_br_rs1;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _pe_ctrl_io_rs_br_rs2;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _pe_ctrl_io_rs_pe_rs1;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _pe_ctrl_io_rs_pe_rs2;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _pe_ctrl_io_rs_mul_rs1;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _pe_ctrl_io_rs_mul_rs2;	// src/main/scala/mini/Datapath.scala:47:23
  wire [31:0]  _mul_io_out;	// src/main/scala/mini/Datapath.scala:46:23
  wire         _brCond_io_taken;	// src/main/scala/mini/Datapath.scala:44:22
  wire [31:0]  _immGen_io_out;	// src/main/scala/mini/Datapath.scala:43:22
  wire [31:0]  _alu_io_out;	// src/main/scala/mini/Datapath.scala:42:22
  wire [31:0]  _alu_io_sum;	// src/main/scala/mini/Datapath.scala:42:22
  wire [31:0]  _regFile_io_rdata1;	// src/main/scala/mini/Datapath.scala:41:23
  wire [31:0]  _regFile_io_rdata2;	// src/main/scala/mini/Datapath.scala:41:23
  wire [15:0]  _regFile_io_rqvm;	// src/main/scala/mini/Datapath.scala:41:23
  wire [31:0]  _csr_io_out;	// src/main/scala/mini/Datapath.scala:40:22
  wire         _csr_io_expt;	// src/main/scala/mini/Datapath.scala:40:22
  wire [31:0]  _csr_io_evec;	// src/main/scala/mini/Datapath.scala:40:22
  wire [31:0]  _csr_io_epc;	// src/main/scala/mini/Datapath.scala:40:22
  wire [31:0]  _csr_io_qnorm_csr;	// src/main/scala/mini/Datapath.scala:40:22
  reg  [31:0]  fe_reg_inst;	// src/main/scala/mini/Datapath.scala:57:23
  reg  [31:0]  fe_reg_pc;	// src/main/scala/mini/Datapath.scala:57:23
  reg  [31:0]  ew_reg_inst;	// src/main/scala/mini/Datapath.scala:66:23
  reg  [31:0]  ew_reg_pc;	// src/main/scala/mini/Datapath.scala:66:23
  reg  [31:0]  ew_reg_alu;	// src/main/scala/mini/Datapath.scala:66:23
  reg  [31:0]  ew_reg_csr_in;	// src/main/scala/mini/Datapath.scala:66:23
  reg  [15:0]  ew_reg_qvmask;	// src/main/scala/mini/Datapath.scala:66:23
  reg  [31:0]  ew_reg_pe;	// src/main/scala/mini/Datapath.scala:66:23
  reg  [31:0]  ew_reg_mul;	// src/main/scala/mini/Datapath.scala:66:23
  reg  [1:0]   st_type;	// src/main/scala/mini/Datapath.scala:82:20
  reg  [2:0]   ld_type;	// src/main/scala/mini/Datapath.scala:83:20
  reg  [2:0]   wb_sel;	// src/main/scala/mini/Datapath.scala:84:19
  reg          wb_en;	// src/main/scala/mini/Datapath.scala:85:18
  reg  [2:0]   csr_cmd;	// src/main/scala/mini/Datapath.scala:89:20
  reg          illegal;	// src/main/scala/mini/Datapath.scala:90:20
  reg          pc_check;	// src/main/scala/mini/Datapath.scala:91:21
  reg          started;	// src/main/scala/mini/Datapath.scala:95:24
  wire         stall = ~io_icache_resp_valid | ~io_dcache_resp_valid;	// src/main/scala/mini/Datapath.scala:96:{15,37,40}
  reg  [32:0]  pc;	// src/main/scala/mini/Datapath.scala:97:19
  wire [32:0]  _next_pc_T_1 = pc + 33'h4;	// src/main/scala/mini/Datapath.scala:97:19, :100:8
  wire         _pc_check_T = io_ctrl_pc_sel == 2'h1;	// src/main/scala/mini/Datapath.scala:105:24
  wire         _next_pc_T_4 = _pc_check_T | _brCond_io_taken;	// src/main/scala/mini/Datapath.scala:44:22, :105:{24,36}
  wire         _next_pc_T_7 = io_ctrl_pc_sel == 2'h2;	// src/main/scala/mini/Datapath.scala:106:23
  wire [31:0]  rs2 = _bypass_io_rs2vaild ? _bypass_io_rs2_out : _regFile_io_rdata2;	// src/main/scala/mini/Datapath.scala:41:23, :48:23, :150:19
  wire [286:0] _io_dcache_req_bits_data_T =
    {255'h0, rs2} << {282'h0, _alu_io_sum[1:0], 3'h0};	// src/main/scala/mini/Datapath.scala:42:22, :150:19, :195:47, :198:34, :206:13
  wire [1:0]   _io_dcache_req_bits_mask_T = stall ? st_type : io_ctrl_st_type;	// src/main/scala/mini/Datapath.scala:82:20, :96:37, :199:43
  wire [4:0]   _io_dcache_req_bits_mask_T_2 = 5'h3 << _alu_io_sum[1:0];	// src/main/scala/mini/Datapath.scala:42:22, :200:{47,60}
  wire [31:0]  lshift = io_dcache_resp_bits_data >> {27'h0, ew_reg_alu[1:0], 3'h0};	// src/main/scala/mini/Datapath.scala:66:23, :206:13, :245:47, :246:41
  always @(posedge clock) begin	// <stdin>:4143:11
    automatic logic _T_4 = reset | ~stall & _csr_io_expt;	// src/main/scala/mini/Datapath.scala:40:22, :96:37, :115:26, :204:{21,31}
    automatic logic _T_7;	// src/main/scala/mini/Datapath.scala:213:21
    automatic logic _GEN;	// src/main/scala/mini/Datapath.scala:66:23, :204:47, :213:38
    _T_7 = ~stall & ~_csr_io_expt;	// src/main/scala/mini/Datapath.scala:40:22, :96:37, :115:26, :213:{21,24}
    _GEN = _T_4 | ~_T_7;	// src/main/scala/mini/Datapath.scala:66:23, :204:{21,47}, :213:{21,38}
    if (reset) begin	// <stdin>:4143:11
      fe_reg_inst <= 32'h13;	// <stdin>:4176:26, src/main/scala/mini/Datapath.scala:57:23
      fe_reg_pc <= 32'h0;	// <stdin>:4175:21, src/main/scala/mini/Datapath.scala:57:23
      ew_reg_inst <= 32'h13;	// <stdin>:4176:26, src/main/scala/mini/Datapath.scala:66:23
      ew_reg_pc <= 32'h0;	// <stdin>:4175:21, src/main/scala/mini/Datapath.scala:66:23
      ew_reg_alu <= 32'h0;	// <stdin>:4175:21, src/main/scala/mini/Datapath.scala:66:23
      ew_reg_csr_in <= 32'h0;	// <stdin>:4175:21, src/main/scala/mini/Datapath.scala:66:23
      ew_reg_qvmask <= 16'h0;	// <stdin>:4183:25, src/main/scala/mini/Datapath.scala:66:23
      ew_reg_pe <= 32'h0;	// <stdin>:4175:21, src/main/scala/mini/Datapath.scala:66:23
      ew_reg_mul <= 32'h0;	// <stdin>:4175:21, src/main/scala/mini/Datapath.scala:66:23
      pc <= 33'h1FC;	// src/main/scala/mini/Datapath.scala:97:19
    end
    else begin	// <stdin>:4143:11
      if (~stall) begin	// src/main/scala/mini/Datapath.scala:96:37
        if (started | io_ctrl_inst_kill | _brCond_io_taken | _csr_io_expt)	// src/main/scala/mini/Datapath.scala:40:22, :44:22, :95:24, :110:57
          fe_reg_inst <= 32'h13;	// <stdin>:4176:26, src/main/scala/mini/Datapath.scala:57:23
        else	// src/main/scala/mini/Datapath.scala:110:57
          fe_reg_inst <= io_icache_resp_bits_data;	// src/main/scala/mini/Datapath.scala:57:23
        fe_reg_pc <= pc[31:0];	// src/main/scala/mini/Datapath.scala:57:23, :97:19
        if (_csr_io_expt)	// src/main/scala/mini/Datapath.scala:40:22
          pc <= {1'h0, _csr_io_evec};	// <stdin>:4175:24, src/main/scala/chisel3/util/Mux.scala:141:16, src/main/scala/mini/Datapath.scala:40:22, :97:19
        else if (&io_ctrl_pc_sel)	// src/main/scala/mini/Datapath.scala:104:23
          pc <= {1'h0, _csr_io_epc};	// <stdin>:4175:24, src/main/scala/chisel3/util/Mux.scala:141:16, src/main/scala/mini/Datapath.scala:40:22, :97:19
        else if (_next_pc_T_4)	// src/main/scala/mini/Datapath.scala:105:36
          pc <= {1'h0, _alu_io_sum[31:1], 1'h0};	// <stdin>:4175:24, src/main/scala/mini/Datapath.scala:42:22, :97:19, :105:{73,80}
        else if (~_next_pc_T_7)	// src/main/scala/mini/Datapath.scala:106:23
          pc <= _next_pc_T_1;	// src/main/scala/mini/Datapath.scala:97:19, :100:8
      end
      if (_GEN) begin	// src/main/scala/mini/Datapath.scala:66:23, :204:47, :213:38
      end
      else begin	// src/main/scala/mini/Datapath.scala:66:23, :204:47, :213:38
        ew_reg_inst <= fe_reg_inst;	// src/main/scala/mini/Datapath.scala:57:23, :66:23
        ew_reg_pc <= fe_reg_pc;	// src/main/scala/mini/Datapath.scala:57:23, :66:23
        ew_reg_alu <= _alu_io_out;	// src/main/scala/mini/Datapath.scala:42:22, :66:23
        if (io_ctrl_imm_sel == 3'h6)	// src/main/scala/mini/Datapath.scala:217:42
          ew_reg_csr_in <= _immGen_io_out;	// src/main/scala/mini/Datapath.scala:43:22, :66:23
        else if (_bypass_io_rs1vaild)	// src/main/scala/mini/Datapath.scala:48:23
          ew_reg_csr_in <= _bypass_io_rs1_out;	// src/main/scala/mini/Datapath.scala:48:23, :66:23
        else	// src/main/scala/mini/Datapath.scala:48:23
          ew_reg_csr_in <= _regFile_io_rdata1;	// src/main/scala/mini/Datapath.scala:41:23, :66:23
        ew_reg_qvmask <= _pe_unit_io_qvm_out;	// src/main/scala/mini/Datapath.scala:50:23, :66:23
        ew_reg_pe <= _pe_unit_io_out;	// src/main/scala/mini/Datapath.scala:50:23, :66:23
        ew_reg_mul <= _mul_io_out;	// src/main/scala/mini/Datapath.scala:46:23, :66:23
      end
    end
    if (_T_4) begin	// src/main/scala/mini/Datapath.scala:204:21
      st_type <= 2'h0;	// src/main/scala/mini/Datapath.scala:82:20, :205:13
      ld_type <= 3'h0;	// src/main/scala/mini/Datapath.scala:83:20, :206:13
      csr_cmd <= 3'h0;	// src/main/scala/mini/Datapath.scala:89:20, :206:13
    end
    else if (_T_7) begin	// src/main/scala/mini/Datapath.scala:213:21
      st_type <= io_ctrl_st_type;	// src/main/scala/mini/Datapath.scala:82:20
      ld_type <= io_ctrl_ld_type;	// src/main/scala/mini/Datapath.scala:83:20
      csr_cmd <= io_ctrl_csr_cmd;	// src/main/scala/mini/Datapath.scala:89:20
    end
    if (_GEN) begin	// src/main/scala/mini/Datapath.scala:66:23, :204:47, :213:38
    end
    else	// src/main/scala/mini/Datapath.scala:66:23, :204:47, :213:38
      wb_sel <= io_ctrl_wb_sel;	// src/main/scala/mini/Datapath.scala:84:19
    wb_en <= ~_T_4 & (_T_7 ? io_ctrl_wb_en : wb_en);	// src/main/scala/mini/Datapath.scala:85:18, :204:{21,47}, :207:11, :213:{21,38}, :226:11
    illegal <= ~_T_4 & (_T_7 ? io_ctrl_illegal : illegal);	// src/main/scala/mini/Datapath.scala:90:20, :204:{21,47}, :207:11, :210:13, :213:{21,38}, :229:13
    pc_check <= ~_T_4 & (_T_7 ? _pc_check_T : pc_check);	// src/main/scala/mini/Datapath.scala:91:21, :105:24, :204:{21,47}, :207:11, :211:14, :213:{21,38}, :230:14
    started <= reset;	// src/main/scala/mini/Datapath.scala:95:24
  end // always @(posedge)
  `ifndef SYNTHESIS	// <stdin>:4142:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:4142:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:4142:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:4142:10
      automatic logic [31:0] _RANDOM[0:10];	// <stdin>:4142:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:4142:10
        `INIT_RANDOM_PROLOG_	// <stdin>:4142:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:4142:10
        for (logic [3:0] i = 4'h0; i < 4'hB; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:4142:10
        end	// <stdin>:4142:10
        fe_reg_inst = _RANDOM[4'h0];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:57:23
        fe_reg_pc = _RANDOM[4'h1];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:57:23
        ew_reg_inst = _RANDOM[4'h2];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:66:23
        ew_reg_pc = _RANDOM[4'h3];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:66:23
        ew_reg_alu = _RANDOM[4'h4];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:66:23
        ew_reg_csr_in = _RANDOM[4'h5];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:66:23
        ew_reg_qvmask = _RANDOM[4'h6][15:0];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:66:23
        ew_reg_pe = {_RANDOM[4'h6][31:16], _RANDOM[4'h7][15:0]};	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:66:23
        ew_reg_mul = {_RANDOM[4'h7][31:16], _RANDOM[4'h8][15:0]};	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:66:23
        st_type = _RANDOM[4'h9][17:16];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20
        ld_type = _RANDOM[4'h9][20:18];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20, :83:20
        wb_sel = _RANDOM[4'h9][23:21];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20, :84:19
        wb_en = _RANDOM[4'h9][24];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20, :85:18
        csr_cmd = _RANDOM[4'h9][27:25];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20, :89:20
        illegal = _RANDOM[4'h9][28];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20, :90:20
        pc_check = _RANDOM[4'h9][29];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20, :91:21
        started = _RANDOM[4'h9][30];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20, :95:24
        pc = {_RANDOM[4'h9][31], _RANDOM[4'hA]};	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:82:20, :97:19
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:4142:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:4142:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  CSR csr (	// src/main/scala/mini/Datapath.scala:40:22
    .clock                  (clock),
    .reset                  (reset),
    .io_stall               (stall),	// src/main/scala/mini/Datapath.scala:96:37
    .io_cmd                 (csr_cmd),	// src/main/scala/mini/Datapath.scala:89:20
    .io_in                  (ew_reg_csr_in),	// src/main/scala/mini/Datapath.scala:66:23
    .io_pc                  (ew_reg_pc),	// src/main/scala/mini/Datapath.scala:66:23
    .io_addr                (ew_reg_alu),	// src/main/scala/mini/Datapath.scala:66:23
    .io_inst                (ew_reg_inst),	// src/main/scala/mini/Datapath.scala:66:23
    .io_illegal             (illegal),	// src/main/scala/mini/Datapath.scala:90:20
    .io_st_type             (st_type),	// src/main/scala/mini/Datapath.scala:82:20
    .io_ld_type             (ld_type),	// src/main/scala/mini/Datapath.scala:83:20
    .io_pc_check            (pc_check),	// src/main/scala/mini/Datapath.scala:91:21
    .io_host_fromhost_valid (io_host_fromhost_valid),
    .io_host_fromhost_bits  (io_host_fromhost_bits),
    .io_out                 (_csr_io_out),
    .io_expt                (_csr_io_expt),
    .io_evec                (_csr_io_evec),
    .io_epc                 (_csr_io_epc),
    .io_host_tohost         (io_host_tohost),
    .io_qnorm_csr           (_csr_io_qnorm_csr)
  );
  RegFile regFile (	// src/main/scala/mini/Datapath.scala:41:23
    .clock     (clock),
    .io_raddr1 (fe_reg_inst[19:15]),	// src/main/scala/mini/Datapath.scala:57:23, :130:29
    .io_raddr2 (fe_reg_inst[24:20]),	// src/main/scala/mini/Datapath.scala:57:23, :131:29
    .io_wen    (_bypass_io_regfile_wen),	// src/main/scala/mini/Datapath.scala:48:23
    .io_waddr  (_bypass_io_regfile_waddr[4:0]),	// src/main/scala/mini/Datapath.scala:48:23, :281:20
    .io_wdata  (_bypass_io_regfile_wdata),	// src/main/scala/mini/Datapath.scala:48:23
    .io_wqvm   (_bypass_io_regfile_wqvm),	// src/main/scala/mini/Datapath.scala:48:23
    .io_rdata1 (_regFile_io_rdata1),
    .io_rdata2 (_regFile_io_rdata2),
    .io_rqvm   (_regFile_io_rqvm)
  );
  AluArea alu (	// src/main/scala/mini/Datapath.scala:42:22
    .io_A      (_pe_ctrl_io_rs_alu_rs1),	// src/main/scala/mini/Datapath.scala:47:23
    .io_B      (_pe_ctrl_io_rs_alu_rs2),	// src/main/scala/mini/Datapath.scala:47:23
    .io_alu_op (_pe_ctrl_io_alu_op_out),	// src/main/scala/mini/Datapath.scala:47:23
    .io_out    (_alu_io_out),
    .io_sum    (_alu_io_sum)
  );
  ImmGenWire immGen (	// src/main/scala/mini/Datapath.scala:43:22
    .io_inst (fe_reg_inst),	// src/main/scala/mini/Datapath.scala:57:23
    .io_sel  (io_ctrl_imm_sel),
    .io_out  (_immGen_io_out)
  );
  BrCondArea brCond (	// src/main/scala/mini/Datapath.scala:44:22
    .io_rs1     (_pe_ctrl_io_rs_br_rs1),	// src/main/scala/mini/Datapath.scala:47:23
    .io_rs2     (_pe_ctrl_io_rs_br_rs2),	// src/main/scala/mini/Datapath.scala:47:23
    .io_br_type (_pe_ctrl_io_br_op_out),	// src/main/scala/mini/Datapath.scala:47:23
    .io_taken   (_brCond_io_taken)
  );
  Mul mul (	// src/main/scala/mini/Datapath.scala:46:23
    .io_A      (_pe_ctrl_io_rs_mul_rs1),	// src/main/scala/mini/Datapath.scala:47:23
    .io_B      (_pe_ctrl_io_rs_mul_rs2),	// src/main/scala/mini/Datapath.scala:47:23
    .io_mul_op (_pe_ctrl_io_mul_op_out),	// src/main/scala/mini/Datapath.scala:47:23
    .io_out    (_mul_io_out)
  );
  Pe_ctrl pe_ctrl (	// src/main/scala/mini/Datapath.scala:47:23
    .io_ctrl_A_sel    (io_ctrl_A_sel),
    .io_ctrl_B_sel    (io_ctrl_B_sel),
    .io_pe_op_in      (io_ctrl_pe_op),
    .io_pe_qvm_en_in  (io_ctrl_qvm_en),
    .io_pe_qvm_in
      (_bypass_io_rs_qvm_vaild ? _bypass_io_rs_qvm_out : _regFile_io_rqvm),	// src/main/scala/mini/Datapath.scala:41:23, :48:23, :151:19
    .io_alu_op_in     (io_ctrl_alu_op),
    .io_br_op_in      (io_ctrl_br_type),
    .io_mul_op_in     (io_ctrl_mul_op),
    .io_pc_in         (fe_reg_pc),	// src/main/scala/mini/Datapath.scala:57:23
    .io_immGen_in     (_immGen_io_out),	// src/main/scala/mini/Datapath.scala:43:22
    .io_rs1_in0       (_bypass_io_rs1vaild ? _bypass_io_rs1_out : _regFile_io_rdata1),	// src/main/scala/mini/Datapath.scala:41:23, :48:23, :149:19
    .io_rs2_in0       (rs2),	// src/main/scala/mini/Datapath.scala:150:19
    .io_pe_op_out     (_pe_ctrl_io_pe_op_out),
    .io_pe_qvm_en_out (_pe_ctrl_io_pe_qvm_en_out),
    .io_pe_qvm_out    (_pe_ctrl_io_pe_qvm_out),
    .io_alu_op_out    (_pe_ctrl_io_alu_op_out),
    .io_br_op_out     (_pe_ctrl_io_br_op_out),
    .io_mul_op_out    (_pe_ctrl_io_mul_op_out),
    .io_rs_alu_rs1    (_pe_ctrl_io_rs_alu_rs1),
    .io_rs_alu_rs2    (_pe_ctrl_io_rs_alu_rs2),
    .io_rs_br_rs1     (_pe_ctrl_io_rs_br_rs1),
    .io_rs_br_rs2     (_pe_ctrl_io_rs_br_rs2),
    .io_rs_pe_rs1     (_pe_ctrl_io_rs_pe_rs1),
    .io_rs_pe_rs2     (_pe_ctrl_io_rs_pe_rs2),
    .io_rs_mul_rs1    (_pe_ctrl_io_rs_mul_rs1),
    .io_rs_mul_rs2    (_pe_ctrl_io_rs_mul_rs2)
  );
  Bypass bypass (	// src/main/scala/mini/Datapath.scala:48:23
    .io_wb_sel_in     (wb_sel),	// src/main/scala/mini/Datapath.scala:84:19
    .io_wb_en         (wb_en),	// src/main/scala/mini/Datapath.scala:85:18
    .io_stall         (stall),	// src/main/scala/mini/Datapath.scala:96:37
    .io_csr_io_expt   (_csr_io_expt),	// src/main/scala/mini/Datapath.scala:40:22
    .io_rs1_addr_in   (fe_reg_inst[19:15]),	// src/main/scala/mini/Datapath.scala:57:23, :130:29
    .io_rs2_addr_in   (fe_reg_inst[24:20]),	// src/main/scala/mini/Datapath.scala:57:23, :131:29
    .io_rd_addr_in    (ew_reg_inst[11:7]),	// src/main/scala/mini/Datapath.scala:66:23, :147:31
    .io_idata_alu     (ew_reg_alu),	// src/main/scala/mini/Datapath.scala:66:23
    .io_idata_load
      (ld_type == 3'h5
         ? {24'h0, lshift[7:0]}
         : ld_type == 3'h4
             ? {16'h0, lshift[15:0]}
             : ld_type == 3'h3
                 ? {{24{lshift[7]}}, lshift[7:0]}
                 : ld_type == 3'h2
                     ? {{16{lshift[15]}}, lshift[15:0]}
                     : io_dcache_resp_bits_data),	// <stdin>:4183:25, src/main/scala/mini/Datapath.scala:83:20, :100:8, :246:41, :247:63, :249:22, :250:22
    .io_idata_pc      (ew_reg_pc),	// src/main/scala/mini/Datapath.scala:66:23
    .io_idata_csr     (_csr_io_out),	// src/main/scala/mini/Datapath.scala:40:22
    .io_idata_qvm     (ew_reg_qvmask),	// src/main/scala/mini/Datapath.scala:66:23
    .io_idata_pe      (ew_reg_pe),	// src/main/scala/mini/Datapath.scala:66:23
    .io_idata_mul     (ew_reg_mul),	// src/main/scala/mini/Datapath.scala:66:23
    .io_rs1_out       (_bypass_io_rs1_out),
    .io_rs2_out       (_bypass_io_rs2_out),
    .io_rs_qvm_out    (_bypass_io_rs_qvm_out),
    .io_rs1vaild      (_bypass_io_rs1vaild),
    .io_rs2vaild      (_bypass_io_rs2vaild),
    .io_rs_qvm_vaild  (_bypass_io_rs_qvm_vaild),
    .io_regfile_wdata (_bypass_io_regfile_wdata),
    .io_regfile_wen   (_bypass_io_regfile_wen),
    .io_regfile_waddr (_bypass_io_regfile_waddr),
    .io_regfile_wqvm  (_bypass_io_regfile_wqvm)
  );
  PE_Unit pe_unit (	// src/main/scala/mini/Datapath.scala:50:23
    .io_csr_qnorm (_csr_io_qnorm_csr),	// src/main/scala/mini/Datapath.scala:40:22
    .io_rs1       (_pe_ctrl_io_rs_pe_rs1),	// src/main/scala/mini/Datapath.scala:47:23
    .io_rs2       (_pe_ctrl_io_rs_pe_rs2),	// src/main/scala/mini/Datapath.scala:47:23
    .io_qvm_in    (_pe_ctrl_io_pe_qvm_out),	// src/main/scala/mini/Datapath.scala:47:23
    .io_pe_op     (_pe_ctrl_io_pe_op_out),	// src/main/scala/mini/Datapath.scala:47:23
    .io_qvm_en    (_pe_ctrl_io_pe_qvm_en_out),	// src/main/scala/mini/Datapath.scala:47:23
    .io_qvm_out   (_pe_unit_io_qvm_out),
    .io_out       (_pe_unit_io_out)
  );
  assign io_icache_req_valid = ~stall;	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:96:37, :115:26
  assign io_icache_req_bits_addr =
    stall
      ? pc[31:0]
      : _csr_io_expt
          ? _csr_io_evec
          : (&io_ctrl_pc_sel)
              ? _csr_io_epc
              : _next_pc_T_4
                  ? {_alu_io_sum[31:1], 1'h0}
                  : _next_pc_T_7 ? pc[31:0] : _next_pc_T_1[31:0];	// <stdin>:4142:10, :4175:24, src/main/scala/chisel3/util/Mux.scala:141:16, src/main/scala/mini/Datapath.scala:40:22, :42:22, :96:37, :97:19, :100:8, :104:23, :105:{36,73,80}, :106:23
  assign io_dcache_abort = _csr_io_expt;	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:40:22
  assign io_dcache_req_valid = ~stall & ((|io_ctrl_st_type) | (|io_ctrl_ld_type));	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:96:37, :115:26, :196:{33,53,57,76}
  assign io_dcache_req_bits_addr = {stall ? ew_reg_alu[31:2] : _alu_io_sum[31:2], 2'h0};	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:42:22, :66:23, :96:37, :194:18, :197:27, :205:13
  assign io_dcache_req_bits_data = _io_dcache_req_bits_data_T[31:0];	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:198:{27,34}
  assign io_dcache_req_bits_mask =
    (&_io_dcache_req_bits_mask_T)
      ? 4'h1 << _alu_io_sum[1:0]
      : _io_dcache_req_bits_mask_T == 2'h2
          ? _io_dcache_req_bits_mask_T_2[3:0]
          : {4{_io_dcache_req_bits_mask_T == 2'h1}};	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:42:22, :105:24, :106:23, :199:{43,88}, :200:{47,60,86}
  assign io_ctrl_inst = fe_reg_inst;	// <stdin>:4142:10, src/main/scala/mini/Datapath.scala:57:23
endmodule

module Control(	// <stdin>:4403:10
  input  [31:0] io_inst,	// src/main/scala/mini/Control.scala:199:14
  output [1:0]  io_pc_sel,	// src/main/scala/mini/Control.scala:199:14
  output        io_inst_kill,	// src/main/scala/mini/Control.scala:199:14
                io_A_sel,	// src/main/scala/mini/Control.scala:199:14
                io_B_sel,	// src/main/scala/mini/Control.scala:199:14
  output [2:0]  io_imm_sel,	// src/main/scala/mini/Control.scala:199:14
  output [3:0]  io_alu_op,	// src/main/scala/mini/Control.scala:199:14
  output [2:0]  io_br_type,	// src/main/scala/mini/Control.scala:199:14
  output [1:0]  io_st_type,	// src/main/scala/mini/Control.scala:199:14
  output [2:0]  io_ld_type,	// src/main/scala/mini/Control.scala:199:14
  output [3:0]  io_mul_op,	// src/main/scala/mini/Control.scala:199:14
  output [2:0]  io_wb_sel,	// src/main/scala/mini/Control.scala:199:14
  output        io_wb_en,	// src/main/scala/mini/Control.scala:199:14
  output [2:0]  io_csr_cmd,	// src/main/scala/mini/Control.scala:199:14
  output        io_illegal,	// src/main/scala/mini/Control.scala:199:14
  output [4:0]  io_pe_op,	// src/main/scala/mini/Control.scala:199:14
  output        io_qvm_en	// src/main/scala/mini/Control.scala:199:14
);

  wire        _ctrlSignals_T_1 = io_inst[6:0] == 7'h37;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_3 = io_inst[6:0] == 7'h17;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_5 = io_inst[6:0] == 7'h6F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [9:0]  _GEN = {io_inst[14:12], io_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_7 = _GEN == 10'h67;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_9 = _GEN == 10'h63;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_11 = _GEN == 10'hE3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_13 = _GEN == 10'h263;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_15 = _GEN == 10'h2E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_17 = _GEN == 10'h363;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_19 = _GEN == 10'h3E3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_21 = _GEN == 10'h3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_23 = _GEN == 10'h83;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_25 = _GEN == 10'h103;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_27 = _GEN == 10'h203;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_29 = _GEN == 10'h283;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_31 = _GEN == 10'h23;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_33 = _GEN == 10'hA3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_35 = _GEN == 10'h123;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_37 = _GEN == 10'h13;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_39 = _GEN == 10'h113;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_41 = _GEN == 10'h193;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_43 = _GEN == 10'h213;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_45 = _GEN == 10'h313;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_47 = _GEN == 10'h393;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [16:0] _GEN_0 = {io_inst[31:25], io_inst[14:12], io_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_49 = _GEN_0 == 17'h93;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_51 = _GEN_0 == 17'h293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_53 = _GEN_0 == 17'h8293;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_55 = _GEN_0 == 17'h33;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_57 = _GEN_0 == 17'h8033;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_59 = _GEN_0 == 17'hB3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_61 = _GEN_0 == 17'h133;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_63 = _GEN_0 == 17'h1B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_65 = _GEN_0 == 17'h233;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_67 = _GEN_0 == 17'h2B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_69 = _GEN_0 == 17'h82B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_71 = _GEN_0 == 17'h333;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_73 = _GEN_0 == 17'h3B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_75 = {io_inst[31:28], io_inst[19:0]} == 24'hF;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_77 = io_inst == 32'h100F;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_79 = _GEN == 10'hF3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_81 = _GEN == 10'h173;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_83 = _GEN == 10'h1F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_85 = _GEN == 10'h2F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_87 = _GEN == 10'h373;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_89 = _GEN == 10'h3F3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_91 = io_inst == 32'h73;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_93 = io_inst == 32'h100073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_603 = io_inst == 32'h10000073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_97 = io_inst == 32'h10200073;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_99 = _GEN_0 == 17'h433;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_101 = _GEN_0 == 17'h4B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_103 = _GEN_0 == 17'h533;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_105 = _GEN_0 == 17'h5B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_107 = _GEN_0 == 17'h633;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_109 = _GEN_0 == 17'h6B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_111 = _GEN_0 == 17'h733;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_113 = _GEN_0 == 17'h7B3;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire [14:0] _GEN_1 = {io_inst[31:27], io_inst[14:12], io_inst[6:0]};	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_115 = _GEN_1 == 15'h57;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_117 = _GEN_1 == 15'h2057;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_119 = _GEN_1 == 15'h1057;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_121 = _GEN_1 == 15'h3057;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_123 = _GEN_1 == 15'hD7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_125 = _GEN_1 == 15'h2D7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_127 = _GEN_1 == 15'h4D7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_129 = _GEN_1 == 15'h457;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_131 = _GEN_1 == 15'h557;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_133 = _GEN_1 == 15'h267;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_135 = _GEN_1 == 15'h2E7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_137 = _GEN_1 == 15'h1E7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_139 = _GEN_1 == 15'hE7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_141 = _GEN_1 == 15'h167;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_143 = _GEN_1 == 15'h367;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _ctrlSignals_T_866 = _GEN_1 == 15'h3E7;	// src/main/scala/chisel3/util/Lookup.scala:31:38
  wire        _GEN_2 = _ctrlSignals_T_91 | _ctrlSignals_T_93;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_3 = _ctrlSignals_T_85 | _ctrlSignals_T_87 | _ctrlSignals_T_89;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_4 = _ctrlSignals_T_79 | _ctrlSignals_T_81 | _ctrlSignals_T_83 | _GEN_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_5 = _ctrlSignals_T_77 | _GEN_4;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_6 =
    _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37
    | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45
    | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53
    | _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
    | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
    | _ctrlSignals_T_71 | _ctrlSignals_T_73 | _ctrlSignals_T_75;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_7 =
    _ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
    | _ctrlSignals_T_29;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_8 =
    _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_9 = _ctrlSignals_T_5 | _ctrlSignals_T_7;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_10 = _ctrlSignals_T_1 | _ctrlSignals_T_3;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_11 =
    _ctrlSignals_T_99 | _ctrlSignals_T_101 | _ctrlSignals_T_103 | _ctrlSignals_T_105
    | _ctrlSignals_T_107 | _ctrlSignals_T_109 | _ctrlSignals_T_111 | _ctrlSignals_T_113
    | _ctrlSignals_T_115 | _ctrlSignals_T_117 | _ctrlSignals_T_119 | _ctrlSignals_T_121
    | _ctrlSignals_T_123 | _ctrlSignals_T_125 | _ctrlSignals_T_127 | _ctrlSignals_T_129
    | _ctrlSignals_T_131 | _ctrlSignals_T_133 | _ctrlSignals_T_135 | _ctrlSignals_T_137
    | _ctrlSignals_T_139 | _ctrlSignals_T_141 | _ctrlSignals_T_143;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_12 =
    _ctrlSignals_T_91 | _ctrlSignals_T_93 | _ctrlSignals_T_603 | _ctrlSignals_T_97;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_13 =
    _ctrlSignals_T_85 | _ctrlSignals_T_87 | _ctrlSignals_T_89 | _GEN_12;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_14 = _ctrlSignals_T_79 | _ctrlSignals_T_81 | _ctrlSignals_T_83;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_15 = _ctrlSignals_T_75 | _ctrlSignals_T_77;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_16 =
    _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
    | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
    | _ctrlSignals_T_71 | _ctrlSignals_T_73;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_17 =
    _ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
    | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51
    | _ctrlSignals_T_53 | _GEN_16;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_18 =
    _ctrlSignals_T_75 | _ctrlSignals_T_77 | _ctrlSignals_T_79 | _ctrlSignals_T_81
    | _ctrlSignals_T_83 | _GEN_13;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_19 =
    _ctrlSignals_T_37 | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43
    | _ctrlSignals_T_45 | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51
    | _ctrlSignals_T_53;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_20 = _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_21 = _ctrlSignals_T_1 | _ctrlSignals_T_3 | _GEN_9;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_22 =
    _ctrlSignals_T_99 | _ctrlSignals_T_101 | _ctrlSignals_T_103 | _ctrlSignals_T_105
    | _ctrlSignals_T_107 | _ctrlSignals_T_109 | _ctrlSignals_T_111 | _ctrlSignals_T_113;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_23 = _ctrlSignals_T_91 | _ctrlSignals_T_93 | _ctrlSignals_T_603;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire        _GEN_24 =
    _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37
    | _ctrlSignals_T_39 | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45
    | _ctrlSignals_T_47 | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53
    | _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61
    | _ctrlSignals_T_63 | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69
    | _ctrlSignals_T_71 | _ctrlSignals_T_73 | _GEN_15;	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  wire [4:0]  _io_pe_op_output =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
    | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
    | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37 | _ctrlSignals_T_39
    | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45 | _ctrlSignals_T_47
    | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53 | _ctrlSignals_T_55
    | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61 | _ctrlSignals_T_63
    | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69 | _ctrlSignals_T_71
    | _ctrlSignals_T_73 | _ctrlSignals_T_75 | _ctrlSignals_T_77 | _ctrlSignals_T_79
    | _ctrlSignals_T_81 | _ctrlSignals_T_83 | _ctrlSignals_T_85 | _ctrlSignals_T_87
    | _ctrlSignals_T_89 | _ctrlSignals_T_91 | _ctrlSignals_T_93 | _ctrlSignals_T_603
    | _ctrlSignals_T_97 | _GEN_22
      ? 5'h0
      : _ctrlSignals_T_115
          ? 5'h1
          : _ctrlSignals_T_117
              ? 5'h2
              : _ctrlSignals_T_119
                  ? 5'h3
                  : _ctrlSignals_T_121
                      ? 5'h4
                      : _ctrlSignals_T_123
                          ? 5'h5
                          : _ctrlSignals_T_125
                              ? 5'h6
                              : _ctrlSignals_T_127
                                  ? 5'h7
                                  : _ctrlSignals_T_129
                                      ? 5'h8
                                      : _ctrlSignals_T_131
                                          ? 5'h9
                                          : _ctrlSignals_T_133
                                              ? 5'hA
                                              : _ctrlSignals_T_135
                                                  ? 5'hB
                                                  : _ctrlSignals_T_137
                                                      ? 5'hC
                                                      : _ctrlSignals_T_139
                                                          ? 5'hD
                                                          : _ctrlSignals_T_141
                                                              ? 5'hE
                                                              : _ctrlSignals_T_143
                                                                  ? 5'hF
                                                                  : {_ctrlSignals_T_866,
                                                                     4'h0};	// src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_pc_sel =
    _GEN_10
      ? 2'h0
      : _GEN_9
          ? 2'h1
          : _GEN_8
              ? 2'h0
              : _GEN_7
                  ? 2'h2
                  : _GEN_6
                      ? 2'h0
                      : _GEN_5 ? 2'h2 : _GEN_2 ? 2'h0 : {2{_ctrlSignals_T_603}};	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_inst_kill =
    ~_GEN_10
    & (_GEN_9 | ~_GEN_8 & (_GEN_7 | ~_GEN_6 & (_GEN_5 | ~_GEN_2 & _ctrlSignals_T_603)));	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_A_sel =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5)
    & (_ctrlSignals_T_7 | ~_GEN_8
       & (_ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25 | _ctrlSignals_T_27
          | _ctrlSignals_T_29 | _ctrlSignals_T_31 | _ctrlSignals_T_33 | _ctrlSignals_T_35
          | _GEN_17 | ~_GEN_15 & (_GEN_14 | ~_GEN_13 & (_GEN_11 | _ctrlSignals_T_866))));	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_B_sel =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
      | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
      | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
      | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
      | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _GEN_19)
    & (_GEN_16 | ~_GEN_18 & (_GEN_11 | _ctrlSignals_T_866));	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_imm_sel =
    _GEN_10
      ? 3'h3
      : _ctrlSignals_T_5
          ? 3'h4
          : _ctrlSignals_T_7
              ? 3'h1
              : _GEN_8
                  ? 3'h5
                  : _GEN_7
                      ? 3'h1
                      : _GEN_20
                          ? 3'h2
                          : _GEN_19
                              ? 3'h1
                              : _ctrlSignals_T_55 | _ctrlSignals_T_57 | _ctrlSignals_T_59
                                | _ctrlSignals_T_61 | _ctrlSignals_T_63
                                | _ctrlSignals_T_65 | _ctrlSignals_T_67
                                | _ctrlSignals_T_69 | _ctrlSignals_T_71
                                | _ctrlSignals_T_73 | _ctrlSignals_T_75
                                | _ctrlSignals_T_77 | _GEN_14 | ~_GEN_3
                                  ? 3'h0
                                  : 3'h6;	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_alu_op =
    _ctrlSignals_T_1
      ? 4'hB
      : _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7 | _ctrlSignals_T_9
        | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15 | _ctrlSignals_T_17
        | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23 | _ctrlSignals_T_25
        | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31 | _ctrlSignals_T_33
        | _ctrlSignals_T_35 | _ctrlSignals_T_37
          ? 4'h0
          : _ctrlSignals_T_39
              ? 4'h5
              : _ctrlSignals_T_41
                  ? 4'h7
                  : _ctrlSignals_T_43
                      ? 4'h4
                      : _ctrlSignals_T_45
                          ? 4'h3
                          : _ctrlSignals_T_47
                              ? 4'h2
                              : _ctrlSignals_T_49
                                  ? 4'h6
                                  : _ctrlSignals_T_51
                                      ? 4'h8
                                      : _ctrlSignals_T_53
                                          ? 4'h9
                                          : _ctrlSignals_T_55
                                              ? 4'h0
                                              : _ctrlSignals_T_57
                                                  ? 4'h1
                                                  : _ctrlSignals_T_59
                                                      ? 4'h6
                                                      : _ctrlSignals_T_61
                                                          ? 4'h5
                                                          : _ctrlSignals_T_63
                                                              ? 4'h7
                                                              : _ctrlSignals_T_65
                                                                  ? 4'h4
                                                                  : _ctrlSignals_T_67
                                                                      ? 4'h8
                                                                      : _ctrlSignals_T_69
                                                                          ? 4'h9
                                                                          : _ctrlSignals_T_71
                                                                              ? 4'h3
                                                                              : _ctrlSignals_T_73
                                                                                  ? 4'h2
                                                                                  : _GEN_15
                                                                                    | ~_GEN_14
                                                                                      ? 4'hF
                                                                                      : 4'hA;	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_br_type =
    _GEN_21
      ? 3'h0
      : _ctrlSignals_T_9
          ? 3'h3
          : _ctrlSignals_T_11
              ? 3'h6
              : _ctrlSignals_T_13
                  ? 3'h2
                  : _ctrlSignals_T_15
                      ? 3'h5
                      : _ctrlSignals_T_17 ? 3'h1 : {_ctrlSignals_T_19, 2'h0};	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_st_type =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _GEN_7
      ? 2'h0
      : _ctrlSignals_T_31 ? 2'h3 : _ctrlSignals_T_33 ? 2'h2 : {1'h0, _ctrlSignals_T_35};	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_ld_type =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7 | _GEN_8
      ? 3'h0
      : _ctrlSignals_T_21
          ? 3'h3
          : _ctrlSignals_T_23
              ? 3'h2
              : _ctrlSignals_T_25
                  ? 3'h1
                  : _ctrlSignals_T_27 ? 3'h5 : {_ctrlSignals_T_29, 2'h0};	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_mul_op =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
    | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
    | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37 | _ctrlSignals_T_39
    | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45 | _ctrlSignals_T_47
    | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53 | _ctrlSignals_T_55
    | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61 | _ctrlSignals_T_63
    | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69 | _ctrlSignals_T_71
    | _ctrlSignals_T_73 | _GEN_18
      ? 4'hF
      : _ctrlSignals_T_99
          ? 4'h0
          : _ctrlSignals_T_101
              ? 4'h1
              : _ctrlSignals_T_103
                  ? 4'h2
                  : _ctrlSignals_T_105
                      ? 4'h3
                      : _ctrlSignals_T_107
                          ? 4'h4
                          : _ctrlSignals_T_109
                              ? 4'h5
                              : _ctrlSignals_T_111 ? 4'h6 : {~_ctrlSignals_T_113, 3'h7};	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_wb_sel =
    _GEN_10
      ? 3'h0
      : _GEN_9
          ? 3'h2
          : _GEN_8
              ? 3'h0
              : _GEN_7
                  ? 3'h1
                  : _GEN_24
                      ? 3'h0
                      : _ctrlSignals_T_79 | _ctrlSignals_T_81 | _ctrlSignals_T_83
                        | _ctrlSignals_T_85 | _ctrlSignals_T_87 | _ctrlSignals_T_89
                        | _GEN_23
                          ? 3'h3
                          : _ctrlSignals_T_97
                              ? 3'h0
                              : _GEN_22
                                  ? 3'h5
                                  : {_ctrlSignals_T_115 | _ctrlSignals_T_117
                                       | _ctrlSignals_T_119 | _ctrlSignals_T_121
                                       | _ctrlSignals_T_123 | _ctrlSignals_T_125
                                       | _ctrlSignals_T_127 | _ctrlSignals_T_129
                                       | _ctrlSignals_T_131 | _ctrlSignals_T_133
                                       | _ctrlSignals_T_135 | _ctrlSignals_T_137
                                       | _ctrlSignals_T_139 | _ctrlSignals_T_141
                                       | _ctrlSignals_T_143 | _ctrlSignals_T_866,
                                     2'h0};	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_wb_en =
    _GEN_21 | ~_GEN_8
    & (_GEN_7 | ~_GEN_20
       & (_GEN_17 | ~_GEN_15 & (_GEN_4 | ~_GEN_12 & (_GEN_11 | _ctrlSignals_T_866))));	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_csr_cmd =
    _ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
    | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
    | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
    | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _GEN_24
      ? 3'h0
      : _ctrlSignals_T_79
          ? 3'h1
          : _ctrlSignals_T_81
              ? 3'h2
              : _ctrlSignals_T_83
                  ? 3'h3
                  : _ctrlSignals_T_85
                      ? 3'h1
                      : _ctrlSignals_T_87
                          ? 3'h2
                          : _ctrlSignals_T_89 ? 3'h3 : {_GEN_23, 2'h0};	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_illegal =
    ~(_ctrlSignals_T_1 | _ctrlSignals_T_3 | _ctrlSignals_T_5 | _ctrlSignals_T_7
      | _ctrlSignals_T_9 | _ctrlSignals_T_11 | _ctrlSignals_T_13 | _ctrlSignals_T_15
      | _ctrlSignals_T_17 | _ctrlSignals_T_19 | _ctrlSignals_T_21 | _ctrlSignals_T_23
      | _ctrlSignals_T_25 | _ctrlSignals_T_27 | _ctrlSignals_T_29 | _ctrlSignals_T_31
      | _ctrlSignals_T_33 | _ctrlSignals_T_35 | _ctrlSignals_T_37 | _ctrlSignals_T_39
      | _ctrlSignals_T_41 | _ctrlSignals_T_43 | _ctrlSignals_T_45 | _ctrlSignals_T_47
      | _ctrlSignals_T_49 | _ctrlSignals_T_51 | _ctrlSignals_T_53 | _ctrlSignals_T_55
      | _ctrlSignals_T_57 | _ctrlSignals_T_59 | _ctrlSignals_T_61 | _ctrlSignals_T_63
      | _ctrlSignals_T_65 | _ctrlSignals_T_67 | _ctrlSignals_T_69 | _ctrlSignals_T_71
      | _ctrlSignals_T_73 | _ctrlSignals_T_75 | _ctrlSignals_T_77 | _ctrlSignals_T_79
      | _ctrlSignals_T_81 | _ctrlSignals_T_83 | _ctrlSignals_T_85 | _ctrlSignals_T_87
      | _ctrlSignals_T_89 | _ctrlSignals_T_91 | _ctrlSignals_T_93 | _ctrlSignals_T_603
      | _ctrlSignals_T_97 | _GEN_11) & ~_ctrlSignals_T_866;	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:31:38, :34:39
  assign io_pe_op = _io_pe_op_output;	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:34:39
  assign io_qvm_en = ~(io_inst[25] & (|_io_pe_op_output));	// <stdin>:4403:10, src/main/scala/chisel3/util/Lookup.scala:34:39, src/main/scala/mini/Control.scala:214:43, :215:{20,28,32}
endmodule

module Core(	// <stdin>:5677:10
  input         clock,	// <stdin>:5678:11
                reset,	// <stdin>:5679:11
                io_host_fromhost_valid,	// src/main/scala/mini/Core.scala:26:14
  input  [31:0] io_host_fromhost_bits,	// src/main/scala/mini/Core.scala:26:14
  input         io_icache_resp_valid,	// src/main/scala/mini/Core.scala:26:14
  input  [31:0] io_icache_resp_bits_data,	// src/main/scala/mini/Core.scala:26:14
  input         io_dcache_resp_valid,	// src/main/scala/mini/Core.scala:26:14
  input  [31:0] io_dcache_resp_bits_data,	// src/main/scala/mini/Core.scala:26:14
  output [31:0] io_host_tohost,	// src/main/scala/mini/Core.scala:26:14
  output        io_icache_req_valid,	// src/main/scala/mini/Core.scala:26:14
  output [31:0] io_icache_req_bits_addr,	// src/main/scala/mini/Core.scala:26:14
  output        io_dcache_abort,	// src/main/scala/mini/Core.scala:26:14
                io_dcache_req_valid,	// src/main/scala/mini/Core.scala:26:14
  output [31:0] io_dcache_req_bits_addr,	// src/main/scala/mini/Core.scala:26:14
                io_dcache_req_bits_data,	// src/main/scala/mini/Core.scala:26:14
  output [3:0]  io_dcache_req_bits_mask	// src/main/scala/mini/Core.scala:26:14
);

  wire [1:0]  _ctrl_io_pc_sel;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_inst_kill;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_A_sel;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_B_sel;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_imm_sel;	// src/main/scala/mini/Core.scala:28:20
  wire [3:0]  _ctrl_io_alu_op;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_br_type;	// src/main/scala/mini/Core.scala:28:20
  wire [1:0]  _ctrl_io_st_type;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_ld_type;	// src/main/scala/mini/Core.scala:28:20
  wire [3:0]  _ctrl_io_mul_op;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_wb_sel;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_wb_en;	// src/main/scala/mini/Core.scala:28:20
  wire [2:0]  _ctrl_io_csr_cmd;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_illegal;	// src/main/scala/mini/Core.scala:28:20
  wire [4:0]  _ctrl_io_pe_op;	// src/main/scala/mini/Core.scala:28:20
  wire        _ctrl_io_qvm_en;	// src/main/scala/mini/Core.scala:28:20
  wire [31:0] _dpath_io_ctrl_inst;	// src/main/scala/mini/Core.scala:27:21
  Datapath dpath (	// src/main/scala/mini/Core.scala:27:21
    .clock                    (clock),
    .reset                    (reset),
    .io_host_fromhost_valid   (io_host_fromhost_valid),
    .io_host_fromhost_bits    (io_host_fromhost_bits),
    .io_icache_resp_valid     (io_icache_resp_valid),
    .io_icache_resp_bits_data (io_icache_resp_bits_data),
    .io_dcache_resp_valid     (io_dcache_resp_valid),
    .io_dcache_resp_bits_data (io_dcache_resp_bits_data),
    .io_ctrl_pc_sel           (_ctrl_io_pc_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_inst_kill        (_ctrl_io_inst_kill),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_A_sel            (_ctrl_io_A_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_B_sel            (_ctrl_io_B_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_imm_sel          (_ctrl_io_imm_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_alu_op           (_ctrl_io_alu_op),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_br_type          (_ctrl_io_br_type),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_st_type          (_ctrl_io_st_type),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_ld_type          (_ctrl_io_ld_type),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_mul_op           (_ctrl_io_mul_op),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_wb_sel           (_ctrl_io_wb_sel),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_wb_en            (_ctrl_io_wb_en),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_csr_cmd          (_ctrl_io_csr_cmd),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_illegal          (_ctrl_io_illegal),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_pe_op            (_ctrl_io_pe_op),	// src/main/scala/mini/Core.scala:28:20
    .io_ctrl_qvm_en           (_ctrl_io_qvm_en),	// src/main/scala/mini/Core.scala:28:20
    .io_host_tohost           (io_host_tohost),
    .io_icache_req_valid      (io_icache_req_valid),
    .io_icache_req_bits_addr  (io_icache_req_bits_addr),
    .io_dcache_abort          (io_dcache_abort),
    .io_dcache_req_valid      (io_dcache_req_valid),
    .io_dcache_req_bits_addr  (io_dcache_req_bits_addr),
    .io_dcache_req_bits_data  (io_dcache_req_bits_data),
    .io_dcache_req_bits_mask  (io_dcache_req_bits_mask),
    .io_ctrl_inst             (_dpath_io_ctrl_inst)
  );
  Control ctrl (	// src/main/scala/mini/Core.scala:28:20
    .io_inst      (_dpath_io_ctrl_inst),	// src/main/scala/mini/Core.scala:27:21
    .io_pc_sel    (_ctrl_io_pc_sel),
    .io_inst_kill (_ctrl_io_inst_kill),
    .io_A_sel     (_ctrl_io_A_sel),
    .io_B_sel     (_ctrl_io_B_sel),
    .io_imm_sel   (_ctrl_io_imm_sel),
    .io_alu_op    (_ctrl_io_alu_op),
    .io_br_type   (_ctrl_io_br_type),
    .io_st_type   (_ctrl_io_st_type),
    .io_ld_type   (_ctrl_io_ld_type),
    .io_mul_op    (_ctrl_io_mul_op),
    .io_wb_sel    (_ctrl_io_wb_sel),
    .io_wb_en     (_ctrl_io_wb_en),
    .io_csr_cmd   (_ctrl_io_csr_cmd),
    .io_illegal   (_ctrl_io_illegal),
    .io_pe_op     (_ctrl_io_pe_op),
    .io_qvm_en    (_ctrl_io_qvm_en)
  );
endmodule

module Cache(	// <stdin>:5694:10, :6100:10
  input         clock,	// <stdin>:5695:11, :6101:11
                reset,	// <stdin>:5696:11, :6102:11
                io_cpu_abort,	// src/main/scala/mini/Cache.scala:53:14
                io_cpu_req_valid,	// src/main/scala/mini/Cache.scala:53:14
  input  [31:0] io_cpu_req_bits_addr,	// src/main/scala/mini/Cache.scala:53:14
                io_cpu_req_bits_data,	// src/main/scala/mini/Cache.scala:53:14
  input  [3:0]  io_cpu_req_bits_mask,	// src/main/scala/mini/Cache.scala:53:14
  input         io_nasti_aw_ready,	// src/main/scala/mini/Cache.scala:53:14
                io_nasti_w_ready,	// src/main/scala/mini/Cache.scala:53:14
                io_nasti_b_valid,	// src/main/scala/mini/Cache.scala:53:14
                io_nasti_ar_ready,	// src/main/scala/mini/Cache.scala:53:14
                io_nasti_r_valid,	// src/main/scala/mini/Cache.scala:53:14
  input  [63:0] io_nasti_r_bits_data,	// src/main/scala/mini/Cache.scala:53:14
  output        io_cpu_resp_valid,	// src/main/scala/mini/Cache.scala:53:14
  output [31:0] io_cpu_resp_bits_data,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_aw_valid,	// src/main/scala/mini/Cache.scala:53:14
  output [31:0] io_nasti_aw_bits_addr,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_w_valid,	// src/main/scala/mini/Cache.scala:53:14
  output [63:0] io_nasti_w_bits_data,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_w_bits_last,	// src/main/scala/mini/Cache.scala:53:14
                io_nasti_b_ready,	// src/main/scala/mini/Cache.scala:53:14
                io_nasti_ar_valid,	// src/main/scala/mini/Cache.scala:53:14
  output [31:0] io_nasti_ar_bits_addr,	// src/main/scala/mini/Cache.scala:53:14
  output        io_nasti_r_ready	// src/main/scala/mini/Cache.scala:53:14
);

  wire             _io_nasti_w_valid_output;	// src/main/scala/mini/Cache.scala:159:20, :165:17
  wire             writeEnable;	// src/main/scala/mini/Cache.scala:61:28, :118:13, :121:20
  wire [127:0]     wdata;	// src/main/scala/mini/Cache.scala:112:18
  wire [15:0]      _GEN;	// src/main/scala/mini/Cache.scala:111:18
  wire             hit;	// src/main/scala/mini/Cache.scala:96:21
  wire [7:0]       dataMem_3_MPORT_4_addr;	// src/main/scala/mini/Cache.scala:87:25
  wire [7:0]       _rdata_WIRE_3;	// src/main/scala/mini/Cache.scala:85:17
  wire             dataMem_3_rdata_MPORT_3_en;	// src/main/scala/mini/Cache.scala:81:42
  wire             dataMem_3_MPORT_4_en;	// src/main/scala/mini/Cache.scala:80:64
  wire             _io_nasti_r_ready_output;	// src/main/scala/mini/Cache.scala:76:24
  wire [31:0]      _dataMem_3_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:62:45
  wire [31:0]      _dataMem_2_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:62:45
  wire [31:0]      _dataMem_1_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:62:45
  wire [31:0]      _dataMem_0_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:62:45
  wire [19:0]      _metaMem_tag_ext_RW0_rdata;	// src/main/scala/mini/Cache.scala:61:28
  reg  [2:0]       state;	// src/main/scala/mini/Cache.scala:57:22
  reg  [255:0]     v;	// src/main/scala/mini/Cache.scala:59:18
  reg  [255:0]     d;	// src/main/scala/mini/Cache.scala:60:18
  wire [7:0]       _GEN_0 = dataMem_3_MPORT_4_en ? dataMem_3_MPORT_4_addr : _rdata_WIRE_3;	// src/main/scala/mini/Cache.scala:62:45, :80:64, :85:17, :87:25
  wire             _GEN_1 = dataMem_3_rdata_MPORT_3_en | dataMem_3_MPORT_4_en;	// src/main/scala/mini/Cache.scala:62:45, :80:64, :81:42
  reg  [31:0]      addr_reg;	// src/main/scala/mini/Cache.scala:64:21
  reg  [31:0]      cpu_data;	// src/main/scala/mini/Cache.scala:65:21
  reg  [3:0]       cpu_mask;	// src/main/scala/mini/Cache.scala:66:21
  wire             _T_22 = _io_nasti_r_ready_output & io_nasti_r_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/mini/Cache.scala:76:24
  reg              read_count;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire             read_wrap_out = _T_22 & read_count;	// src/main/scala/chisel3/util/Counter.scala:61:40, :117:24, :118:{16,23}, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire             _T_1 = io_nasti_w_ready & _io_nasti_w_valid_output;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/mini/Cache.scala:159:20, :165:17
  reg              write_count;	// src/main/scala/chisel3/util/Counter.scala:61:40
  wire             io_nasti_w_bits_w_last = _T_1 & write_count;	// src/main/scala/chisel3/util/Counter.scala:61:40, :117:24, :118:{16,23}, src/main/scala/chisel3/util/Decoupled.scala:52:35
  wire             is_read = state == 3'h1;	// src/main/scala/mini/Cache.scala:57:22, :74:23
  assign _io_nasti_r_ready_output = state == 3'h6;	// src/main/scala/mini/Cache.scala:57:22, :76:24
  wire             is_alloc = _io_nasti_r_ready_output & read_wrap_out;	// src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/mini/Cache.scala:76:{24,36}
  reg              is_alloc_reg;	// src/main/scala/mini/Cache.scala:77:29
  wire             _T_34 = hit | is_alloc_reg;	// src/main/scala/mini/Cache.scala:77:29, :80:30, :96:21
  assign dataMem_3_MPORT_4_en = state == 3'h2 & _T_34 & ~io_cpu_abort | is_alloc;	// src/main/scala/mini/Cache.scala:57:22, :75:24, :76:36, :80:{30,47,50,64}
  assign dataMem_3_rdata_MPORT_3_en =
    ~dataMem_3_MPORT_4_en & (~(|state) | is_read) & io_cpu_req_valid;	// src/main/scala/mini/Cache.scala:57:22, :73:23, :74:23, :80:64, :81:{13,30,42}
  reg              ren_reg;	// src/main/scala/mini/Cache.scala:82:24
  assign _rdata_WIRE_3 = io_cpu_req_bits_addr[11:4];	// src/main/scala/mini/Cache.scala:85:17
  assign dataMem_3_MPORT_4_addr = addr_reg[11:4];	// src/main/scala/mini/Cache.scala:64:21, :87:25
  wire [127:0]     rdata =
    {_dataMem_3_ext_RW0_rdata,
     _dataMem_2_ext_RW0_rdata,
     _dataMem_1_ext_RW0_rdata,
     _dataMem_0_ext_RW0_rdata};	// src/main/scala/mini/Cache.scala:62:45, :91:18
  reg  [127:0]     rdata_buf;	// src/main/scala/mini/Cache.scala:92:28
  reg  [63:0]      refill_buf_0;	// src/main/scala/mini/Cache.scala:93:23
  reg  [63:0]      refill_buf_1;	// src/main/scala/mini/Cache.scala:93:23
  wire [127:0]     read =
    is_alloc_reg ? {refill_buf_1, refill_buf_0} : ren_reg ? rdata : rdata_buf;	// src/main/scala/mini/Cache.scala:77:29, :82:24, :91:18, :92:28, :93:23, :94:{17,43,54}
  wire [255:0]     _GEN_2 = {248'h0, dataMem_3_MPORT_4_addr};	// src/main/scala/mini/Cache.scala:87:25, :96:11
  wire [255:0]     _is_dirty_T = v >> _GEN_2;	// src/main/scala/mini/Cache.scala:59:18, :96:11
  assign hit = _is_dirty_T[0] & _metaMem_tag_ext_RW0_rdata == addr_reg[31:12];	// src/main/scala/mini/Cache.scala:61:28, :64:21, :86:25, :96:{11,21,34}
  wire [3:0][31:0] _GEN_3 = {{read[127:96]}, {read[95:64]}, {read[63:32]}, {read[31:0]}};	// src/main/scala/mini/Cache.scala:94:17, :99:{25,62}
  wire             _io_cpu_resp_valid_output =
    ~(|state) | is_read & hit | is_alloc_reg & ~(|cpu_mask);	// src/main/scala/mini/Cache.scala:57:22, :66:21, :73:23, :74:23, :77:29, :96:21, :100:{43,50,66,69,79}
  wire [18:0]      _wmask_T_2 = {15'h0, cpu_mask} << {15'h0, addr_reg[3:2], 2'h0};	// src/main/scala/mini/Cache.scala:64:21, :66:21, :88:25, :111:{40,46}
  assign _GEN = is_alloc ? 16'hFFFF : _wmask_T_2[15:0];	// src/main/scala/mini/Cache.scala:76:36, :111:{18,40,80}
  assign wdata = is_alloc ? {io_nasti_r_bits_data, refill_buf_0} : {2{{2{cpu_data}}}};	// src/main/scala/mini/Cache.scala:65:21, :76:36, :93:23, :112:18, :114:9, :116:13
  assign writeEnable = dataMem_3_MPORT_4_en & is_alloc;	// src/main/scala/mini/Cache.scala:61:28, :76:36, :80:64, :118:13, :121:20
  wire [255:0]     _is_dirty_T_2 = d >> _GEN_2;	// src/main/scala/mini/Cache.scala:60:18, :96:11, :164:33
  wire             is_dirty = _is_dirty_T[0] & _is_dirty_T_2[0];	// src/main/scala/mini/Cache.scala:96:11, :164:{19,29,33}
  wire             _T_28 = state == 3'h1;	// src/main/scala/mini/Cache.scala:57:22, :74:23, :165:17
  wire             _T_33 = state == 3'h2;	// src/main/scala/mini/Cache.scala:57:22, :75:24, :165:17
  wire             _T_35 = _T_34 | io_cpu_abort;	// src/main/scala/mini/Cache.scala:80:30, :189:32
  wire             _io_nasti_aw_valid_output =
    (|state) & (_T_28 ? ~hit & is_dirty : _T_33 & ~_T_35 & is_dirty);	// src/main/scala/mini/Cache.scala:57:22, :73:23, :96:21, :152:21, :164:29, :165:17, :172:17, :179:27, :189:{32,49}, :192:27
  wire             _T_40 = state == 3'h3;	// src/main/scala/junctions/nasti.scala:67:13, src/main/scala/mini/Cache.scala:57:22, :165:17
  wire             _GEN_4 = ~(|state) | _T_28 | _T_33;	// src/main/scala/mini/Cache.scala:57:22, :73:23, :159:20, :165:17
  assign _io_nasti_w_valid_output = ~_GEN_4 & _T_40;	// src/main/scala/mini/Cache.scala:159:20, :165:17
  wire             _T_43 = state == 3'h4;	// src/main/scala/mini/Cache.scala:57:22, :134:28, :165:17
  wire             _io_nasti_b_ready_output = ~(_GEN_4 | _T_40) & _T_43;	// src/main/scala/mini/Cache.scala:159:20, :161:20, :165:17
  wire             _io_nasti_ar_valid_output =
    (|state)
    & (_T_28
         ? ~hit & ~is_dirty
         : _T_33 ? ~_T_35 & ~is_dirty : ~(_T_40 | _T_43) & state == 3'h5);	// src/main/scala/mini/Cache.scala:57:22, :73:23, :96:21, :138:21, :152:21, :164:29, :165:17, :172:17, :179:27, :180:{27,30}, :189:{32,49}, :192:27, :193:{27,30}, :210:15
  always @(posedge clock) begin	// <stdin>:5695:11, :6101:11
    if (reset) begin	// <stdin>:5695:11, :6101:11
      state <= 3'h0;	// src/main/scala/junctions/nasti.scala:71:13, src/main/scala/mini/Cache.scala:57:22
      v <= 256'h0;	// src/main/scala/mini/Cache.scala:59:18
      d <= 256'h0;	// src/main/scala/mini/Cache.scala:59:18, :60:18
      read_count <= 1'h0;	// <stdin>:5694:10, :6100:10, src/main/scala/chisel3/util/Counter.scala:61:40
      write_count <= 1'h0;	// <stdin>:5694:10, :6100:10, src/main/scala/chisel3/util/Counter.scala:61:40
    end
    else begin	// <stdin>:5695:11, :6101:11
      automatic logic [255:0] _d_T_1;	// src/main/scala/mini/Cache.scala:119:18
      _d_T_1 = 256'h1 << _GEN_2;	// src/main/scala/mini/Cache.scala:96:11, :119:18
      if (|state) begin	// src/main/scala/mini/Cache.scala:57:22, :73:23
        automatic logic [2:0]      _GEN_5;	// src/main/scala/mini/Cache.scala:57:22, :165:17, :220:27, :221:15
        automatic logic [7:0][2:0] _GEN_6;	// src/main/scala/mini/Cache.scala:165:17, :172:17, :189:49, :203:28, :209:29, :215:30
        _GEN_5 = state == 3'h6 & read_wrap_out ? {1'h0, |cpu_mask, 1'h0} : state;	// <stdin>:5694:10, :6100:10, src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/mini/Cache.scala:57:22, :66:21, :76:24, :100:79, :165:17, :220:27, :221:15
        _GEN_6 =
          {{_GEN_5},
           {_GEN_5},
           {io_nasti_ar_ready & _io_nasti_ar_valid_output ? 3'h6 : state},
           {_io_nasti_b_ready_output & io_nasti_b_valid ? 3'h5 : state},
           {io_nasti_w_bits_w_last ? 3'h4 : state},
           {_T_35
              ? 3'h0
              : io_nasti_aw_ready & _io_nasti_aw_valid_output
                  ? 3'h3
                  : io_nasti_ar_ready & _io_nasti_ar_valid_output ? 3'h6 : state},
           {hit
              ? (io_cpu_req_valid ? {1'h0, (|io_cpu_req_bits_mask) ? 2'h2 : 2'h1} : 3'h0)
              : io_nasti_aw_ready & _io_nasti_aw_valid_output
                  ? 3'h3
                  : io_nasti_ar_ready & _io_nasti_ar_valid_output ? 3'h6 : state},
           {_GEN_5}};	// <stdin>:5694:10, :6100:10, src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/junctions/nasti.scala:67:13, :68:14, :71:13, src/main/scala/mini/Cache.scala:57:22, :75:24, :76:24, :96:21, :134:28, :138:21, :152:21, :161:20, :165:17, :172:17, :173:32, :174:{17,23,45}, :176:17, :181:32, :182:17, :183:38, :184:17, :189:{32,49}, :190:15, :194:32, :195:17, :196:38, :197:17, :203:28, :204:15, :209:29, :210:15, :215:30, :216:15, :220:27, :221:15
        state <= _GEN_6[state];	// src/main/scala/mini/Cache.scala:57:22, :165:17, :172:17, :189:49, :203:28, :209:29, :215:30
      end
      else if (io_cpu_req_valid)	// src/main/scala/mini/Cache.scala:53:14
        state <= {1'h0, (|io_cpu_req_bits_mask) ? 2'h2 : 2'h1};	// <stdin>:5694:10, :6100:10, src/main/scala/junctions/nasti.scala:68:14, src/main/scala/mini/Cache.scala:57:22, :75:24, :168:{15,21,43}
      v <= {256{dataMem_3_MPORT_4_en}} & _d_T_1 | v;	// src/main/scala/mini/Cache.scala:59:18, :80:64, :118:13, :119:{7,18}
      if (dataMem_3_MPORT_4_en) begin	// src/main/scala/mini/Cache.scala:80:64
        if (is_alloc)	// src/main/scala/mini/Cache.scala:76:36
          d <= ~(~d | _d_T_1);	// src/main/scala/mini/Cache.scala:60:18, :119:18, :120:18
        else	// src/main/scala/mini/Cache.scala:76:36
          d <= d | _d_T_1;	// src/main/scala/mini/Cache.scala:60:18, :119:18, :120:18
      end
      if (_T_22)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        read_count <= read_count - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
      if (_T_1)	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        write_count <= write_count - 1'h1;	// src/main/scala/chisel3/util/Counter.scala:61:40, :77:24
    end
    if (_io_cpu_resp_valid_output) begin	// src/main/scala/mini/Cache.scala:100:50
      addr_reg <= io_cpu_req_bits_addr;	// src/main/scala/mini/Cache.scala:64:21
      cpu_data <= io_cpu_req_bits_data;	// src/main/scala/mini/Cache.scala:65:21
      cpu_mask <= io_cpu_req_bits_mask;	// src/main/scala/mini/Cache.scala:66:21
    end
    is_alloc_reg <= is_alloc;	// src/main/scala/mini/Cache.scala:76:36, :77:29
    ren_reg <= dataMem_3_rdata_MPORT_3_en;	// src/main/scala/mini/Cache.scala:81:42, :82:24
    if (ren_reg)	// src/main/scala/mini/Cache.scala:82:24
      rdata_buf <= rdata;	// src/main/scala/mini/Cache.scala:91:18, :92:28
    if (_T_22 & ~read_count)	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/mini/Cache.scala:93:23, :141:25, :142:28
      refill_buf_0 <= io_nasti_r_bits_data;	// src/main/scala/mini/Cache.scala:93:23
    if (_T_22 & read_count)	// src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/mini/Cache.scala:93:23, :141:25, :142:28
      refill_buf_1 <= io_nasti_r_bits_data;	// src/main/scala/mini/Cache.scala:93:23
  end // always @(posedge)
  `ifndef SYNTHESIS	// <stdin>:5694:10, :6100:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:5694:10, :6100:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:5694:10, :6100:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:5694:10, :6100:10
      automatic logic [31:0] _RANDOM[0:26];	// <stdin>:5694:10, :6100:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:5694:10, :6100:10
        `INIT_RANDOM_PROLOG_	// <stdin>:5694:10, :6100:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:5694:10, :6100:10
        for (logic [4:0] i = 5'h0; i < 5'h1B; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;	// <stdin>:5694:10, :6100:10
        end	// <stdin>:5694:10, :6100:10
        state = _RANDOM[5'h0][2:0];	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:57:22
        v =
          {_RANDOM[5'h0][31:3],
           _RANDOM[5'h1],
           _RANDOM[5'h2],
           _RANDOM[5'h3],
           _RANDOM[5'h4],
           _RANDOM[5'h5],
           _RANDOM[5'h6],
           _RANDOM[5'h7],
           _RANDOM[5'h8][2:0]};	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:57:22, :59:18
        d =
          {_RANDOM[5'h8][31:3],
           _RANDOM[5'h9],
           _RANDOM[5'hA],
           _RANDOM[5'hB],
           _RANDOM[5'hC],
           _RANDOM[5'hD],
           _RANDOM[5'hE],
           _RANDOM[5'hF],
           _RANDOM[5'h10][2:0]};	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:59:18, :60:18
        addr_reg = {_RANDOM[5'h10][31:3], _RANDOM[5'h11][2:0]};	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:60:18, :64:21
        cpu_data = {_RANDOM[5'h11][31:3], _RANDOM[5'h12][2:0]};	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:64:21, :65:21
        cpu_mask = _RANDOM[5'h12][6:3];	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:65:21, :66:21
        read_count = _RANDOM[5'h12][7];	// <stdin>:5694:10, :6100:10, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/mini/Cache.scala:65:21
        write_count = _RANDOM[5'h12][8];	// <stdin>:5694:10, :6100:10, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/mini/Cache.scala:65:21
        is_alloc_reg = _RANDOM[5'h12][9];	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:65:21, :77:29
        ren_reg = _RANDOM[5'h12][10];	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:65:21, :82:24
        rdata_buf =
          {_RANDOM[5'h12][31:11],
           _RANDOM[5'h13],
           _RANDOM[5'h14],
           _RANDOM[5'h15],
           _RANDOM[5'h16][10:0]};	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:65:21, :92:28
        refill_buf_0 = {_RANDOM[5'h16][31:11], _RANDOM[5'h17], _RANDOM[5'h18][10:0]};	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:92:28, :93:23
        refill_buf_1 = {_RANDOM[5'h18][31:11], _RANDOM[5'h19], _RANDOM[5'h1A][10:0]};	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:93:23
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:5694:10, :6100:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:5694:10, :6100:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  metaMem_tag_combMem metaMem_tag_ext (	// src/main/scala/mini/Cache.scala:61:28
    .RW0_addr  (writeEnable ? dataMem_3_MPORT_4_addr : _rdata_WIRE_3),	// src/main/scala/mini/Cache.scala:61:28, :85:17, :87:25, :118:13, :121:20
    .RW0_en    (dataMem_3_rdata_MPORT_3_en | writeEnable),	// src/main/scala/mini/Cache.scala:61:28, :81:42, :118:13, :121:20
    .RW0_clk   (clock),
    .RW0_wmode (dataMem_3_MPORT_4_en),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (addr_reg[31:12]),	// src/main/scala/mini/Cache.scala:64:21, :86:25
    .RW0_rdata (_metaMem_tag_ext_RW0_rdata)
  );
  dataMem_0_combMem dataMem_0_ext (	// src/main/scala/mini/Cache.scala:62:45
    .RW0_addr  (_GEN_0),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_en    (_GEN_1),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_clk   (clock),
    .RW0_wmode (dataMem_3_MPORT_4_en),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (wdata[31:0]),	// src/main/scala/mini/Cache.scala:62:45, :112:18
    .RW0_wmask (_GEN[3:0]),	// src/main/scala/mini/Cache.scala:62:45, :111:18
    .RW0_rdata (_dataMem_0_ext_RW0_rdata)
  );
  dataMem_0_combMem dataMem_1_ext (	// src/main/scala/mini/Cache.scala:62:45
    .RW0_addr  (_GEN_0),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_en    (_GEN_1),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_clk   (clock),
    .RW0_wmode (dataMem_3_MPORT_4_en),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (wdata[63:32]),	// src/main/scala/mini/Cache.scala:62:45, :112:18
    .RW0_wmask (_GEN[7:4]),	// src/main/scala/mini/Cache.scala:62:45, :111:18
    .RW0_rdata (_dataMem_1_ext_RW0_rdata)
  );
  dataMem_0_combMem dataMem_2_ext (	// src/main/scala/mini/Cache.scala:62:45
    .RW0_addr  (_GEN_0),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_en    (_GEN_1),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_clk   (clock),
    .RW0_wmode (dataMem_3_MPORT_4_en),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (wdata[95:64]),	// src/main/scala/mini/Cache.scala:62:45, :112:18
    .RW0_wmask (_GEN[11:8]),	// src/main/scala/mini/Cache.scala:62:45, :111:18
    .RW0_rdata (_dataMem_2_ext_RW0_rdata)
  );
  dataMem_0_combMem dataMem_3_ext (	// src/main/scala/mini/Cache.scala:62:45
    .RW0_addr  (_GEN_0),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_en    (_GEN_1),	// src/main/scala/mini/Cache.scala:62:45
    .RW0_clk   (clock),
    .RW0_wmode (dataMem_3_MPORT_4_en),	// src/main/scala/mini/Cache.scala:80:64
    .RW0_wdata (wdata[127:96]),	// src/main/scala/mini/Cache.scala:62:45, :112:18
    .RW0_wmask (_GEN[15:12]),	// src/main/scala/mini/Cache.scala:62:45, :111:18
    .RW0_rdata (_dataMem_3_ext_RW0_rdata)
  );
  assign io_cpu_resp_valid = _io_cpu_resp_valid_output;	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:100:50
  assign io_cpu_resp_bits_data = _GEN_3[addr_reg[3:2]];	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:64:21, :88:25, :99:25
  assign io_nasti_aw_valid = _io_nasti_aw_valid_output;	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:152:21, :165:17
  assign io_nasti_aw_bits_addr =
    {_metaMem_tag_ext_RW0_rdata, dataMem_3_MPORT_4_addr, 4'h0};	// <stdin>:5694:10, :6100:10, src/main/scala/junctions/nasti.scala:65:13, src/main/scala/mini/Cache.scala:61:28, :87:25, :100:79
  assign io_nasti_w_valid = _io_nasti_w_valid_output;	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:159:20, :165:17
  assign io_nasti_w_bits_data = write_count ? read[127:64] : read[63:0];	// <stdin>:5694:10, :6100:10, src/main/scala/chisel3/util/Counter.scala:61:40, src/main/scala/junctions/nasti.scala:94:12, src/main/scala/mini/Cache.scala:94:17, :155:42
  assign io_nasti_w_bits_last = io_nasti_w_bits_w_last;	// <stdin>:5694:10, :6100:10, src/main/scala/chisel3/util/Counter.scala:117:24, :118:{16,23}
  assign io_nasti_b_ready = _io_nasti_b_ready_output;	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:161:20, :165:17
  assign io_nasti_ar_valid = _io_nasti_ar_valid_output;	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:138:21, :165:17
  assign io_nasti_ar_bits_addr = {addr_reg[31:4], 4'h0};	// <stdin>:5694:10, :6100:10, src/main/scala/junctions/nasti.scala:65:13, src/main/scala/mini/Cache.scala:64:21, :100:79, :134:9
  assign io_nasti_r_ready = _io_nasti_r_ready_output;	// <stdin>:5694:10, :6100:10, src/main/scala/mini/Cache.scala:76:24
endmodule

module MemArbiter(	// <stdin>:6506:10
  input         clock,	// <stdin>:6507:11
                reset,	// <stdin>:6508:11
                io_icache_ar_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [31:0] io_icache_ar_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  input         io_icache_r_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_aw_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [31:0] io_dcache_aw_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  input         io_dcache_w_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [63:0] io_dcache_w_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  input         io_dcache_w_bits_last,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_b_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_ar_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [31:0] io_dcache_ar_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  input         io_dcache_r_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_aw_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_w_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_b_valid,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_ar_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_r_valid,	// src/main/scala/mini/Tile.scala:20:14
  input  [63:0] io_nasti_r_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  input         io_nasti_r_bits_last,	// src/main/scala/mini/Tile.scala:20:14
  output        io_icache_ar_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_icache_r_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [63:0] io_icache_r_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  output        io_dcache_aw_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_w_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_b_valid,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_ar_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_dcache_r_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [63:0] io_dcache_r_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_aw_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [31:0] io_nasti_aw_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_w_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [63:0] io_nasti_w_bits_data,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_w_bits_last,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_b_ready,	// src/main/scala/mini/Tile.scala:20:14
                io_nasti_ar_valid,	// src/main/scala/mini/Tile.scala:20:14
  output [31:0] io_nasti_ar_bits_addr,	// src/main/scala/mini/Tile.scala:20:14
  output        io_nasti_r_ready	// src/main/scala/mini/Tile.scala:20:14
);

  reg  [2:0] state;	// src/main/scala/mini/Tile.scala:23:22
  wire       _io_nasti_aw_valid_output = io_dcache_aw_valid & ~(|state);	// src/main/scala/mini/Tile.scala:23:22, :27:{43,52}
  wire       _io_dcache_aw_ready_output = io_nasti_aw_ready & ~(|state);	// src/main/scala/mini/Tile.scala:23:22, :27:52, :28:43
  wire       _io_dcache_w_ready_T = state == 3'h3;	// src/main/scala/mini/Tile.scala:20:14, :23:22, :33:50
  wire       _io_dcache_w_ready_output = io_nasti_w_ready & _io_dcache_w_ready_T;	// src/main/scala/mini/Tile.scala:33:50, :34:41
  wire       _io_nasti_b_ready_T = state == 3'h4;	// src/main/scala/mini/Tile.scala:23:22, :39:50
  wire       _io_nasti_b_ready_output = io_dcache_b_ready & _io_nasti_b_ready_T;	// src/main/scala/mini/Tile.scala:39:50, :40:41
  wire       _io_dcache_ar_ready_output =
    io_nasti_ar_ready & ~_io_nasti_aw_valid_output & ~(|state);	// src/main/scala/mini/Tile.scala:23:22, :27:{43,52}, :51:5, :52:65
  wire       _io_icache_ar_ready_output =
    _io_dcache_ar_ready_output & ~io_dcache_ar_valid;	// src/main/scala/mini/Tile.scala:52:65, :53:{44,47}
  wire       _io_nasti_r_ready_T = state == 3'h1;	// src/main/scala/mini/Tile.scala:23:22, :58:50, :70:15
  wire       _io_nasti_r_ready_T_2 = state == 3'h2;	// src/main/scala/mini/Tile.scala:23:22, :59:50, :68:15
  wire       _io_nasti_r_ready_output =
    io_icache_r_ready & _io_nasti_r_ready_T | io_dcache_r_ready & _io_nasti_r_ready_T_2;	// src/main/scala/mini/Tile.scala:58:50, :59:50, :60:{41,66}, :61:23
  always @(posedge clock) begin	// <stdin>:6507:11
    if (reset)	// <stdin>:6507:11
      state <= 3'h0;	// src/main/scala/mini/Tile.scala:20:14, :23:22
    else if (|state) begin	// src/main/scala/mini/Tile.scala:23:22, :27:52
      if (state == 3'h1) begin	// src/main/scala/mini/Tile.scala:23:22, :63:17, :70:15
        if (_io_nasti_r_ready_output & io_nasti_r_valid & io_nasti_r_bits_last)	// src/main/scala/mini/Tile.scala:60:66, :74:28
          state <= 3'h0;	// src/main/scala/mini/Tile.scala:20:14, :23:22
      end
      else if (state == 3'h2) begin	// src/main/scala/mini/Tile.scala:23:22, :63:17, :68:15
        if (_io_nasti_r_ready_output & io_nasti_r_valid & io_nasti_r_bits_last)	// src/main/scala/mini/Tile.scala:60:66, :79:28
          state <= 3'h0;	// src/main/scala/mini/Tile.scala:20:14, :23:22
      end
      else if (state == 3'h3) begin	// src/main/scala/mini/Tile.scala:20:14, :23:22, :63:17
        if (_io_dcache_w_ready_output & io_dcache_w_valid & io_dcache_w_bits_last)	// src/main/scala/mini/Tile.scala:34:41, :84:29
          state <= 3'h4;	// src/main/scala/mini/Tile.scala:23:22, :39:50
      end
      else if (state == 3'h4 & _io_nasti_b_ready_output & io_nasti_b_valid)	// src/main/scala/mini/Tile.scala:23:22, :39:50, :40:41, :63:17, :89:29, :90:15
        state <= 3'h0;	// src/main/scala/mini/Tile.scala:20:14, :23:22
    end
    else if (_io_dcache_aw_ready_output & io_dcache_aw_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/mini/Tile.scala:28:43
      state <= 3'h3;	// src/main/scala/mini/Tile.scala:20:14, :23:22
    else if (_io_dcache_ar_ready_output & io_dcache_ar_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/mini/Tile.scala:52:65
      state <= 3'h2;	// src/main/scala/mini/Tile.scala:23:22, :68:15
    else if (_io_icache_ar_ready_output & io_icache_ar_valid)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/mini/Tile.scala:53:44
      state <= 3'h1;	// src/main/scala/mini/Tile.scala:23:22, :70:15
  end // always @(posedge)
  `ifndef SYNTHESIS	// <stdin>:6506:10
    `ifdef FIRRTL_BEFORE_INITIAL	// <stdin>:6506:10
      `FIRRTL_BEFORE_INITIAL	// <stdin>:6506:10
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin	// <stdin>:6506:10
      automatic logic [31:0] _RANDOM[0:0];	// <stdin>:6506:10
      `ifdef INIT_RANDOM_PROLOG_	// <stdin>:6506:10
        `INIT_RANDOM_PROLOG_	// <stdin>:6506:10
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// <stdin>:6506:10
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;	// <stdin>:6506:10
        state = _RANDOM[/*Zero width*/ 1'b0][2:0];	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:23:22
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// <stdin>:6506:10
      `FIRRTL_AFTER_INITIAL	// <stdin>:6506:10
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  assign io_icache_ar_ready = _io_icache_ar_ready_output;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:53:44
  assign io_icache_r_valid = io_nasti_r_valid & _io_nasti_r_ready_T;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:58:{41,50}
  assign io_icache_r_bits_data = io_nasti_r_bits_data;	// <stdin>:6506:10
  assign io_dcache_aw_ready = _io_dcache_aw_ready_output;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:28:43
  assign io_dcache_w_ready = _io_dcache_w_ready_output;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:34:41
  assign io_dcache_b_valid = io_nasti_b_valid & _io_nasti_b_ready_T;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:39:{41,50}
  assign io_dcache_ar_ready = _io_dcache_ar_ready_output;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:52:65
  assign io_dcache_r_valid = io_nasti_r_valid & _io_nasti_r_ready_T_2;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:59:{41,50}
  assign io_dcache_r_bits_data = io_nasti_r_bits_data;	// <stdin>:6506:10
  assign io_nasti_aw_valid = _io_nasti_aw_valid_output;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:27:43
  assign io_nasti_aw_bits_addr = io_dcache_aw_bits_addr;	// <stdin>:6506:10
  assign io_nasti_w_valid = io_dcache_w_valid & _io_dcache_w_ready_T;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:33:{41,50}
  assign io_nasti_w_bits_data = io_dcache_w_bits_data;	// <stdin>:6506:10
  assign io_nasti_w_bits_last = io_dcache_w_bits_last;	// <stdin>:6506:10
  assign io_nasti_b_ready = _io_nasti_b_ready_output;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:40:41
  assign io_nasti_ar_valid =
    (io_icache_ar_valid | io_dcache_ar_valid) & ~_io_nasti_aw_valid_output & ~(|state);	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:23:22, :27:{43,52}, :50:44, :51:{5,24}
  assign io_nasti_ar_bits_addr =
    io_dcache_ar_valid ? io_dcache_ar_bits_addr : io_icache_ar_bits_addr;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:46:8
  assign io_nasti_r_ready = _io_nasti_r_ready_output;	// <stdin>:6506:10, src/main/scala/mini/Tile.scala:60:66
endmodule

module Tile(	// <stdin>:6649:10
  input         clock,	// <stdin>:6650:11
                reset,	// <stdin>:6651:11
                io_host_fromhost_valid,	// src/main/scala/mini/Tile.scala:107:14
  input  [31:0] io_host_fromhost_bits,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_aw_ready,	// src/main/scala/mini/Tile.scala:107:14
                io_nasti_w_ready,	// src/main/scala/mini/Tile.scala:107:14
                io_nasti_b_valid,	// src/main/scala/mini/Tile.scala:107:14
  input  [4:0]  io_nasti_b_bits_id,	// src/main/scala/mini/Tile.scala:107:14
  input  [1:0]  io_nasti_b_bits_resp,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_ar_ready,	// src/main/scala/mini/Tile.scala:107:14
                io_nasti_r_valid,	// src/main/scala/mini/Tile.scala:107:14
  input  [4:0]  io_nasti_r_bits_id,	// src/main/scala/mini/Tile.scala:107:14
  input  [63:0] io_nasti_r_bits_data,	// src/main/scala/mini/Tile.scala:107:14
  input  [1:0]  io_nasti_r_bits_resp,	// src/main/scala/mini/Tile.scala:107:14
  input         io_nasti_r_bits_last,	// src/main/scala/mini/Tile.scala:107:14
  output [31:0] io_host_tohost,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_aw_valid,	// src/main/scala/mini/Tile.scala:107:14
  output [4:0]  io_nasti_aw_bits_id,	// src/main/scala/mini/Tile.scala:107:14
  output [31:0] io_nasti_aw_bits_addr,	// src/main/scala/mini/Tile.scala:107:14
  output [7:0]  io_nasti_aw_bits_len,	// src/main/scala/mini/Tile.scala:107:14
  output [2:0]  io_nasti_aw_bits_size,	// src/main/scala/mini/Tile.scala:107:14
  output [1:0]  io_nasti_aw_bits_burst,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_aw_bits_lock,	// src/main/scala/mini/Tile.scala:107:14
  output [3:0]  io_nasti_aw_bits_cache,	// src/main/scala/mini/Tile.scala:107:14
  output [2:0]  io_nasti_aw_bits_prot,	// src/main/scala/mini/Tile.scala:107:14
  output [3:0]  io_nasti_aw_bits_qos,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_w_valid,	// src/main/scala/mini/Tile.scala:107:14
  output [63:0] io_nasti_w_bits_data,	// src/main/scala/mini/Tile.scala:107:14
  output [7:0]  io_nasti_w_bits_strb,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_w_bits_last,	// src/main/scala/mini/Tile.scala:107:14
                io_nasti_b_ready,	// src/main/scala/mini/Tile.scala:107:14
                io_nasti_ar_valid,	// src/main/scala/mini/Tile.scala:107:14
  output [4:0]  io_nasti_ar_bits_id,	// src/main/scala/mini/Tile.scala:107:14
  output [31:0] io_nasti_ar_bits_addr,	// src/main/scala/mini/Tile.scala:107:14
  output [7:0]  io_nasti_ar_bits_len,	// src/main/scala/mini/Tile.scala:107:14
  output [2:0]  io_nasti_ar_bits_size,	// src/main/scala/mini/Tile.scala:107:14
  output [1:0]  io_nasti_ar_bits_burst,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_ar_bits_lock,	// src/main/scala/mini/Tile.scala:107:14
  output [3:0]  io_nasti_ar_bits_cache,	// src/main/scala/mini/Tile.scala:107:14
  output [2:0]  io_nasti_ar_bits_prot,	// src/main/scala/mini/Tile.scala:107:14
  output [3:0]  io_nasti_ar_bits_qos,	// src/main/scala/mini/Tile.scala:107:14
  output        io_nasti_r_ready	// src/main/scala/mini/Tile.scala:107:14
);

  wire        _arb_io_icache_ar_ready;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_icache_r_valid;	// src/main/scala/mini/Tile.scala:111:19
  wire [63:0] _arb_io_icache_r_bits_data;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_aw_ready;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_w_ready;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_b_valid;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_ar_ready;	// src/main/scala/mini/Tile.scala:111:19
  wire        _arb_io_dcache_r_valid;	// src/main/scala/mini/Tile.scala:111:19
  wire [63:0] _arb_io_dcache_r_bits_data;	// src/main/scala/mini/Tile.scala:111:19
  wire        _dcache_io_cpu_resp_valid;	// src/main/scala/mini/Tile.scala:110:22
  wire [31:0] _dcache_io_cpu_resp_bits_data;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_aw_valid;	// src/main/scala/mini/Tile.scala:110:22
  wire [31:0] _dcache_io_nasti_aw_bits_addr;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_w_valid;	// src/main/scala/mini/Tile.scala:110:22
  wire [63:0] _dcache_io_nasti_w_bits_data;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_w_bits_last;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_b_ready;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_ar_valid;	// src/main/scala/mini/Tile.scala:110:22
  wire [31:0] _dcache_io_nasti_ar_bits_addr;	// src/main/scala/mini/Tile.scala:110:22
  wire        _dcache_io_nasti_r_ready;	// src/main/scala/mini/Tile.scala:110:22
  wire        _icache_io_cpu_resp_valid;	// src/main/scala/mini/Tile.scala:109:22
  wire [31:0] _icache_io_cpu_resp_bits_data;	// src/main/scala/mini/Tile.scala:109:22
  wire        _icache_io_nasti_ar_valid;	// src/main/scala/mini/Tile.scala:109:22
  wire [31:0] _icache_io_nasti_ar_bits_addr;	// src/main/scala/mini/Tile.scala:109:22
  wire        _icache_io_nasti_r_ready;	// src/main/scala/mini/Tile.scala:109:22
  wire        _core_io_icache_req_valid;	// src/main/scala/mini/Tile.scala:108:20
  wire [31:0] _core_io_icache_req_bits_addr;	// src/main/scala/mini/Tile.scala:108:20
  wire        _core_io_dcache_abort;	// src/main/scala/mini/Tile.scala:108:20
  wire        _core_io_dcache_req_valid;	// src/main/scala/mini/Tile.scala:108:20
  wire [31:0] _core_io_dcache_req_bits_addr;	// src/main/scala/mini/Tile.scala:108:20
  wire [31:0] _core_io_dcache_req_bits_data;	// src/main/scala/mini/Tile.scala:108:20
  wire [3:0]  _core_io_dcache_req_bits_mask;	// src/main/scala/mini/Tile.scala:108:20
  Core core (	// src/main/scala/mini/Tile.scala:108:20
    .clock                    (clock),
    .reset                    (reset),
    .io_host_fromhost_valid   (io_host_fromhost_valid),
    .io_host_fromhost_bits    (io_host_fromhost_bits),
    .io_icache_resp_valid     (_icache_io_cpu_resp_valid),	// src/main/scala/mini/Tile.scala:109:22
    .io_icache_resp_bits_data (_icache_io_cpu_resp_bits_data),	// src/main/scala/mini/Tile.scala:109:22
    .io_dcache_resp_valid     (_dcache_io_cpu_resp_valid),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_resp_bits_data (_dcache_io_cpu_resp_bits_data),	// src/main/scala/mini/Tile.scala:110:22
    .io_host_tohost           (io_host_tohost),
    .io_icache_req_valid      (_core_io_icache_req_valid),
    .io_icache_req_bits_addr  (_core_io_icache_req_bits_addr),
    .io_dcache_abort          (_core_io_dcache_abort),
    .io_dcache_req_valid      (_core_io_dcache_req_valid),
    .io_dcache_req_bits_addr  (_core_io_dcache_req_bits_addr),
    .io_dcache_req_bits_data  (_core_io_dcache_req_bits_data),
    .io_dcache_req_bits_mask  (_core_io_dcache_req_bits_mask)
  );
  Cache icache (	// src/main/scala/mini/Tile.scala:109:22
    .clock                 (clock),
    .reset                 (reset),
    .io_cpu_abort          (1'h0),	// src/main/scala/mini/Tile.scala:111:19
    .io_cpu_req_valid      (_core_io_icache_req_valid),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_addr  (_core_io_icache_req_bits_addr),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_data  (32'h0),	// src/main/scala/mini/Tile.scala:109:22
    .io_cpu_req_bits_mask  (4'h0),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_aw_ready     (1'h0),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_w_ready      (1'h0),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_b_valid      (1'h0),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_ar_ready     (_arb_io_icache_ar_ready),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_r_valid      (_arb_io_icache_r_valid),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_r_bits_data  (_arb_io_icache_r_bits_data),	// src/main/scala/mini/Tile.scala:111:19
    .io_cpu_resp_valid     (_icache_io_cpu_resp_valid),
    .io_cpu_resp_bits_data (_icache_io_cpu_resp_bits_data),
    .io_nasti_aw_valid     (/* unused */),
    .io_nasti_aw_bits_addr (/* unused */),
    .io_nasti_w_valid      (/* unused */),
    .io_nasti_w_bits_data  (/* unused */),
    .io_nasti_w_bits_last  (/* unused */),
    .io_nasti_b_ready      (/* unused */),
    .io_nasti_ar_valid     (_icache_io_nasti_ar_valid),
    .io_nasti_ar_bits_addr (_icache_io_nasti_ar_bits_addr),
    .io_nasti_r_ready      (_icache_io_nasti_r_ready)
  );
  Cache dcache (	// src/main/scala/mini/Tile.scala:110:22
    .clock                 (clock),
    .reset                 (reset),
    .io_cpu_abort          (_core_io_dcache_abort),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_valid      (_core_io_dcache_req_valid),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_addr  (_core_io_dcache_req_bits_addr),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_data  (_core_io_dcache_req_bits_data),	// src/main/scala/mini/Tile.scala:108:20
    .io_cpu_req_bits_mask  (_core_io_dcache_req_bits_mask),	// src/main/scala/mini/Tile.scala:108:20
    .io_nasti_aw_ready     (_arb_io_dcache_aw_ready),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_w_ready      (_arb_io_dcache_w_ready),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_b_valid      (_arb_io_dcache_b_valid),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_ar_ready     (_arb_io_dcache_ar_ready),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_r_valid      (_arb_io_dcache_r_valid),	// src/main/scala/mini/Tile.scala:111:19
    .io_nasti_r_bits_data  (_arb_io_dcache_r_bits_data),	// src/main/scala/mini/Tile.scala:111:19
    .io_cpu_resp_valid     (_dcache_io_cpu_resp_valid),
    .io_cpu_resp_bits_data (_dcache_io_cpu_resp_bits_data),
    .io_nasti_aw_valid     (_dcache_io_nasti_aw_valid),
    .io_nasti_aw_bits_addr (_dcache_io_nasti_aw_bits_addr),
    .io_nasti_w_valid      (_dcache_io_nasti_w_valid),
    .io_nasti_w_bits_data  (_dcache_io_nasti_w_bits_data),
    .io_nasti_w_bits_last  (_dcache_io_nasti_w_bits_last),
    .io_nasti_b_ready      (_dcache_io_nasti_b_ready),
    .io_nasti_ar_valid     (_dcache_io_nasti_ar_valid),
    .io_nasti_ar_bits_addr (_dcache_io_nasti_ar_bits_addr),
    .io_nasti_r_ready      (_dcache_io_nasti_r_ready)
  );
  MemArbiter arb (	// src/main/scala/mini/Tile.scala:111:19
    .clock                  (clock),
    .reset                  (reset),
    .io_icache_ar_valid     (_icache_io_nasti_ar_valid),	// src/main/scala/mini/Tile.scala:109:22
    .io_icache_ar_bits_addr (_icache_io_nasti_ar_bits_addr),	// src/main/scala/mini/Tile.scala:109:22
    .io_icache_r_ready      (_icache_io_nasti_r_ready),	// src/main/scala/mini/Tile.scala:109:22
    .io_dcache_aw_valid     (_dcache_io_nasti_aw_valid),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_aw_bits_addr (_dcache_io_nasti_aw_bits_addr),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_w_valid      (_dcache_io_nasti_w_valid),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_w_bits_data  (_dcache_io_nasti_w_bits_data),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_w_bits_last  (_dcache_io_nasti_w_bits_last),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_b_ready      (_dcache_io_nasti_b_ready),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_ar_valid     (_dcache_io_nasti_ar_valid),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_ar_bits_addr (_dcache_io_nasti_ar_bits_addr),	// src/main/scala/mini/Tile.scala:110:22
    .io_dcache_r_ready      (_dcache_io_nasti_r_ready),	// src/main/scala/mini/Tile.scala:110:22
    .io_nasti_aw_ready      (io_nasti_aw_ready),
    .io_nasti_w_ready       (io_nasti_w_ready),
    .io_nasti_b_valid       (io_nasti_b_valid),
    .io_nasti_ar_ready      (io_nasti_ar_ready),
    .io_nasti_r_valid       (io_nasti_r_valid),
    .io_nasti_r_bits_data   (io_nasti_r_bits_data),
    .io_nasti_r_bits_last   (io_nasti_r_bits_last),
    .io_icache_ar_ready     (_arb_io_icache_ar_ready),
    .io_icache_r_valid      (_arb_io_icache_r_valid),
    .io_icache_r_bits_data  (_arb_io_icache_r_bits_data),
    .io_dcache_aw_ready     (_arb_io_dcache_aw_ready),
    .io_dcache_w_ready      (_arb_io_dcache_w_ready),
    .io_dcache_b_valid      (_arb_io_dcache_b_valid),
    .io_dcache_ar_ready     (_arb_io_dcache_ar_ready),
    .io_dcache_r_valid      (_arb_io_dcache_r_valid),
    .io_dcache_r_bits_data  (_arb_io_dcache_r_bits_data),
    .io_nasti_aw_valid      (io_nasti_aw_valid),
    .io_nasti_aw_bits_addr  (io_nasti_aw_bits_addr),
    .io_nasti_w_valid       (io_nasti_w_valid),
    .io_nasti_w_bits_data   (io_nasti_w_bits_data),
    .io_nasti_w_bits_last   (io_nasti_w_bits_last),
    .io_nasti_b_ready       (io_nasti_b_ready),
    .io_nasti_ar_valid      (io_nasti_ar_valid),
    .io_nasti_ar_bits_addr  (io_nasti_ar_bits_addr),
    .io_nasti_r_ready       (io_nasti_r_ready)
  );
  assign io_nasti_aw_bits_id = 5'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_aw_bits_len = 8'h1;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_aw_bits_size = 3'h3;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_aw_bits_burst = 2'h1;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_aw_bits_lock = 1'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_aw_bits_cache = 4'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_aw_bits_prot = 3'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_aw_bits_qos = 4'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_w_bits_strb = 8'hFF;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_ar_bits_id = 5'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_ar_bits_len = 8'h1;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_ar_bits_size = 3'h3;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_ar_bits_burst = 2'h1;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_ar_bits_lock = 1'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_ar_bits_cache = 4'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_ar_bits_prot = 3'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
  assign io_nasti_ar_bits_qos = 4'h0;	// <stdin>:6649:10, src/main/scala/mini/Tile.scala:111:19
endmodule

