PROP_DevDevice
xc5vlx50t
s
PROP_DevFamily
Virtex5
s
PROP_DevPackage
ff1136
s
PROP_DevSpeed
-3
s
PROP_Enable_Incremental_Messaging
false
s
PROP_Enable_Message_Capture
true
s
PROP_Enable_Message_Filtering
false
s
PROP_PreferredLanguage
Verilog
s
PROP_Simulator
Modelsim-SE Verilog
s
PROP_Synthesis_Tool
XST (VHDL/Verilog)
s
PROP_Top_Level_Module_Type
HDL
s
