module FFL_D( input D, clk, rst, output reg Q);

always @(posedge clk) //simpre que flanco "1"
  begin
    if (rst)     //si rst es "1"
      Q <= 1'b0; //la salida es 1 bit en 0
    else         //sino
      Q <= D;   // actualizar Q
  end
endmodule
