#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Dec 28 13:48:10 2023
# Process ID: 9219
# Current directory: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_novel_axi_0_0_synth_1
# Command line: vivado -log design_1_novel_axi_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_novel_axi_0_0.tcl
# Log file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_novel_axi_0_0_synth_1/design_1_novel_axi_0_0.vds
# Journal file: /home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_novel_axi_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_novel_axi_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/benes_ip_maker'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_novel_axi_0_0 -part xcu280-fsvh2892-2L-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9647
WARNING: [Synth 8-2306] macro MAX redefined [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:136]
WARNING: [Synth 8-2306] macro MIN redefined [/tools/Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:137]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3177.320 ; gain = 174.715 ; free physical = 20049 ; free virtual = 43338
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_novel_axi_0_0' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_novel_axi_0_0/synth/design_1_novel_axi_0_0.sv:57]
INFO: [Synth 8-6157] synthesizing module 'axi_std_interface' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/axi_std_interface.sv:6]
	Parameter C_S00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_std_slave' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/axi_std_slave.sv:8]
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 1024 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 11 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 7 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
	Parameter Fixed_Burst bound to: 2'b00 
	Parameter Incr_Burst bound to: 2'b01 
	Parameter Wrap_Burst bound to: 2'b10 
	Parameter RAM_DEPTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Interconnect_benes' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/intc_benes.sv:6]
INFO: [Synth 8-6157] synthesizing module 'network_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/network_module.sv:6]
INFO: [Synth 8-6157] synthesizing module 'stage_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/stage_module.sv:4]
INFO: [Synth 8-6157] synthesizing module 'switch_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/switch_module.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'switch_module' (1#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/switch_module.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'stage_module' (2#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/stage_module.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'network_module' (3#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/network_module.sv:6]
INFO: [Synth 8-6157] synthesizing module 'type_network_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/network_module.sv:56]
INFO: [Synth 8-6157] synthesizing module 'type_stage_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/stage_module.sv:25]
INFO: [Synth 8-6157] synthesizing module 'type_switch_module' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/switch_module.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'type_switch_module' (4#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/switch_module.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'type_stage_module' (5#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/stage_module.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'type_network_module' (6#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/network_module.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'Interconnect_benes' (7#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/intc_benes.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'axi_std_slave' (8#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/axi_std_slave.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'axi_std_interface' (9#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ipshared/6615/axi_std_interface.sv:6]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_buser' does not match port width (2) of module 'axi_std_interface' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_novel_axi_0_0/synth/design_1_novel_axi_0_0.sv:236]
WARNING: [Synth 8-689] width (1) of port connection 's00_axi_ruser' does not match port width (2) of module 'axi_std_interface' [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_novel_axi_0_0/synth/design_1_novel_axi_0_0.sv:256]
INFO: [Synth 8-6155] done synthesizing module 'design_1_novel_axi_0_0' (10#1) [/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.gen/sources_1/bd/design_1/ip/design_1_novel_axi_0_0/synth/design_1_novel_axi_0_0.sv:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3438.945 ; gain = 436.340 ; free physical = 20975 ; free virtual = 44273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3453.789 ; gain = 451.184 ; free physical = 20911 ; free virtual = 44208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3453.789 ; gain = 451.184 ; free physical = 20911 ; free virtual = 44208
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4160.227 ; gain = 0.000 ; free physical = 19361 ; free virtual = 42665
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4817.688 ; gain = 2.133 ; free physical = 18443 ; free virtual = 41752
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 4963.562 ; gain = 145.875 ; free physical = 18275 ; free virtual = 41584
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 19673 ; free virtual = 43013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 19673 ; free virtual = 43013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 19676 ; free virtual = 43015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 21900 ; free virtual = 45262
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	              512 Bit    Registers := 632   
	               32 Bit    Registers := 632   
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 324   
+---Muxes : 
	   2 Input  512 Bit        Muxes := 576   
	   2 Input   32 Bit        Muxes := 576   
	   2 Input   11 Bit        Muxes := 11    
	   4 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 301   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][69] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][71] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][73] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][75] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][76] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][77] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][79] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][80] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][81] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][82] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][83] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][84] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][86] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][87] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][88] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][89] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][90] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][91] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][92] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][93] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][94] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\BRAM_GEN[0].BYTE_BRAM_GEN[19].output_byte_ram_reg[19][99] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'axi_rresp_reg[0]' (FDRE) to 'axi_rresp_reg[1]'
INFO: [Synth 8-3886] merging instance 'axi_buser_reg[0]' (FDRE) to 'axi_buser_reg[-1]'
INFO: [Synth 8-3886] merging instance 'axi_bresp_reg[0]' (FDRE) to 'axi_bresp_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 12942 ; free virtual = 36492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:24 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 9481 ; free virtual = 33204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:24 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 9708 ; free virtual = 33431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:25 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 9653 ; free virtual = 33398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 8989 ; free virtual = 32734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 8989 ; free virtual = 32734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 8983 ; free virtual = 32728
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 8994 ; free virtual = 32739
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 8990 ; free virtual = 32735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 8988 ; free virtual = 32732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     2|
|3     |LUT2   |     2|
|4     |LUT3   |     4|
|5     |LUT4   |    14|
|6     |LUT5   |     3|
|7     |LUT6   |    10|
|8     |FDRE   |    24|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:26 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 8994 ; free virtual = 32739
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:50 ; elapsed = 00:01:08 . Memory (MB): peak = 4963.562 ; gain = 451.184 ; free physical = 16249 ; free virtual = 39994
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 4963.562 ; gain = 1960.957 ; free physical = 16287 ; free virtual = 39993
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4963.562 ; gain = 0.000 ; free physical = 16269 ; free virtual = 39975
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4979.570 ; gain = 0.000 ; free physical = 16240 ; free virtual = 39945
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:36 . Memory (MB): peak = 4979.570 ; gain = 2616.328 ; free physical = 16417 ; free virtual = 40123
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_novel_axi_0_0_synth_1/design_1_novel_axi_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_novel_axi_0_0, cache-ID = d4cea9c9a629a1f3
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/hs/Desktop/FHE/fhe_benes/fhe_interconnect/step1/RTL/sim_resource/novel_benes/novel_benes_bd_maker/novel_benes_bd_maker.runs/design_1_novel_axi_0_0_synth_1/design_1_novel_axi_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_novel_axi_0_0_utilization_synth.rpt -pb design_1_novel_axi_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 28 13:49:53 2023...
