<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
rc: 0 (means success: 1)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram.v</a>
defines: 
time_elapsed: 0.579s
ram usage: 15688 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_cache <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_to_test_dram.v</a>
module bsg_cache_to_test_dram (
	core_clk_i,
	core_reset_i,
	dma_pkt_i,
	dma_pkt_v_i,
	dma_pkt_yumi_o,
	dma_data_o,
	dma_data_v_o,
	dma_data_ready_i,
	dma_data_i,
	dma_data_v_i,
	dma_data_yumi_o,
	dram_clk_i,
	dram_reset_i,
	dram_req_v_o,
	dram_write_not_read_o,
	dram_ch_addr_o,
	dram_req_yumi_i,
	dram_data_v_o,
	dram_data_o,
	dram_data_yumi_i,
	dram_data_v_i,
	dram_data_i,
	dram_ch_addr_i
);
	localparam [3:0] e_cache_amo_swap = 4&#39;b0000;
	localparam [3:0] e_cache_amo_add = 4&#39;b0001;
	localparam [3:0] e_cache_amo_xor = 4&#39;b0010;
	localparam [3:0] e_cache_amo_and = 4&#39;b0011;
	localparam [3:0] e_cache_amo_or = 4&#39;b0100;
	localparam [3:0] e_cache_amo_min = 4&#39;b0101;
	localparam [3:0] e_cache_amo_max = 4&#39;b0110;
	localparam [3:0] e_cache_amo_minu = 4&#39;b0111;
	localparam [3:0] e_cache_amo_maxu = 4&#39;b1000;
	localparam amo_support_level_none_lp = 1&#39;sb0;
	localparam amo_support_level_swap_lp = amo_support_level_none_lp | (1 &lt;&lt; e_cache_amo_swap);
	localparam amo_support_level_logical_lp = ((amo_support_level_swap_lp | (1 &lt;&lt; e_cache_amo_xor)) | (1 &lt;&lt; e_cache_amo_and)) | (1 &lt;&lt; e_cache_amo_or);
	localparam amo_support_level_arithmetic_lp = ((((amo_support_level_logical_lp | (1 &lt;&lt; e_cache_amo_add)) | (1 &lt;&lt; e_cache_amo_min)) | (1 &lt;&lt; e_cache_amo_max)) | (1 &lt;&lt; e_cache_amo_minu)) | (1 &lt;&lt; e_cache_amo_maxu);
	localparam [5:0] LB = 6&#39;b000000;
	localparam [5:0] LH = 6&#39;b000001;
	localparam [5:0] LW = 6&#39;b000010;
	localparam [5:0] LD = 6&#39;b000011;
	localparam [5:0] LBU = 6&#39;b000100;
	localparam [5:0] LHU = 6&#39;b000101;
	localparam [5:0] LWU = 6&#39;b000110;
	localparam [5:0] LDU = 6&#39;b000111;
	localparam [5:0] SB = 6&#39;b001000;
	localparam [5:0] SH = 6&#39;b001001;
	localparam [5:0] SW = 6&#39;b001010;
	localparam [5:0] SD = 6&#39;b001011;
	localparam [5:0] LM = 6&#39;b001100;
	localparam [5:0] SM = 6&#39;b001101;
	localparam [5:0] TAGST = 6&#39;b010000;
	localparam [5:0] TAGFL = 6&#39;b010001;
	localparam [5:0] TAGLV = 6&#39;b010010;
	localparam [5:0] TAGLA = 6&#39;b010011;
	localparam [5:0] AFL = 6&#39;b011000;
	localparam [5:0] AFLINV = 6&#39;b011001;
	localparam [5:0] AINV = 6&#39;b011010;
	localparam [5:0] ALOCK = 6&#39;b011011;
	localparam [5:0] AUNLOCK = 6&#39;b011100;
	localparam [5:0] AMOSWAP_W = 6&#39;b100000;
	localparam [5:0] AMOADD_W = 6&#39;b100001;
	localparam [5:0] AMOXOR_W = 6&#39;b100010;
	localparam [5:0] AMOAND_W = 6&#39;b100011;
	localparam [5:0] AMOOR_W = 6&#39;b100100;
	localparam [5:0] AMOMIN_W = 6&#39;b100101;
	localparam [5:0] AMOMAX_W = 6&#39;b100110;
	localparam [5:0] AMOMINU_W = 6&#39;b100111;
	localparam [5:0] AMOMAXU_W = 6&#39;b101000;
	localparam [5:0] AMOSWAP_D = 6&#39;b110000;
	localparam [5:0] AMOADD_D = 6&#39;b110001;
	localparam [5:0] AMOXOR_D = 6&#39;b110010;
	localparam [5:0] AMOAND_D = 6&#39;b110011;
	localparam [5:0] AMOOR_D = 6&#39;b110100;
	localparam [5:0] AMOMIN_D = 6&#39;b110101;
	localparam [5:0] AMOMAX_D = 6&#39;b110110;
	localparam [5:0] AMOMINU_D = 6&#39;b110111;
	localparam [5:0] AMOMAXU_D = 6&#39;b111000;
	localparam [3:0] e_dma_nop = 4&#39;b0000;
	localparam [3:0] e_dma_send_fill_addr = 4&#39;b0001;
	localparam [3:0] e_dma_send_evict_addr = 4&#39;b0010;
	localparam [3:0] e_dma_get_fill_data = 4&#39;b0100;
	localparam [3:0] e_dma_send_evict_data = 4&#39;b1000;
	parameter _sv2v_width_num_cache_p = 24;
	parameter [_sv2v_width_num_cache_p - 1:0] num_cache_p = &#34;inv&#34;;
	parameter _sv2v_width_addr_width_p = 24;
	parameter [_sv2v_width_addr_width_p - 1:0] addr_width_p = &#34;inv&#34;;
	parameter _sv2v_width_data_width_p = 24;
	parameter [_sv2v_width_data_width_p - 1:0] data_width_p = &#34;inv&#34;;
	parameter _sv2v_width_block_size_in_words_p = 24;
	parameter [_sv2v_width_block_size_in_words_p - 1:0] block_size_in_words_p = &#34;inv&#34;;
	parameter _sv2v_width_cache_bank_addr_width_p = 24;
	parameter [_sv2v_width_cache_bank_addr_width_p - 1:0] cache_bank_addr_width_p = &#34;inv&#34;;
	parameter _sv2v_width_dram_channel_addr_width_p = 24;
	parameter [_sv2v_width_dram_channel_addr_width_p - 1:0] dram_channel_addr_width_p = &#34;inv&#34;;
	parameter _sv2v_width_dram_data_width_p = 24;
	parameter [_sv2v_width_dram_data_width_p - 1:0] dram_data_width_p = &#34;inv&#34;;
	parameter dma_data_width_p = data_width_p;
	parameter num_req_lp = (block_size_in_words_p * data_width_p) / dram_data_width_p;
	parameter lg_num_req_lp = (num_req_lp == 1 ? 1 : $clog2(num_req_lp));
	parameter dram_byte_offset_width_lp = ((dram_data_width_p &gt;&gt; 3) == 1 ? 1 : $clog2(dram_data_width_p &gt;&gt; 3));
	parameter lg_num_cache_lp = (num_cache_p == 1 ? 1 : $clog2(num_cache_p));
	parameter dma_pkt_width_lp = 1 + addr_width_p;
	input core_clk_i;
	input core_reset_i;
	input [(num_cache_p * dma_pkt_width_lp) - 1:0] dma_pkt_i;
	input [num_cache_p - 1:0] dma_pkt_v_i;
	output wire [num_cache_p - 1:0] dma_pkt_yumi_o;
	output wire [(num_cache_p * dma_data_width_p) - 1:0] dma_data_o;
	output wire [num_cache_p - 1:0] dma_data_v_o;
	input [num_cache_p - 1:0] dma_data_ready_i;
	input [(num_cache_p * dma_data_width_p) - 1:0] dma_data_i;
	input [num_cache_p - 1:0] dma_data_v_i;
	output wire [num_cache_p - 1:0] dma_data_yumi_o;
	input dram_clk_i;
	input dram_reset_i;
	output wire dram_req_v_o;
	output wire dram_write_not_read_o;
	output wire [dram_channel_addr_width_p - 1:0] dram_ch_addr_o;
	input dram_req_yumi_i;
	output wire dram_data_v_o;
	output wire [dram_data_width_p - 1:0] dram_data_o;
	input dram_data_yumi_i;
	input dram_data_v_i;
	input [dram_data_width_p - 1:0] dram_data_i;
	input [dram_channel_addr_width_p - 1:0] dram_ch_addr_i;
	wire [(num_cache_p * (1 + addr_width_p)) - 1:0] dma_pkt;
	assign dma_pkt = dma_pkt_i;
	wire rr_v_lo;
	reg rr_yumi_li;
	wire [(1 + addr_width_p) - 1:0] rr_dma_pkt_lo;
	wire [lg_num_cache_lp - 1:0] rr_tag_lo;
	reg [lg_num_cache_lp - 1:0] rr_tag_r;
	reg [lg_num_cache_lp - 1:0] rr_tag_n;
	reg [(1 + addr_width_p) - 1:0] dma_pkt_r;
	reg [(1 + addr_width_p) - 1:0] dma_pkt_n;
	bsg_round_robin_n_to_1 #(
		.width_p(dma_pkt_width_lp),
		.num_in_p(num_cache_p),
		.strict_p(0)
	) rr0(
		.clk_i(core_clk_i),
		.reset_i(core_reset_i),
		.data_i(dma_pkt),
		.v_i(dma_pkt_v_i),
		.yumi_o(dma_pkt_yumi_o),
		.v_o(rr_v_lo),
		.data_o(rr_dma_pkt_lo),
		.tag_o(rr_tag_lo),
		.yumi_i(rr_yumi_li)
	);
	reg counter_clear;
	reg counter_up;
	wire [lg_num_req_lp - 1:0] count_r;
	bsg_counter_clear_up #(
		.max_val_p(num_req_lp - 1),
		.init_val_p(0)
	) ccu0(
		.clk_i(core_clk_i),
		.reset_i(core_reset_i),
		.clear_i(counter_clear),
		.up_i(counter_up),
		.count_o(count_r)
	);
	wire [dram_channel_addr_width_p - 1:0] dram_req_addr;
	reg req_afifo_enq;
	wire req_afifo_full;
	bsg_async_fifo #(
		.lg_size_p(((4 * num_cache_p) == 1 ? 1 : $clog2(4 * num_cache_p))),
		.width_p(1 + dram_channel_addr_width_p)
	) req_afifo(
		.w_clk_i(core_clk_i),
		.w_reset_i(core_reset_i),
		.w_enq_i(req_afifo_enq),
		.w_data_i({dma_pkt_n[addr_width_p], dram_req_addr}),
		.w_full_o(req_afifo_full),
		.r_clk_i(dram_clk_i),
		.r_reset_i(dram_reset_i),
		.r_deq_i(dram_req_yumi_i),
		.r_data_o({dram_write_not_read_o, dram_ch_addr_o}),
		.r_valid_o(dram_req_v_o)
	);
	bsg_cache_to_test_dram_rx #(
		.num_cache_p(num_cache_p),
		.data_width_p(data_width_p),
		.dma_data_width_p(dma_data_width_p),
		.dram_data_width_p(dram_data_width_p),
		.dram_channel_addr_width_p(dram_channel_addr_width_p),
		.block_size_in_words_p(block_size_in_words_p)
	) rx0(
		.core_clk_i(core_clk_i),
		.core_reset_i(core_reset_i),
		.dma_data_o(dma_data_o),
		.dma_data_v_o(dma_data_v_o),
		.dma_data_ready_i(dma_data_ready_i),
		.dram_clk_i(dram_clk_i),
		.dram_reset_i(dram_reset_i),
		.dram_data_v_i(dram_data_v_i),
		.dram_data_i(dram_data_i),
		.dram_ch_addr_i(dram_ch_addr_i)
	);
	reg tx_v_li;
	wire tx_ready_lo;
	bsg_cache_to_test_dram_tx #(
		.num_cache_p(num_cache_p),
		.data_width_p(data_width_p),
		.block_size_in_words_p(block_size_in_words_p),
		.dma_data_width_p(dma_data_width_p),
		.dram_data_width_p(dram_data_width_p)
	) tx0(
		.core_clk_i(core_clk_i),
		.core_reset_i(core_reset_i),
		.v_i(tx_v_li),
		.tag_i(rr_tag_n),
		.ready_o(tx_ready_lo),
		.dma_data_i(dma_data_i),
		.dma_data_v_i(dma_data_v_i),
		.dma_data_yumi_o(dma_data_yumi_o),
		.dram_clk_i(dram_clk_i),
		.dram_reset_i(dram_reset_i),
		.dram_data_v_o(dram_data_v_o),
		.dram_data_o(dram_data_o),
		.dram_data_yumi_i(dram_data_yumi_i)
	);
	generate
		if (num_req_lp == 1) begin
			always @(*) counter_up = 1&#39;b0;
			always @(*) counter_clear = 1&#39;b0;
			always @(*) rr_yumi_li = (rr_v_lo &amp; ~req_afifo_full) &amp; (rr_dma_pkt_lo[addr_width_p] ? tx_ready_lo : 1&#39;b1);
			always @(*) req_afifo_enq = (rr_v_lo &amp; ~req_afifo_full) &amp; (rr_dma_pkt_lo[addr_width_p] ? tx_ready_lo : 1&#39;b1);
			always @(*) tx_v_li = ((rr_v_lo &amp; ~req_afifo_full) &amp; rr_dma_pkt_lo[addr_width_p]) &amp; tx_ready_lo;
			always @(*) rr_tag_n = rr_tag_lo;
			always @(*) dma_pkt_n = rr_dma_pkt_lo;
		end
		else always @(*) begin
			counter_up = 1&#39;b0;
			counter_clear = 1&#39;b0;
			rr_yumi_li = 1&#39;b0;
			req_afifo_enq = 1&#39;b0;
			tx_v_li = 1&#39;b0;
			rr_tag_n = rr_tag_r;
			dma_pkt_n = dma_pkt_r;
			if (count_r == 0) begin
				if ((rr_v_lo &amp; ~req_afifo_full) &amp; (rr_dma_pkt_lo[addr_width_p] ? tx_ready_lo : 1&#39;b1)) begin
					counter_up = 1&#39;b1;
					rr_yumi_li = 1&#39;b1;
					req_afifo_enq = 1&#39;b1;
					tx_v_li = rr_dma_pkt_lo[addr_width_p];
					rr_tag_n = rr_tag_lo;
					dma_pkt_n = rr_dma_pkt_lo;
				end
			end
			else if (count_r == (num_req_lp - 1)) begin
				if (~req_afifo_full &amp; (dma_pkt_r[addr_width_p] ? tx_ready_lo : 1&#39;b1)) begin
					counter_clear = 1&#39;b1;
					req_afifo_enq = 1&#39;b1;
					tx_v_li = dma_pkt_r[addr_width_p];
				end
			end
			else if (~req_afifo_full &amp; (dma_pkt_r[addr_width_p] ? tx_ready_lo : 1&#39;b1)) begin
				counter_up = 1&#39;b1;
				req_afifo_enq = 1&#39;b1;
				tx_v_li = dma_pkt_r[addr_width_p];
			end
		end
	endgenerate
	always @(posedge core_clk_i)
		if (core_reset_i) begin
			dma_pkt_r &lt;= {1 + addr_width_p {1&#39;sb0}};
			rr_tag_r &lt;= {lg_num_cache_lp {1&#39;sb0}};
		end
		else begin
			dma_pkt_r &lt;= dma_pkt_n;
			rr_tag_r &lt;= rr_tag_n;
		end
	generate
		if (num_cache_p == 1) if (num_req_lp == 1) assign dram_req_addr = {{dram_channel_addr_width_p - cache_bank_addr_width_p {1&#39;b0}}, dma_pkt_n[(addr_width_p - 1) - ((addr_width_p - 1) - (cache_bank_addr_width_p - 1)):(addr_width_p - 1) - ((addr_width_p - 1) - dram_byte_offset_width_lp)], {dram_byte_offset_width_lp {1&#39;b0}}};
		else assign dram_req_addr = {{dram_channel_addr_width_p - cache_bank_addr_width_p {1&#39;b0}}, dma_pkt_n[(addr_width_p - 1) - ((addr_width_p - 1) - (cache_bank_addr_width_p - 1)):(addr_width_p - 1) - ((addr_width_p - 1) - (dram_byte_offset_width_lp + lg_num_req_lp))], count_r, {dram_byte_offset_width_lp {1&#39;b0}}};
		else if (num_req_lp == 1) assign dram_req_addr = {rr_tag_n, {(dram_channel_addr_width_p - cache_bank_addr_width_p) - lg_num_cache_lp {1&#39;b0}}, dma_pkt_n[(addr_width_p - 1) - ((addr_width_p - 1) - (cache_bank_addr_width_p - 1)):(addr_width_p - 1) - ((addr_width_p - 1) - dram_byte_offset_width_lp)], {dram_byte_offset_width_lp {1&#39;b0}}};
		else assign dram_req_addr = {rr_tag_n, {(dram_channel_addr_width_p - cache_bank_addr_width_p) - lg_num_cache_lp {1&#39;b0}}, dma_pkt_n[(addr_width_p - 1) - ((addr_width_p - 1) - (cache_bank_addr_width_p - 1)):(addr_width_p - 1) - ((addr_width_p - 1) - (dram_byte_offset_width_lp + lg_num_req_lp))], count_r, {dram_byte_offset_width_lp {1&#39;b0}}};
	endgenerate
endmodule

</pre>
</body>