<?xml version="1.0" encoding="UTF-8"?>
<RadiantProject version="4.2" radiant="2023.1.1.200.1" title="IRCapture" device="iCE40UP5K-SG48I" performance_grade="High-Performance_1.2V" default_implementation="impl_1">
    <Options/>
    <Implementation title="impl_1" dir="impl_1" description="impl_1" synthesis="synplify" default_strategy="Strategy1">
        <Options def_top="ZResetGenerator" top="ZIRCapture_Top"/>
        <Source name="source/impl_1/ZIRCapture_Top.v" type="Verilog" type_short="Verilog">
            <Options top_module="ZIRCapture_Top"/>
        </Source>
        <Source name="source/impl_1/ZUART_Tx.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="IPCores/ZRAM_DP/ZRAM_DP.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="IPCores/ZPLL/ZPLL.ipx" type="IPX_Module" type_short="IPX">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZCDS3_Capture.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZOctalRAMCfg.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZResetGenerator.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZPortableDefine.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZSinglePortRAM.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZDDRWriter.v" type="Verilog" type_short="Verilog">
            <Options/>
        </Source>
        <Source name="source/impl_1.xcf" type="Programming Project File" type_short="Programming">
            <Options/>
        </Source>
        <Source name="source/impl_1/Physical_Pin_Assignment.pdc" type="Physical Constraints File" type_short="PDC">
            <Options/>
        </Source>
        <Source name="source/impl_1/Timing_Constraints.sdc" type="Pre-Synthesis Constraints File" type_short="SDC">
            <Options/>
        </Source>
        <Source name="source/impl_1/ZSinglePortRAM.ldc" type="LSE Design Constraints File" type_short="LDC" excluded="TRUE">
            <Options/>
        </Source>
    </Implementation>
    <Strategy name="Strategy1" file="IRCapture1.sty"/>
</RadiantProject>
