---
{"dg-publish":true,"permalink":"/obsidian////chap-7-memory-basics/","created":"2024-05-22T15:25:15.869+08:00","updated":"2024-09-08T15:25:05.437+08:00"}
---

>https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap07/
1. 静态内存SRAM比动态内存DRAM更快
2. DRAM读入地址时，先读行，再读列；采取`RASn`与`CASn`选择
3. DRAM的地址与地址线
	1. 由于分行、列输入地址，所以**地址线**是32位时，地址为64位