Simulation and Synthesization of Arithmetic logic unit executing 16 operations, 4:1 mux design, 
