EESchema Schematic File Version 4
LIBS:vna_r1_synth-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 5
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 600  2950 1950 3350
U 5AB8DC0D
F0 "conn_power" 60
F1 "conn_power.sch" 60
F2 "SYNTH_REF_P" I R 2550 3300 60 
F3 "SYNTH_REF_N" I R 2550 3400 60 
F4 "AMP_VD" I R 2550 5700 60 
F5 "PORT_SEL" I R 2550 5900 60 
F6 "SDI" O R 2550 4250 60 
F7 "SCK" O R 2550 4350 60 
F8 "LMX_CS" O R 2550 4450 60 
F9 "DAC_CS" O R 2550 5500 60 
F10 "LMX_CE" O R 2550 4550 60 
F11 "LMX_LCK" I R 2550 4150 60 
$EndSheet
Wire Wire Line
	5450 3400 5750 3400
Wire Wire Line
	5450 3600 5750 3600
Text Label 5750 3400 0    60   ~ 0
LO_PORT1
Text Label 5750 3800 0    60   ~ 0
LO_PORT2
Text Label 5750 3600 0    60   ~ 0
AUX_OUT
Wire Wire Line
	5750 3800 5450 3800
Wire Wire Line
	5450 3200 5750 3200
Text Label 5750 3200 0    60   ~ 0
RF_PORT
$Sheet
S 6850 1450 1700 1350
U 5AB907D6
F0 "rf_port_amp_sw" 60
F1 "rf_port_amp_sw.sch" 60
F2 "RF_IN" I L 6850 2100 60 
F3 "PORT_1" O R 8550 1800 60 
F4 "PORT_2" O R 8550 2450 60 
F5 "PORT_SEL" I L 6850 1600 60 
F6 "AMP_VD" I L 6850 1700 60 
F7 "DAC_CS" I L 6850 2600 60 
F8 "SDI" I L 6850 2400 60 
F9 "SCK" I L 6850 2500 60 
$EndSheet
Text Label 6600 2100 2    60   ~ 0
RF_PORT
Wire Wire Line
	6600 2100 6850 2100
Wire Wire Line
	8550 1800 9950 1800
Wire Wire Line
	8550 2450 9950 2450
$Sheet
S 9950 1400 1000 4700
U 5AB93A34
F0 "conn_front" 60
F1 "conn_front.sch" 60
F2 "PORT_1" I L 9950 1800 60 
F3 "PORT_2" I L 9950 2450 60 
F4 "LO_1" I L 9950 3400 60 
F5 "LO_2" I L 9950 3800 60 
F6 "AUX_OUT" I L 9950 3600 60 
$EndSheet
Text Label 9750 3600 2    60   ~ 0
AUX_OUT
Wire Wire Line
	9750 3600 9950 3600
Text Label 9750 3800 2    60   ~ 0
LO_PORT2
Wire Wire Line
	9750 3800 9950 3800
Text Label 9750 3400 2    60   ~ 0
LO_PORT1
Wire Wire Line
	9750 3400 9950 3400
Wire Wire Line
	2550 5700 2800 5700
Text Label 2800 5700 0    60   ~ 0
AMP_VD
Text Label 6600 1700 2    60   ~ 0
AMP_VD
Wire Wire Line
	6600 1700 6850 1700
Wire Wire Line
	6850 1600 6600 1600
Text Label 6600 1600 2    60   ~ 0
PORT_SEL
Text Label 2800 5900 0    60   ~ 0
PORT_SEL
Wire Wire Line
	2550 5900 2800 5900
Wire Wire Line
	2550 3300 3250 3300
Wire Wire Line
	2550 3400 3250 3400
Wire Wire Line
	2550 4150 3250 4150
Wire Wire Line
	2550 4250 3250 4250
Wire Wire Line
	2550 4350 3250 4350
Wire Wire Line
	2550 4450 3250 4450
Wire Wire Line
	2550 4550 3250 4550
Text Label 2800 4350 0    60   ~ 0
SPI_SCK
Text Label 2800 4250 0    60   ~ 0
SPI_SDI
Text Label 6550 2400 2    60   ~ 0
SPI_SDI
Text Label 6550 2500 2    60   ~ 0
SPI_SCK
Wire Wire Line
	2550 5500 2800 5500
Text Label 2800 5500 0    60   ~ 0
DAC_CS
Text Label 6550 2600 2    60   ~ 0
DAC_CS
Wire Wire Line
	6550 2400 6850 2400
Wire Wire Line
	6550 2500 6850 2500
Wire Wire Line
	6550 2600 6850 2600
$Sheet
S 3250 2900 2200 2050
U 5AB89181
F0 "synth" 60
F1 "synth.sch" 60
F2 "SYNTH_A" O R 5450 3200 60 
F3 "SYNTH_B" O R 5450 3400 60 
F4 "SYNTH_C" O R 5450 3600 60 
F5 "SYNTH_D" O R 5450 3800 60 
F6 "SYNTH_REF_P" I L 3250 3300 60 
F7 "LMX_CSB" I L 3250 4450 60 
F8 "LMX_CE" I L 3250 4550 60 
F9 "SYNTH_REF_N" I L 3250 3400 60 
F10 "LMX_MUXout" O L 3250 4150 60 
F11 "LMX_SDI" I L 3250 4250 60 
F12 "LMX_SCK" I L 3250 4350 60 
$EndSheet
$EndSCHEMATC
