---
layout: page
---

<h1>NetFPGA CML</h1>
<br>
<div id="accordian-CML1" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-CML1">
    <a class="card-title"><h2>Details</h2><a>
  </div>
  <div id="collapse-CML1" class="collapse" data-parent="#accordian-CML1">
    <p>The NetFPGA-1G-CML is an FPGA-based PCI Express board with Gigabit Ethernet I/O, an x4 gen2 PCIe adapter card incorporating Xilinxâ€™s Kintex-7 325T FPGA. It is ideal for the development of highly complex, low bandwidth applications.</p>
    <p>Features list:</p>
    <ul>
      <li>Field Programmable Gate Array (FPGA) Logic <ul>
        <li><a href="http://www.xilinx.com/products/silicon-devices/fpga/kintex-7/">Xilinx Kintex-7 325T</a></li>
        <li>326,080 logic cells</li>
        <li>16,020 Kbit block RAM</li>
        <li>up to 4,000 Kbit distributed RAM</li>
        <li>Fully programmable by the user</li>
      </ul></li>
      <li>Gigabit Ethernet networking ports <ul>
        <li>Four 10/100/1000 Ethernet PHYs with RGMII</li>
        <li>Wire-speed processing on all ports at all time using FPGA logic</li>
      </ul></li>
      <li>Quad Data Rate Static Random Access Memory (QDRII+ SRAM) <ul>
        <li>Suitable for storing and forwarding table data</li>
        <li>450MHz Quad data rate (1.8 Giga transactions every second), synchronous with the logic</li>
        <li>36 MBit (4.5 MBytes) QDRII+ memory</li>
        <li><a href="http://www.cypress.com/?mpn=CY7C2263KV18-450BZXI">Cypress: CY7C2263KV18</a></li>
      </ul></li>
      <li>Double-Date Rate Random Access Memory (DDR3 DRAM) <ul>
        <li>Suitable for packet buffering</li>
        <li>x8 DDR3 on-board device</li>
        <li>800MHz clock (1600MT/s)</li>
        <li>12.8 Gbps peak memory throughput</li>
        <li>Capacity: 512MByte</li>
        <li><a href="http://www.micron.com/parts/dram/ddr3-sdram/mt41k512m8rh-125?pc=%7B338582DE-C8D6-4594-91B4-B3E86A5D5374%7D">Micron: MT41K512M8</a></li>
      </ul></li>
      <li>PCI Express Gen. 2 <ul>
        <li>Second generation PCI Express interface, 5Gbps/lane</li>
        <li>4 lanes (x4)</li>
        <li>Hard IP</li>
        <li>Provides CPU access to memory-mapped registers and memory on the NetFPGA hardware</li>
      </ul></li>
      <li>Storage<ul>
        <li>SD-card slot</li>
        <li>1Gbit FLASH</li>
      </ul></li>
      <li>Expansion Interfaces <ul>
        <li>Fully compliant VITA-57 FMC HPC connector, including 4 high-speed serial links (GTX)</li>
        <li>Two Digilent PMOD expansion connectors</li>
      </ul></li>
      <li>Additional Features <ul>
        <li>32-bit PIC microcontroller</li>
        <li>USB microcontroller</li>
        <li>Real Time clock</li>
        <li>Crypto-authentication chip</li>
        <li>User LEDs & Push Buttons</li>
      </ul></li>
      <li>Standard PCIe Form Factor <ul>
        <li>Standard PCIe card</li>
        <li>3/4 length, full height</li>
      </ul></li>
      <li>Flexible, Open-source code</li>
    </ul>
  </div>
</div>
<br>
<hr>
<div id="accordian-CML2" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-CML2">
    <a class="card-title"><h2>Downloads</h2></a>
  </div>
  <div id="collapse-CML2" class="collapse" data-parent="#accordian-CML2">
    <p></p>
  </div>
</div>
<br>
<hr>
<div id="accordian-CML3" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-CML3">
    <a class="card-title"><h2>Wiki</h2></a>
  </div>
  <div id="collapse-CML3" class="collapse" data-parent="#accordian-CML3">
    <p></p>
  </div>
</div>
<br>
<hr>
<div id="accordian-CML4" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-CML4">
    <a class="card-title"><h2>Videos</h2></a>
  </div>
  <div id="collapse-CML4" class="collapse" data-parent="#accordian-CML4">
    <p></p>
  </div>
</div>
<br>
<hr>
<div id="accordian-CML5" class="accordian">
  <div class="collapsed" data-toggle="collapse" href="#collapse-CML5">
    <a class="card-title"><h2>Resources</h2></a>
  </div>
  <div id="collapse-CML5" class="collapse" data-parent="#accordian-CML5">
    <p></p>
  </div>
</div>
<br>
<hr>
