Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec  1 21:31:46 2021
| Host         : Mehul running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpu_control_sets_placed.rpt
| Design       : fpu
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             871 |          393 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             157 |           51 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+------------------------+------------------+------------------+----------------+
|                     Clock Signal                    |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+------------------------+------------------+------------------+----------------+
|  D1/recip/S0_N0/i_e1_24                             |                        |                  |                1 |              1 |
|  A1/o_sign_reg_i_2_n_8                              |                        |                  |                1 |              1 |
|  D1/recip/S0_2D/norm1/i_e1_6                        |                        |                  |                1 |              1 |
|  D1/recip/S2_N2/norm1/out_m_reg[45]_i_2_n_8         |                        |                  |                7 |             23 |
|  D1/recip/S0_2D/norm1/out_e_reg[2]_i_2_n_8          |                        |                  |               14 |             26 |
|  D1/recip/S2_N2/i_m_reg[46]_i_1_n_8                 |                        |                  |               11 |             29 |
|  n_5_2800_BUFG                                      |                        |                  |               13 |             29 |
|  D1/recip/S1_DN0/norm1/out_e_reg[7]_i_2__2_n_8      |                        |                  |               12 |             31 |
|  D1/mult/norm1/out_e_reg[7]_i_2__7_n_8              |                        |                  |               11 |             31 |
|  D1/recip/S1_N1/norm1/out_e_reg[7]_i_2__4_n_8       |                        |                  |               14 |             31 |
|  D1/recip/S2_DN1/norm1/out_e_reg[7]_i_2__5_n_8      |                        |                  |               17 |             31 |
|  M1/norm1/out_e_reg[7]_i_2__0_n_8                   |                        |                  |               12 |             31 |
|  D1/recip/S1_2minDN0/norm1/out_e_reg[7]_i_1__1_n_8  |                        |                  |               13 |             32 |
|  D1/recip/S2_2minDN1/norm1/out_e_reg[7]_i_1__2_n_8  |                        |                  |               12 |             32 |
| ~D1/recip/S0_2D/norm1/o_mantissa_reg[24]_i_3__0_n_8 |                        |                  |               11 |             32 |
|  D1/recip/S1_N1/norm1/E[0]                          |                        |                  |               11 |             32 |
|  D1/recip/S0_N0/norm1/out_e_reg[7]_i_1__0_n_8       |                        |                  |               11 |             32 |
|  n_7_1601_BUFG                                      |                        |                  |               19 |             32 |
|  A1/norm1/out_e_reg[7]_i_1_n_8                      |                        |                  |               12 |             32 |
| ~A1/o_mantissa_reg[24]_i_3_n_8                      |                        |                  |               10 |             32 |
|  o_exponent                                         |                        |                  |               19 |             33 |
|  clk_IBUF_BUFG                                      |                        |                  |               27 |             33 |
|  n_6_2879_BUFG                                      |                        |                  |               20 |             33 |
|  recip/S0_N0/o_exponent                             |                        |                  |               19 |             33 |
|  recip/S1_2minDN0/o_exponent                        |                        |                  |               19 |             33 |
|  n_2_2852_BUFG                                      |                        |                  |               20 |             37 |
|  n_0_2951_BUFG                                      |                        |                  |               12 |             37 |
|  n_3_1897_BUFG                                      |                        |                  |               16 |             37 |
|  n_4_2913_BUFG                                      |                        |                  |               16 |             37 |
|  n_1_664_BUFG                                       |                        |                  |               12 |             37 |
|  clk_IBUF_BUFG                                      | D1/recip/S2_DN1/i_e1_0 |                  |               16 |             47 |
|  clk_IBUF_BUFG                                      | M1/E[0]                |                  |               11 |             47 |
|  clk_IBUF_BUFG                                      | adder_b_in             |                  |               24 |             63 |
+-----------------------------------------------------+------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 16+    |                    30 |
+--------+-----------------------+


