
MDP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007350  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000bbc  080074e0  080074e0  000084e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800809c  0800809c  0000a064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800809c  0800809c  0000909c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080a4  080080a4  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080a4  080080a4  000090a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080a8  080080a8  000090a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080080ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a064  2**0
                  CONTENTS
 10 .bss          000050e4  20000064  20000064  0000a064  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005148  20005148  0000a064  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 13 .debug_info   000153e8  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003663  00000000  00000000  0001f47c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000013c8  00000000  00000000  00022ae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f34  00000000  00000000  00023ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022d97  00000000  00000000  00024ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000156ed  00000000  00000000  00047b73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4369  00000000  00000000  0005d260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001315c9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000567c  00000000  00000000  0013160c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006a  00000000  00000000  00136c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080074c8 	.word	0x080074c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	080074c8 	.word	0x080074c8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <control_init>:
static int32_t last_left_counts = 0;
static int32_t last_right_counts = 0;
static uint8_t first_sample = 1;

void control_init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b084      	sub	sp, #16
 80005a0:	af00      	add	r7, sp, #0
    const fp32 gains[3] = { PID_KP, PID_KI, PID_KD };
 80005a2:	4a19      	ldr	r2, [pc, #100]	@ (8000608 <control_init+0x6c>)
 80005a4:	1d3b      	adds	r3, r7, #4
 80005a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80005a8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    PID_init_with_dt(&pid_left, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 80005ac:	1d3b      	adds	r3, r7, #4
 80005ae:	eddf 1a17 	vldr	s3, [pc, #92]	@ 800060c <control_init+0x70>
 80005b2:	ed9f 1a17 	vldr	s2, [pc, #92]	@ 8000610 <control_init+0x74>
 80005b6:	eddf 0a16 	vldr	s1, [pc, #88]	@ 8000610 <control_init+0x74>
 80005ba:	ed9f 0a16 	vldr	s0, [pc, #88]	@ 8000614 <control_init+0x78>
 80005be:	4619      	mov	r1, r3
 80005c0:	4815      	ldr	r0, [pc, #84]	@ (8000618 <control_init+0x7c>)
 80005c2:	f001 f87d 	bl	80016c0 <PID_init_with_dt>
    PID_init_with_dt(&pid_right, gains, PID_MAX_OUT, PID_MAX_IOUT, PID_MAX_DOUT, CONTROL_DT_S);
 80005c6:	1d3b      	adds	r3, r7, #4
 80005c8:	eddf 1a10 	vldr	s3, [pc, #64]	@ 800060c <control_init+0x70>
 80005cc:	ed9f 1a10 	vldr	s2, [pc, #64]	@ 8000610 <control_init+0x74>
 80005d0:	eddf 0a0f 	vldr	s1, [pc, #60]	@ 8000610 <control_init+0x74>
 80005d4:	ed9f 0a0f 	vldr	s0, [pc, #60]	@ 8000614 <control_init+0x78>
 80005d8:	4619      	mov	r1, r3
 80005da:	4810      	ldr	r0, [pc, #64]	@ (800061c <control_init+0x80>)
 80005dc:	f001 f870 	bl	80016c0 <PID_init_with_dt>

    // Initialize encoder baselines
    last_left_counts = motor_get_left_encoder_counts();
 80005e0:	f000 fe1a 	bl	8001218 <motor_get_left_encoder_counts>
 80005e4:	4603      	mov	r3, r0
 80005e6:	4a0e      	ldr	r2, [pc, #56]	@ (8000620 <control_init+0x84>)
 80005e8:	6013      	str	r3, [r2, #0]
    last_right_counts = motor_get_right_encoder_counts();
 80005ea:	f000 fe23 	bl	8001234 <motor_get_right_encoder_counts>
 80005ee:	4603      	mov	r3, r0
 80005f0:	4a0c      	ldr	r2, [pc, #48]	@ (8000624 <control_init+0x88>)
 80005f2:	6013      	str	r3, [r2, #0]
    first_sample = 1;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	@ (8000628 <control_init+0x8c>)
 80005f6:	2201      	movs	r2, #1
 80005f8:	701a      	strb	r2, [r3, #0]

    // Start TIM5 at 100 Hz in interrupt mode
    HAL_TIM_Base_Start_IT(&htim5);
 80005fa:	480c      	ldr	r0, [pc, #48]	@ (800062c <control_init+0x90>)
 80005fc:	f002 fc04 	bl	8002e08 <HAL_TIM_Base_Start_IT>
}
 8000600:	bf00      	nop
 8000602:	3710      	adds	r7, #16
 8000604:	46bd      	mov	sp, r7
 8000606:	bd80      	pop	{r7, pc}
 8000608:	080074e0 	.word	0x080074e0
 800060c:	3c23d70a 	.word	0x3c23d70a
 8000610:	42200000 	.word	0x42200000
 8000614:	42c80000 	.word	0x42c80000
 8000618:	20000080 	.word	0x20000080
 800061c:	200000cc 	.word	0x200000cc
 8000620:	2000012c 	.word	0x2000012c
 8000624:	20000130 	.word	0x20000130
 8000628:	20000000 	.word	0x20000000
 800062c:	2000020c 	.word	0x2000020c

08000630 <control_set_target_ticks_per_dt>:

void control_set_target_ticks_per_dt(int32_t left_ticks, int32_t right_ticks)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	6039      	str	r1, [r7, #0]
    target_left_ticks_dt = left_ticks;
 800063a:	4a06      	ldr	r2, [pc, #24]	@ (8000654 <control_set_target_ticks_per_dt+0x24>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	6013      	str	r3, [r2, #0]
    target_right_ticks_dt = right_ticks;
 8000640:	4a05      	ldr	r2, [pc, #20]	@ (8000658 <control_set_target_ticks_per_dt+0x28>)
 8000642:	683b      	ldr	r3, [r7, #0]
 8000644:	6013      	str	r3, [r2, #0]
}
 8000646:	bf00      	nop
 8000648:	370c      	adds	r7, #12
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr
 8000652:	bf00      	nop
 8000654:	20000118 	.word	0x20000118
 8000658:	2000011c 	.word	0x2000011c

0800065c <control_tick>:

// Runs at 100 Hz from TIM5 ISR
void control_tick(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b08a      	sub	sp, #40	@ 0x28
 8000660:	af00      	add	r7, sp, #0
    // Measure delta counts every 10 ms
    int32_t cur_left = motor_get_left_encoder_counts();
 8000662:	f000 fdd9 	bl	8001218 <motor_get_left_encoder_counts>
 8000666:	6278      	str	r0, [r7, #36]	@ 0x24
    int32_t cur_right = motor_get_right_encoder_counts();
 8000668:	f000 fde4 	bl	8001234 <motor_get_right_encoder_counts>
 800066c:	6238      	str	r0, [r7, #32]

    int32_t dl = cur_left - last_left_counts;
 800066e:	4b33      	ldr	r3, [pc, #204]	@ (800073c <control_tick+0xe0>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000674:	1ad3      	subs	r3, r2, r3
 8000676:	61fb      	str	r3, [r7, #28]
    int32_t dr = cur_right - last_right_counts;
 8000678:	4b31      	ldr	r3, [pc, #196]	@ (8000740 <control_tick+0xe4>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	6a3a      	ldr	r2, [r7, #32]
 800067e:	1ad3      	subs	r3, r2, r3
 8000680:	61bb      	str	r3, [r7, #24]

    last_left_counts = cur_left;
 8000682:	4a2e      	ldr	r2, [pc, #184]	@ (800073c <control_tick+0xe0>)
 8000684:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000686:	6013      	str	r3, [r2, #0]
    last_right_counts = cur_right;
 8000688:	4a2d      	ldr	r2, [pc, #180]	@ (8000740 <control_tick+0xe4>)
 800068a:	6a3b      	ldr	r3, [r7, #32]
 800068c:	6013      	str	r3, [r2, #0]

    if (first_sample) {
 800068e:	4b2d      	ldr	r3, [pc, #180]	@ (8000744 <control_tick+0xe8>)
 8000690:	781b      	ldrb	r3, [r3, #0]
 8000692:	2b00      	cmp	r3, #0
 8000694:	d003      	beq.n	800069e <control_tick+0x42>
        // Skip control on first sample (no valid speed yet)
        first_sample = 0;
 8000696:	4b2b      	ldr	r3, [pc, #172]	@ (8000744 <control_tick+0xe8>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
        return;
 800069c:	e04b      	b.n	8000736 <control_tick+0xda>
    }

    // Latch measured values for diagnostics/UI
    meas_left_ticks_dt = dl;
 800069e:	4a2a      	ldr	r2, [pc, #168]	@ (8000748 <control_tick+0xec>)
 80006a0:	69fb      	ldr	r3, [r7, #28]
 80006a2:	6013      	str	r3, [r2, #0]
    meas_right_ticks_dt = dr;
 80006a4:	4a29      	ldr	r2, [pc, #164]	@ (800074c <control_tick+0xf0>)
 80006a6:	69bb      	ldr	r3, [r7, #24]
 80006a8:	6013      	str	r3, [r2, #0]

    // Compute PID outputs (PWM percent)
    float out_l = PID_calc_with_dt(&pid_left, (float)dl, (float)target_left_ticks_dt);
 80006aa:	69fb      	ldr	r3, [r7, #28]
 80006ac:	ee07 3a90 	vmov	s15, r3
 80006b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006b4:	4b26      	ldr	r3, [pc, #152]	@ (8000750 <control_tick+0xf4>)
 80006b6:	681b      	ldr	r3, [r3, #0]
 80006b8:	ee07 3a10 	vmov	s14, r3
 80006bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80006c0:	eef0 0a47 	vmov.f32	s1, s14
 80006c4:	eeb0 0a67 	vmov.f32	s0, s15
 80006c8:	4822      	ldr	r0, [pc, #136]	@ (8000754 <control_tick+0xf8>)
 80006ca:	f001 f85d 	bl	8001788 <PID_calc_with_dt>
 80006ce:	ed87 0a05 	vstr	s0, [r7, #20]
    float out_r = PID_calc_with_dt(&pid_right, (float)dr, (float)target_right_ticks_dt);
 80006d2:	69bb      	ldr	r3, [r7, #24]
 80006d4:	ee07 3a90 	vmov	s15, r3
 80006d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80006dc:	4b1e      	ldr	r3, [pc, #120]	@ (8000758 <control_tick+0xfc>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	ee07 3a10 	vmov	s14, r3
 80006e4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80006e8:	eef0 0a47 	vmov.f32	s1, s14
 80006ec:	eeb0 0a67 	vmov.f32	s0, s15
 80006f0:	481a      	ldr	r0, [pc, #104]	@ (800075c <control_tick+0x100>)
 80006f2:	f001 f849 	bl	8001788 <PID_calc_with_dt>
 80006f6:	ed87 0a04 	vstr	s0, [r7, #16]

    // Apply to motors (cast to int8_t safely within [-100, 100])
    int8_t cmd_l = (int8_t)(out_l);
 80006fa:	edd7 7a05 	vldr	s15, [r7, #20]
 80006fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000702:	edc7 7a01 	vstr	s15, [r7, #4]
 8000706:	793b      	ldrb	r3, [r7, #4]
 8000708:	73fb      	strb	r3, [r7, #15]
    int8_t cmd_r = (int8_t)(out_r);
 800070a:	edd7 7a04 	vldr	s15, [r7, #16]
 800070e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000712:	edc7 7a01 	vstr	s15, [r7, #4]
 8000716:	793b      	ldrb	r3, [r7, #4]
 8000718:	73bb      	strb	r3, [r7, #14]
    last_cmd_left = cmd_l;
 800071a:	4a11      	ldr	r2, [pc, #68]	@ (8000760 <control_tick+0x104>)
 800071c:	7bfb      	ldrb	r3, [r7, #15]
 800071e:	7013      	strb	r3, [r2, #0]
    last_cmd_right = cmd_r;
 8000720:	4a10      	ldr	r2, [pc, #64]	@ (8000764 <control_tick+0x108>)
 8000722:	7bbb      	ldrb	r3, [r7, #14]
 8000724:	7013      	strb	r3, [r2, #0]
    motor_set_speeds(cmd_l, cmd_r);
 8000726:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800072a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800072e:	4611      	mov	r1, r2
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fc89 	bl	8001048 <motor_set_speeds>
}
 8000736:	3728      	adds	r7, #40	@ 0x28
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	2000012c 	.word	0x2000012c
 8000740:	20000130 	.word	0x20000130
 8000744:	20000000 	.word	0x20000000
 8000748:	20000120 	.word	0x20000120
 800074c:	20000124 	.word	0x20000124
 8000750:	20000118 	.word	0x20000118
 8000754:	20000080 	.word	0x20000080
 8000758:	2000011c 	.word	0x2000011c
 800075c:	200000cc 	.word	0x200000cc
 8000760:	20000128 	.word	0x20000128
 8000764:	20000129 	.word	0x20000129

08000768 <HAL_TIM_PeriodElapsedCallback>:

// HAL weak callback override: dispatch TIM5 @ 100 Hz
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000768:	b580      	push	{r7, lr}
 800076a:	b082      	sub	sp, #8
 800076c:	af00      	add	r7, sp, #0
 800076e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5) {
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a04      	ldr	r2, [pc, #16]	@ (8000788 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000776:	4293      	cmp	r3, r2
 8000778:	d101      	bne.n	800077e <HAL_TIM_PeriodElapsedCallback+0x16>
        control_tick();   // run PID every 10 ms
 800077a:	f7ff ff6f 	bl	800065c <control_tick>
    }
}
 800077e:	bf00      	nop
 8000780:	3708      	adds	r7, #8
 8000782:	46bd      	mov	sp, r7
 8000784:	bd80      	pop	{r7, pc}
 8000786:	bf00      	nop
 8000788:	40000c00 	.word	0x40000c00

0800078c <control_get_target_and_measured>:

void control_get_target_and_measured(int32_t *t_left,
                                     int32_t *t_right,
                                     int32_t *m_left,
                                     int32_t *m_right)
{
 800078c:	b480      	push	{r7}
 800078e:	b085      	sub	sp, #20
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
 8000798:	603b      	str	r3, [r7, #0]
    if (t_left)  *t_left  = target_left_ticks_dt;
 800079a:	68fb      	ldr	r3, [r7, #12]
 800079c:	2b00      	cmp	r3, #0
 800079e:	d003      	beq.n	80007a8 <control_get_target_and_measured+0x1c>
 80007a0:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <control_get_target_and_measured+0x54>)
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	601a      	str	r2, [r3, #0]
    if (t_right) *t_right = target_right_ticks_dt;
 80007a8:	68bb      	ldr	r3, [r7, #8]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d003      	beq.n	80007b6 <control_get_target_and_measured+0x2a>
 80007ae:	4b0d      	ldr	r3, [pc, #52]	@ (80007e4 <control_get_target_and_measured+0x58>)
 80007b0:	681a      	ldr	r2, [r3, #0]
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	601a      	str	r2, [r3, #0]
    if (m_left)  *m_left  = meas_left_ticks_dt;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d003      	beq.n	80007c4 <control_get_target_and_measured+0x38>
 80007bc:	4b0a      	ldr	r3, [pc, #40]	@ (80007e8 <control_get_target_and_measured+0x5c>)
 80007be:	681a      	ldr	r2, [r3, #0]
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	601a      	str	r2, [r3, #0]
    if (m_right) *m_right = meas_right_ticks_dt;
 80007c4:	683b      	ldr	r3, [r7, #0]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d003      	beq.n	80007d2 <control_get_target_and_measured+0x46>
 80007ca:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <control_get_target_and_measured+0x60>)
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	601a      	str	r2, [r3, #0]
}
 80007d2:	bf00      	nop
 80007d4:	3714      	adds	r7, #20
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	20000118 	.word	0x20000118
 80007e4:	2000011c 	.word	0x2000011c
 80007e8:	20000120 	.word	0x20000120
 80007ec:	20000124 	.word	0x20000124

080007f0 <control_get_outputs>:

void control_get_outputs(int8_t *out_left, int8_t *out_right)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6039      	str	r1, [r7, #0]
    if (out_left)  *out_left = last_cmd_left;
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d004      	beq.n	800080a <control_get_outputs+0x1a>
 8000800:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <control_get_outputs+0x38>)
 8000802:	781b      	ldrb	r3, [r3, #0]
 8000804:	b25a      	sxtb	r2, r3
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	701a      	strb	r2, [r3, #0]
    if (out_right) *out_right = last_cmd_right;
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	2b00      	cmp	r3, #0
 800080e:	d004      	beq.n	800081a <control_get_outputs+0x2a>
 8000810:	4b06      	ldr	r3, [pc, #24]	@ (800082c <control_get_outputs+0x3c>)
 8000812:	781b      	ldrb	r3, [r3, #0]
 8000814:	b25a      	sxtb	r2, r3
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	701a      	strb	r2, [r3, #0]
}
 800081a:	bf00      	nop
 800081c:	370c      	adds	r7, #12
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	20000128 	.word	0x20000128
 800082c:	20000129 	.word	0x20000129

08000830 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000834:	f001 fad6 	bl	8001de4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000838:	f000 f842 	bl	80008c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800083c:	f000 fa84 	bl	8000d48 <MX_GPIO_Init>
  MX_TIM4_Init();
 8000840:	f000 f944 	bl	8000acc <MX_TIM4_Init>
  MX_TIM9_Init();
 8000844:	f000 fa12 	bl	8000c6c <MX_TIM9_Init>
  MX_TIM2_Init();
 8000848:	f000 f898 	bl	800097c <MX_TIM2_Init>
  MX_TIM3_Init();
 800084c:	f000 f8ea 	bl	8000a24 <MX_TIM3_Init>
  MX_TIM5_Init();
 8000850:	f000 f9be 	bl	8000bd0 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init();
 8000854:	f000 fea6 	bl	80015a4 <OLED_Init>
  motor_init();
 8000858:	f000 fbd0 	bl	8000ffc <motor_init>
  // Start 100 Hz control loop
  control_init();
 800085c:	f7ff fe9e 	bl	800059c <control_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000860:	f003 fc14 	bl	800408c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000864:	4a0d      	ldr	r2, [pc, #52]	@ (800089c <main+0x6c>)
 8000866:	2100      	movs	r1, #0
 8000868:	480d      	ldr	r0, [pc, #52]	@ (80008a0 <main+0x70>)
 800086a:	f003 fc59 	bl	8004120 <osThreadNew>
 800086e:	4603      	mov	r3, r0
 8000870:	4a0c      	ldr	r2, [pc, #48]	@ (80008a4 <main+0x74>)
 8000872:	6013      	str	r3, [r2, #0]
  /* creation of MotorTask */
  // Disabled: demo motor PWM ramp interferes with PID control
  // MotorTaskHandle = osThreadNew(motor, NULL, &MotorTask_attributes);

  /* creation of encoderTask */
  encoderTaskHandle = osThreadNew(encoder_task, NULL, &encoderTask_attributes);
 8000874:	4a0c      	ldr	r2, [pc, #48]	@ (80008a8 <main+0x78>)
 8000876:	2100      	movs	r1, #0
 8000878:	480c      	ldr	r0, [pc, #48]	@ (80008ac <main+0x7c>)
 800087a:	f003 fc51 	bl	8004120 <osThreadNew>
 800087e:	4603      	mov	r3, r0
 8000880:	4a0b      	ldr	r2, [pc, #44]	@ (80008b0 <main+0x80>)
 8000882:	6013      	str	r3, [r2, #0]

  /* creation of control_Task */
  control_TaskHandle = osThreadNew(controlTask, NULL, &control_Task_attributes);
 8000884:	4a0b      	ldr	r2, [pc, #44]	@ (80008b4 <main+0x84>)
 8000886:	2100      	movs	r1, #0
 8000888:	480b      	ldr	r0, [pc, #44]	@ (80008b8 <main+0x88>)
 800088a:	f003 fc49 	bl	8004120 <osThreadNew>
 800088e:	4603      	mov	r3, r0
 8000890:	4a0a      	ldr	r2, [pc, #40]	@ (80008bc <main+0x8c>)
 8000892:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000894:	f003 fc1e 	bl	80040d4 <osKernelStart>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


  while (1)
 8000898:	bf00      	nop
 800089a:	e7fd      	b.n	8000898 <main+0x68>
 800089c:	08007588 	.word	0x08007588
 80008a0:	08000e51 	.word	0x08000e51
 80008a4:	2000029c 	.word	0x2000029c
 80008a8:	080075ac 	.word	0x080075ac
 80008ac:	08000e61 	.word	0x08000e61
 80008b0:	200002a0 	.word	0x200002a0
 80008b4:	080075d0 	.word	0x080075d0
 80008b8:	08000f41 	.word	0x08000f41
 80008bc:	200002a4 	.word	0x200002a4

080008c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b094      	sub	sp, #80	@ 0x50
 80008c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008c6:	f107 0320 	add.w	r3, r7, #32
 80008ca:	2230      	movs	r2, #48	@ 0x30
 80008cc:	2100      	movs	r1, #0
 80008ce:	4618      	mov	r0, r3
 80008d0:	f006 f97c 	bl	8006bcc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d4:	f107 030c 	add.w	r3, r7, #12
 80008d8:	2200      	movs	r2, #0
 80008da:	601a      	str	r2, [r3, #0]
 80008dc:	605a      	str	r2, [r3, #4]
 80008de:	609a      	str	r2, [r3, #8]
 80008e0:	60da      	str	r2, [r3, #12]
 80008e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e4:	2300      	movs	r3, #0
 80008e6:	60bb      	str	r3, [r7, #8]
 80008e8:	4b22      	ldr	r3, [pc, #136]	@ (8000974 <SystemClock_Config+0xb4>)
 80008ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008ec:	4a21      	ldr	r2, [pc, #132]	@ (8000974 <SystemClock_Config+0xb4>)
 80008ee:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008f2:	6413      	str	r3, [r2, #64]	@ 0x40
 80008f4:	4b1f      	ldr	r3, [pc, #124]	@ (8000974 <SystemClock_Config+0xb4>)
 80008f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008fc:	60bb      	str	r3, [r7, #8]
 80008fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000900:	2300      	movs	r3, #0
 8000902:	607b      	str	r3, [r7, #4]
 8000904:	4b1c      	ldr	r3, [pc, #112]	@ (8000978 <SystemClock_Config+0xb8>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a1b      	ldr	r2, [pc, #108]	@ (8000978 <SystemClock_Config+0xb8>)
 800090a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800090e:	6013      	str	r3, [r2, #0]
 8000910:	4b19      	ldr	r3, [pc, #100]	@ (8000978 <SystemClock_Config+0xb8>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000918:	607b      	str	r3, [r7, #4]
 800091a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800091c:	2302      	movs	r3, #2
 800091e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000920:	2301      	movs	r3, #1
 8000922:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000924:	2310      	movs	r3, #16
 8000926:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000928:	2300      	movs	r3, #0
 800092a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800092c:	f107 0320 	add.w	r3, r7, #32
 8000930:	4618      	mov	r0, r3
 8000932:	f001 fdf5 	bl	8002520 <HAL_RCC_OscConfig>
 8000936:	4603      	mov	r3, r0
 8000938:	2b00      	cmp	r3, #0
 800093a:	d001      	beq.n	8000940 <SystemClock_Config+0x80>
  {
    Error_Handler();
 800093c:	f000 fb58 	bl	8000ff0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000940:	230f      	movs	r3, #15
 8000942:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000944:	2300      	movs	r3, #0
 8000946:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000948:	2300      	movs	r3, #0
 800094a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800094c:	2300      	movs	r3, #0
 800094e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000950:	2300      	movs	r3, #0
 8000952:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000954:	f107 030c 	add.w	r3, r7, #12
 8000958:	2100      	movs	r1, #0
 800095a:	4618      	mov	r0, r3
 800095c:	f002 f858 	bl	8002a10 <HAL_RCC_ClockConfig>
 8000960:	4603      	mov	r3, r0
 8000962:	2b00      	cmp	r3, #0
 8000964:	d001      	beq.n	800096a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000966:	f000 fb43 	bl	8000ff0 <Error_Handler>
  }
}
 800096a:	bf00      	nop
 800096c:	3750      	adds	r7, #80	@ 0x50
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40023800 	.word	0x40023800
 8000978:	40007000 	.word	0x40007000

0800097c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800097c:	b580      	push	{r7, lr}
 800097e:	b08c      	sub	sp, #48	@ 0x30
 8000980:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	2224      	movs	r2, #36	@ 0x24
 8000988:	2100      	movs	r1, #0
 800098a:	4618      	mov	r0, r3
 800098c:	f006 f91e 	bl	8006bcc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000990:	1d3b      	adds	r3, r7, #4
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
 8000996:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000998:	4b21      	ldr	r3, [pc, #132]	@ (8000a20 <MX_TIM2_Init+0xa4>)
 800099a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800099e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80009a0:	4b1f      	ldr	r3, [pc, #124]	@ (8000a20 <MX_TIM2_Init+0xa4>)
 80009a2:	2200      	movs	r2, #0
 80009a4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009a6:	4b1e      	ldr	r3, [pc, #120]	@ (8000a20 <MX_TIM2_Init+0xa4>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80009ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000a20 <MX_TIM2_Init+0xa4>)
 80009ae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80009b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009b4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a20 <MX_TIM2_Init+0xa4>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ba:	4b19      	ldr	r3, [pc, #100]	@ (8000a20 <MX_TIM2_Init+0xa4>)
 80009bc:	2200      	movs	r2, #0
 80009be:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80009c0:	2303      	movs	r3, #3
 80009c2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80009c4:	2300      	movs	r3, #0
 80009c6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80009c8:	2301      	movs	r3, #1
 80009ca:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80009cc:	2300      	movs	r3, #0
 80009ce:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80009d0:	230a      	movs	r3, #10
 80009d2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80009d4:	2300      	movs	r3, #0
 80009d6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80009d8:	2301      	movs	r3, #1
 80009da:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80009dc:	2300      	movs	r3, #0
 80009de:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 80009e0:	230a      	movs	r3, #10
 80009e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 80009e4:	f107 030c 	add.w	r3, r7, #12
 80009e8:	4619      	mov	r1, r3
 80009ea:	480d      	ldr	r0, [pc, #52]	@ (8000a20 <MX_TIM2_Init+0xa4>)
 80009ec:	f002 fb9e 	bl	800312c <HAL_TIM_Encoder_Init>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80009f6:	f000 fafb 	bl	8000ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009fa:	2300      	movs	r3, #0
 80009fc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009fe:	2300      	movs	r3, #0
 8000a00:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a02:	1d3b      	adds	r3, r7, #4
 8000a04:	4619      	mov	r1, r3
 8000a06:	4806      	ldr	r0, [pc, #24]	@ (8000a20 <MX_TIM2_Init+0xa4>)
 8000a08:	f003 fa7c 	bl	8003f04 <HAL_TIMEx_MasterConfigSynchronization>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000a12:	f000 faed 	bl	8000ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000a16:	bf00      	nop
 8000a18:	3730      	adds	r7, #48	@ 0x30
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}
 8000a1e:	bf00      	nop
 8000a20:	20000134 	.word	0x20000134

08000a24 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b08c      	sub	sp, #48	@ 0x30
 8000a28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000a2a:	f107 030c 	add.w	r3, r7, #12
 8000a2e:	2224      	movs	r2, #36	@ 0x24
 8000a30:	2100      	movs	r1, #0
 8000a32:	4618      	mov	r0, r3
 8000a34:	f006 f8ca 	bl	8006bcc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a38:	1d3b      	adds	r3, r7, #4
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	601a      	str	r2, [r3, #0]
 8000a3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000a40:	4b20      	ldr	r3, [pc, #128]	@ (8000ac4 <MX_TIM3_Init+0xa0>)
 8000a42:	4a21      	ldr	r2, [pc, #132]	@ (8000ac8 <MX_TIM3_Init+0xa4>)
 8000a44:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000a46:	4b1f      	ldr	r3, [pc, #124]	@ (8000ac4 <MX_TIM3_Init+0xa0>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ac4 <MX_TIM3_Init+0xa0>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000a52:	4b1c      	ldr	r3, [pc, #112]	@ (8000ac4 <MX_TIM3_Init+0xa0>)
 8000a54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a58:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000ac4 <MX_TIM3_Init+0xa0>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a60:	4b18      	ldr	r3, [pc, #96]	@ (8000ac4 <MX_TIM3_Init+0xa0>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000a66:	2303      	movs	r3, #3
 8000a68:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000a72:	2300      	movs	r3, #0
 8000a74:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000a76:	230a      	movs	r3, #10
 8000a78:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000a7e:	2301      	movs	r3, #1
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000a82:	2300      	movs	r3, #0
 8000a84:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 8000a86:	230a      	movs	r3, #10
 8000a88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	4619      	mov	r1, r3
 8000a90:	480c      	ldr	r0, [pc, #48]	@ (8000ac4 <MX_TIM3_Init+0xa0>)
 8000a92:	f002 fb4b 	bl	800312c <HAL_TIM_Encoder_Init>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000a9c:	f000 faa8 	bl	8000ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	4619      	mov	r1, r3
 8000aac:	4805      	ldr	r0, [pc, #20]	@ (8000ac4 <MX_TIM3_Init+0xa0>)
 8000aae:	f003 fa29 	bl	8003f04 <HAL_TIMEx_MasterConfigSynchronization>
 8000ab2:	4603      	mov	r3, r0
 8000ab4:	2b00      	cmp	r3, #0
 8000ab6:	d001      	beq.n	8000abc <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000ab8:	f000 fa9a 	bl	8000ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000abc:	bf00      	nop
 8000abe:	3730      	adds	r7, #48	@ 0x30
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	2000017c 	.word	0x2000017c
 8000ac8:	40000400 	.word	0x40000400

08000acc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b08e      	sub	sp, #56	@ 0x38
 8000ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000ad2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	601a      	str	r2, [r3, #0]
 8000ada:	605a      	str	r2, [r3, #4]
 8000adc:	609a      	str	r2, [r3, #8]
 8000ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ae0:	f107 0320 	add.w	r3, r7, #32
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	601a      	str	r2, [r3, #0]
 8000ae8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
 8000af8:	615a      	str	r2, [r3, #20]
 8000afa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000afc:	4b32      	ldr	r3, [pc, #200]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000afe:	4a33      	ldr	r2, [pc, #204]	@ (8000bcc <MX_TIM4_Init+0x100>)
 8000b00:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000b02:	4b31      	ldr	r3, [pc, #196]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b08:	4b2f      	ldr	r3, [pc, #188]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 799;
 8000b0e:	4b2e      	ldr	r3, [pc, #184]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b10:	f240 321f 	movw	r2, #799	@ 0x31f
 8000b14:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b16:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000b1c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b1e:	2280      	movs	r2, #128	@ 0x80
 8000b20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000b22:	4829      	ldr	r0, [pc, #164]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b24:	f002 f920 	bl	8002d68 <HAL_TIM_Base_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8000b2e:	f000 fa5f 	bl	8000ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b36:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000b38:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b3c:	4619      	mov	r1, r3
 8000b3e:	4822      	ldr	r0, [pc, #136]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b40:	f002 fdda 	bl	80036f8 <HAL_TIM_ConfigClockSource>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8000b4a:	f000 fa51 	bl	8000ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000b4e:	481e      	ldr	r0, [pc, #120]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b50:	f002 f9ca 	bl	8002ee8 <HAL_TIM_PWM_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8000b5a:	f000 fa49 	bl	8000ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000b5e:	2320      	movs	r3, #32
 8000b60:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b62:	2300      	movs	r3, #0
 8000b64:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000b66:	f107 0320 	add.w	r3, r7, #32
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	4816      	ldr	r0, [pc, #88]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b6e:	f003 f9c9 	bl	8003f04 <HAL_TIMEx_MasterConfigSynchronization>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8000b78:	f000 fa3a 	bl	8000ff0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b7c:	2360      	movs	r3, #96	@ 0x60
 8000b7e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000b80:	2300      	movs	r3, #0
 8000b82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000b8c:	1d3b      	adds	r3, r7, #4
 8000b8e:	2208      	movs	r2, #8
 8000b90:	4619      	mov	r1, r3
 8000b92:	480d      	ldr	r0, [pc, #52]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000b94:	f002 fcee 	bl	8003574 <HAL_TIM_PWM_ConfigChannel>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8000b9e:	f000 fa27 	bl	8000ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	220c      	movs	r2, #12
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	4807      	ldr	r0, [pc, #28]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000baa:	f002 fce3 	bl	8003574 <HAL_TIM_PWM_ConfigChannel>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	2b00      	cmp	r3, #0
 8000bb2:	d001      	beq.n	8000bb8 <MX_TIM4_Init+0xec>
  {
    Error_Handler();
 8000bb4:	f000 fa1c 	bl	8000ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000bb8:	4803      	ldr	r0, [pc, #12]	@ (8000bc8 <MX_TIM4_Init+0xfc>)
 8000bba:	f000 fffd 	bl	8001bb8 <HAL_TIM_MspPostInit>

}
 8000bbe:	bf00      	nop
 8000bc0:	3738      	adds	r7, #56	@ 0x38
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd80      	pop	{r7, pc}
 8000bc6:	bf00      	nop
 8000bc8:	200001c4 	.word	0x200001c4
 8000bcc:	40000800 	.word	0x40000800

08000bd0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b086      	sub	sp, #24
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bd6:	f107 0308 	add.w	r3, r7, #8
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000be4:	463b      	mov	r3, r7
 8000be6:	2200      	movs	r2, #0
 8000be8:	601a      	str	r2, [r3, #0]
 8000bea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000bec:	4b1d      	ldr	r3, [pc, #116]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000bee:	4a1e      	ldr	r2, [pc, #120]	@ (8000c68 <MX_TIM5_Init+0x98>)
 8000bf0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 1599;
 8000bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000bf4:	f240 623f 	movw	r2, #1599	@ 0x63f
 8000bf8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 99;
 8000c00:	4b18      	ldr	r3, [pc, #96]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000c02:	2263      	movs	r2, #99	@ 0x63
 8000c04:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c06:	4b17      	ldr	r3, [pc, #92]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c0c:	4b15      	ldr	r3, [pc, #84]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000c12:	4814      	ldr	r0, [pc, #80]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000c14:	f002 f8a8 	bl	8002d68 <HAL_TIM_Base_Init>
 8000c18:	4603      	mov	r3, r0
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d001      	beq.n	8000c22 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8000c1e:	f000 f9e7 	bl	8000ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c22:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c26:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000c28:	f107 0308 	add.w	r3, r7, #8
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	480d      	ldr	r0, [pc, #52]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000c30:	f002 fd62 	bl	80036f8 <HAL_TIM_ConfigClockSource>
 8000c34:	4603      	mov	r3, r0
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8000c3a:	f000 f9d9 	bl	8000ff0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c42:	2300      	movs	r3, #0
 8000c44:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000c46:	463b      	mov	r3, r7
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4806      	ldr	r0, [pc, #24]	@ (8000c64 <MX_TIM5_Init+0x94>)
 8000c4c:	f003 f95a 	bl	8003f04 <HAL_TIMEx_MasterConfigSynchronization>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8000c56:	f000 f9cb 	bl	8000ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000c5a:	bf00      	nop
 8000c5c:	3718      	adds	r7, #24
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	2000020c 	.word	0x2000020c
 8000c68:	40000c00 	.word	0x40000c00

08000c6c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b08c      	sub	sp, #48	@ 0x30
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c72:	f107 0320 	add.w	r3, r7, #32
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c80:	1d3b      	adds	r3, r7, #4
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]
 8000c88:	609a      	str	r2, [r3, #8]
 8000c8a:	60da      	str	r2, [r3, #12]
 8000c8c:	611a      	str	r2, [r3, #16]
 8000c8e:	615a      	str	r2, [r3, #20]
 8000c90:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8000c92:	4b2b      	ldr	r3, [pc, #172]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000c94:	4a2b      	ldr	r2, [pc, #172]	@ (8000d44 <MX_TIM9_Init+0xd8>)
 8000c96:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 8000c98:	4b29      	ldr	r3, [pc, #164]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c9e:	4b28      	ldr	r3, [pc, #160]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 799;
 8000ca4:	4b26      	ldr	r3, [pc, #152]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000ca6:	f240 321f 	movw	r2, #799	@ 0x31f
 8000caa:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cac:	4b24      	ldr	r3, [pc, #144]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000cae:	2200      	movs	r2, #0
 8000cb0:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cb2:	4b23      	ldr	r3, [pc, #140]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000cb4:	2280      	movs	r2, #128	@ 0x80
 8000cb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8000cb8:	4821      	ldr	r0, [pc, #132]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000cba:	f002 f855 	bl	8002d68 <HAL_TIM_Base_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8000cc4:	f000 f994 	bl	8000ff0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ccc:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8000cce:	f107 0320 	add.w	r3, r7, #32
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	481a      	ldr	r0, [pc, #104]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000cd6:	f002 fd0f 	bl	80036f8 <HAL_TIM_ConfigClockSource>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8000ce0:	f000 f986 	bl	8000ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8000ce4:	4816      	ldr	r0, [pc, #88]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000ce6:	f002 f8ff 	bl	8002ee8 <HAL_TIM_PWM_Init>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8000cf0:	f000 f97e 	bl	8000ff0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cf4:	2360      	movs	r3, #96	@ 0x60
 8000cf6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d04:	1d3b      	adds	r3, r7, #4
 8000d06:	2200      	movs	r2, #0
 8000d08:	4619      	mov	r1, r3
 8000d0a:	480d      	ldr	r0, [pc, #52]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000d0c:	f002 fc32 	bl	8003574 <HAL_TIM_PWM_ConfigChannel>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8000d16:	f000 f96b 	bl	8000ff0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d1a:	1d3b      	adds	r3, r7, #4
 8000d1c:	2204      	movs	r2, #4
 8000d1e:	4619      	mov	r1, r3
 8000d20:	4807      	ldr	r0, [pc, #28]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000d22:	f002 fc27 	bl	8003574 <HAL_TIM_PWM_ConfigChannel>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8000d2c:	f000 f960 	bl	8000ff0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8000d30:	4803      	ldr	r0, [pc, #12]	@ (8000d40 <MX_TIM9_Init+0xd4>)
 8000d32:	f000 ff41 	bl	8001bb8 <HAL_TIM_MspPostInit>

}
 8000d36:	bf00      	nop
 8000d38:	3730      	adds	r7, #48	@ 0x30
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}
 8000d3e:	bf00      	nop
 8000d40:	20000254 	.word	0x20000254
 8000d44:	40014000 	.word	0x40014000

08000d48 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	b08a      	sub	sp, #40	@ 0x28
 8000d4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d4e:	f107 0314 	add.w	r3, r7, #20
 8000d52:	2200      	movs	r2, #0
 8000d54:	601a      	str	r2, [r3, #0]
 8000d56:	605a      	str	r2, [r3, #4]
 8000d58:	609a      	str	r2, [r3, #8]
 8000d5a:	60da      	str	r2, [r3, #12]
 8000d5c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d5e:	2300      	movs	r3, #0
 8000d60:	613b      	str	r3, [r7, #16]
 8000d62:	4b38      	ldr	r3, [pc, #224]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d66:	4a37      	ldr	r2, [pc, #220]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000d68:	f043 0310 	orr.w	r3, r3, #16
 8000d6c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6e:	4b35      	ldr	r3, [pc, #212]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d72:	f003 0310 	and.w	r3, r3, #16
 8000d76:	613b      	str	r3, [r7, #16]
 8000d78:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	60fb      	str	r3, [r7, #12]
 8000d7e:	4b31      	ldr	r3, [pc, #196]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d82:	4a30      	ldr	r2, [pc, #192]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000d84:	f043 0308 	orr.w	r3, r3, #8
 8000d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d8a:	4b2e      	ldr	r3, [pc, #184]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8e:	f003 0308 	and.w	r3, r3, #8
 8000d92:	60fb      	str	r3, [r7, #12]
 8000d94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	60bb      	str	r3, [r7, #8]
 8000d9a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a29      	ldr	r2, [pc, #164]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b27      	ldr	r3, [pc, #156]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	60bb      	str	r3, [r7, #8]
 8000db0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000db2:	2300      	movs	r3, #0
 8000db4:	607b      	str	r3, [r7, #4]
 8000db6:	4b23      	ldr	r3, [pc, #140]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	4a22      	ldr	r2, [pc, #136]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000dbc:	f043 0302 	orr.w	r3, r3, #2
 8000dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc2:	4b20      	ldr	r3, [pc, #128]	@ (8000e44 <MX_GPIO_Init+0xfc>)
 8000dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dc6:	f003 0302 	and.w	r3, r3, #2
 8000dca:	607b      	str	r3, [r7, #4]
 8000dcc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000dd4:	481c      	ldr	r0, [pc, #112]	@ (8000e48 <MX_GPIO_Init+0x100>)
 8000dd6:	f001 fb61 	bl	800249c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin, GPIO_PIN_RESET);
 8000dda:	2200      	movs	r2, #0
 8000ddc:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8000de0:	481a      	ldr	r0, [pc, #104]	@ (8000e4c <MX_GPIO_Init+0x104>)
 8000de2:	f001 fb5b 	bl	800249c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED3_Pin */
  GPIO_InitStruct.Pin = LED3_Pin;
 8000de6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000dea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dec:	2301      	movs	r3, #1
 8000dee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df4:	2300      	movs	r3, #0
 8000df6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	4812      	ldr	r0, [pc, #72]	@ (8000e48 <MX_GPIO_Init+0x100>)
 8000e00:	f001 f998 	bl	8002134 <HAL_GPIO_Init>

  /*Configure GPIO pins : OLED_DC_Pin OLED_RES_Pin OLED_SDA_Pin OLED_SCL_Pin */
  GPIO_InitStruct.Pin = OLED_DC_Pin|OLED_RES_Pin|OLED_SDA_Pin|OLED_SCL_Pin;
 8000e04:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8000e08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e12:	2300      	movs	r3, #0
 8000e14:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e16:	f107 0314 	add.w	r3, r7, #20
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	480b      	ldr	r0, [pc, #44]	@ (8000e4c <MX_GPIO_Init+0x104>)
 8000e1e:	f001 f989 	bl	8002134 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8000e22:	2301      	movs	r3, #1
 8000e24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e26:	2300      	movs	r3, #0
 8000e28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8000e2e:	f107 0314 	add.w	r3, r7, #20
 8000e32:	4619      	mov	r1, r3
 8000e34:	4804      	ldr	r0, [pc, #16]	@ (8000e48 <MX_GPIO_Init+0x100>)
 8000e36:	f001 f97d 	bl	8002134 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e3a:	bf00      	nop
 8000e3c:	3728      	adds	r7, #40	@ 0x28
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40023800 	.word	0x40023800
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	40020c00 	.word	0x40020c00

08000e50 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000e58:	2001      	movs	r0, #1
 8000e5a:	f003 f9f3 	bl	8004244 <osDelay>
 8000e5e:	e7fb      	b.n	8000e58 <StartDefaultTask+0x8>

08000e60 <encoder_task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_encoder_task */
void encoder_task(void *argument)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b090      	sub	sp, #64	@ 0x40
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN encoder_task */
  char buffer[32];
  for(;;)
  {
    int32_t tL=0,tR=0,mL=0,mR=0;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	61fb      	str	r3, [r7, #28]
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	61bb      	str	r3, [r7, #24]
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
 8000e74:	2300      	movs	r3, #0
 8000e76:	613b      	str	r3, [r7, #16]
    control_get_target_and_measured(&tL, &tR, &mL, &mR);
 8000e78:	f107 0310 	add.w	r3, r7, #16
 8000e7c:	f107 0214 	add.w	r2, r7, #20
 8000e80:	f107 0118 	add.w	r1, r7, #24
 8000e84:	f107 001c 	add.w	r0, r7, #28
 8000e88:	f7ff fc80 	bl	800078c <control_get_target_and_measured>
    int8_t oL=0,oR=0;
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	73fb      	strb	r3, [r7, #15]
 8000e90:	2300      	movs	r3, #0
 8000e92:	73bb      	strb	r3, [r7, #14]
    control_get_outputs(&oL, &oR);
 8000e94:	f107 020e 	add.w	r2, r7, #14
 8000e98:	f107 030f 	add.w	r3, r7, #15
 8000e9c:	4611      	mov	r1, r2
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff fca6 	bl	80007f0 <control_get_outputs>

    OLED_Clear();
 8000ea4:	f000 fa5a 	bl	800135c <OLED_Clear>

    // Show left: Target/Measured
    sprintf(buffer, "L T/M:%ld/%ld", tL, mL);
 8000ea8:	69fa      	ldr	r2, [r7, #28]
 8000eaa:	697b      	ldr	r3, [r7, #20]
 8000eac:	f107 0020 	add.w	r0, r7, #32
 8000eb0:	491f      	ldr	r1, [pc, #124]	@ (8000f30 <encoder_task+0xd0>)
 8000eb2:	f005 fe69 	bl	8006b88 <siprintf>
    OLED_ShowString(0, 0, (uint8_t*)buffer);
 8000eb6:	f107 0320 	add.w	r3, r7, #32
 8000eba:	461a      	mov	r2, r3
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2000      	movs	r0, #0
 8000ec0:	f000 fb3e 	bl	8001540 <OLED_ShowString>

    // Show right: Target/Measured
    sprintf(buffer, "R T/M:%ld/%ld", tR, mR);
 8000ec4:	69ba      	ldr	r2, [r7, #24]
 8000ec6:	693b      	ldr	r3, [r7, #16]
 8000ec8:	f107 0020 	add.w	r0, r7, #32
 8000ecc:	4919      	ldr	r1, [pc, #100]	@ (8000f34 <encoder_task+0xd4>)
 8000ece:	f005 fe5b 	bl	8006b88 <siprintf>
    OLED_ShowString(0, 16, (uint8_t*)buffer);
 8000ed2:	f107 0320 	add.w	r3, r7, #32
 8000ed6:	461a      	mov	r2, r3
 8000ed8:	2110      	movs	r1, #16
 8000eda:	2000      	movs	r0, #0
 8000edc:	f000 fb30 	bl	8001540 <OLED_ShowString>

    // Show PWM outputs (percent)
    sprintf(buffer, "L PWM:%d", (int)oL);
 8000ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	f107 0320 	add.w	r3, r7, #32
 8000eea:	4913      	ldr	r1, [pc, #76]	@ (8000f38 <encoder_task+0xd8>)
 8000eec:	4618      	mov	r0, r3
 8000eee:	f005 fe4b 	bl	8006b88 <siprintf>
    OLED_ShowString(0, 32, (uint8_t*)buffer);
 8000ef2:	f107 0320 	add.w	r3, r7, #32
 8000ef6:	461a      	mov	r2, r3
 8000ef8:	2120      	movs	r1, #32
 8000efa:	2000      	movs	r0, #0
 8000efc:	f000 fb20 	bl	8001540 <OLED_ShowString>
    sprintf(buffer, "R PWM:%d", (int)oR);
 8000f00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000f04:	461a      	mov	r2, r3
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	490c      	ldr	r1, [pc, #48]	@ (8000f3c <encoder_task+0xdc>)
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f005 fe3b 	bl	8006b88 <siprintf>
    OLED_ShowString(0, 48, (uint8_t*)buffer);
 8000f12:	f107 0320 	add.w	r3, r7, #32
 8000f16:	461a      	mov	r2, r3
 8000f18:	2130      	movs	r1, #48	@ 0x30
 8000f1a:	2000      	movs	r0, #0
 8000f1c:	f000 fb10 	bl	8001540 <OLED_ShowString>

    OLED_Refresh_Gram();
 8000f20:	f000 f996 	bl	8001250 <OLED_Refresh_Gram>
    osDelay(100);
 8000f24:	2064      	movs	r0, #100	@ 0x64
 8000f26:	f003 f98d 	bl	8004244 <osDelay>
  {
 8000f2a:	bf00      	nop
 8000f2c:	e79c      	b.n	8000e68 <encoder_task+0x8>
 8000f2e:	bf00      	nop
 8000f30:	08007520 	.word	0x08007520
 8000f34:	08007530 	.word	0x08007530
 8000f38:	08007540 	.word	0x08007540
 8000f3c:	0800754c 	.word	0x0800754c

08000f40 <controlTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_controlTask */
void controlTask(void *argument)
{
 8000f40:	b5b0      	push	{r4, r5, r7, lr}
 8000f42:	b08c      	sub	sp, #48	@ 0x30
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN controlTask */
  // Button-driven step sequence for tuning.
  // Sequence in ticks/10ms: 0 -> 10 -> 20 -> 0 -> -10 -> -20 -> 0 -> ...
  const int32_t seq[] = {0, 10, 20, 0, -10, -20};
 8000f48:	4b28      	ldr	r3, [pc, #160]	@ (8000fec <controlTask+0xac>)
 8000f4a:	f107 0408 	add.w	r4, r7, #8
 8000f4e:	461d      	mov	r5, r3
 8000f50:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f52:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f54:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000f58:	e884 0003 	stmia.w	r4, {r0, r1}
  const uint32_t seq_len = sizeof(seq)/sizeof(seq[0]);
 8000f5c:	2306      	movs	r3, #6
 8000f5e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t idx = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	62fb      	str	r3, [r7, #44]	@ 0x2c

  // Apply initial target
  control_set_target_ticks_per_dt(seq[idx], seq[idx]);
 8000f64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	3330      	adds	r3, #48	@ 0x30
 8000f6a:	443b      	add	r3, r7
 8000f6c:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8000f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f72:	009b      	lsls	r3, r3, #2
 8000f74:	3330      	adds	r3, #48	@ 0x30
 8000f76:	443b      	add	r3, r7
 8000f78:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	4610      	mov	r0, r2
 8000f80:	f7ff fb56 	bl	8000630 <control_set_target_ticks_per_dt>

  uint8_t pressed_prev = user_is_pressed();
 8000f84:	f000 fef4 	bl	8001d70 <user_is_pressed>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  for(;;)
  {
    uint8_t pressed = user_is_pressed();
 8000f8e:	f000 feef 	bl	8001d70 <user_is_pressed>
 8000f92:	4603      	mov	r3, r0
 8000f94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    // On rising edge (not pressed -> pressed), advance step
    if (!pressed_prev && pressed) {
 8000f98:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d11d      	bne.n	8000fdc <controlTask+0x9c>
 8000fa0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d019      	beq.n	8000fdc <controlTask+0x9c>
        idx = (idx + 1) % seq_len;
 8000fa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000faa:	3301      	adds	r3, #1
 8000fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000fae:	fbb3 f2f2 	udiv	r2, r3, r2
 8000fb2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000fb4:	fb01 f202 	mul.w	r2, r1, r2
 8000fb8:	1a9b      	subs	r3, r3, r2
 8000fba:	62fb      	str	r3, [r7, #44]	@ 0x2c
        control_set_target_ticks_per_dt(seq[idx], seq[idx]);
 8000fbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	3330      	adds	r3, #48	@ 0x30
 8000fc2:	443b      	add	r3, r7
 8000fc4:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8000fc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000fca:	009b      	lsls	r3, r3, #2
 8000fcc:	3330      	adds	r3, #48	@ 0x30
 8000fce:	443b      	add	r3, r7
 8000fd0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4610      	mov	r0, r2
 8000fd8:	f7ff fb2a 	bl	8000630 <control_set_target_ticks_per_dt>
    }
    pressed_prev = pressed;
 8000fdc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000fe0:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    osDelay(50);
 8000fe4:	2032      	movs	r0, #50	@ 0x32
 8000fe6:	f003 f92d 	bl	8004244 <osDelay>
  {
 8000fea:	e7d0      	b.n	8000f8e <controlTask+0x4e>
 8000fec:	08007558 	.word	0x08007558

08000ff0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ff4:	b672      	cpsid	i
}
 8000ff6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <Error_Handler+0x8>

08000ffc <motor_init>:
extern TIM_HandleTypeDef htim9; // Motor B (Right) PWM on PE5, PE6

// --- Constants ---
#define MIN_MOTOR_SPEED_PERCENT 54.0f

void motor_init(void) {
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4); // Motor A IN1 (PB9)
 8001000:	210c      	movs	r1, #12
 8001002:	480d      	ldr	r0, [pc, #52]	@ (8001038 <motor_init+0x3c>)
 8001004:	f001 ffca 	bl	8002f9c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3); // Motor A IN2 (PB8)
 8001008:	2108      	movs	r1, #8
 800100a:	480b      	ldr	r0, [pc, #44]	@ (8001038 <motor_init+0x3c>)
 800100c:	f001 ffc6 	bl	8002f9c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // Motor B IN1 (PE5)
 8001010:	2100      	movs	r1, #0
 8001012:	480a      	ldr	r0, [pc, #40]	@ (800103c <motor_init+0x40>)
 8001014:	f001 ffc2 	bl	8002f9c <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2); // Motor B IN2 (PE6)
 8001018:	2104      	movs	r1, #4
 800101a:	4808      	ldr	r0, [pc, #32]	@ (800103c <motor_init+0x40>)
 800101c:	f001 ffbe 	bl	8002f9c <HAL_TIM_PWM_Start>

    HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL); // Motor A (Left)
 8001020:	213c      	movs	r1, #60	@ 0x3c
 8001022:	4807      	ldr	r0, [pc, #28]	@ (8001040 <motor_init+0x44>)
 8001024:	f002 f928 	bl	8003278 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL); // Motor B (Right)
 8001028:	213c      	movs	r1, #60	@ 0x3c
 800102a:	4806      	ldr	r0, [pc, #24]	@ (8001044 <motor_init+0x48>)
 800102c:	f002 f924 	bl	8003278 <HAL_TIM_Encoder_Start>

    motor_stop();
 8001030:	f000 f8d6 	bl	80011e0 <motor_stop>
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	200001c4 	.word	0x200001c4
 800103c:	20000254 	.word	0x20000254
 8001040:	20000134 	.word	0x20000134
 8001044:	2000017c 	.word	0x2000017c

08001048 <motor_set_speeds>:

void motor_set_speeds(int8_t left_speed_percent, int8_t right_speed_percent) {
 8001048:	b480      	push	{r7}
 800104a:	b089      	sub	sp, #36	@ 0x24
 800104c:	af00      	add	r7, sp, #0
 800104e:	4603      	mov	r3, r0
 8001050:	460a      	mov	r2, r1
 8001052:	71fb      	strb	r3, [r7, #7]
 8001054:	4613      	mov	r3, r2
 8001056:	71bb      	strb	r3, [r7, #6]
    if (left_speed_percent > 100) left_speed_percent = 100;
 8001058:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800105c:	2b64      	cmp	r3, #100	@ 0x64
 800105e:	dd01      	ble.n	8001064 <motor_set_speeds+0x1c>
 8001060:	2364      	movs	r3, #100	@ 0x64
 8001062:	71fb      	strb	r3, [r7, #7]
    if (left_speed_percent < -100) left_speed_percent = -100;
 8001064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001068:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 800106c:	da01      	bge.n	8001072 <motor_set_speeds+0x2a>
 800106e:	239c      	movs	r3, #156	@ 0x9c
 8001070:	71fb      	strb	r3, [r7, #7]
    if (right_speed_percent > 100) right_speed_percent = 100;
 8001072:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001076:	2b64      	cmp	r3, #100	@ 0x64
 8001078:	dd01      	ble.n	800107e <motor_set_speeds+0x36>
 800107a:	2364      	movs	r3, #100	@ 0x64
 800107c:	71bb      	strb	r3, [r7, #6]
    if (right_speed_percent < -100) right_speed_percent = -100;
 800107e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001082:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001086:	da01      	bge.n	800108c <motor_set_speeds+0x44>
 8001088:	239c      	movs	r3, #156	@ 0x9c
 800108a:	71bb      	strb	r3, [r7, #6]

    uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim4);
 800108c:	4b4f      	ldr	r3, [pc, #316]	@ (80011cc <motor_set_speeds+0x184>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001092:	61fb      	str	r3, [r7, #28]

    // --- Left Motor (Motor A on TIM4) ---
    if (left_speed_percent == 0) {
 8001094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d108      	bne.n	80010ae <motor_set_speeds+0x66>
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 800109c:	4b4b      	ldr	r3, [pc, #300]	@ (80011cc <motor_set_speeds+0x184>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	2200      	movs	r2, #0
 80010a2:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80010a4:	4b49      	ldr	r3, [pc, #292]	@ (80011cc <motor_set_speeds+0x184>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2200      	movs	r2, #0
 80010aa:	63da      	str	r2, [r3, #60]	@ 0x3c
 80010ac:	e03d      	b.n	800112a <motor_set_speeds+0xe2>
    } else {
        float scaled_speed = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)left_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 80010ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b2:	ee07 3a90 	vmov	s15, r3
 80010b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010ba:	eeb0 7ae7 	vabs.f32	s14, s15
 80010be:	eddf 6a44 	vldr	s13, [pc, #272]	@ 80011d0 <motor_set_speeds+0x188>
 80010c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010c6:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 80011d4 <motor_set_speeds+0x18c>
 80010ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ce:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 80011d8 <motor_set_speeds+0x190>
 80010d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80010d6:	edc7 7a06 	vstr	s15, [r7, #24]
        uint32_t pulse = (uint32_t)(scaled_speed * (arr + 1) / 100.0f);
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3301      	adds	r3, #1
 80010de:	ee07 3a90 	vmov	s15, r3
 80010e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010e6:	edd7 7a06 	vldr	s15, [r7, #24]
 80010ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ee:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80011d0 <motor_set_speeds+0x188>
 80010f2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010fa:	ee17 3a90 	vmov	r3, s15
 80010fe:	617b      	str	r3, [r7, #20]

        if (left_speed_percent > 0) {
 8001100:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001104:	2b00      	cmp	r3, #0
 8001106:	dd08      	ble.n	800111a <motor_set_speeds+0xd2>
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, pulse);
 8001108:	4b30      	ldr	r3, [pc, #192]	@ (80011cc <motor_set_speeds+0x184>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	697a      	ldr	r2, [r7, #20]
 800110e:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8001110:	4b2e      	ldr	r3, [pc, #184]	@ (80011cc <motor_set_speeds+0x184>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	2200      	movs	r2, #0
 8001116:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001118:	e007      	b.n	800112a <motor_set_speeds+0xe2>
        } else {
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 800111a:	4b2c      	ldr	r3, [pc, #176]	@ (80011cc <motor_set_speeds+0x184>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	2200      	movs	r2, #0
 8001120:	641a      	str	r2, [r3, #64]	@ 0x40
            __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, pulse);
 8001122:	4b2a      	ldr	r3, [pc, #168]	@ (80011cc <motor_set_speeds+0x184>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	697a      	ldr	r2, [r7, #20]
 8001128:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
    }

    // --- Right Motor (Motor B on TIM9) ---
    if (right_speed_percent == 0) {
 800112a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800112e:	2b00      	cmp	r3, #0
 8001130:	d108      	bne.n	8001144 <motor_set_speeds+0xfc>
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 8001132:	4b2a      	ldr	r3, [pc, #168]	@ (80011dc <motor_set_speeds+0x194>)
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	2200      	movs	r2, #0
 8001138:	635a      	str	r2, [r3, #52]	@ 0x34
        __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 800113a:	4b28      	ldr	r3, [pc, #160]	@ (80011dc <motor_set_speeds+0x194>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	2200      	movs	r2, #0
 8001140:	639a      	str	r2, [r3, #56]	@ 0x38
        } else { // Reverse
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulse); // IN1 = PWM
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);     // IN2 = 0
        }
    }
}
 8001142:	e03d      	b.n	80011c0 <motor_set_speeds+0x178>
        float scaled_speed = MIN_MOTOR_SPEED_PERCENT + (fabsf((float)right_speed_percent) / 100.0f) * (100.0f - MIN_MOTOR_SPEED_PERCENT);
 8001144:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001148:	ee07 3a90 	vmov	s15, r3
 800114c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001150:	eeb0 7ae7 	vabs.f32	s14, s15
 8001154:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80011d0 <motor_set_speeds+0x188>
 8001158:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80011d4 <motor_set_speeds+0x18c>
 8001160:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001164:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80011d8 <motor_set_speeds+0x190>
 8001168:	ee77 7a87 	vadd.f32	s15, s15, s14
 800116c:	edc7 7a04 	vstr	s15, [r7, #16]
        uint32_t pulse = (uint32_t)(scaled_speed * (arr + 1) / 100.0f);
 8001170:	69fb      	ldr	r3, [r7, #28]
 8001172:	3301      	adds	r3, #1
 8001174:	ee07 3a90 	vmov	s15, r3
 8001178:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800117c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001180:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001184:	eddf 6a12 	vldr	s13, [pc, #72]	@ 80011d0 <motor_set_speeds+0x188>
 8001188:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800118c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001190:	ee17 3a90 	vmov	r3, s15
 8001194:	60fb      	str	r3, [r7, #12]
        if (right_speed_percent > 0) { // Forward
 8001196:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800119a:	2b00      	cmp	r3, #0
 800119c:	dd08      	ble.n	80011b0 <motor_set_speeds+0x168>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);     // IN1 = 0
 800119e:	4b0f      	ldr	r3, [pc, #60]	@ (80011dc <motor_set_speeds+0x194>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	2200      	movs	r2, #0
 80011a4:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, pulse); // IN2 = PWM
 80011a6:	4b0d      	ldr	r3, [pc, #52]	@ (80011dc <motor_set_speeds+0x194>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	68fa      	ldr	r2, [r7, #12]
 80011ac:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80011ae:	e007      	b.n	80011c0 <motor_set_speeds+0x178>
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, pulse); // IN1 = PWM
 80011b0:	4b0a      	ldr	r3, [pc, #40]	@ (80011dc <motor_set_speeds+0x194>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	68fa      	ldr	r2, [r7, #12]
 80011b6:	635a      	str	r2, [r3, #52]	@ 0x34
            __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);     // IN2 = 0
 80011b8:	4b08      	ldr	r3, [pc, #32]	@ (80011dc <motor_set_speeds+0x194>)
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	2200      	movs	r2, #0
 80011be:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80011c0:	bf00      	nop
 80011c2:	3724      	adds	r7, #36	@ 0x24
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	200001c4 	.word	0x200001c4
 80011d0:	42c80000 	.word	0x42c80000
 80011d4:	42380000 	.word	0x42380000
 80011d8:	42580000 	.word	0x42580000
 80011dc:	20000254 	.word	0x20000254

080011e0 <motor_stop>:

void motor_stop(void) {
 80011e0:	b480      	push	{r7}
 80011e2:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 80011e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001210 <motor_stop+0x30>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2200      	movs	r2, #0
 80011ea:	63da      	str	r2, [r3, #60]	@ 0x3c
    __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_4, 0);
 80011ec:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <motor_stop+0x30>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	2200      	movs	r2, #0
 80011f2:	641a      	str	r2, [r3, #64]	@ 0x40
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80011f4:	4b07      	ldr	r3, [pc, #28]	@ (8001214 <motor_stop+0x34>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	2200      	movs	r2, #0
 80011fa:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_2, 0);
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <motor_stop+0x34>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2200      	movs	r2, #0
 8001202:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001204:	bf00      	nop
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	200001c4 	.word	0x200001c4
 8001214:	20000254 	.word	0x20000254

08001218 <motor_get_left_encoder_counts>:

int32_t motor_get_left_encoder_counts(void) {
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
    return (int16_t)__HAL_TIM_GET_COUNTER(&htim2);
 800121c:	4b04      	ldr	r3, [pc, #16]	@ (8001230 <motor_get_left_encoder_counts+0x18>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001222:	b21b      	sxth	r3, r3
}
 8001224:	4618      	mov	r0, r3
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	20000134 	.word	0x20000134

08001234 <motor_get_right_encoder_counts>:

// Right motor is reversed, so return the negative.
int32_t motor_get_right_encoder_counts(void) {
 8001234:	b480      	push	{r7}
 8001236:	af00      	add	r7, sp, #0
	return -((int16_t)__HAL_TIM_GET_COUNTER(&htim3));
 8001238:	4b04      	ldr	r3, [pc, #16]	@ (800124c <motor_get_right_encoder_counts+0x18>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800123e:	b21b      	sxth	r3, r3
 8001240:	425b      	negs	r3, r3
}
 8001242:	4618      	mov	r0, r3
 8001244:	46bd      	mov	sp, r7
 8001246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124a:	4770      	bx	lr
 800124c:	2000017c 	.word	0x2000017c

08001250 <OLED_Refresh_Gram>:

#include "../Inc/oledfont.h"

uint8_t OLED_GRAM[128][8];	 
void OLED_Refresh_Gram(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8001256:	2300      	movs	r3, #0
 8001258:	71fb      	strb	r3, [r7, #7]
 800125a:	e026      	b.n	80012aa <OLED_Refresh_Gram+0x5a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    
 800125c:	79fb      	ldrb	r3, [r7, #7]
 800125e:	3b50      	subs	r3, #80	@ 0x50
 8001260:	b2db      	uxtb	r3, r3
 8001262:	2100      	movs	r1, #0
 8001264:	4618      	mov	r0, r3
 8001266:	f000 f82b 	bl	80012c0 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      
 800126a:	2100      	movs	r1, #0
 800126c:	2000      	movs	r0, #0
 800126e:	f000 f827 	bl	80012c0 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);        
 8001272:	2100      	movs	r1, #0
 8001274:	2010      	movs	r0, #16
 8001276:	f000 f823 	bl	80012c0 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA); 
 800127a:	2300      	movs	r3, #0
 800127c:	71bb      	strb	r3, [r7, #6]
 800127e:	e00d      	b.n	800129c <OLED_Refresh_Gram+0x4c>
 8001280:	79ba      	ldrb	r2, [r7, #6]
 8001282:	79fb      	ldrb	r3, [r7, #7]
 8001284:	490d      	ldr	r1, [pc, #52]	@ (80012bc <OLED_Refresh_Gram+0x6c>)
 8001286:	00d2      	lsls	r2, r2, #3
 8001288:	440a      	add	r2, r1
 800128a:	4413      	add	r3, r2
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2101      	movs	r1, #1
 8001290:	4618      	mov	r0, r3
 8001292:	f000 f815 	bl	80012c0 <OLED_WR_Byte>
 8001296:	79bb      	ldrb	r3, [r7, #6]
 8001298:	3301      	adds	r3, #1
 800129a:	71bb      	strb	r3, [r7, #6]
 800129c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	daed      	bge.n	8001280 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)  
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	3301      	adds	r3, #1
 80012a8:	71fb      	strb	r3, [r7, #7]
 80012aa:	79fb      	ldrb	r3, [r7, #7]
 80012ac:	2b07      	cmp	r3, #7
 80012ae:	d9d5      	bls.n	800125c <OLED_Refresh_Gram+0xc>
	}   
}
 80012b0:	bf00      	nop
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200002a8 	.word	0x200002a8

080012c0 <OLED_WR_Byte>:

void OLED_WR_Byte(uint8_t dat,uint8_t cmd)
{	
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	460a      	mov	r2, r1
 80012ca:	71fb      	strb	r3, [r7, #7]
 80012cc:	4613      	mov	r3, r2
 80012ce:	71bb      	strb	r3, [r7, #6]
	uint8_t i;			  
	if(cmd)
 80012d0:	79bb      	ldrb	r3, [r7, #6]
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d006      	beq.n	80012e4 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 80012d6:	2201      	movs	r2, #1
 80012d8:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012dc:	481e      	ldr	r0, [pc, #120]	@ (8001358 <OLED_WR_Byte+0x98>)
 80012de:	f001 f8dd 	bl	800249c <HAL_GPIO_WritePin>
 80012e2:	e005      	b.n	80012f0 <OLED_WR_Byte+0x30>
	else 
	  OLED_RS_Clr();		  
 80012e4:	2200      	movs	r2, #0
 80012e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012ea:	481b      	ldr	r0, [pc, #108]	@ (8001358 <OLED_WR_Byte+0x98>)
 80012ec:	f001 f8d6 	bl	800249c <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)
 80012f0:	2300      	movs	r3, #0
 80012f2:	73fb      	strb	r3, [r7, #15]
 80012f4:	e022      	b.n	800133c <OLED_WR_Byte+0x7c>
	{			  
		OLED_SCLK_Clr();
 80012f6:	2200      	movs	r2, #0
 80012f8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80012fc:	4816      	ldr	r0, [pc, #88]	@ (8001358 <OLED_WR_Byte+0x98>)
 80012fe:	f001 f8cd 	bl	800249c <HAL_GPIO_WritePin>
		if(dat&0x80)
 8001302:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001306:	2b00      	cmp	r3, #0
 8001308:	da06      	bge.n	8001318 <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 800130a:	2201      	movs	r2, #1
 800130c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001310:	4811      	ldr	r0, [pc, #68]	@ (8001358 <OLED_WR_Byte+0x98>)
 8001312:	f001 f8c3 	bl	800249c <HAL_GPIO_WritePin>
 8001316:	e005      	b.n	8001324 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8001318:	2200      	movs	r2, #0
 800131a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800131e:	480e      	ldr	r0, [pc, #56]	@ (8001358 <OLED_WR_Byte+0x98>)
 8001320:	f001 f8bc 	bl	800249c <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8001324:	2201      	movs	r2, #1
 8001326:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800132a:	480b      	ldr	r0, [pc, #44]	@ (8001358 <OLED_WR_Byte+0x98>)
 800132c:	f001 f8b6 	bl	800249c <HAL_GPIO_WritePin>
		dat<<=1;   
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8001336:	7bfb      	ldrb	r3, [r7, #15]
 8001338:	3301      	adds	r3, #1
 800133a:	73fb      	strb	r3, [r7, #15]
 800133c:	7bfb      	ldrb	r3, [r7, #15]
 800133e:	2b07      	cmp	r3, #7
 8001340:	d9d9      	bls.n	80012f6 <OLED_WR_Byte+0x36>
	}				 		  
	OLED_RS_Set();   	  
 8001342:	2201      	movs	r2, #1
 8001344:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001348:	4803      	ldr	r0, [pc, #12]	@ (8001358 <OLED_WR_Byte+0x98>)
 800134a:	f001 f8a7 	bl	800249c <HAL_GPIO_WritePin>
} 
 800134e:	bf00      	nop
 8001350:	3710      	adds	r7, #16
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	40020c00 	.word	0x40020c00

0800135c <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 800135c:	b580      	push	{r7, lr}
 800135e:	b082      	sub	sp, #8
 8001360:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8001362:	2300      	movs	r3, #0
 8001364:	71fb      	strb	r3, [r7, #7]
 8001366:	e014      	b.n	8001392 <OLED_Clear+0x36>
 8001368:	2300      	movs	r3, #0
 800136a:	71bb      	strb	r3, [r7, #6]
 800136c:	e00a      	b.n	8001384 <OLED_Clear+0x28>
 800136e:	79ba      	ldrb	r2, [r7, #6]
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	490c      	ldr	r1, [pc, #48]	@ (80013a4 <OLED_Clear+0x48>)
 8001374:	00d2      	lsls	r2, r2, #3
 8001376:	440a      	add	r2, r1
 8001378:	4413      	add	r3, r2
 800137a:	2200      	movs	r2, #0
 800137c:	701a      	strb	r2, [r3, #0]
 800137e:	79bb      	ldrb	r3, [r7, #6]
 8001380:	3301      	adds	r3, #1
 8001382:	71bb      	strb	r3, [r7, #6]
 8001384:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001388:	2b00      	cmp	r3, #0
 800138a:	daf0      	bge.n	800136e <OLED_Clear+0x12>
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	3301      	adds	r3, #1
 8001390:	71fb      	strb	r3, [r7, #7]
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	2b07      	cmp	r3, #7
 8001396:	d9e7      	bls.n	8001368 <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8001398:	f7ff ff5a 	bl	8001250 <OLED_Refresh_Gram>
}
 800139c:	bf00      	nop
 800139e:	3708      	adds	r7, #8
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	200002a8 	.word	0x200002a8

080013a8 <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	4603      	mov	r3, r0
 80013b0:	71fb      	strb	r3, [r7, #7]
 80013b2:	460b      	mov	r3, r1
 80013b4:	71bb      	strb	r3, [r7, #6]
 80013b6:	4613      	mov	r3, r2
 80013b8:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 80013ba:	2300      	movs	r3, #0
 80013bc:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 80013be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	db41      	blt.n	800144a <OLED_DrawPoint+0xa2>
 80013c6:	79bb      	ldrb	r3, [r7, #6]
 80013c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80013ca:	d83e      	bhi.n	800144a <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 80013cc:	79bb      	ldrb	r3, [r7, #6]
 80013ce:	08db      	lsrs	r3, r3, #3
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	f1c3 0307 	rsb	r3, r3, #7
 80013d6:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 80013d8:	79bb      	ldrb	r3, [r7, #6]
 80013da:	f003 0307 	and.w	r3, r3, #7
 80013de:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 80013e0:	7b7b      	ldrb	r3, [r7, #13]
 80013e2:	f1c3 0307 	rsb	r3, r3, #7
 80013e6:	2201      	movs	r2, #1
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 80013ee:	797b      	ldrb	r3, [r7, #5]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d012      	beq.n	800141a <OLED_DrawPoint+0x72>
 80013f4:	79fa      	ldrb	r2, [r7, #7]
 80013f6:	7bbb      	ldrb	r3, [r7, #14]
 80013f8:	4917      	ldr	r1, [pc, #92]	@ (8001458 <OLED_DrawPoint+0xb0>)
 80013fa:	00d2      	lsls	r2, r2, #3
 80013fc:	440a      	add	r2, r1
 80013fe:	4413      	add	r3, r2
 8001400:	7818      	ldrb	r0, [r3, #0]
 8001402:	79fa      	ldrb	r2, [r7, #7]
 8001404:	7bbb      	ldrb	r3, [r7, #14]
 8001406:	7bf9      	ldrb	r1, [r7, #15]
 8001408:	4301      	orrs	r1, r0
 800140a:	b2c8      	uxtb	r0, r1
 800140c:	4912      	ldr	r1, [pc, #72]	@ (8001458 <OLED_DrawPoint+0xb0>)
 800140e:	00d2      	lsls	r2, r2, #3
 8001410:	440a      	add	r2, r1
 8001412:	4413      	add	r3, r2
 8001414:	4602      	mov	r2, r0
 8001416:	701a      	strb	r2, [r3, #0]
 8001418:	e018      	b.n	800144c <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 800141a:	79fa      	ldrb	r2, [r7, #7]
 800141c:	7bbb      	ldrb	r3, [r7, #14]
 800141e:	490e      	ldr	r1, [pc, #56]	@ (8001458 <OLED_DrawPoint+0xb0>)
 8001420:	00d2      	lsls	r2, r2, #3
 8001422:	440a      	add	r2, r1
 8001424:	4413      	add	r3, r2
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b25a      	sxtb	r2, r3
 800142a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800142e:	43db      	mvns	r3, r3
 8001430:	b25b      	sxtb	r3, r3
 8001432:	4013      	ands	r3, r2
 8001434:	b259      	sxtb	r1, r3
 8001436:	79fa      	ldrb	r2, [r7, #7]
 8001438:	7bbb      	ldrb	r3, [r7, #14]
 800143a:	b2c8      	uxtb	r0, r1
 800143c:	4906      	ldr	r1, [pc, #24]	@ (8001458 <OLED_DrawPoint+0xb0>)
 800143e:	00d2      	lsls	r2, r2, #3
 8001440:	440a      	add	r2, r1
 8001442:	4413      	add	r3, r2
 8001444:	4602      	mov	r2, r0
 8001446:	701a      	strb	r2, [r3, #0]
 8001448:	e000      	b.n	800144c <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 800144a:	bf00      	nop
}
 800144c:	3714      	adds	r7, #20
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	200002a8 	.word	0x200002a8

0800145c <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 800145c:	b590      	push	{r4, r7, lr}
 800145e:	b085      	sub	sp, #20
 8001460:	af00      	add	r7, sp, #0
 8001462:	4604      	mov	r4, r0
 8001464:	4608      	mov	r0, r1
 8001466:	4611      	mov	r1, r2
 8001468:	461a      	mov	r2, r3
 800146a:	4623      	mov	r3, r4
 800146c:	71fb      	strb	r3, [r7, #7]
 800146e:	4603      	mov	r3, r0
 8001470:	71bb      	strb	r3, [r7, #6]
 8001472:	460b      	mov	r3, r1
 8001474:	717b      	strb	r3, [r7, #5]
 8001476:	4613      	mov	r3, r2
 8001478:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 800147a:	79bb      	ldrb	r3, [r7, #6]
 800147c:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 800147e:	797b      	ldrb	r3, [r7, #5]
 8001480:	3b20      	subs	r3, #32
 8001482:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8001484:	2300      	movs	r3, #0
 8001486:	73bb      	strb	r3, [r7, #14]
 8001488:	e04d      	b.n	8001526 <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 800148a:	793b      	ldrb	r3, [r7, #4]
 800148c:	2b0c      	cmp	r3, #12
 800148e:	d10b      	bne.n	80014a8 <OLED_ShowChar+0x4c>
 8001490:	797a      	ldrb	r2, [r7, #5]
 8001492:	7bb9      	ldrb	r1, [r7, #14]
 8001494:	4828      	ldr	r0, [pc, #160]	@ (8001538 <OLED_ShowChar+0xdc>)
 8001496:	4613      	mov	r3, r2
 8001498:	005b      	lsls	r3, r3, #1
 800149a:	4413      	add	r3, r2
 800149c:	009b      	lsls	r3, r3, #2
 800149e:	4403      	add	r3, r0
 80014a0:	440b      	add	r3, r1
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	73fb      	strb	r3, [r7, #15]
 80014a6:	e007      	b.n	80014b8 <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 80014a8:	797a      	ldrb	r2, [r7, #5]
 80014aa:	7bbb      	ldrb	r3, [r7, #14]
 80014ac:	4923      	ldr	r1, [pc, #140]	@ (800153c <OLED_ShowChar+0xe0>)
 80014ae:	0112      	lsls	r2, r2, #4
 80014b0:	440a      	add	r2, r1
 80014b2:	4413      	add	r3, r2
 80014b4:	781b      	ldrb	r3, [r3, #0]
 80014b6:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 80014b8:	2300      	movs	r3, #0
 80014ba:	737b      	strb	r3, [r7, #13]
 80014bc:	e02d      	b.n	800151a <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 80014be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	da07      	bge.n	80014d6 <OLED_ShowChar+0x7a>
 80014c6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80014ca:	79b9      	ldrb	r1, [r7, #6]
 80014cc:	79fb      	ldrb	r3, [r7, #7]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f7ff ff6a 	bl	80013a8 <OLED_DrawPoint>
 80014d4:	e00c      	b.n	80014f0 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 80014d6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	bf0c      	ite	eq
 80014de:	2301      	moveq	r3, #1
 80014e0:	2300      	movne	r3, #0
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	461a      	mov	r2, r3
 80014e6:	79b9      	ldrb	r1, [r7, #6]
 80014e8:	79fb      	ldrb	r3, [r7, #7]
 80014ea:	4618      	mov	r0, r3
 80014ec:	f7ff ff5c 	bl	80013a8 <OLED_DrawPoint>
			temp<<=1;
 80014f0:	7bfb      	ldrb	r3, [r7, #15]
 80014f2:	005b      	lsls	r3, r3, #1
 80014f4:	73fb      	strb	r3, [r7, #15]
			y++;
 80014f6:	79bb      	ldrb	r3, [r7, #6]
 80014f8:	3301      	adds	r3, #1
 80014fa:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 80014fc:	79ba      	ldrb	r2, [r7, #6]
 80014fe:	7b3b      	ldrb	r3, [r7, #12]
 8001500:	1ad2      	subs	r2, r2, r3
 8001502:	793b      	ldrb	r3, [r7, #4]
 8001504:	429a      	cmp	r2, r3
 8001506:	d105      	bne.n	8001514 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8001508:	7b3b      	ldrb	r3, [r7, #12]
 800150a:	71bb      	strb	r3, [r7, #6]
				x++;
 800150c:	79fb      	ldrb	r3, [r7, #7]
 800150e:	3301      	adds	r3, #1
 8001510:	71fb      	strb	r3, [r7, #7]
				break;
 8001512:	e005      	b.n	8001520 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8001514:	7b7b      	ldrb	r3, [r7, #13]
 8001516:	3301      	adds	r3, #1
 8001518:	737b      	strb	r3, [r7, #13]
 800151a:	7b7b      	ldrb	r3, [r7, #13]
 800151c:	2b07      	cmp	r3, #7
 800151e:	d9ce      	bls.n	80014be <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8001520:	7bbb      	ldrb	r3, [r7, #14]
 8001522:	3301      	adds	r3, #1
 8001524:	73bb      	strb	r3, [r7, #14]
 8001526:	7bba      	ldrb	r2, [r7, #14]
 8001528:	793b      	ldrb	r3, [r7, #4]
 800152a:	429a      	cmp	r2, r3
 800152c:	d3ad      	bcc.n	800148a <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 800152e:	bf00      	nop
 8001530:	bf00      	nop
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	bd90      	pop	{r4, r7, pc}
 8001538:	080075f4 	.word	0x080075f4
 800153c:	08007a68 	.word	0x08007a68

08001540 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	b084      	sub	sp, #16
 8001544:	af02      	add	r7, sp, #8
 8001546:	4603      	mov	r3, r0
 8001548:	603a      	str	r2, [r7, #0]
 800154a:	71fb      	strb	r3, [r7, #7]
 800154c:	460b      	mov	r3, r1
 800154e:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8001550:	e01f      	b.n	8001592 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	2b7a      	cmp	r3, #122	@ 0x7a
 8001556:	d904      	bls.n	8001562 <OLED_ShowString+0x22>
 8001558:	2300      	movs	r3, #0
 800155a:	71fb      	strb	r3, [r7, #7]
 800155c:	79bb      	ldrb	r3, [r7, #6]
 800155e:	3310      	adds	r3, #16
 8001560:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8001562:	79bb      	ldrb	r3, [r7, #6]
 8001564:	2b3a      	cmp	r3, #58	@ 0x3a
 8001566:	d905      	bls.n	8001574 <OLED_ShowString+0x34>
 8001568:	2300      	movs	r3, #0
 800156a:	71fb      	strb	r3, [r7, #7]
 800156c:	79fb      	ldrb	r3, [r7, #7]
 800156e:	71bb      	strb	r3, [r7, #6]
 8001570:	f7ff fef4 	bl	800135c <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	781a      	ldrb	r2, [r3, #0]
 8001578:	79b9      	ldrb	r1, [r7, #6]
 800157a:	79f8      	ldrb	r0, [r7, #7]
 800157c:	2301      	movs	r3, #1
 800157e:	9300      	str	r3, [sp, #0]
 8001580:	230c      	movs	r3, #12
 8001582:	f7ff ff6b 	bl	800145c <OLED_ShowChar>
        x+=8;
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	3308      	adds	r3, #8
 800158a:	71fb      	strb	r3, [r7, #7]
        p++;
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	3301      	adds	r3, #1
 8001590:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8001592:	683b      	ldr	r3, [r7, #0]
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d1db      	bne.n	8001552 <OLED_ShowString+0x12>
    }  
}	 
 800159a:	bf00      	nop
 800159c:	bf00      	nop
 800159e:	3708      	adds	r7, #8
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bd80      	pop	{r7, pc}

080015a4 <OLED_Init>:

void OLED_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 80015a8:	f000 ff92 	bl	80024d0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 80015ac:	4b42      	ldr	r3, [pc, #264]	@ (80016b8 <OLED_Init+0x114>)
 80015ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015b0:	4a41      	ldr	r2, [pc, #260]	@ (80016b8 <OLED_Init+0x114>)
 80015b2:	f023 0301 	bic.w	r3, r3, #1
 80015b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80015b8:	4b3f      	ldr	r3, [pc, #252]	@ (80016b8 <OLED_Init+0x114>)
 80015ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015bc:	4a3e      	ldr	r2, [pc, #248]	@ (80016b8 <OLED_Init+0x114>)
 80015be:	f023 0304 	bic.w	r3, r3, #4
 80015c2:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 80015c4:	f000 ff98 	bl	80024f8 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 80015c8:	2200      	movs	r2, #0
 80015ca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015ce:	483b      	ldr	r0, [pc, #236]	@ (80016bc <OLED_Init+0x118>)
 80015d0:	f000 ff64 	bl	800249c <HAL_GPIO_WritePin>
	HAL_Delay(100);
 80015d4:	2064      	movs	r0, #100	@ 0x64
 80015d6:	f000 fc77 	bl	8001ec8 <HAL_Delay>
	OLED_RST_Set();
 80015da:	2201      	movs	r2, #1
 80015dc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015e0:	4836      	ldr	r0, [pc, #216]	@ (80016bc <OLED_Init+0x118>)
 80015e2:	f000 ff5b 	bl	800249c <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 80015e6:	2100      	movs	r1, #0
 80015e8:	20ae      	movs	r0, #174	@ 0xae
 80015ea:	f7ff fe69 	bl	80012c0 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 80015ee:	2100      	movs	r1, #0
 80015f0:	20d5      	movs	r0, #213	@ 0xd5
 80015f2:	f7ff fe65 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 80015f6:	2100      	movs	r1, #0
 80015f8:	2050      	movs	r0, #80	@ 0x50
 80015fa:	f7ff fe61 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 80015fe:	2100      	movs	r1, #0
 8001600:	20a8      	movs	r0, #168	@ 0xa8
 8001602:	f7ff fe5d 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 8001606:	2100      	movs	r1, #0
 8001608:	203f      	movs	r0, #63	@ 0x3f
 800160a:	f7ff fe59 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 800160e:	2100      	movs	r1, #0
 8001610:	20d3      	movs	r0, #211	@ 0xd3
 8001612:	f7ff fe55 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 8001616:	2100      	movs	r1, #0
 8001618:	2000      	movs	r0, #0
 800161a:	f7ff fe51 	bl	80012c0 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 800161e:	2100      	movs	r1, #0
 8001620:	2040      	movs	r0, #64	@ 0x40
 8001622:	f7ff fe4d 	bl	80012c0 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 8001626:	2100      	movs	r1, #0
 8001628:	208d      	movs	r0, #141	@ 0x8d
 800162a:	f7ff fe49 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 800162e:	2100      	movs	r1, #0
 8001630:	2014      	movs	r0, #20
 8001632:	f7ff fe45 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 8001636:	2100      	movs	r1, #0
 8001638:	2020      	movs	r0, #32
 800163a:	f7ff fe41 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 800163e:	2100      	movs	r1, #0
 8001640:	2002      	movs	r0, #2
 8001642:	f7ff fe3d 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 8001646:	2100      	movs	r1, #0
 8001648:	20a1      	movs	r0, #161	@ 0xa1
 800164a:	f7ff fe39 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 800164e:	2100      	movs	r1, #0
 8001650:	20c0      	movs	r0, #192	@ 0xc0
 8001652:	f7ff fe35 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 8001656:	2100      	movs	r1, #0
 8001658:	20da      	movs	r0, #218	@ 0xda
 800165a:	f7ff fe31 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 800165e:	2100      	movs	r1, #0
 8001660:	2012      	movs	r0, #18
 8001662:	f7ff fe2d 	bl	80012c0 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 8001666:	2100      	movs	r1, #0
 8001668:	2081      	movs	r0, #129	@ 0x81
 800166a:	f7ff fe29 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 800166e:	2100      	movs	r1, #0
 8001670:	20ef      	movs	r0, #239	@ 0xef
 8001672:	f7ff fe25 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 8001676:	2100      	movs	r1, #0
 8001678:	20d9      	movs	r0, #217	@ 0xd9
 800167a:	f7ff fe21 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 800167e:	2100      	movs	r1, #0
 8001680:	20f1      	movs	r0, #241	@ 0xf1
 8001682:	f7ff fe1d 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 8001686:	2100      	movs	r1, #0
 8001688:	20db      	movs	r0, #219	@ 0xdb
 800168a:	f7ff fe19 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 800168e:	2100      	movs	r1, #0
 8001690:	2030      	movs	r0, #48	@ 0x30
 8001692:	f7ff fe15 	bl	80012c0 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 8001696:	2100      	movs	r1, #0
 8001698:	20a4      	movs	r0, #164	@ 0xa4
 800169a:	f7ff fe11 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 800169e:	2100      	movs	r1, #0
 80016a0:	20a6      	movs	r0, #166	@ 0xa6
 80016a2:	f7ff fe0d 	bl	80012c0 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80016a6:	2100      	movs	r1, #0
 80016a8:	20af      	movs	r0, #175	@ 0xaf
 80016aa:	f7ff fe09 	bl	80012c0 <OLED_WR_Byte>
	OLED_Clear(); 
 80016ae:	f7ff fe55 	bl	800135c <OLED_Clear>
}
 80016b2:	bf00      	nop
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40020c00 	.word	0x40020c00

080016c0 <PID_init_with_dt>:
                      const fp32 PID[3],
                      fp32 max_out,
                      fp32 max_iout,
                      fp32 max_dout,
                      fp32 dT)
{
 80016c0:	b480      	push	{r7}
 80016c2:	b087      	sub	sp, #28
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6178      	str	r0, [r7, #20]
 80016c8:	6139      	str	r1, [r7, #16]
 80016ca:	ed87 0a03 	vstr	s0, [r7, #12]
 80016ce:	edc7 0a02 	vstr	s1, [r7, #8]
 80016d2:	ed87 1a01 	vstr	s2, [r7, #4]
 80016d6:	edc7 1a00 	vstr	s3, [r7]
    if (!pid || !PID) return;
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d04d      	beq.n	800177c <PID_init_with_dt+0xbc>
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d04a      	beq.n	800177c <PID_init_with_dt+0xbc>

    pid->Kp = PID[0];
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	681a      	ldr	r2, [r3, #0]
 80016ea:	697b      	ldr	r3, [r7, #20]
 80016ec:	601a      	str	r2, [r3, #0]
    pid->Ki = PID[1];
 80016ee:	693b      	ldr	r3, [r7, #16]
 80016f0:	3304      	adds	r3, #4
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	605a      	str	r2, [r3, #4]
    pid->Kd = PID[2];
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	3308      	adds	r3, #8
 80016fc:	681a      	ldr	r2, [r3, #0]
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	609a      	str	r2, [r3, #8]

    pid->max_out = max_out;
 8001702:	697b      	ldr	r3, [r7, #20]
 8001704:	68fa      	ldr	r2, [r7, #12]
 8001706:	625a      	str	r2, [r3, #36]	@ 0x24
    pid->max_iout = max_iout;
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	68ba      	ldr	r2, [r7, #8]
 800170c:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->max_dout = max_dout;
 800170e:	697b      	ldr	r3, [r7, #20]
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	62da      	str	r2, [r3, #44]	@ 0x2c
    pid->dT = dT;
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	683a      	ldr	r2, [r7, #0]
 8001718:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->Dbuf[0] = pid->Dbuf[1] = pid->Dbuf[2] = 0.0f;
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	f04f 0200 	mov.w	r2, #0
 8001720:	649a      	str	r2, [r3, #72]	@ 0x48
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001726:	697b      	ldr	r3, [r7, #20]
 8001728:	645a      	str	r2, [r3, #68]	@ 0x44
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	641a      	str	r2, [r3, #64]	@ 0x40
    pid->error[0] = pid->error[1] = pid->error[2] = 0.0f;
 8001732:	697b      	ldr	r3, [r7, #20]
 8001734:	f04f 0200 	mov.w	r2, #0
 8001738:	63da      	str	r2, [r3, #60]	@ 0x3c
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	639a      	str	r2, [r3, #56]	@ 0x38
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	635a      	str	r2, [r3, #52]	@ 0x34
    pid->Pout = pid->Iout = pid->Dout = pid->out = 0.0f;
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	f04f 0200 	mov.w	r2, #0
 8001750:	615a      	str	r2, [r3, #20]
 8001752:	697b      	ldr	r3, [r7, #20]
 8001754:	695a      	ldr	r2, [r3, #20]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	621a      	str	r2, [r3, #32]
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	6a1a      	ldr	r2, [r3, #32]
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	61da      	str	r2, [r3, #28]
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	69da      	ldr	r2, [r3, #28]
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	619a      	str	r2, [r3, #24]
    pid->set = pid->fdb = 0.0f;
 800176a:	697b      	ldr	r3, [r7, #20]
 800176c:	f04f 0200 	mov.w	r2, #0
 8001770:	611a      	str	r2, [r3, #16]
 8001772:	697b      	ldr	r3, [r7, #20]
 8001774:	691a      	ldr	r2, [r3, #16]
 8001776:	697b      	ldr	r3, [r7, #20]
 8001778:	60da      	str	r2, [r3, #12]
 800177a:	e000      	b.n	800177e <PID_init_with_dt+0xbe>
    if (!pid || !PID) return;
 800177c:	bf00      	nop
}
 800177e:	371c      	adds	r7, #28
 8001780:	46bd      	mov	sp, r7
 8001782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001786:	4770      	bx	lr

08001788 <PID_calc_with_dt>:

fp32 PID_calc_with_dt(pid_type_def *pid, fp32 input, fp32 target)
{
 8001788:	b480      	push	{r7}
 800178a:	b085      	sub	sp, #20
 800178c:	af00      	add	r7, sp, #0
 800178e:	60f8      	str	r0, [r7, #12]
 8001790:	ed87 0a02 	vstr	s0, [r7, #8]
 8001794:	edc7 0a01 	vstr	s1, [r7, #4]
    if (!pid) return 0.0f;
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d102      	bne.n	80017a4 <PID_calc_with_dt+0x1c>
 800179e:	f04f 0300 	mov.w	r3, #0
 80017a2:	e0e5      	b.n	8001970 <PID_calc_with_dt+0x1e8>

    pid->error[2] = pid->error[1];
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	63da      	str	r2, [r3, #60]	@ 0x3c
    pid->error[1] = pid->error[0];
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	639a      	str	r2, [r3, #56]	@ 0x38
    pid->set = target;
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	60da      	str	r2, [r3, #12]
    pid->fdb = input;
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	611a      	str	r2, [r3, #16]
    pid->error[0] = target - input;
 80017c0:	ed97 7a01 	vldr	s14, [r7, #4]
 80017c4:	edd7 7a02 	vldr	s15, [r7, #8]
 80017c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    // Proportional
    pid->Pout = pid->Kp * pid->error[0];
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	ed93 7a00 	vldr	s14, [r3]
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80017de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	edc3 7a06 	vstr	s15, [r3, #24]

    // Integral (scaled by dt)
    pid->Iout += pid->Ki * pid->error[0] * pid->dT;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	ed93 7a07 	vldr	s14, [r3, #28]
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80017fa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001804:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001808:	ee77 7a27 	vadd.f32	s15, s14, s15
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	edc3 7a07 	vstr	s15, [r3, #28]
    CLAMP_ABS(pid->Iout, pid->max_iout);
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	ed93 7a07 	vldr	s14, [r3, #28]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800181e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001826:	dd04      	ble.n	8001832 <PID_calc_with_dt+0xaa>
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	61da      	str	r2, [r3, #28]
 8001830:	e014      	b.n	800185c <PID_calc_with_dt+0xd4>
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	ed93 7a07 	vldr	s14, [r3, #28]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800183e:	eef1 7a67 	vneg.f32	s15, s15
 8001842:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184a:	d507      	bpl.n	800185c <PID_calc_with_dt+0xd4>
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001852:	eef1 7a67 	vneg.f32	s15, s15
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	edc3 7a07 	vstr	s15, [r3, #28]

    // Derivative based on error difference (scaled by dt)
    pid->Dbuf[2] = pid->Dbuf[1];
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	649a      	str	r2, [r3, #72]	@ 0x48
    pid->Dbuf[1] = pid->Dbuf[0];
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	645a      	str	r2, [r3, #68]	@ 0x44
    pid->Dbuf[0] = pid->error[0] - pid->error[1];
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001878:	ee77 7a67 	vsub.f32	s15, s14, s15
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	edc3 7a10 	vstr	s15, [r3, #64]	@ 0x40
    pid->Dout = pid->Kd * (pid->Dbuf[0] / (pid->dT > 0.0f ? pid->dT : 1.0f));
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	edd3 6a02 	vldr	s13, [r3, #8]
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	ed93 6a10 	vldr	s12, [r3, #64]	@ 0x40
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8001894:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189c:	dd03      	ble.n	80018a6 <PID_calc_with_dt+0x11e>
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80018a4:	e001      	b.n	80018aa <PID_calc_with_dt+0x122>
 80018a6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80018aa:	ee86 7a27 	vdiv.f32	s14, s12, s15
 80018ae:	ee66 7a87 	vmul.f32	s15, s13, s14
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	edc3 7a08 	vstr	s15, [r3, #32]
    CLAMP_ABS(pid->Dout, pid->max_dout);
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	ed93 7a08 	vldr	s14, [r3, #32]
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80018c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018cc:	dd04      	ble.n	80018d8 <PID_calc_with_dt+0x150>
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	621a      	str	r2, [r3, #32]
 80018d6:	e014      	b.n	8001902 <PID_calc_with_dt+0x17a>
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	ed93 7a08 	vldr	s14, [r3, #32]
 80018de:	68fb      	ldr	r3, [r7, #12]
 80018e0:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80018e4:	eef1 7a67 	vneg.f32	s15, s15
 80018e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f0:	d507      	bpl.n	8001902 <PID_calc_with_dt+0x17a>
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 80018f8:	eef1 7a67 	vneg.f32	s15, s15
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	edc3 7a08 	vstr	s15, [r3, #32]

    // Sum and clamp
    pid->out = pid->Pout + pid->Iout + pid->Dout;
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	ed93 7a06 	vldr	s14, [r3, #24]
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	edd3 7a07 	vldr	s15, [r3, #28]
 800190e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	edd3 7a08 	vldr	s15, [r3, #32]
 8001918:	ee77 7a27 	vadd.f32	s15, s14, s15
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	edc3 7a05 	vstr	s15, [r3, #20]
    CLAMP_ABS(pid->out, pid->max_out);
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	ed93 7a05 	vldr	s14, [r3, #20]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800192e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001932:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001936:	dd04      	ble.n	8001942 <PID_calc_with_dt+0x1ba>
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	615a      	str	r2, [r3, #20]
 8001940:	e014      	b.n	800196c <PID_calc_with_dt+0x1e4>
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	ed93 7a05 	vldr	s14, [r3, #20]
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800194e:	eef1 7a67 	vneg.f32	s15, s15
 8001952:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800195a:	d507      	bpl.n	800196c <PID_calc_with_dt+0x1e4>
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8001962:	eef1 7a67 	vneg.f32	s15, s15
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	edc3 7a05 	vstr	s15, [r3, #20]

    return pid->out;
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	695b      	ldr	r3, [r3, #20]
}
 8001970:	ee07 3a90 	vmov	s15, r3
 8001974:	eeb0 0a67 	vmov.f32	s0, s15
 8001978:	3714      	adds	r7, #20
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
	...

08001984 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	4b12      	ldr	r3, [pc, #72]	@ (80019d8 <HAL_MspInit+0x54>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	4a11      	ldr	r2, [pc, #68]	@ (80019d8 <HAL_MspInit+0x54>)
 8001994:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001998:	6453      	str	r3, [r2, #68]	@ 0x44
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <HAL_MspInit+0x54>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	603b      	str	r3, [r7, #0]
 80019aa:	4b0b      	ldr	r3, [pc, #44]	@ (80019d8 <HAL_MspInit+0x54>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	4a0a      	ldr	r2, [pc, #40]	@ (80019d8 <HAL_MspInit+0x54>)
 80019b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b6:	4b08      	ldr	r3, [pc, #32]	@ (80019d8 <HAL_MspInit+0x54>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019c2:	2200      	movs	r2, #0
 80019c4:	210f      	movs	r1, #15
 80019c6:	f06f 0001 	mvn.w	r0, #1
 80019ca:	f000 fb7c 	bl	80020c6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	40023800 	.word	0x40023800

080019dc <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08c      	sub	sp, #48	@ 0x30
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 031c 	add.w	r3, r7, #28
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019fc:	d14b      	bne.n	8001a96 <HAL_TIM_Encoder_MspInit+0xba>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	61bb      	str	r3, [r7, #24]
 8001a02:	4b3f      	ldr	r3, [pc, #252]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a06:	4a3e      	ldr	r2, [pc, #248]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a0e:	4b3c      	ldr	r3, [pc, #240]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	61bb      	str	r3, [r7, #24]
 8001a18:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	617b      	str	r3, [r7, #20]
 8001a1e:	4b38      	ldr	r3, [pc, #224]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	4a37      	ldr	r2, [pc, #220]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a24:	f043 0301 	orr.w	r3, r3, #1
 8001a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a2a:	4b35      	ldr	r3, [pc, #212]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2e:	f003 0301 	and.w	r3, r3, #1
 8001a32:	617b      	str	r3, [r7, #20]
 8001a34:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a36:	2300      	movs	r3, #0
 8001a38:	613b      	str	r3, [r7, #16]
 8001a3a:	4b31      	ldr	r3, [pc, #196]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a3e:	4a30      	ldr	r2, [pc, #192]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a40:	f043 0302 	orr.w	r3, r3, #2
 8001a44:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a46:	4b2e      	ldr	r3, [pc, #184]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001a48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	613b      	str	r3, [r7, #16]
 8001a50:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A1_Pin;
 8001a52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a60:	2300      	movs	r3, #0
 8001a62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a64:	2301      	movs	r3, #1
 8001a66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A1_GPIO_Port, &GPIO_InitStruct);
 8001a68:	f107 031c 	add.w	r3, r7, #28
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4825      	ldr	r0, [pc, #148]	@ (8001b04 <HAL_TIM_Encoder_MspInit+0x128>)
 8001a70:	f000 fb60 	bl	8002134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ENCODER_A2_Pin;
 8001a74:	2308      	movs	r3, #8
 8001a76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001a84:	2301      	movs	r3, #1
 8001a86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENCODER_A2_GPIO_Port, &GPIO_InitStruct);
 8001a88:	f107 031c 	add.w	r3, r7, #28
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	481e      	ldr	r0, [pc, #120]	@ (8001b08 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001a90:	f000 fb50 	bl	8002134 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001a94:	e030      	b.n	8001af8 <HAL_TIM_Encoder_MspInit+0x11c>
  else if(htim_encoder->Instance==TIM3)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8001b0c <HAL_TIM_Encoder_MspInit+0x130>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d12b      	bne.n	8001af8 <HAL_TIM_Encoder_MspInit+0x11c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60fb      	str	r3, [r7, #12]
 8001aa4:	4b16      	ldr	r3, [pc, #88]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aa8:	4a15      	ldr	r2, [pc, #84]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001aaa:	f043 0302 	orr.w	r3, r3, #2
 8001aae:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ab0:	4b13      	ldr	r3, [pc, #76]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab4:	f003 0302 	and.w	r3, r3, #2
 8001ab8:	60fb      	str	r3, [r7, #12]
 8001aba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001abc:	2300      	movs	r3, #0
 8001abe:	60bb      	str	r3, [r7, #8]
 8001ac0:	4b0f      	ldr	r3, [pc, #60]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ac4:	4a0e      	ldr	r2, [pc, #56]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ac6:	f043 0302 	orr.w	r3, r3, #2
 8001aca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001acc:	4b0c      	ldr	r3, [pc, #48]	@ (8001b00 <HAL_TIM_Encoder_MspInit+0x124>)
 8001ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad0:	f003 0302 	and.w	r3, r3, #2
 8001ad4:	60bb      	str	r3, [r7, #8]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_B1_Pin|ENCODER_B2_Pin;
 8001ad8:	2330      	movs	r3, #48	@ 0x30
 8001ada:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	2302      	movs	r3, #2
 8001ade:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aec:	f107 031c 	add.w	r3, r7, #28
 8001af0:	4619      	mov	r1, r3
 8001af2:	4805      	ldr	r0, [pc, #20]	@ (8001b08 <HAL_TIM_Encoder_MspInit+0x12c>)
 8001af4:	f000 fb1e 	bl	8002134 <HAL_GPIO_Init>
}
 8001af8:	bf00      	nop
 8001afa:	3730      	adds	r7, #48	@ 0x30
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40023800 	.word	0x40023800
 8001b04:	40020000 	.word	0x40020000
 8001b08:	40020400 	.word	0x40020400
 8001b0c:	40000400 	.word	0x40000400

08001b10 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b086      	sub	sp, #24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	4a22      	ldr	r2, [pc, #136]	@ (8001ba8 <HAL_TIM_Base_MspInit+0x98>)
 8001b1e:	4293      	cmp	r3, r2
 8001b20:	d10e      	bne.n	8001b40 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001b22:	2300      	movs	r3, #0
 8001b24:	617b      	str	r3, [r7, #20]
 8001b26:	4b21      	ldr	r3, [pc, #132]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b2a:	4a20      	ldr	r2, [pc, #128]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b2c:	f043 0304 	orr.w	r3, r3, #4
 8001b30:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b32:	4b1e      	ldr	r3, [pc, #120]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b36:	f003 0304 	and.w	r3, r3, #4
 8001b3a:	617b      	str	r3, [r7, #20]
 8001b3c:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM9_MspInit 1 */

    /* USER CODE END TIM9_MspInit 1 */
  }

}
 8001b3e:	e02e      	b.n	8001b9e <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM5)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a1a      	ldr	r2, [pc, #104]	@ (8001bb0 <HAL_TIM_Base_MspInit+0xa0>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d116      	bne.n	8001b78 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	613b      	str	r3, [r7, #16]
 8001b4e:	4b17      	ldr	r3, [pc, #92]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b52:	4a16      	ldr	r2, [pc, #88]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b54:	f043 0308 	orr.w	r3, r3, #8
 8001b58:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b5a:	4b14      	ldr	r3, [pc, #80]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b5e:	f003 0308 	and.w	r3, r3, #8
 8001b62:	613b      	str	r3, [r7, #16]
 8001b64:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2105      	movs	r1, #5
 8001b6a:	2032      	movs	r0, #50	@ 0x32
 8001b6c:	f000 faab 	bl	80020c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001b70:	2032      	movs	r0, #50	@ 0x32
 8001b72:	f000 fac4 	bl	80020fe <HAL_NVIC_EnableIRQ>
}
 8001b76:	e012      	b.n	8001b9e <HAL_TIM_Base_MspInit+0x8e>
  else if(htim_base->Instance==TIM9)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8001bb4 <HAL_TIM_Base_MspInit+0xa4>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d10d      	bne.n	8001b9e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	4b09      	ldr	r3, [pc, #36]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b8a:	4a08      	ldr	r2, [pc, #32]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b90:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b92:	4b06      	ldr	r3, [pc, #24]	@ (8001bac <HAL_TIM_Base_MspInit+0x9c>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
}
 8001b9e:	bf00      	nop
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	40000800 	.word	0x40000800
 8001bac:	40023800 	.word	0x40023800
 8001bb0:	40000c00 	.word	0x40000c00
 8001bb4:	40014000 	.word	0x40014000

08001bb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08a      	sub	sp, #40	@ 0x28
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	601a      	str	r2, [r3, #0]
 8001bc8:	605a      	str	r2, [r3, #4]
 8001bca:	609a      	str	r2, [r3, #8]
 8001bcc:	60da      	str	r2, [r3, #12]
 8001bce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM4)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a24      	ldr	r2, [pc, #144]	@ (8001c68 <HAL_TIM_MspPostInit+0xb0>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d11f      	bne.n	8001c1a <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM4_MspPostInit 0 */

    /* USER CODE END TIM4_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	613b      	str	r3, [r7, #16]
 8001bde:	4b23      	ldr	r3, [pc, #140]	@ (8001c6c <HAL_TIM_MspPostInit+0xb4>)
 8001be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001be2:	4a22      	ldr	r2, [pc, #136]	@ (8001c6c <HAL_TIM_MspPostInit+0xb4>)
 8001be4:	f043 0302 	orr.w	r3, r3, #2
 8001be8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bea:	4b20      	ldr	r3, [pc, #128]	@ (8001c6c <HAL_TIM_MspPostInit+0xb4>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	f003 0302 	and.w	r3, r3, #2
 8001bf2:	613b      	str	r3, [r7, #16]
 8001bf4:	693b      	ldr	r3, [r7, #16]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_AIN2_Pin|MOTOR_AIN1_Pin;
 8001bf6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bfa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c00:	2300      	movs	r3, #0
 8001c02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c04:	2300      	movs	r3, #0
 8001c06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0c:	f107 0314 	add.w	r3, r7, #20
 8001c10:	4619      	mov	r1, r3
 8001c12:	4817      	ldr	r0, [pc, #92]	@ (8001c70 <HAL_TIM_MspPostInit+0xb8>)
 8001c14:	f000 fa8e 	bl	8002134 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM9_MspPostInit 1 */

    /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 8001c18:	e022      	b.n	8001c60 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM9)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	4a15      	ldr	r2, [pc, #84]	@ (8001c74 <HAL_TIM_MspPostInit+0xbc>)
 8001c20:	4293      	cmp	r3, r2
 8001c22:	d11d      	bne.n	8001c60 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c24:	2300      	movs	r3, #0
 8001c26:	60fb      	str	r3, [r7, #12]
 8001c28:	4b10      	ldr	r3, [pc, #64]	@ (8001c6c <HAL_TIM_MspPostInit+0xb4>)
 8001c2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c2c:	4a0f      	ldr	r2, [pc, #60]	@ (8001c6c <HAL_TIM_MspPostInit+0xb4>)
 8001c2e:	f043 0310 	orr.w	r3, r3, #16
 8001c32:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c34:	4b0d      	ldr	r3, [pc, #52]	@ (8001c6c <HAL_TIM_MspPostInit+0xb4>)
 8001c36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c38:	f003 0310 	and.w	r3, r3, #16
 8001c3c:	60fb      	str	r3, [r7, #12]
 8001c3e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR_BIN1_Pin|MOTOR_BIN2_Pin;
 8001c40:	2360      	movs	r3, #96	@ 0x60
 8001c42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c44:	2302      	movs	r3, #2
 8001c46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001c50:	2303      	movs	r3, #3
 8001c52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c54:	f107 0314 	add.w	r3, r7, #20
 8001c58:	4619      	mov	r1, r3
 8001c5a:	4807      	ldr	r0, [pc, #28]	@ (8001c78 <HAL_TIM_MspPostInit+0xc0>)
 8001c5c:	f000 fa6a 	bl	8002134 <HAL_GPIO_Init>
}
 8001c60:	bf00      	nop
 8001c62:	3728      	adds	r7, #40	@ 0x28
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40000800 	.word	0x40000800
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	40020400 	.word	0x40020400
 8001c74:	40014000 	.word	0x40014000
 8001c78:	40021000 	.word	0x40021000

08001c7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c80:	bf00      	nop
 8001c82:	e7fd      	b.n	8001c80 <NMI_Handler+0x4>

08001c84 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c88:	bf00      	nop
 8001c8a:	e7fd      	b.n	8001c88 <HardFault_Handler+0x4>

08001c8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c90:	bf00      	nop
 8001c92:	e7fd      	b.n	8001c90 <MemManage_Handler+0x4>

08001c94 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c98:	bf00      	nop
 8001c9a:	e7fd      	b.n	8001c98 <BusFault_Handler+0x4>

08001c9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ca0:	bf00      	nop
 8001ca2:	e7fd      	b.n	8001ca0 <UsageFault_Handler+0x4>

08001ca4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ca4:	b480      	push	{r7}
 8001ca6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr

08001cb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cb6:	f000 f8e7 	bl	8001e88 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001cba:	f003 feeb 	bl	8005a94 <xTaskGetSchedulerState>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d001      	beq.n	8001cc8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001cc4:	f004 fce0 	bl	8006688 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}

08001ccc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  // no-op
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001cd0:	4802      	ldr	r0, [pc, #8]	@ (8001cdc <TIM5_IRQHandler+0x10>)
 8001cd2:	f001 fb5f 	bl	8003394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	2000020c 	.word	0x2000020c

08001ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b086      	sub	sp, #24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ce8:	4a14      	ldr	r2, [pc, #80]	@ (8001d3c <_sbrk+0x5c>)
 8001cea:	4b15      	ldr	r3, [pc, #84]	@ (8001d40 <_sbrk+0x60>)
 8001cec:	1ad3      	subs	r3, r2, r3
 8001cee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cf4:	4b13      	ldr	r3, [pc, #76]	@ (8001d44 <_sbrk+0x64>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d102      	bne.n	8001d02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cfc:	4b11      	ldr	r3, [pc, #68]	@ (8001d44 <_sbrk+0x64>)
 8001cfe:	4a12      	ldr	r2, [pc, #72]	@ (8001d48 <_sbrk+0x68>)
 8001d00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d02:	4b10      	ldr	r3, [pc, #64]	@ (8001d44 <_sbrk+0x64>)
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4413      	add	r3, r2
 8001d0a:	693a      	ldr	r2, [r7, #16]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d207      	bcs.n	8001d20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d10:	f004 ff64 	bl	8006bdc <__errno>
 8001d14:	4603      	mov	r3, r0
 8001d16:	220c      	movs	r2, #12
 8001d18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d1a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d1e:	e009      	b.n	8001d34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d20:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <_sbrk+0x64>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d26:	4b07      	ldr	r3, [pc, #28]	@ (8001d44 <_sbrk+0x64>)
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	4a05      	ldr	r2, [pc, #20]	@ (8001d44 <_sbrk+0x64>)
 8001d30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d32:	68fb      	ldr	r3, [r7, #12]
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	3718      	adds	r7, #24
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bd80      	pop	{r7, pc}
 8001d3c:	20020000 	.word	0x20020000
 8001d40:	00000400 	.word	0x00000400
 8001d44:	200006a8 	.word	0x200006a8
 8001d48:	20005148 	.word	0x20005148

08001d4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d50:	4b06      	ldr	r3, [pc, #24]	@ (8001d6c <SystemInit+0x20>)
 8001d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d56:	4a05      	ldr	r2, [pc, #20]	@ (8001d6c <SystemInit+0x20>)
 8001d58:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d5c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d60:	bf00      	nop
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <user_is_pressed>:
#include "userButton.h"

uint8_t user_is_pressed() {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(USER_BUTTON_GPIO_Port, USER_BUTTON_Pin) != GPIO_PIN_SET;
 8001d74:	2101      	movs	r1, #1
 8001d76:	4805      	ldr	r0, [pc, #20]	@ (8001d8c <user_is_pressed+0x1c>)
 8001d78:	f000 fb78 	bl	800246c <HAL_GPIO_ReadPin>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	bf14      	ite	ne
 8001d82:	2301      	movne	r3, #1
 8001d84:	2300      	moveq	r3, #0
 8001d86:	b2db      	uxtb	r3, r3
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	40021000 	.word	0x40021000

08001d90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001d90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001dc8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001d94:	f7ff ffda 	bl	8001d4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d98:	480c      	ldr	r0, [pc, #48]	@ (8001dcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001d9a:	490d      	ldr	r1, [pc, #52]	@ (8001dd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001da0:	e002      	b.n	8001da8 <LoopCopyDataInit>

08001da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001da6:	3304      	adds	r3, #4

08001da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dac:	d3f9      	bcc.n	8001da2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dae:	4a0a      	ldr	r2, [pc, #40]	@ (8001dd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001db0:	4c0a      	ldr	r4, [pc, #40]	@ (8001ddc <LoopFillZerobss+0x22>)
  movs r3, #0
 8001db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001db4:	e001      	b.n	8001dba <LoopFillZerobss>

08001db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001db8:	3204      	adds	r2, #4

08001dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dbc:	d3fb      	bcc.n	8001db6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dbe:	f004 ff13 	bl	8006be8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dc2:	f7fe fd35 	bl	8000830 <main>
  bx  lr    
 8001dc6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001dc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001dcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd0:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001dd4:	080080ac 	.word	0x080080ac
  ldr r2, =_sbss
 8001dd8:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001ddc:	20005148 	.word	0x20005148

08001de0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001de0:	e7fe      	b.n	8001de0 <ADC_IRQHandler>
	...

08001de4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001de8:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <HAL_Init+0x40>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a0d      	ldr	r2, [pc, #52]	@ (8001e24 <HAL_Init+0x40>)
 8001dee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001df2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001df4:	4b0b      	ldr	r3, [pc, #44]	@ (8001e24 <HAL_Init+0x40>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a0a      	ldr	r2, [pc, #40]	@ (8001e24 <HAL_Init+0x40>)
 8001dfa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dfe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e00:	4b08      	ldr	r3, [pc, #32]	@ (8001e24 <HAL_Init+0x40>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a07      	ldr	r2, [pc, #28]	@ (8001e24 <HAL_Init+0x40>)
 8001e06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e0c:	2003      	movs	r0, #3
 8001e0e:	f000 f94f 	bl	80020b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e12:	200f      	movs	r0, #15
 8001e14:	f000 f808 	bl	8001e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e18:	f7ff fdb4 	bl	8001984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40023c00 	.word	0x40023c00

08001e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e30:	4b12      	ldr	r3, [pc, #72]	@ (8001e7c <HAL_InitTick+0x54>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <HAL_InitTick+0x58>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	4618      	mov	r0, r3
 8001e48:	f000 f967 	bl	800211a <HAL_SYSTICK_Config>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e00e      	b.n	8001e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b0f      	cmp	r3, #15
 8001e5a:	d80a      	bhi.n	8001e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e64:	f000 f92f 	bl	80020c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e68:	4a06      	ldr	r2, [pc, #24]	@ (8001e84 <HAL_InitTick+0x5c>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e000      	b.n	8001e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000004 	.word	0x20000004
 8001e80:	2000000c 	.word	0x2000000c
 8001e84:	20000008 	.word	0x20000008

08001e88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <HAL_IncTick+0x20>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b06      	ldr	r3, [pc, #24]	@ (8001eac <HAL_IncTick+0x24>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4413      	add	r3, r2
 8001e98:	4a04      	ldr	r2, [pc, #16]	@ (8001eac <HAL_IncTick+0x24>)
 8001e9a:	6013      	str	r3, [r2, #0]
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	2000000c 	.word	0x2000000c
 8001eac:	200006ac 	.word	0x200006ac

08001eb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb4:	4b03      	ldr	r3, [pc, #12]	@ (8001ec4 <HAL_GetTick+0x14>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	200006ac 	.word	0x200006ac

08001ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff ffee 	bl	8001eb0 <HAL_GetTick>
 8001ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ee0:	d005      	beq.n	8001eee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ee2:	4b0a      	ldr	r3, [pc, #40]	@ (8001f0c <HAL_Delay+0x44>)
 8001ee4:	781b      	ldrb	r3, [r3, #0]
 8001ee6:	461a      	mov	r2, r3
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4413      	add	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eee:	bf00      	nop
 8001ef0:	f7ff ffde 	bl	8001eb0 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	68fa      	ldr	r2, [r7, #12]
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d8f7      	bhi.n	8001ef0 <HAL_Delay+0x28>
  {
  }
}
 8001f00:	bf00      	nop
 8001f02:	bf00      	nop
 8001f04:	3710      	adds	r7, #16
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
 8001f0a:	bf00      	nop
 8001f0c:	2000000c 	.word	0x2000000c

08001f10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b085      	sub	sp, #20
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	f003 0307 	and.w	r3, r3, #7
 8001f1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f20:	4b0c      	ldr	r3, [pc, #48]	@ (8001f54 <__NVIC_SetPriorityGrouping+0x44>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f26:	68ba      	ldr	r2, [r7, #8]
 8001f28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001f3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001f40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f42:	4a04      	ldr	r2, [pc, #16]	@ (8001f54 <__NVIC_SetPriorityGrouping+0x44>)
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	60d3      	str	r3, [r2, #12]
}
 8001f48:	bf00      	nop
 8001f4a:	3714      	adds	r7, #20
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f5c:	4b04      	ldr	r3, [pc, #16]	@ (8001f70 <__NVIC_GetPriorityGrouping+0x18>)
 8001f5e:	68db      	ldr	r3, [r3, #12]
 8001f60:	0a1b      	lsrs	r3, r3, #8
 8001f62:	f003 0307 	and.w	r3, r3, #7
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr
 8001f70:	e000ed00 	.word	0xe000ed00

08001f74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	db0b      	blt.n	8001f9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f86:	79fb      	ldrb	r3, [r7, #7]
 8001f88:	f003 021f 	and.w	r2, r3, #31
 8001f8c:	4907      	ldr	r1, [pc, #28]	@ (8001fac <__NVIC_EnableIRQ+0x38>)
 8001f8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f92:	095b      	lsrs	r3, r3, #5
 8001f94:	2001      	movs	r0, #1
 8001f96:	fa00 f202 	lsl.w	r2, r0, r2
 8001f9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f9e:	bf00      	nop
 8001fa0:	370c      	adds	r7, #12
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa8:	4770      	bx	lr
 8001faa:	bf00      	nop
 8001fac:	e000e100 	.word	0xe000e100

08001fb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b083      	sub	sp, #12
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	6039      	str	r1, [r7, #0]
 8001fba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	db0a      	blt.n	8001fda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	490c      	ldr	r1, [pc, #48]	@ (8001ffc <__NVIC_SetPriority+0x4c>)
 8001fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fce:	0112      	lsls	r2, r2, #4
 8001fd0:	b2d2      	uxtb	r2, r2
 8001fd2:	440b      	add	r3, r1
 8001fd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fd8:	e00a      	b.n	8001ff0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	b2da      	uxtb	r2, r3
 8001fde:	4908      	ldr	r1, [pc, #32]	@ (8002000 <__NVIC_SetPriority+0x50>)
 8001fe0:	79fb      	ldrb	r3, [r7, #7]
 8001fe2:	f003 030f 	and.w	r3, r3, #15
 8001fe6:	3b04      	subs	r3, #4
 8001fe8:	0112      	lsls	r2, r2, #4
 8001fea:	b2d2      	uxtb	r2, r2
 8001fec:	440b      	add	r3, r1
 8001fee:	761a      	strb	r2, [r3, #24]
}
 8001ff0:	bf00      	nop
 8001ff2:	370c      	adds	r7, #12
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	e000e100 	.word	0xe000e100
 8002000:	e000ed00 	.word	0xe000ed00

08002004 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002004:	b480      	push	{r7}
 8002006:	b089      	sub	sp, #36	@ 0x24
 8002008:	af00      	add	r7, sp, #0
 800200a:	60f8      	str	r0, [r7, #12]
 800200c:	60b9      	str	r1, [r7, #8]
 800200e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	f003 0307 	and.w	r3, r3, #7
 8002016:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	f1c3 0307 	rsb	r3, r3, #7
 800201e:	2b04      	cmp	r3, #4
 8002020:	bf28      	it	cs
 8002022:	2304      	movcs	r3, #4
 8002024:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	3304      	adds	r3, #4
 800202a:	2b06      	cmp	r3, #6
 800202c:	d902      	bls.n	8002034 <NVIC_EncodePriority+0x30>
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	3b03      	subs	r3, #3
 8002032:	e000      	b.n	8002036 <NVIC_EncodePriority+0x32>
 8002034:	2300      	movs	r3, #0
 8002036:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002038:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	fa02 f303 	lsl.w	r3, r2, r3
 8002042:	43da      	mvns	r2, r3
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	401a      	ands	r2, r3
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800204c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	fa01 f303 	lsl.w	r3, r1, r3
 8002056:	43d9      	mvns	r1, r3
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800205c:	4313      	orrs	r3, r2
         );
}
 800205e:	4618      	mov	r0, r3
 8002060:	3724      	adds	r7, #36	@ 0x24
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b082      	sub	sp, #8
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3b01      	subs	r3, #1
 8002078:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800207c:	d301      	bcc.n	8002082 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800207e:	2301      	movs	r3, #1
 8002080:	e00f      	b.n	80020a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002082:	4a0a      	ldr	r2, [pc, #40]	@ (80020ac <SysTick_Config+0x40>)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3b01      	subs	r3, #1
 8002088:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800208a:	210f      	movs	r1, #15
 800208c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002090:	f7ff ff8e 	bl	8001fb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002094:	4b05      	ldr	r3, [pc, #20]	@ (80020ac <SysTick_Config+0x40>)
 8002096:	2200      	movs	r2, #0
 8002098:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800209a:	4b04      	ldr	r3, [pc, #16]	@ (80020ac <SysTick_Config+0x40>)
 800209c:	2207      	movs	r2, #7
 800209e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80020a0:	2300      	movs	r3, #0
}
 80020a2:	4618      	mov	r0, r3
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	e000e010 	.word	0xe000e010

080020b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b082      	sub	sp, #8
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80020b8:	6878      	ldr	r0, [r7, #4]
 80020ba:	f7ff ff29 	bl	8001f10 <__NVIC_SetPriorityGrouping>
}
 80020be:	bf00      	nop
 80020c0:	3708      	adds	r7, #8
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}

080020c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020c6:	b580      	push	{r7, lr}
 80020c8:	b086      	sub	sp, #24
 80020ca:	af00      	add	r7, sp, #0
 80020cc:	4603      	mov	r3, r0
 80020ce:	60b9      	str	r1, [r7, #8]
 80020d0:	607a      	str	r2, [r7, #4]
 80020d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020d4:	2300      	movs	r3, #0
 80020d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020d8:	f7ff ff3e 	bl	8001f58 <__NVIC_GetPriorityGrouping>
 80020dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020de:	687a      	ldr	r2, [r7, #4]
 80020e0:	68b9      	ldr	r1, [r7, #8]
 80020e2:	6978      	ldr	r0, [r7, #20]
 80020e4:	f7ff ff8e 	bl	8002004 <NVIC_EncodePriority>
 80020e8:	4602      	mov	r2, r0
 80020ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020ee:	4611      	mov	r1, r2
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff ff5d 	bl	8001fb0 <__NVIC_SetPriority>
}
 80020f6:	bf00      	nop
 80020f8:	3718      	adds	r7, #24
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b082      	sub	sp, #8
 8002102:	af00      	add	r7, sp, #0
 8002104:	4603      	mov	r3, r0
 8002106:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002108:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800210c:	4618      	mov	r0, r3
 800210e:	f7ff ff31 	bl	8001f74 <__NVIC_EnableIRQ>
}
 8002112:	bf00      	nop
 8002114:	3708      	adds	r7, #8
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}

0800211a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800211a:	b580      	push	{r7, lr}
 800211c:	b082      	sub	sp, #8
 800211e:	af00      	add	r7, sp, #0
 8002120:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7ff ffa2 	bl	800206c <SysTick_Config>
 8002128:	4603      	mov	r3, r0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
	...

08002134 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002134:	b480      	push	{r7}
 8002136:	b089      	sub	sp, #36	@ 0x24
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
 800213c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002142:	2300      	movs	r3, #0
 8002144:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002146:	2300      	movs	r3, #0
 8002148:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800214a:	2300      	movs	r3, #0
 800214c:	61fb      	str	r3, [r7, #28]
 800214e:	e16b      	b.n	8002428 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002150:	2201      	movs	r2, #1
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	fa02 f303 	lsl.w	r3, r2, r3
 8002158:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800215a:	683b      	ldr	r3, [r7, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	697a      	ldr	r2, [r7, #20]
 8002160:	4013      	ands	r3, r2
 8002162:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	429a      	cmp	r2, r3
 800216a:	f040 815a 	bne.w	8002422 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	2b01      	cmp	r3, #1
 8002178:	d005      	beq.n	8002186 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002182:	2b02      	cmp	r3, #2
 8002184:	d130      	bne.n	80021e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800218c:	69fb      	ldr	r3, [r7, #28]
 800218e:	005b      	lsls	r3, r3, #1
 8002190:	2203      	movs	r2, #3
 8002192:	fa02 f303 	lsl.w	r3, r2, r3
 8002196:	43db      	mvns	r3, r3
 8002198:	69ba      	ldr	r2, [r7, #24]
 800219a:	4013      	ands	r3, r2
 800219c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	68da      	ldr	r2, [r3, #12]
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	005b      	lsls	r3, r3, #1
 80021a6:	fa02 f303 	lsl.w	r3, r2, r3
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69ba      	ldr	r2, [r7, #24]
 80021b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	685b      	ldr	r3, [r3, #4]
 80021ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021bc:	2201      	movs	r2, #1
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	fa02 f303 	lsl.w	r3, r2, r3
 80021c4:	43db      	mvns	r3, r3
 80021c6:	69ba      	ldr	r2, [r7, #24]
 80021c8:	4013      	ands	r3, r2
 80021ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	685b      	ldr	r3, [r3, #4]
 80021d0:	091b      	lsrs	r3, r3, #4
 80021d2:	f003 0201 	and.w	r2, r3, #1
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	69ba      	ldr	r2, [r7, #24]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	69ba      	ldr	r2, [r7, #24]
 80021e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	f003 0303 	and.w	r3, r3, #3
 80021f0:	2b03      	cmp	r3, #3
 80021f2:	d017      	beq.n	8002224 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	68db      	ldr	r3, [r3, #12]
 80021f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80021fa:	69fb      	ldr	r3, [r7, #28]
 80021fc:	005b      	lsls	r3, r3, #1
 80021fe:	2203      	movs	r2, #3
 8002200:	fa02 f303 	lsl.w	r3, r2, r3
 8002204:	43db      	mvns	r3, r3
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	4013      	ands	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	69fb      	ldr	r3, [r7, #28]
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	69ba      	ldr	r2, [r7, #24]
 800221a:	4313      	orrs	r3, r2
 800221c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	69ba      	ldr	r2, [r7, #24]
 8002222:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f003 0303 	and.w	r3, r3, #3
 800222c:	2b02      	cmp	r3, #2
 800222e:	d123      	bne.n	8002278 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	08da      	lsrs	r2, r3, #3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3208      	adds	r2, #8
 8002238:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800223c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	f003 0307 	and.w	r3, r3, #7
 8002244:	009b      	lsls	r3, r3, #2
 8002246:	220f      	movs	r2, #15
 8002248:	fa02 f303 	lsl.w	r3, r2, r3
 800224c:	43db      	mvns	r3, r3
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	4013      	ands	r3, r2
 8002252:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	691a      	ldr	r2, [r3, #16]
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	f003 0307 	and.w	r3, r3, #7
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	fa02 f303 	lsl.w	r3, r2, r3
 8002264:	69ba      	ldr	r2, [r7, #24]
 8002266:	4313      	orrs	r3, r2
 8002268:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800226a:	69fb      	ldr	r3, [r7, #28]
 800226c:	08da      	lsrs	r2, r3, #3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	3208      	adds	r2, #8
 8002272:	69b9      	ldr	r1, [r7, #24]
 8002274:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800227e:	69fb      	ldr	r3, [r7, #28]
 8002280:	005b      	lsls	r3, r3, #1
 8002282:	2203      	movs	r2, #3
 8002284:	fa02 f303 	lsl.w	r3, r2, r3
 8002288:	43db      	mvns	r3, r3
 800228a:	69ba      	ldr	r2, [r7, #24]
 800228c:	4013      	ands	r3, r2
 800228e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	f003 0203 	and.w	r2, r3, #3
 8002298:	69fb      	ldr	r3, [r7, #28]
 800229a:	005b      	lsls	r3, r3, #1
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	69ba      	ldr	r2, [r7, #24]
 80022a2:	4313      	orrs	r3, r2
 80022a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	69ba      	ldr	r2, [r7, #24]
 80022aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	685b      	ldr	r3, [r3, #4]
 80022b0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	f000 80b4 	beq.w	8002422 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022ba:	2300      	movs	r3, #0
 80022bc:	60fb      	str	r3, [r7, #12]
 80022be:	4b60      	ldr	r3, [pc, #384]	@ (8002440 <HAL_GPIO_Init+0x30c>)
 80022c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022c2:	4a5f      	ldr	r2, [pc, #380]	@ (8002440 <HAL_GPIO_Init+0x30c>)
 80022c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80022ca:	4b5d      	ldr	r3, [pc, #372]	@ (8002440 <HAL_GPIO_Init+0x30c>)
 80022cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d2:	60fb      	str	r3, [r7, #12]
 80022d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80022d6:	4a5b      	ldr	r2, [pc, #364]	@ (8002444 <HAL_GPIO_Init+0x310>)
 80022d8:	69fb      	ldr	r3, [r7, #28]
 80022da:	089b      	lsrs	r3, r3, #2
 80022dc:	3302      	adds	r3, #2
 80022de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80022e4:	69fb      	ldr	r3, [r7, #28]
 80022e6:	f003 0303 	and.w	r3, r3, #3
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	220f      	movs	r2, #15
 80022ee:	fa02 f303 	lsl.w	r3, r2, r3
 80022f2:	43db      	mvns	r3, r3
 80022f4:	69ba      	ldr	r2, [r7, #24]
 80022f6:	4013      	ands	r3, r2
 80022f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a52      	ldr	r2, [pc, #328]	@ (8002448 <HAL_GPIO_Init+0x314>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d02b      	beq.n	800235a <HAL_GPIO_Init+0x226>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a51      	ldr	r2, [pc, #324]	@ (800244c <HAL_GPIO_Init+0x318>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d025      	beq.n	8002356 <HAL_GPIO_Init+0x222>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a50      	ldr	r2, [pc, #320]	@ (8002450 <HAL_GPIO_Init+0x31c>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d01f      	beq.n	8002352 <HAL_GPIO_Init+0x21e>
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	4a4f      	ldr	r2, [pc, #316]	@ (8002454 <HAL_GPIO_Init+0x320>)
 8002316:	4293      	cmp	r3, r2
 8002318:	d019      	beq.n	800234e <HAL_GPIO_Init+0x21a>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	4a4e      	ldr	r2, [pc, #312]	@ (8002458 <HAL_GPIO_Init+0x324>)
 800231e:	4293      	cmp	r3, r2
 8002320:	d013      	beq.n	800234a <HAL_GPIO_Init+0x216>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	4a4d      	ldr	r2, [pc, #308]	@ (800245c <HAL_GPIO_Init+0x328>)
 8002326:	4293      	cmp	r3, r2
 8002328:	d00d      	beq.n	8002346 <HAL_GPIO_Init+0x212>
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	4a4c      	ldr	r2, [pc, #304]	@ (8002460 <HAL_GPIO_Init+0x32c>)
 800232e:	4293      	cmp	r3, r2
 8002330:	d007      	beq.n	8002342 <HAL_GPIO_Init+0x20e>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	4a4b      	ldr	r2, [pc, #300]	@ (8002464 <HAL_GPIO_Init+0x330>)
 8002336:	4293      	cmp	r3, r2
 8002338:	d101      	bne.n	800233e <HAL_GPIO_Init+0x20a>
 800233a:	2307      	movs	r3, #7
 800233c:	e00e      	b.n	800235c <HAL_GPIO_Init+0x228>
 800233e:	2308      	movs	r3, #8
 8002340:	e00c      	b.n	800235c <HAL_GPIO_Init+0x228>
 8002342:	2306      	movs	r3, #6
 8002344:	e00a      	b.n	800235c <HAL_GPIO_Init+0x228>
 8002346:	2305      	movs	r3, #5
 8002348:	e008      	b.n	800235c <HAL_GPIO_Init+0x228>
 800234a:	2304      	movs	r3, #4
 800234c:	e006      	b.n	800235c <HAL_GPIO_Init+0x228>
 800234e:	2303      	movs	r3, #3
 8002350:	e004      	b.n	800235c <HAL_GPIO_Init+0x228>
 8002352:	2302      	movs	r3, #2
 8002354:	e002      	b.n	800235c <HAL_GPIO_Init+0x228>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <HAL_GPIO_Init+0x228>
 800235a:	2300      	movs	r3, #0
 800235c:	69fa      	ldr	r2, [r7, #28]
 800235e:	f002 0203 	and.w	r2, r2, #3
 8002362:	0092      	lsls	r2, r2, #2
 8002364:	4093      	lsls	r3, r2
 8002366:	69ba      	ldr	r2, [r7, #24]
 8002368:	4313      	orrs	r3, r2
 800236a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800236c:	4935      	ldr	r1, [pc, #212]	@ (8002444 <HAL_GPIO_Init+0x310>)
 800236e:	69fb      	ldr	r3, [r7, #28]
 8002370:	089b      	lsrs	r3, r3, #2
 8002372:	3302      	adds	r3, #2
 8002374:	69ba      	ldr	r2, [r7, #24]
 8002376:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800237a:	4b3b      	ldr	r3, [pc, #236]	@ (8002468 <HAL_GPIO_Init+0x334>)
 800237c:	689b      	ldr	r3, [r3, #8]
 800237e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	43db      	mvns	r3, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4013      	ands	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	685b      	ldr	r3, [r3, #4]
 800238e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002392:	2b00      	cmp	r3, #0
 8002394:	d003      	beq.n	800239e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	4313      	orrs	r3, r2
 800239c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800239e:	4a32      	ldr	r2, [pc, #200]	@ (8002468 <HAL_GPIO_Init+0x334>)
 80023a0:	69bb      	ldr	r3, [r7, #24]
 80023a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80023a4:	4b30      	ldr	r3, [pc, #192]	@ (8002468 <HAL_GPIO_Init+0x334>)
 80023a6:	68db      	ldr	r3, [r3, #12]
 80023a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023aa:	693b      	ldr	r3, [r7, #16]
 80023ac:	43db      	mvns	r3, r3
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4013      	ands	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d003      	beq.n	80023c8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80023c0:	69ba      	ldr	r2, [r7, #24]
 80023c2:	693b      	ldr	r3, [r7, #16]
 80023c4:	4313      	orrs	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80023c8:	4a27      	ldr	r2, [pc, #156]	@ (8002468 <HAL_GPIO_Init+0x334>)
 80023ca:	69bb      	ldr	r3, [r7, #24]
 80023cc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80023ce:	4b26      	ldr	r3, [pc, #152]	@ (8002468 <HAL_GPIO_Init+0x334>)
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	43db      	mvns	r3, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4013      	ands	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d003      	beq.n	80023f2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80023ea:	69ba      	ldr	r2, [r7, #24]
 80023ec:	693b      	ldr	r3, [r7, #16]
 80023ee:	4313      	orrs	r3, r2
 80023f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80023f2:	4a1d      	ldr	r2, [pc, #116]	@ (8002468 <HAL_GPIO_Init+0x334>)
 80023f4:	69bb      	ldr	r3, [r7, #24]
 80023f6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80023f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002468 <HAL_GPIO_Init+0x334>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	43db      	mvns	r3, r3
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	4013      	ands	r3, r2
 8002406:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002410:	2b00      	cmp	r3, #0
 8002412:	d003      	beq.n	800241c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	4313      	orrs	r3, r2
 800241a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800241c:	4a12      	ldr	r2, [pc, #72]	@ (8002468 <HAL_GPIO_Init+0x334>)
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	3301      	adds	r3, #1
 8002426:	61fb      	str	r3, [r7, #28]
 8002428:	69fb      	ldr	r3, [r7, #28]
 800242a:	2b0f      	cmp	r3, #15
 800242c:	f67f ae90 	bls.w	8002150 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002430:	bf00      	nop
 8002432:	bf00      	nop
 8002434:	3724      	adds	r7, #36	@ 0x24
 8002436:	46bd      	mov	sp, r7
 8002438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40023800 	.word	0x40023800
 8002444:	40013800 	.word	0x40013800
 8002448:	40020000 	.word	0x40020000
 800244c:	40020400 	.word	0x40020400
 8002450:	40020800 	.word	0x40020800
 8002454:	40020c00 	.word	0x40020c00
 8002458:	40021000 	.word	0x40021000
 800245c:	40021400 	.word	0x40021400
 8002460:	40021800 	.word	0x40021800
 8002464:	40021c00 	.word	0x40021c00
 8002468:	40013c00 	.word	0x40013c00

0800246c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800246c:	b480      	push	{r7}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
 8002474:	460b      	mov	r3, r1
 8002476:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691a      	ldr	r2, [r3, #16]
 800247c:	887b      	ldrh	r3, [r7, #2]
 800247e:	4013      	ands	r3, r2
 8002480:	2b00      	cmp	r3, #0
 8002482:	d002      	beq.n	800248a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002484:	2301      	movs	r3, #1
 8002486:	73fb      	strb	r3, [r7, #15]
 8002488:	e001      	b.n	800248e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800248a:	2300      	movs	r3, #0
 800248c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800248e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002490:	4618      	mov	r0, r3
 8002492:	3714      	adds	r7, #20
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr

0800249c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
 80024a4:	460b      	mov	r3, r1
 80024a6:	807b      	strh	r3, [r7, #2]
 80024a8:	4613      	mov	r3, r2
 80024aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80024ac:	787b      	ldrb	r3, [r7, #1]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d003      	beq.n	80024ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80024b2:	887a      	ldrh	r2, [r7, #2]
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80024b8:	e003      	b.n	80024c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80024ba:	887b      	ldrh	r3, [r7, #2]
 80024bc:	041a      	lsls	r2, r3, #16
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	619a      	str	r2, [r3, #24]
}
 80024c2:	bf00      	nop
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
	...

080024d0 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80024d6:	4b06      	ldr	r3, [pc, #24]	@ (80024f0 <HAL_PWR_EnableBkUpAccess+0x20>)
 80024d8:	2201      	movs	r2, #1
 80024da:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80024dc:	4b05      	ldr	r3, [pc, #20]	@ (80024f4 <HAL_PWR_EnableBkUpAccess+0x24>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80024e2:	687b      	ldr	r3, [r7, #4]
}
 80024e4:	bf00      	nop
 80024e6:	370c      	adds	r7, #12
 80024e8:	46bd      	mov	sp, r7
 80024ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ee:	4770      	bx	lr
 80024f0:	420e0020 	.word	0x420e0020
 80024f4:	40007000 	.word	0x40007000

080024f8 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 80024fe:	4b06      	ldr	r3, [pc, #24]	@ (8002518 <HAL_PWR_DisableBkUpAccess+0x20>)
 8002500:	2200      	movs	r2, #0
 8002502:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8002504:	4b05      	ldr	r3, [pc, #20]	@ (800251c <HAL_PWR_DisableBkUpAccess+0x24>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800250a:	687b      	ldr	r3, [r7, #4]
}
 800250c:	bf00      	nop
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	420e0020 	.word	0x420e0020
 800251c:	40007000 	.word	0x40007000

08002520 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d101      	bne.n	8002532 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e267      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0301 	and.w	r3, r3, #1
 800253a:	2b00      	cmp	r3, #0
 800253c:	d075      	beq.n	800262a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800253e:	4b88      	ldr	r3, [pc, #544]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f003 030c 	and.w	r3, r3, #12
 8002546:	2b04      	cmp	r3, #4
 8002548:	d00c      	beq.n	8002564 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800254a:	4b85      	ldr	r3, [pc, #532]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 800254c:	689b      	ldr	r3, [r3, #8]
 800254e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002552:	2b08      	cmp	r3, #8
 8002554:	d112      	bne.n	800257c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002556:	4b82      	ldr	r3, [pc, #520]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002558:	685b      	ldr	r3, [r3, #4]
 800255a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800255e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002562:	d10b      	bne.n	800257c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002564:	4b7e      	ldr	r3, [pc, #504]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800256c:	2b00      	cmp	r3, #0
 800256e:	d05b      	beq.n	8002628 <HAL_RCC_OscConfig+0x108>
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d157      	bne.n	8002628 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002578:	2301      	movs	r3, #1
 800257a:	e242      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002584:	d106      	bne.n	8002594 <HAL_RCC_OscConfig+0x74>
 8002586:	4b76      	ldr	r3, [pc, #472]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a75      	ldr	r2, [pc, #468]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 800258c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002590:	6013      	str	r3, [r2, #0]
 8002592:	e01d      	b.n	80025d0 <HAL_RCC_OscConfig+0xb0>
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800259c:	d10c      	bne.n	80025b8 <HAL_RCC_OscConfig+0x98>
 800259e:	4b70      	ldr	r3, [pc, #448]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a6f      	ldr	r2, [pc, #444]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	4b6d      	ldr	r3, [pc, #436]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a6c      	ldr	r2, [pc, #432]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025b0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025b4:	6013      	str	r3, [r2, #0]
 80025b6:	e00b      	b.n	80025d0 <HAL_RCC_OscConfig+0xb0>
 80025b8:	4b69      	ldr	r3, [pc, #420]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a68      	ldr	r2, [pc, #416]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c2:	6013      	str	r3, [r2, #0]
 80025c4:	4b66      	ldr	r3, [pc, #408]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a65      	ldr	r2, [pc, #404]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d013      	beq.n	8002600 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025d8:	f7ff fc6a 	bl	8001eb0 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e0:	f7ff fc66 	bl	8001eb0 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b64      	cmp	r3, #100	@ 0x64
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e207      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f2:	4b5b      	ldr	r3, [pc, #364]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0f0      	beq.n	80025e0 <HAL_RCC_OscConfig+0xc0>
 80025fe:	e014      	b.n	800262a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002600:	f7ff fc56 	bl	8001eb0 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002608:	f7ff fc52 	bl	8001eb0 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b64      	cmp	r3, #100	@ 0x64
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e1f3      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800261a:	4b51      	ldr	r3, [pc, #324]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f0      	bne.n	8002608 <HAL_RCC_OscConfig+0xe8>
 8002626:	e000      	b.n	800262a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d063      	beq.n	80026fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002636:	4b4a      	ldr	r3, [pc, #296]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002638:	689b      	ldr	r3, [r3, #8]
 800263a:	f003 030c 	and.w	r3, r3, #12
 800263e:	2b00      	cmp	r3, #0
 8002640:	d00b      	beq.n	800265a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002642:	4b47      	ldr	r3, [pc, #284]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002644:	689b      	ldr	r3, [r3, #8]
 8002646:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800264a:	2b08      	cmp	r3, #8
 800264c:	d11c      	bne.n	8002688 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800264e:	4b44      	ldr	r3, [pc, #272]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d116      	bne.n	8002688 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800265a:	4b41      	ldr	r3, [pc, #260]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f003 0302 	and.w	r3, r3, #2
 8002662:	2b00      	cmp	r3, #0
 8002664:	d005      	beq.n	8002672 <HAL_RCC_OscConfig+0x152>
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	68db      	ldr	r3, [r3, #12]
 800266a:	2b01      	cmp	r3, #1
 800266c:	d001      	beq.n	8002672 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800266e:	2301      	movs	r3, #1
 8002670:	e1c7      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002672:	4b3b      	ldr	r3, [pc, #236]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	691b      	ldr	r3, [r3, #16]
 800267e:	00db      	lsls	r3, r3, #3
 8002680:	4937      	ldr	r1, [pc, #220]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002682:	4313      	orrs	r3, r2
 8002684:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002686:	e03a      	b.n	80026fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	68db      	ldr	r3, [r3, #12]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d020      	beq.n	80026d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002690:	4b34      	ldr	r3, [pc, #208]	@ (8002764 <HAL_RCC_OscConfig+0x244>)
 8002692:	2201      	movs	r2, #1
 8002694:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002696:	f7ff fc0b 	bl	8001eb0 <HAL_GetTick>
 800269a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800269c:	e008      	b.n	80026b0 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800269e:	f7ff fc07 	bl	8001eb0 <HAL_GetTick>
 80026a2:	4602      	mov	r2, r0
 80026a4:	693b      	ldr	r3, [r7, #16]
 80026a6:	1ad3      	subs	r3, r2, r3
 80026a8:	2b02      	cmp	r3, #2
 80026aa:	d901      	bls.n	80026b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80026ac:	2303      	movs	r3, #3
 80026ae:	e1a8      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b0:	4b2b      	ldr	r3, [pc, #172]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0302 	and.w	r3, r3, #2
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d0f0      	beq.n	800269e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026bc:	4b28      	ldr	r3, [pc, #160]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	691b      	ldr	r3, [r3, #16]
 80026c8:	00db      	lsls	r3, r3, #3
 80026ca:	4925      	ldr	r1, [pc, #148]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80026cc:	4313      	orrs	r3, r2
 80026ce:	600b      	str	r3, [r1, #0]
 80026d0:	e015      	b.n	80026fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026d2:	4b24      	ldr	r3, [pc, #144]	@ (8002764 <HAL_RCC_OscConfig+0x244>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d8:	f7ff fbea 	bl	8001eb0 <HAL_GetTick>
 80026dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026de:	e008      	b.n	80026f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026e0:	f7ff fbe6 	bl	8001eb0 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b02      	cmp	r3, #2
 80026ec:	d901      	bls.n	80026f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80026ee:	2303      	movs	r3, #3
 80026f0:	e187      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f2:	4b1b      	ldr	r3, [pc, #108]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	f003 0302 	and.w	r3, r3, #2
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f0      	bne.n	80026e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	2b00      	cmp	r3, #0
 8002708:	d036      	beq.n	8002778 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	2b00      	cmp	r3, #0
 8002710:	d016      	beq.n	8002740 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002712:	4b15      	ldr	r3, [pc, #84]	@ (8002768 <HAL_RCC_OscConfig+0x248>)
 8002714:	2201      	movs	r2, #1
 8002716:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002718:	f7ff fbca 	bl	8001eb0 <HAL_GetTick>
 800271c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002720:	f7ff fbc6 	bl	8001eb0 <HAL_GetTick>
 8002724:	4602      	mov	r2, r0
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e167      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002732:	4b0b      	ldr	r3, [pc, #44]	@ (8002760 <HAL_RCC_OscConfig+0x240>)
 8002734:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002736:	f003 0302 	and.w	r3, r3, #2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0f0      	beq.n	8002720 <HAL_RCC_OscConfig+0x200>
 800273e:	e01b      	b.n	8002778 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002740:	4b09      	ldr	r3, [pc, #36]	@ (8002768 <HAL_RCC_OscConfig+0x248>)
 8002742:	2200      	movs	r2, #0
 8002744:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002746:	f7ff fbb3 	bl	8001eb0 <HAL_GetTick>
 800274a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800274c:	e00e      	b.n	800276c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800274e:	f7ff fbaf 	bl	8001eb0 <HAL_GetTick>
 8002752:	4602      	mov	r2, r0
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	1ad3      	subs	r3, r2, r3
 8002758:	2b02      	cmp	r3, #2
 800275a:	d907      	bls.n	800276c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800275c:	2303      	movs	r3, #3
 800275e:	e150      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
 8002760:	40023800 	.word	0x40023800
 8002764:	42470000 	.word	0x42470000
 8002768:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800276c:	4b88      	ldr	r3, [pc, #544]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 800276e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002770:	f003 0302 	and.w	r3, r3, #2
 8002774:	2b00      	cmp	r3, #0
 8002776:	d1ea      	bne.n	800274e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0304 	and.w	r3, r3, #4
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 8097 	beq.w	80028b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002786:	2300      	movs	r3, #0
 8002788:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800278a:	4b81      	ldr	r3, [pc, #516]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 800278c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800278e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10f      	bne.n	80027b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	60bb      	str	r3, [r7, #8]
 800279a:	4b7d      	ldr	r3, [pc, #500]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800279e:	4a7c      	ldr	r2, [pc, #496]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 80027a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027a6:	4b7a      	ldr	r3, [pc, #488]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ae:	60bb      	str	r3, [r7, #8]
 80027b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027b2:	2301      	movs	r3, #1
 80027b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b6:	4b77      	ldr	r3, [pc, #476]	@ (8002994 <HAL_RCC_OscConfig+0x474>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d118      	bne.n	80027f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027c2:	4b74      	ldr	r3, [pc, #464]	@ (8002994 <HAL_RCC_OscConfig+0x474>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a73      	ldr	r2, [pc, #460]	@ (8002994 <HAL_RCC_OscConfig+0x474>)
 80027c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ce:	f7ff fb6f 	bl	8001eb0 <HAL_GetTick>
 80027d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d4:	e008      	b.n	80027e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d6:	f7ff fb6b 	bl	8001eb0 <HAL_GetTick>
 80027da:	4602      	mov	r2, r0
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	2b02      	cmp	r3, #2
 80027e2:	d901      	bls.n	80027e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80027e4:	2303      	movs	r3, #3
 80027e6:	e10c      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027e8:	4b6a      	ldr	r3, [pc, #424]	@ (8002994 <HAL_RCC_OscConfig+0x474>)
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d0f0      	beq.n	80027d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	2b01      	cmp	r3, #1
 80027fa:	d106      	bne.n	800280a <HAL_RCC_OscConfig+0x2ea>
 80027fc:	4b64      	ldr	r3, [pc, #400]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 80027fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002800:	4a63      	ldr	r2, [pc, #396]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002802:	f043 0301 	orr.w	r3, r3, #1
 8002806:	6713      	str	r3, [r2, #112]	@ 0x70
 8002808:	e01c      	b.n	8002844 <HAL_RCC_OscConfig+0x324>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	2b05      	cmp	r3, #5
 8002810:	d10c      	bne.n	800282c <HAL_RCC_OscConfig+0x30c>
 8002812:	4b5f      	ldr	r3, [pc, #380]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002814:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002816:	4a5e      	ldr	r2, [pc, #376]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002818:	f043 0304 	orr.w	r3, r3, #4
 800281c:	6713      	str	r3, [r2, #112]	@ 0x70
 800281e:	4b5c      	ldr	r3, [pc, #368]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002820:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002822:	4a5b      	ldr	r2, [pc, #364]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002824:	f043 0301 	orr.w	r3, r3, #1
 8002828:	6713      	str	r3, [r2, #112]	@ 0x70
 800282a:	e00b      	b.n	8002844 <HAL_RCC_OscConfig+0x324>
 800282c:	4b58      	ldr	r3, [pc, #352]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 800282e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002830:	4a57      	ldr	r2, [pc, #348]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002832:	f023 0301 	bic.w	r3, r3, #1
 8002836:	6713      	str	r3, [r2, #112]	@ 0x70
 8002838:	4b55      	ldr	r3, [pc, #340]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 800283a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800283c:	4a54      	ldr	r2, [pc, #336]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 800283e:	f023 0304 	bic.w	r3, r3, #4
 8002842:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	689b      	ldr	r3, [r3, #8]
 8002848:	2b00      	cmp	r3, #0
 800284a:	d015      	beq.n	8002878 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800284c:	f7ff fb30 	bl	8001eb0 <HAL_GetTick>
 8002850:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002852:	e00a      	b.n	800286a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002854:	f7ff fb2c 	bl	8001eb0 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002862:	4293      	cmp	r3, r2
 8002864:	d901      	bls.n	800286a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002866:	2303      	movs	r3, #3
 8002868:	e0cb      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800286a:	4b49      	ldr	r3, [pc, #292]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 800286c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800286e:	f003 0302 	and.w	r3, r3, #2
 8002872:	2b00      	cmp	r3, #0
 8002874:	d0ee      	beq.n	8002854 <HAL_RCC_OscConfig+0x334>
 8002876:	e014      	b.n	80028a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002878:	f7ff fb1a 	bl	8001eb0 <HAL_GetTick>
 800287c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800287e:	e00a      	b.n	8002896 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002880:	f7ff fb16 	bl	8001eb0 <HAL_GetTick>
 8002884:	4602      	mov	r2, r0
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800288e:	4293      	cmp	r3, r2
 8002890:	d901      	bls.n	8002896 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002892:	2303      	movs	r3, #3
 8002894:	e0b5      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002896:	4b3e      	ldr	r3, [pc, #248]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002898:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800289a:	f003 0302 	and.w	r3, r3, #2
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d1ee      	bne.n	8002880 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80028a2:	7dfb      	ldrb	r3, [r7, #23]
 80028a4:	2b01      	cmp	r3, #1
 80028a6:	d105      	bne.n	80028b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028a8:	4b39      	ldr	r3, [pc, #228]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 80028aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ac:	4a38      	ldr	r2, [pc, #224]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 80028ae:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028b2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	f000 80a1 	beq.w	8002a00 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80028be:	4b34      	ldr	r3, [pc, #208]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	f003 030c 	and.w	r3, r3, #12
 80028c6:	2b08      	cmp	r3, #8
 80028c8:	d05c      	beq.n	8002984 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	699b      	ldr	r3, [r3, #24]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d141      	bne.n	8002956 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028d2:	4b31      	ldr	r3, [pc, #196]	@ (8002998 <HAL_RCC_OscConfig+0x478>)
 80028d4:	2200      	movs	r2, #0
 80028d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028d8:	f7ff faea 	bl	8001eb0 <HAL_GetTick>
 80028dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028de:	e008      	b.n	80028f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028e0:	f7ff fae6 	bl	8001eb0 <HAL_GetTick>
 80028e4:	4602      	mov	r2, r0
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	1ad3      	subs	r3, r2, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d901      	bls.n	80028f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80028ee:	2303      	movs	r3, #3
 80028f0:	e087      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028f2:	4b27      	ldr	r3, [pc, #156]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d1f0      	bne.n	80028e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	69da      	ldr	r2, [r3, #28]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6a1b      	ldr	r3, [r3, #32]
 8002906:	431a      	orrs	r2, r3
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800290c:	019b      	lsls	r3, r3, #6
 800290e:	431a      	orrs	r2, r3
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002914:	085b      	lsrs	r3, r3, #1
 8002916:	3b01      	subs	r3, #1
 8002918:	041b      	lsls	r3, r3, #16
 800291a:	431a      	orrs	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002920:	061b      	lsls	r3, r3, #24
 8002922:	491b      	ldr	r1, [pc, #108]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002924:	4313      	orrs	r3, r2
 8002926:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002928:	4b1b      	ldr	r3, [pc, #108]	@ (8002998 <HAL_RCC_OscConfig+0x478>)
 800292a:	2201      	movs	r2, #1
 800292c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800292e:	f7ff fabf 	bl	8001eb0 <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002936:	f7ff fabb 	bl	8001eb0 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e05c      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002948:	4b11      	ldr	r3, [pc, #68]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002950:	2b00      	cmp	r3, #0
 8002952:	d0f0      	beq.n	8002936 <HAL_RCC_OscConfig+0x416>
 8002954:	e054      	b.n	8002a00 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002956:	4b10      	ldr	r3, [pc, #64]	@ (8002998 <HAL_RCC_OscConfig+0x478>)
 8002958:	2200      	movs	r2, #0
 800295a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800295c:	f7ff faa8 	bl	8001eb0 <HAL_GetTick>
 8002960:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002962:	e008      	b.n	8002976 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002964:	f7ff faa4 	bl	8001eb0 <HAL_GetTick>
 8002968:	4602      	mov	r2, r0
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	2b02      	cmp	r3, #2
 8002970:	d901      	bls.n	8002976 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002972:	2303      	movs	r3, #3
 8002974:	e045      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002976:	4b06      	ldr	r3, [pc, #24]	@ (8002990 <HAL_RCC_OscConfig+0x470>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f0      	bne.n	8002964 <HAL_RCC_OscConfig+0x444>
 8002982:	e03d      	b.n	8002a00 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	699b      	ldr	r3, [r3, #24]
 8002988:	2b01      	cmp	r3, #1
 800298a:	d107      	bne.n	800299c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e038      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
 8002990:	40023800 	.word	0x40023800
 8002994:	40007000 	.word	0x40007000
 8002998:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800299c:	4b1b      	ldr	r3, [pc, #108]	@ (8002a0c <HAL_RCC_OscConfig+0x4ec>)
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	699b      	ldr	r3, [r3, #24]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d028      	beq.n	80029fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80029b4:	429a      	cmp	r2, r3
 80029b6:	d121      	bne.n	80029fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d11a      	bne.n	80029fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029c6:	68fa      	ldr	r2, [r7, #12]
 80029c8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80029cc:	4013      	ands	r3, r2
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d111      	bne.n	80029fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e2:	085b      	lsrs	r3, r3, #1
 80029e4:	3b01      	subs	r3, #1
 80029e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d107      	bne.n	80029fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d001      	beq.n	8002a00 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e000      	b.n	8002a02 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002a00:	2300      	movs	r3, #0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	40023800 	.word	0x40023800

08002a10 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b084      	sub	sp, #16
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	6078      	str	r0, [r7, #4]
 8002a18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a20:	2301      	movs	r3, #1
 8002a22:	e0cc      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a24:	4b68      	ldr	r3, [pc, #416]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d90c      	bls.n	8002a4c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a32:	4b65      	ldr	r3, [pc, #404]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	b2d2      	uxtb	r2, r2
 8002a38:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a3a:	4b63      	ldr	r3, [pc, #396]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	683a      	ldr	r2, [r7, #0]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d001      	beq.n	8002a4c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e0b8      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f003 0302 	and.w	r3, r3, #2
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d020      	beq.n	8002a9a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	f003 0304 	and.w	r3, r3, #4
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d005      	beq.n	8002a70 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a64:	4b59      	ldr	r3, [pc, #356]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002a66:	689b      	ldr	r3, [r3, #8]
 8002a68:	4a58      	ldr	r2, [pc, #352]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002a6a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a6e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f003 0308 	and.w	r3, r3, #8
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d005      	beq.n	8002a88 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a7c:	4b53      	ldr	r3, [pc, #332]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	4a52      	ldr	r2, [pc, #328]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a86:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a88:	4b50      	ldr	r3, [pc, #320]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	689b      	ldr	r3, [r3, #8]
 8002a94:	494d      	ldr	r1, [pc, #308]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002a96:	4313      	orrs	r3, r2
 8002a98:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d044      	beq.n	8002b30 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b01      	cmp	r3, #1
 8002aac:	d107      	bne.n	8002abe <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aae:	4b47      	ldr	r3, [pc, #284]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d119      	bne.n	8002aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e07f      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
 8002ac2:	2b02      	cmp	r3, #2
 8002ac4:	d003      	beq.n	8002ace <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002aca:	2b03      	cmp	r3, #3
 8002acc:	d107      	bne.n	8002ade <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ace:	4b3f      	ldr	r3, [pc, #252]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d109      	bne.n	8002aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e06f      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ade:	4b3b      	ldr	r3, [pc, #236]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d101      	bne.n	8002aee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aea:	2301      	movs	r3, #1
 8002aec:	e067      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002aee:	4b37      	ldr	r3, [pc, #220]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002af0:	689b      	ldr	r3, [r3, #8]
 8002af2:	f023 0203 	bic.w	r2, r3, #3
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	4934      	ldr	r1, [pc, #208]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002afc:	4313      	orrs	r3, r2
 8002afe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b00:	f7ff f9d6 	bl	8001eb0 <HAL_GetTick>
 8002b04:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b06:	e00a      	b.n	8002b1e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b08:	f7ff f9d2 	bl	8001eb0 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d901      	bls.n	8002b1e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b1a:	2303      	movs	r3, #3
 8002b1c:	e04f      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b1e:	4b2b      	ldr	r3, [pc, #172]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	f003 020c 	and.w	r2, r3, #12
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	009b      	lsls	r3, r3, #2
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d1eb      	bne.n	8002b08 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b30:	4b25      	ldr	r3, [pc, #148]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f003 0307 	and.w	r3, r3, #7
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d20c      	bcs.n	8002b58 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b3e:	4b22      	ldr	r3, [pc, #136]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	b2d2      	uxtb	r2, r2
 8002b44:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b46:	4b20      	ldr	r3, [pc, #128]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1b8>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0307 	and.w	r3, r3, #7
 8002b4e:	683a      	ldr	r2, [r7, #0]
 8002b50:	429a      	cmp	r2, r3
 8002b52:	d001      	beq.n	8002b58 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e032      	b.n	8002bbe <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f003 0304 	and.w	r3, r3, #4
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d008      	beq.n	8002b76 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b64:	4b19      	ldr	r3, [pc, #100]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	68db      	ldr	r3, [r3, #12]
 8002b70:	4916      	ldr	r1, [pc, #88]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002b72:	4313      	orrs	r3, r2
 8002b74:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 0308 	and.w	r3, r3, #8
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d009      	beq.n	8002b96 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b82:	4b12      	ldr	r3, [pc, #72]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002b84:	689b      	ldr	r3, [r3, #8]
 8002b86:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	691b      	ldr	r3, [r3, #16]
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	490e      	ldr	r1, [pc, #56]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002b92:	4313      	orrs	r3, r2
 8002b94:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b96:	f000 f821 	bl	8002bdc <HAL_RCC_GetSysClockFreq>
 8002b9a:	4602      	mov	r2, r0
 8002b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8002bcc <HAL_RCC_ClockConfig+0x1bc>)
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	091b      	lsrs	r3, r3, #4
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	490a      	ldr	r1, [pc, #40]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba8:	5ccb      	ldrb	r3, [r1, r3]
 8002baa:	fa22 f303 	lsr.w	r3, r2, r3
 8002bae:	4a09      	ldr	r2, [pc, #36]	@ (8002bd4 <HAL_RCC_ClockConfig+0x1c4>)
 8002bb0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002bb2:	4b09      	ldr	r3, [pc, #36]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c8>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff f936 	bl	8001e28 <HAL_InitTick>

  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3710      	adds	r7, #16
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}
 8002bc6:	bf00      	nop
 8002bc8:	40023c00 	.word	0x40023c00
 8002bcc:	40023800 	.word	0x40023800
 8002bd0:	08008058 	.word	0x08008058
 8002bd4:	20000004 	.word	0x20000004
 8002bd8:	20000008 	.word	0x20000008

08002bdc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002be0:	b090      	sub	sp, #64	@ 0x40
 8002be2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002be4:	2300      	movs	r3, #0
 8002be6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8002be8:	2300      	movs	r3, #0
 8002bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8002bec:	2300      	movs	r3, #0
 8002bee:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002bf4:	4b59      	ldr	r3, [pc, #356]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f003 030c 	and.w	r3, r3, #12
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d00d      	beq.n	8002c1c <HAL_RCC_GetSysClockFreq+0x40>
 8002c00:	2b08      	cmp	r3, #8
 8002c02:	f200 80a1 	bhi.w	8002d48 <HAL_RCC_GetSysClockFreq+0x16c>
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d002      	beq.n	8002c10 <HAL_RCC_GetSysClockFreq+0x34>
 8002c0a:	2b04      	cmp	r3, #4
 8002c0c:	d003      	beq.n	8002c16 <HAL_RCC_GetSysClockFreq+0x3a>
 8002c0e:	e09b      	b.n	8002d48 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c10:	4b53      	ldr	r3, [pc, #332]	@ (8002d60 <HAL_RCC_GetSysClockFreq+0x184>)
 8002c12:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c14:	e09b      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c16:	4b53      	ldr	r3, [pc, #332]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c18:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002c1a:	e098      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c1c:	4b4f      	ldr	r3, [pc, #316]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002c24:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002c26:	4b4d      	ldr	r3, [pc, #308]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d028      	beq.n	8002c84 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c32:	4b4a      	ldr	r3, [pc, #296]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	099b      	lsrs	r3, r3, #6
 8002c38:	2200      	movs	r2, #0
 8002c3a:	623b      	str	r3, [r7, #32]
 8002c3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8002c3e:	6a3b      	ldr	r3, [r7, #32]
 8002c40:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002c44:	2100      	movs	r1, #0
 8002c46:	4b47      	ldr	r3, [pc, #284]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c48:	fb03 f201 	mul.w	r2, r3, r1
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	fb00 f303 	mul.w	r3, r0, r3
 8002c52:	4413      	add	r3, r2
 8002c54:	4a43      	ldr	r2, [pc, #268]	@ (8002d64 <HAL_RCC_GetSysClockFreq+0x188>)
 8002c56:	fba0 1202 	umull	r1, r2, r0, r2
 8002c5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002c5c:	460a      	mov	r2, r1
 8002c5e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002c60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002c62:	4413      	add	r3, r2
 8002c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002c66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002c68:	2200      	movs	r2, #0
 8002c6a:	61bb      	str	r3, [r7, #24]
 8002c6c:	61fa      	str	r2, [r7, #28]
 8002c6e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c72:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8002c76:	f7fd fafb 	bl	8000270 <__aeabi_uldivmod>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	4613      	mov	r3, r2
 8002c80:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002c82:	e053      	b.n	8002d2c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c84:	4b35      	ldr	r3, [pc, #212]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002c86:	685b      	ldr	r3, [r3, #4]
 8002c88:	099b      	lsrs	r3, r3, #6
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	613b      	str	r3, [r7, #16]
 8002c8e:	617a      	str	r2, [r7, #20]
 8002c90:	693b      	ldr	r3, [r7, #16]
 8002c92:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002c96:	f04f 0b00 	mov.w	fp, #0
 8002c9a:	4652      	mov	r2, sl
 8002c9c:	465b      	mov	r3, fp
 8002c9e:	f04f 0000 	mov.w	r0, #0
 8002ca2:	f04f 0100 	mov.w	r1, #0
 8002ca6:	0159      	lsls	r1, r3, #5
 8002ca8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002cac:	0150      	lsls	r0, r2, #5
 8002cae:	4602      	mov	r2, r0
 8002cb0:	460b      	mov	r3, r1
 8002cb2:	ebb2 080a 	subs.w	r8, r2, sl
 8002cb6:	eb63 090b 	sbc.w	r9, r3, fp
 8002cba:	f04f 0200 	mov.w	r2, #0
 8002cbe:	f04f 0300 	mov.w	r3, #0
 8002cc2:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8002cc6:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8002cca:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8002cce:	ebb2 0408 	subs.w	r4, r2, r8
 8002cd2:	eb63 0509 	sbc.w	r5, r3, r9
 8002cd6:	f04f 0200 	mov.w	r2, #0
 8002cda:	f04f 0300 	mov.w	r3, #0
 8002cde:	00eb      	lsls	r3, r5, #3
 8002ce0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ce4:	00e2      	lsls	r2, r4, #3
 8002ce6:	4614      	mov	r4, r2
 8002ce8:	461d      	mov	r5, r3
 8002cea:	eb14 030a 	adds.w	r3, r4, sl
 8002cee:	603b      	str	r3, [r7, #0]
 8002cf0:	eb45 030b 	adc.w	r3, r5, fp
 8002cf4:	607b      	str	r3, [r7, #4]
 8002cf6:	f04f 0200 	mov.w	r2, #0
 8002cfa:	f04f 0300 	mov.w	r3, #0
 8002cfe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002d02:	4629      	mov	r1, r5
 8002d04:	028b      	lsls	r3, r1, #10
 8002d06:	4621      	mov	r1, r4
 8002d08:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002d0c:	4621      	mov	r1, r4
 8002d0e:	028a      	lsls	r2, r1, #10
 8002d10:	4610      	mov	r0, r2
 8002d12:	4619      	mov	r1, r3
 8002d14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d16:	2200      	movs	r2, #0
 8002d18:	60bb      	str	r3, [r7, #8]
 8002d1a:	60fa      	str	r2, [r7, #12]
 8002d1c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002d20:	f7fd faa6 	bl	8000270 <__aeabi_uldivmod>
 8002d24:	4602      	mov	r2, r0
 8002d26:	460b      	mov	r3, r1
 8002d28:	4613      	mov	r3, r2
 8002d2a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002d2c:	4b0b      	ldr	r3, [pc, #44]	@ (8002d5c <HAL_RCC_GetSysClockFreq+0x180>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	0c1b      	lsrs	r3, r3, #16
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	3301      	adds	r3, #1
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8002d3c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d40:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d44:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d46:	e002      	b.n	8002d4e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002d48:	4b05      	ldr	r3, [pc, #20]	@ (8002d60 <HAL_RCC_GetSysClockFreq+0x184>)
 8002d4a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002d4c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002d50:	4618      	mov	r0, r3
 8002d52:	3740      	adds	r7, #64	@ 0x40
 8002d54:	46bd      	mov	sp, r7
 8002d56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002d5a:	bf00      	nop
 8002d5c:	40023800 	.word	0x40023800
 8002d60:	00f42400 	.word	0x00f42400
 8002d64:	017d7840 	.word	0x017d7840

08002d68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b082      	sub	sp, #8
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e041      	b.n	8002dfe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d80:	b2db      	uxtb	r3, r3
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d106      	bne.n	8002d94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	2200      	movs	r2, #0
 8002d8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f7fe febe 	bl	8001b10 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2202      	movs	r2, #2
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	3304      	adds	r3, #4
 8002da4:	4619      	mov	r1, r3
 8002da6:	4610      	mov	r0, r2
 8002da8:	f000 fd96 	bl	80038d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2201      	movs	r2, #1
 8002db0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2201      	movs	r2, #1
 8002db8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2201      	movs	r2, #1
 8002de0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	2201      	movs	r2, #1
 8002df0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	2201      	movs	r2, #1
 8002df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002dfc:	2300      	movs	r3, #0
}
 8002dfe:	4618      	mov	r0, r3
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
	...

08002e08 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e16:	b2db      	uxtb	r3, r3
 8002e18:	2b01      	cmp	r3, #1
 8002e1a:	d001      	beq.n	8002e20 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e04e      	b.n	8002ebe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2202      	movs	r2, #2
 8002e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	68da      	ldr	r2, [r3, #12]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a23      	ldr	r2, [pc, #140]	@ (8002ecc <HAL_TIM_Base_Start_IT+0xc4>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d022      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0x80>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002e4a:	d01d      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0x80>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a1f      	ldr	r2, [pc, #124]	@ (8002ed0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d018      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0x80>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a1e      	ldr	r2, [pc, #120]	@ (8002ed4 <HAL_TIM_Base_Start_IT+0xcc>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d013      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0x80>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a1c      	ldr	r2, [pc, #112]	@ (8002ed8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d00e      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0x80>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a1b      	ldr	r2, [pc, #108]	@ (8002edc <HAL_TIM_Base_Start_IT+0xd4>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d009      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0x80>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a19      	ldr	r2, [pc, #100]	@ (8002ee0 <HAL_TIM_Base_Start_IT+0xd8>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d004      	beq.n	8002e88 <HAL_TIM_Base_Start_IT+0x80>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a18      	ldr	r2, [pc, #96]	@ (8002ee4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d111      	bne.n	8002eac <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	689b      	ldr	r3, [r3, #8]
 8002e8e:	f003 0307 	and.w	r3, r3, #7
 8002e92:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2b06      	cmp	r3, #6
 8002e98:	d010      	beq.n	8002ebc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	681a      	ldr	r2, [r3, #0]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	f042 0201 	orr.w	r2, r2, #1
 8002ea8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eaa:	e007      	b.n	8002ebc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f042 0201 	orr.w	r2, r2, #1
 8002eba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3714      	adds	r7, #20
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr
 8002eca:	bf00      	nop
 8002ecc:	40010000 	.word	0x40010000
 8002ed0:	40000400 	.word	0x40000400
 8002ed4:	40000800 	.word	0x40000800
 8002ed8:	40000c00 	.word	0x40000c00
 8002edc:	40010400 	.word	0x40010400
 8002ee0:	40014000 	.word	0x40014000
 8002ee4:	40001800 	.word	0x40001800

08002ee8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e041      	b.n	8002f7e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d106      	bne.n	8002f14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f0e:	6878      	ldr	r0, [r7, #4]
 8002f10:	f000 f839 	bl	8002f86 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2202      	movs	r2, #2
 8002f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681a      	ldr	r2, [r3, #0]
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	3304      	adds	r3, #4
 8002f24:	4619      	mov	r1, r3
 8002f26:	4610      	mov	r0, r2
 8002f28:	f000 fcd6 	bl	80038d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2201      	movs	r2, #1
 8002f30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	2201      	movs	r2, #1
 8002f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2201      	movs	r2, #1
 8002f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	2201      	movs	r2, #1
 8002f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2201      	movs	r2, #1
 8002f68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2201      	movs	r2, #1
 8002f70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2201      	movs	r2, #1
 8002f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002f7c:	2300      	movs	r3, #0
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3708      	adds	r7, #8
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}

08002f86 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002f86:	b480      	push	{r7}
 8002f88:	b083      	sub	sp, #12
 8002f8a:	af00      	add	r7, sp, #0
 8002f8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002f8e:	bf00      	nop
 8002f90:	370c      	adds	r7, #12
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
	...

08002f9c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d109      	bne.n	8002fc0 <HAL_TIM_PWM_Start+0x24>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	2b01      	cmp	r3, #1
 8002fb6:	bf14      	ite	ne
 8002fb8:	2301      	movne	r3, #1
 8002fba:	2300      	moveq	r3, #0
 8002fbc:	b2db      	uxtb	r3, r3
 8002fbe:	e022      	b.n	8003006 <HAL_TIM_PWM_Start+0x6a>
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	2b04      	cmp	r3, #4
 8002fc4:	d109      	bne.n	8002fda <HAL_TIM_PWM_Start+0x3e>
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	bf14      	ite	ne
 8002fd2:	2301      	movne	r3, #1
 8002fd4:	2300      	moveq	r3, #0
 8002fd6:	b2db      	uxtb	r3, r3
 8002fd8:	e015      	b.n	8003006 <HAL_TIM_PWM_Start+0x6a>
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	2b08      	cmp	r3, #8
 8002fde:	d109      	bne.n	8002ff4 <HAL_TIM_PWM_Start+0x58>
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002fe6:	b2db      	uxtb	r3, r3
 8002fe8:	2b01      	cmp	r3, #1
 8002fea:	bf14      	ite	ne
 8002fec:	2301      	movne	r3, #1
 8002fee:	2300      	moveq	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	e008      	b.n	8003006 <HAL_TIM_PWM_Start+0x6a>
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ffa:	b2db      	uxtb	r3, r3
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	bf14      	ite	ne
 8003000:	2301      	movne	r3, #1
 8003002:	2300      	moveq	r3, #0
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b00      	cmp	r3, #0
 8003008:	d001      	beq.n	800300e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800300a:	2301      	movs	r3, #1
 800300c:	e07c      	b.n	8003108 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d104      	bne.n	800301e <HAL_TIM_PWM_Start+0x82>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2202      	movs	r2, #2
 8003018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800301c:	e013      	b.n	8003046 <HAL_TIM_PWM_Start+0xaa>
 800301e:	683b      	ldr	r3, [r7, #0]
 8003020:	2b04      	cmp	r3, #4
 8003022:	d104      	bne.n	800302e <HAL_TIM_PWM_Start+0x92>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2202      	movs	r2, #2
 8003028:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800302c:	e00b      	b.n	8003046 <HAL_TIM_PWM_Start+0xaa>
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	2b08      	cmp	r3, #8
 8003032:	d104      	bne.n	800303e <HAL_TIM_PWM_Start+0xa2>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800303c:	e003      	b.n	8003046 <HAL_TIM_PWM_Start+0xaa>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	2202      	movs	r2, #2
 8003042:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2201      	movs	r2, #1
 800304c:	6839      	ldr	r1, [r7, #0]
 800304e:	4618      	mov	r0, r3
 8003050:	f000 ff32 	bl	8003eb8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a2d      	ldr	r2, [pc, #180]	@ (8003110 <HAL_TIM_PWM_Start+0x174>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d004      	beq.n	8003068 <HAL_TIM_PWM_Start+0xcc>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	4a2c      	ldr	r2, [pc, #176]	@ (8003114 <HAL_TIM_PWM_Start+0x178>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d101      	bne.n	800306c <HAL_TIM_PWM_Start+0xd0>
 8003068:	2301      	movs	r3, #1
 800306a:	e000      	b.n	800306e <HAL_TIM_PWM_Start+0xd2>
 800306c:	2300      	movs	r3, #0
 800306e:	2b00      	cmp	r3, #0
 8003070:	d007      	beq.n	8003082 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003080:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	4a22      	ldr	r2, [pc, #136]	@ (8003110 <HAL_TIM_PWM_Start+0x174>)
 8003088:	4293      	cmp	r3, r2
 800308a:	d022      	beq.n	80030d2 <HAL_TIM_PWM_Start+0x136>
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003094:	d01d      	beq.n	80030d2 <HAL_TIM_PWM_Start+0x136>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	4a1f      	ldr	r2, [pc, #124]	@ (8003118 <HAL_TIM_PWM_Start+0x17c>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d018      	beq.n	80030d2 <HAL_TIM_PWM_Start+0x136>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a1d      	ldr	r2, [pc, #116]	@ (800311c <HAL_TIM_PWM_Start+0x180>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d013      	beq.n	80030d2 <HAL_TIM_PWM_Start+0x136>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a1c      	ldr	r2, [pc, #112]	@ (8003120 <HAL_TIM_PWM_Start+0x184>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d00e      	beq.n	80030d2 <HAL_TIM_PWM_Start+0x136>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a16      	ldr	r2, [pc, #88]	@ (8003114 <HAL_TIM_PWM_Start+0x178>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d009      	beq.n	80030d2 <HAL_TIM_PWM_Start+0x136>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a18      	ldr	r2, [pc, #96]	@ (8003124 <HAL_TIM_PWM_Start+0x188>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d004      	beq.n	80030d2 <HAL_TIM_PWM_Start+0x136>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a16      	ldr	r2, [pc, #88]	@ (8003128 <HAL_TIM_PWM_Start+0x18c>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d111      	bne.n	80030f6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	f003 0307 	and.w	r3, r3, #7
 80030dc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	2b06      	cmp	r3, #6
 80030e2:	d010      	beq.n	8003106 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0201 	orr.w	r2, r2, #1
 80030f2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80030f4:	e007      	b.n	8003106 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	681a      	ldr	r2, [r3, #0]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f042 0201 	orr.w	r2, r2, #1
 8003104:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003106:	2300      	movs	r3, #0
}
 8003108:	4618      	mov	r0, r3
 800310a:	3710      	adds	r7, #16
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40010000 	.word	0x40010000
 8003114:	40010400 	.word	0x40010400
 8003118:	40000400 	.word	0x40000400
 800311c:	40000800 	.word	0x40000800
 8003120:	40000c00 	.word	0x40000c00
 8003124:	40014000 	.word	0x40014000
 8003128:	40001800 	.word	0x40001800

0800312c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b086      	sub	sp, #24
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
 8003134:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2b00      	cmp	r3, #0
 800313a:	d101      	bne.n	8003140 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800313c:	2301      	movs	r3, #1
 800313e:	e097      	b.n	8003270 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003146:	b2db      	uxtb	r3, r3
 8003148:	2b00      	cmp	r3, #0
 800314a:	d106      	bne.n	800315a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2200      	movs	r2, #0
 8003150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003154:	6878      	ldr	r0, [r7, #4]
 8003156:	f7fe fc41 	bl	80019dc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2202      	movs	r2, #2
 800315e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	689b      	ldr	r3, [r3, #8]
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	6812      	ldr	r2, [r2, #0]
 800316c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003170:	f023 0307 	bic.w	r3, r3, #7
 8003174:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	3304      	adds	r3, #4
 800317e:	4619      	mov	r1, r3
 8003180:	4610      	mov	r0, r2
 8003182:	f000 fba9 	bl	80038d8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	699b      	ldr	r3, [r3, #24]
 8003194:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	697a      	ldr	r2, [r7, #20]
 80031a4:	4313      	orrs	r3, r2
 80031a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031ae:	f023 0303 	bic.w	r3, r3, #3
 80031b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80031b4:	683b      	ldr	r3, [r7, #0]
 80031b6:	689a      	ldr	r2, [r3, #8]
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	699b      	ldr	r3, [r3, #24]
 80031bc:	021b      	lsls	r3, r3, #8
 80031be:	4313      	orrs	r3, r2
 80031c0:	693a      	ldr	r2, [r7, #16]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80031cc:	f023 030c 	bic.w	r3, r3, #12
 80031d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80031d8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	68da      	ldr	r2, [r3, #12]
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	69db      	ldr	r3, [r3, #28]
 80031e6:	021b      	lsls	r3, r3, #8
 80031e8:	4313      	orrs	r3, r2
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	4313      	orrs	r3, r2
 80031ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	691b      	ldr	r3, [r3, #16]
 80031f4:	011a      	lsls	r2, r3, #4
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	6a1b      	ldr	r3, [r3, #32]
 80031fa:	031b      	lsls	r3, r3, #12
 80031fc:	4313      	orrs	r3, r2
 80031fe:	693a      	ldr	r2, [r7, #16]
 8003200:	4313      	orrs	r3, r2
 8003202:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800320a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003212:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	685a      	ldr	r2, [r3, #4]
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	695b      	ldr	r3, [r3, #20]
 800321c:	011b      	lsls	r3, r3, #4
 800321e:	4313      	orrs	r3, r2
 8003220:	68fa      	ldr	r2, [r7, #12]
 8003222:	4313      	orrs	r3, r2
 8003224:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	697a      	ldr	r2, [r7, #20]
 800322c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	2201      	movs	r2, #1
 8003242:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2201      	movs	r2, #1
 8003252:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2201      	movs	r2, #1
 800325a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2201      	movs	r2, #1
 8003262:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003288:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003290:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003298:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80032a0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d110      	bne.n	80032ca <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80032a8:	7bfb      	ldrb	r3, [r7, #15]
 80032aa:	2b01      	cmp	r3, #1
 80032ac:	d102      	bne.n	80032b4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80032ae:	7b7b      	ldrb	r3, [r7, #13]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d001      	beq.n	80032b8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e069      	b.n	800338c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2202      	movs	r2, #2
 80032bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2202      	movs	r2, #2
 80032c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80032c8:	e031      	b.n	800332e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	2b04      	cmp	r3, #4
 80032ce:	d110      	bne.n	80032f2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80032d0:	7bbb      	ldrb	r3, [r7, #14]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d102      	bne.n	80032dc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80032d6:	7b3b      	ldrb	r3, [r7, #12]
 80032d8:	2b01      	cmp	r3, #1
 80032da:	d001      	beq.n	80032e0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e055      	b.n	800338c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2202      	movs	r2, #2
 80032e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2202      	movs	r2, #2
 80032ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80032f0:	e01d      	b.n	800332e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80032f2:	7bfb      	ldrb	r3, [r7, #15]
 80032f4:	2b01      	cmp	r3, #1
 80032f6:	d108      	bne.n	800330a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80032f8:	7bbb      	ldrb	r3, [r7, #14]
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d105      	bne.n	800330a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80032fe:	7b7b      	ldrb	r3, [r7, #13]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d102      	bne.n	800330a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003304:	7b3b      	ldrb	r3, [r7, #12]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d001      	beq.n	800330e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e03e      	b.n	800338c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2202      	movs	r2, #2
 8003312:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2202      	movs	r2, #2
 800331a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2202      	movs	r2, #2
 8003322:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2202      	movs	r2, #2
 800332a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	2b00      	cmp	r3, #0
 8003332:	d003      	beq.n	800333c <HAL_TIM_Encoder_Start+0xc4>
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	2b04      	cmp	r3, #4
 8003338:	d008      	beq.n	800334c <HAL_TIM_Encoder_Start+0xd4>
 800333a:	e00f      	b.n	800335c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	2201      	movs	r2, #1
 8003342:	2100      	movs	r1, #0
 8003344:	4618      	mov	r0, r3
 8003346:	f000 fdb7 	bl	8003eb8 <TIM_CCxChannelCmd>
      break;
 800334a:	e016      	b.n	800337a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	2201      	movs	r2, #1
 8003352:	2104      	movs	r1, #4
 8003354:	4618      	mov	r0, r3
 8003356:	f000 fdaf 	bl	8003eb8 <TIM_CCxChannelCmd>
      break;
 800335a:	e00e      	b.n	800337a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	2201      	movs	r2, #1
 8003362:	2100      	movs	r1, #0
 8003364:	4618      	mov	r0, r3
 8003366:	f000 fda7 	bl	8003eb8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2201      	movs	r2, #1
 8003370:	2104      	movs	r1, #4
 8003372:	4618      	mov	r0, r3
 8003374:	f000 fda0 	bl	8003eb8 <TIM_CCxChannelCmd>
      break;
 8003378:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f042 0201 	orr.w	r2, r2, #1
 8003388:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b084      	sub	sp, #16
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691b      	ldr	r3, [r3, #16]
 80033aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	f003 0302 	and.w	r3, r3, #2
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d020      	beq.n	80033f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f003 0302 	and.w	r3, r3, #2
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d01b      	beq.n	80033f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f06f 0202 	mvn.w	r2, #2
 80033c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	2201      	movs	r2, #1
 80033ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	699b      	ldr	r3, [r3, #24]
 80033d6:	f003 0303 	and.w	r3, r3, #3
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d003      	beq.n	80033e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	f000 fa5b 	bl	800389a <HAL_TIM_IC_CaptureCallback>
 80033e4:	e005      	b.n	80033f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	f000 fa4d 	bl	8003886 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80033ec:	6878      	ldr	r0, [r7, #4]
 80033ee:	f000 fa5e 	bl	80038ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2200      	movs	r2, #0
 80033f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	f003 0304 	and.w	r3, r3, #4
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d020      	beq.n	8003444 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	f003 0304 	and.w	r3, r3, #4
 8003408:	2b00      	cmp	r3, #0
 800340a:	d01b      	beq.n	8003444 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	f06f 0204 	mvn.w	r2, #4
 8003414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2202      	movs	r2, #2
 800341a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	699b      	ldr	r3, [r3, #24]
 8003422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003426:	2b00      	cmp	r3, #0
 8003428:	d003      	beq.n	8003432 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 fa35 	bl	800389a <HAL_TIM_IC_CaptureCallback>
 8003430:	e005      	b.n	800343e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f000 fa27 	bl	8003886 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	f000 fa38 	bl	80038ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2200      	movs	r2, #0
 8003442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	f003 0308 	and.w	r3, r3, #8
 800344a:	2b00      	cmp	r3, #0
 800344c:	d020      	beq.n	8003490 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f003 0308 	and.w	r3, r3, #8
 8003454:	2b00      	cmp	r3, #0
 8003456:	d01b      	beq.n	8003490 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f06f 0208 	mvn.w	r2, #8
 8003460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2204      	movs	r2, #4
 8003466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	69db      	ldr	r3, [r3, #28]
 800346e:	f003 0303 	and.w	r3, r3, #3
 8003472:	2b00      	cmp	r3, #0
 8003474:	d003      	beq.n	800347e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003476:	6878      	ldr	r0, [r7, #4]
 8003478:	f000 fa0f 	bl	800389a <HAL_TIM_IC_CaptureCallback>
 800347c:	e005      	b.n	800348a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800347e:	6878      	ldr	r0, [r7, #4]
 8003480:	f000 fa01 	bl	8003886 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f000 fa12 	bl	80038ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	2200      	movs	r2, #0
 800348e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b00      	cmp	r3, #0
 8003498:	d020      	beq.n	80034dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	f003 0310 	and.w	r3, r3, #16
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d01b      	beq.n	80034dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f06f 0210 	mvn.w	r2, #16
 80034ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2208      	movs	r2, #8
 80034b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	69db      	ldr	r3, [r3, #28]
 80034ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d003      	beq.n	80034ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f9e9 	bl	800389a <HAL_TIM_IC_CaptureCallback>
 80034c8:	e005      	b.n	80034d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034ca:	6878      	ldr	r0, [r7, #4]
 80034cc:	f000 f9db 	bl	8003886 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f000 f9ec 	bl	80038ae <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	f003 0301 	and.w	r3, r3, #1
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00c      	beq.n	8003500 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	f003 0301 	and.w	r3, r3, #1
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d007      	beq.n	8003500 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f06f 0201 	mvn.w	r2, #1
 80034f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80034fa:	6878      	ldr	r0, [r7, #4]
 80034fc:	f7fd f934 	bl	8000768 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003500:	68bb      	ldr	r3, [r7, #8]
 8003502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00c      	beq.n	8003524 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003510:	2b00      	cmp	r3, #0
 8003512:	d007      	beq.n	8003524 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800351c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800351e:	6878      	ldr	r0, [r7, #4]
 8003520:	f000 fd76 	bl	8004010 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00c      	beq.n	8003548 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003534:	2b00      	cmp	r3, #0
 8003536:	d007      	beq.n	8003548 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f000 f9bd 	bl	80038c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	f003 0320 	and.w	r3, r3, #32
 800354e:	2b00      	cmp	r3, #0
 8003550:	d00c      	beq.n	800356c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	f003 0320 	and.w	r3, r3, #32
 8003558:	2b00      	cmp	r3, #0
 800355a:	d007      	beq.n	800356c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f06f 0220 	mvn.w	r2, #32
 8003564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fd48 	bl	8003ffc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800356c:	bf00      	nop
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b086      	sub	sp, #24
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003580:	2300      	movs	r3, #0
 8003582:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800358a:	2b01      	cmp	r3, #1
 800358c:	d101      	bne.n	8003592 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800358e:	2302      	movs	r3, #2
 8003590:	e0ae      	b.n	80036f0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2201      	movs	r2, #1
 8003596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2b0c      	cmp	r3, #12
 800359e:	f200 809f 	bhi.w	80036e0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80035a2:	a201      	add	r2, pc, #4	@ (adr r2, 80035a8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80035a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035a8:	080035dd 	.word	0x080035dd
 80035ac:	080036e1 	.word	0x080036e1
 80035b0:	080036e1 	.word	0x080036e1
 80035b4:	080036e1 	.word	0x080036e1
 80035b8:	0800361d 	.word	0x0800361d
 80035bc:	080036e1 	.word	0x080036e1
 80035c0:	080036e1 	.word	0x080036e1
 80035c4:	080036e1 	.word	0x080036e1
 80035c8:	0800365f 	.word	0x0800365f
 80035cc:	080036e1 	.word	0x080036e1
 80035d0:	080036e1 	.word	0x080036e1
 80035d4:	080036e1 	.word	0x080036e1
 80035d8:	0800369f 	.word	0x0800369f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	68b9      	ldr	r1, [r7, #8]
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 fa1e 	bl	8003a24 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	699a      	ldr	r2, [r3, #24]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0208 	orr.w	r2, r2, #8
 80035f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	699a      	ldr	r2, [r3, #24]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f022 0204 	bic.w	r2, r2, #4
 8003606:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	6999      	ldr	r1, [r3, #24]
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	691a      	ldr	r2, [r3, #16]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	430a      	orrs	r2, r1
 8003618:	619a      	str	r2, [r3, #24]
      break;
 800361a:	e064      	b.n	80036e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	68b9      	ldr	r1, [r7, #8]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fa6e 	bl	8003b04 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699a      	ldr	r2, [r3, #24]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003636:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	699a      	ldr	r2, [r3, #24]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003646:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6999      	ldr	r1, [r3, #24]
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	691b      	ldr	r3, [r3, #16]
 8003652:	021a      	lsls	r2, r3, #8
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	619a      	str	r2, [r3, #24]
      break;
 800365c:	e043      	b.n	80036e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	68b9      	ldr	r1, [r7, #8]
 8003664:	4618      	mov	r0, r3
 8003666:	f000 fac3 	bl	8003bf0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	69da      	ldr	r2, [r3, #28]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f042 0208 	orr.w	r2, r2, #8
 8003678:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	69da      	ldr	r2, [r3, #28]
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f022 0204 	bic.w	r2, r2, #4
 8003688:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	69d9      	ldr	r1, [r3, #28]
 8003690:	68bb      	ldr	r3, [r7, #8]
 8003692:	691a      	ldr	r2, [r3, #16]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	430a      	orrs	r2, r1
 800369a:	61da      	str	r2, [r3, #28]
      break;
 800369c:	e023      	b.n	80036e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	68b9      	ldr	r1, [r7, #8]
 80036a4:	4618      	mov	r0, r3
 80036a6:	f000 fb17 	bl	8003cd8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	69da      	ldr	r2, [r3, #28]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036b8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	69da      	ldr	r2, [r3, #28]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036c8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	69d9      	ldr	r1, [r3, #28]
 80036d0:	68bb      	ldr	r3, [r7, #8]
 80036d2:	691b      	ldr	r3, [r3, #16]
 80036d4:	021a      	lsls	r2, r3, #8
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	430a      	orrs	r2, r1
 80036dc:	61da      	str	r2, [r3, #28]
      break;
 80036de:	e002      	b.n	80036e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	75fb      	strb	r3, [r7, #23]
      break;
 80036e4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80036ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80036f0:	4618      	mov	r0, r3
 80036f2:	3718      	adds	r7, #24
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003702:	2300      	movs	r3, #0
 8003704:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800370c:	2b01      	cmp	r3, #1
 800370e:	d101      	bne.n	8003714 <HAL_TIM_ConfigClockSource+0x1c>
 8003710:	2302      	movs	r3, #2
 8003712:	e0b4      	b.n	800387e <HAL_TIM_ConfigClockSource+0x186>
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2201      	movs	r2, #1
 8003718:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	689b      	ldr	r3, [r3, #8]
 800372a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003732:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800373a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	68ba      	ldr	r2, [r7, #8]
 8003742:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800374c:	d03e      	beq.n	80037cc <HAL_TIM_ConfigClockSource+0xd4>
 800374e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003752:	f200 8087 	bhi.w	8003864 <HAL_TIM_ConfigClockSource+0x16c>
 8003756:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800375a:	f000 8086 	beq.w	800386a <HAL_TIM_ConfigClockSource+0x172>
 800375e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003762:	d87f      	bhi.n	8003864 <HAL_TIM_ConfigClockSource+0x16c>
 8003764:	2b70      	cmp	r3, #112	@ 0x70
 8003766:	d01a      	beq.n	800379e <HAL_TIM_ConfigClockSource+0xa6>
 8003768:	2b70      	cmp	r3, #112	@ 0x70
 800376a:	d87b      	bhi.n	8003864 <HAL_TIM_ConfigClockSource+0x16c>
 800376c:	2b60      	cmp	r3, #96	@ 0x60
 800376e:	d050      	beq.n	8003812 <HAL_TIM_ConfigClockSource+0x11a>
 8003770:	2b60      	cmp	r3, #96	@ 0x60
 8003772:	d877      	bhi.n	8003864 <HAL_TIM_ConfigClockSource+0x16c>
 8003774:	2b50      	cmp	r3, #80	@ 0x50
 8003776:	d03c      	beq.n	80037f2 <HAL_TIM_ConfigClockSource+0xfa>
 8003778:	2b50      	cmp	r3, #80	@ 0x50
 800377a:	d873      	bhi.n	8003864 <HAL_TIM_ConfigClockSource+0x16c>
 800377c:	2b40      	cmp	r3, #64	@ 0x40
 800377e:	d058      	beq.n	8003832 <HAL_TIM_ConfigClockSource+0x13a>
 8003780:	2b40      	cmp	r3, #64	@ 0x40
 8003782:	d86f      	bhi.n	8003864 <HAL_TIM_ConfigClockSource+0x16c>
 8003784:	2b30      	cmp	r3, #48	@ 0x30
 8003786:	d064      	beq.n	8003852 <HAL_TIM_ConfigClockSource+0x15a>
 8003788:	2b30      	cmp	r3, #48	@ 0x30
 800378a:	d86b      	bhi.n	8003864 <HAL_TIM_ConfigClockSource+0x16c>
 800378c:	2b20      	cmp	r3, #32
 800378e:	d060      	beq.n	8003852 <HAL_TIM_ConfigClockSource+0x15a>
 8003790:	2b20      	cmp	r3, #32
 8003792:	d867      	bhi.n	8003864 <HAL_TIM_ConfigClockSource+0x16c>
 8003794:	2b00      	cmp	r3, #0
 8003796:	d05c      	beq.n	8003852 <HAL_TIM_ConfigClockSource+0x15a>
 8003798:	2b10      	cmp	r3, #16
 800379a:	d05a      	beq.n	8003852 <HAL_TIM_ConfigClockSource+0x15a>
 800379c:	e062      	b.n	8003864 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037a6:	683b      	ldr	r3, [r7, #0]
 80037a8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037ae:	f000 fb63 	bl	8003e78 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80037c0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	68ba      	ldr	r2, [r7, #8]
 80037c8:	609a      	str	r2, [r3, #8]
      break;
 80037ca:	e04f      	b.n	800386c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80037d4:	683b      	ldr	r3, [r7, #0]
 80037d6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80037dc:	f000 fb4c 	bl	8003e78 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	689a      	ldr	r2, [r3, #8]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80037ee:	609a      	str	r2, [r3, #8]
      break;
 80037f0:	e03c      	b.n	800386c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037f6:	683b      	ldr	r3, [r7, #0]
 80037f8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037fe:	461a      	mov	r2, r3
 8003800:	f000 fac0 	bl	8003d84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	2150      	movs	r1, #80	@ 0x50
 800380a:	4618      	mov	r0, r3
 800380c:	f000 fb19 	bl	8003e42 <TIM_ITRx_SetConfig>
      break;
 8003810:	e02c      	b.n	800386c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800381e:	461a      	mov	r2, r3
 8003820:	f000 fadf 	bl	8003de2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	2160      	movs	r1, #96	@ 0x60
 800382a:	4618      	mov	r0, r3
 800382c:	f000 fb09 	bl	8003e42 <TIM_ITRx_SetConfig>
      break;
 8003830:	e01c      	b.n	800386c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800383e:	461a      	mov	r2, r3
 8003840:	f000 faa0 	bl	8003d84 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	2140      	movs	r1, #64	@ 0x40
 800384a:	4618      	mov	r0, r3
 800384c:	f000 faf9 	bl	8003e42 <TIM_ITRx_SetConfig>
      break;
 8003850:	e00c      	b.n	800386c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	683b      	ldr	r3, [r7, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4619      	mov	r1, r3
 800385c:	4610      	mov	r0, r2
 800385e:	f000 faf0 	bl	8003e42 <TIM_ITRx_SetConfig>
      break;
 8003862:	e003      	b.n	800386c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003864:	2301      	movs	r3, #1
 8003866:	73fb      	strb	r3, [r7, #15]
      break;
 8003868:	e000      	b.n	800386c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800386a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800387c:	7bfb      	ldrb	r3, [r7, #15]
}
 800387e:	4618      	mov	r0, r3
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003886:	b480      	push	{r7}
 8003888:	b083      	sub	sp, #12
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800388e:	bf00      	nop
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr

0800389a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800389a:	b480      	push	{r7}
 800389c:	b083      	sub	sp, #12
 800389e:	af00      	add	r7, sp, #0
 80038a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr

080038ae <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038ae:	b480      	push	{r7}
 80038b0:	b083      	sub	sp, #12
 80038b2:	af00      	add	r7, sp, #0
 80038b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038b6:	bf00      	nop
 80038b8:	370c      	adds	r7, #12
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr

080038c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038c2:	b480      	push	{r7}
 80038c4:	b083      	sub	sp, #12
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038ca:	bf00      	nop
 80038cc:	370c      	adds	r7, #12
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
	...

080038d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
 80038e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	4a43      	ldr	r2, [pc, #268]	@ (80039f8 <TIM_Base_SetConfig+0x120>)
 80038ec:	4293      	cmp	r3, r2
 80038ee:	d013      	beq.n	8003918 <TIM_Base_SetConfig+0x40>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038f6:	d00f      	beq.n	8003918 <TIM_Base_SetConfig+0x40>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	4a40      	ldr	r2, [pc, #256]	@ (80039fc <TIM_Base_SetConfig+0x124>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d00b      	beq.n	8003918 <TIM_Base_SetConfig+0x40>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a3f      	ldr	r2, [pc, #252]	@ (8003a00 <TIM_Base_SetConfig+0x128>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d007      	beq.n	8003918 <TIM_Base_SetConfig+0x40>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a3e      	ldr	r2, [pc, #248]	@ (8003a04 <TIM_Base_SetConfig+0x12c>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d003      	beq.n	8003918 <TIM_Base_SetConfig+0x40>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	4a3d      	ldr	r2, [pc, #244]	@ (8003a08 <TIM_Base_SetConfig+0x130>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d108      	bne.n	800392a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800391e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	68fa      	ldr	r2, [r7, #12]
 8003926:	4313      	orrs	r3, r2
 8003928:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a32      	ldr	r2, [pc, #200]	@ (80039f8 <TIM_Base_SetConfig+0x120>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d02b      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003938:	d027      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a2f      	ldr	r2, [pc, #188]	@ (80039fc <TIM_Base_SetConfig+0x124>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d023      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	4a2e      	ldr	r2, [pc, #184]	@ (8003a00 <TIM_Base_SetConfig+0x128>)
 8003946:	4293      	cmp	r3, r2
 8003948:	d01f      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	4a2d      	ldr	r2, [pc, #180]	@ (8003a04 <TIM_Base_SetConfig+0x12c>)
 800394e:	4293      	cmp	r3, r2
 8003950:	d01b      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	4a2c      	ldr	r2, [pc, #176]	@ (8003a08 <TIM_Base_SetConfig+0x130>)
 8003956:	4293      	cmp	r3, r2
 8003958:	d017      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	4a2b      	ldr	r2, [pc, #172]	@ (8003a0c <TIM_Base_SetConfig+0x134>)
 800395e:	4293      	cmp	r3, r2
 8003960:	d013      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	4a2a      	ldr	r2, [pc, #168]	@ (8003a10 <TIM_Base_SetConfig+0x138>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d00f      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	4a29      	ldr	r2, [pc, #164]	@ (8003a14 <TIM_Base_SetConfig+0x13c>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d00b      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	4a28      	ldr	r2, [pc, #160]	@ (8003a18 <TIM_Base_SetConfig+0x140>)
 8003976:	4293      	cmp	r3, r2
 8003978:	d007      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	4a27      	ldr	r2, [pc, #156]	@ (8003a1c <TIM_Base_SetConfig+0x144>)
 800397e:	4293      	cmp	r3, r2
 8003980:	d003      	beq.n	800398a <TIM_Base_SetConfig+0xb2>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	4a26      	ldr	r2, [pc, #152]	@ (8003a20 <TIM_Base_SetConfig+0x148>)
 8003986:	4293      	cmp	r3, r2
 8003988:	d108      	bne.n	800399c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003990:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003992:	683b      	ldr	r3, [r7, #0]
 8003994:	68db      	ldr	r3, [r3, #12]
 8003996:	68fa      	ldr	r2, [r7, #12]
 8003998:	4313      	orrs	r3, r2
 800399a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	695b      	ldr	r3, [r3, #20]
 80039a6:	4313      	orrs	r3, r2
 80039a8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	689a      	ldr	r2, [r3, #8]
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a0e      	ldr	r2, [pc, #56]	@ (80039f8 <TIM_Base_SetConfig+0x120>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d003      	beq.n	80039ca <TIM_Base_SetConfig+0xf2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a10      	ldr	r2, [pc, #64]	@ (8003a08 <TIM_Base_SetConfig+0x130>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d103      	bne.n	80039d2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	691a      	ldr	r2, [r3, #16]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f043 0204 	orr.w	r2, r3, #4
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	2201      	movs	r2, #1
 80039e2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	68fa      	ldr	r2, [r7, #12]
 80039e8:	601a      	str	r2, [r3, #0]
}
 80039ea:	bf00      	nop
 80039ec:	3714      	adds	r7, #20
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	40010000 	.word	0x40010000
 80039fc:	40000400 	.word	0x40000400
 8003a00:	40000800 	.word	0x40000800
 8003a04:	40000c00 	.word	0x40000c00
 8003a08:	40010400 	.word	0x40010400
 8003a0c:	40014000 	.word	0x40014000
 8003a10:	40014400 	.word	0x40014400
 8003a14:	40014800 	.word	0x40014800
 8003a18:	40001800 	.word	0x40001800
 8003a1c:	40001c00 	.word	0x40001c00
 8003a20:	40002000 	.word	0x40002000

08003a24 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b087      	sub	sp, #28
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
 8003a2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1b      	ldr	r3, [r3, #32]
 8003a32:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6a1b      	ldr	r3, [r3, #32]
 8003a38:	f023 0201 	bic.w	r2, r3, #1
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	685b      	ldr	r3, [r3, #4]
 8003a44:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	699b      	ldr	r3, [r3, #24]
 8003a4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a52:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f023 0303 	bic.w	r3, r3, #3
 8003a5a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	68fa      	ldr	r2, [r7, #12]
 8003a62:	4313      	orrs	r3, r2
 8003a64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	f023 0302 	bic.w	r3, r3, #2
 8003a6c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	697a      	ldr	r2, [r7, #20]
 8003a74:	4313      	orrs	r3, r2
 8003a76:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a20      	ldr	r2, [pc, #128]	@ (8003afc <TIM_OC1_SetConfig+0xd8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d003      	beq.n	8003a88 <TIM_OC1_SetConfig+0x64>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	4a1f      	ldr	r2, [pc, #124]	@ (8003b00 <TIM_OC1_SetConfig+0xdc>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d10c      	bne.n	8003aa2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	f023 0308 	bic.w	r3, r3, #8
 8003a8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	697a      	ldr	r2, [r7, #20]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f023 0304 	bic.w	r3, r3, #4
 8003aa0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	4a15      	ldr	r2, [pc, #84]	@ (8003afc <TIM_OC1_SetConfig+0xd8>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d003      	beq.n	8003ab2 <TIM_OC1_SetConfig+0x8e>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	4a14      	ldr	r2, [pc, #80]	@ (8003b00 <TIM_OC1_SetConfig+0xdc>)
 8003aae:	4293      	cmp	r3, r2
 8003ab0:	d111      	bne.n	8003ad6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003ab8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ac0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	695b      	ldr	r3, [r3, #20]
 8003ac6:	693a      	ldr	r2, [r7, #16]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	699b      	ldr	r3, [r3, #24]
 8003ad0:	693a      	ldr	r2, [r7, #16]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	693a      	ldr	r2, [r7, #16]
 8003ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	685a      	ldr	r2, [r3, #4]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	697a      	ldr	r2, [r7, #20]
 8003aee:	621a      	str	r2, [r3, #32]
}
 8003af0:	bf00      	nop
 8003af2:	371c      	adds	r7, #28
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	40010000 	.word	0x40010000
 8003b00:	40010400 	.word	0x40010400

08003b04 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b04:	b480      	push	{r7}
 8003b06:	b087      	sub	sp, #28
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
 8003b0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6a1b      	ldr	r3, [r3, #32]
 8003b12:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6a1b      	ldr	r3, [r3, #32]
 8003b18:	f023 0210 	bic.w	r2, r3, #16
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	699b      	ldr	r3, [r3, #24]
 8003b2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b3a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b3c:	683b      	ldr	r3, [r7, #0]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	021b      	lsls	r3, r3, #8
 8003b42:	68fa      	ldr	r2, [r7, #12]
 8003b44:	4313      	orrs	r3, r2
 8003b46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	f023 0320 	bic.w	r3, r3, #32
 8003b4e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	689b      	ldr	r3, [r3, #8]
 8003b54:	011b      	lsls	r3, r3, #4
 8003b56:	697a      	ldr	r2, [r7, #20]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a22      	ldr	r2, [pc, #136]	@ (8003be8 <TIM_OC2_SetConfig+0xe4>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d003      	beq.n	8003b6c <TIM_OC2_SetConfig+0x68>
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a21      	ldr	r2, [pc, #132]	@ (8003bec <TIM_OC2_SetConfig+0xe8>)
 8003b68:	4293      	cmp	r3, r2
 8003b6a:	d10d      	bne.n	8003b88 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b72:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003b74:	683b      	ldr	r3, [r7, #0]
 8003b76:	68db      	ldr	r3, [r3, #12]
 8003b78:	011b      	lsls	r3, r3, #4
 8003b7a:	697a      	ldr	r2, [r7, #20]
 8003b7c:	4313      	orrs	r3, r2
 8003b7e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003b86:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	4a17      	ldr	r2, [pc, #92]	@ (8003be8 <TIM_OC2_SetConfig+0xe4>)
 8003b8c:	4293      	cmp	r3, r2
 8003b8e:	d003      	beq.n	8003b98 <TIM_OC2_SetConfig+0x94>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a16      	ldr	r2, [pc, #88]	@ (8003bec <TIM_OC2_SetConfig+0xe8>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d113      	bne.n	8003bc0 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003b9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ba0:	693b      	ldr	r3, [r7, #16]
 8003ba2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ba6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	695b      	ldr	r3, [r3, #20]
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	693a      	ldr	r2, [r7, #16]
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	699b      	ldr	r3, [r3, #24]
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	693a      	ldr	r2, [r7, #16]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	693a      	ldr	r2, [r7, #16]
 8003bc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685a      	ldr	r2, [r3, #4]
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	621a      	str	r2, [r3, #32]
}
 8003bda:	bf00      	nop
 8003bdc:	371c      	adds	r7, #28
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	40010000 	.word	0x40010000
 8003bec:	40010400 	.word	0x40010400

08003bf0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b087      	sub	sp, #28
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
 8003bf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a1b      	ldr	r3, [r3, #32]
 8003bfe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a1b      	ldr	r3, [r3, #32]
 8003c04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	69db      	ldr	r3, [r3, #28]
 8003c16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f023 0303 	bic.w	r3, r3, #3
 8003c26:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c38:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	021b      	lsls	r3, r3, #8
 8003c40:	697a      	ldr	r2, [r7, #20]
 8003c42:	4313      	orrs	r3, r2
 8003c44:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	4a21      	ldr	r2, [pc, #132]	@ (8003cd0 <TIM_OC3_SetConfig+0xe0>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d003      	beq.n	8003c56 <TIM_OC3_SetConfig+0x66>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	4a20      	ldr	r2, [pc, #128]	@ (8003cd4 <TIM_OC3_SetConfig+0xe4>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d10d      	bne.n	8003c72 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c56:	697b      	ldr	r3, [r7, #20]
 8003c58:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c5c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	68db      	ldr	r3, [r3, #12]
 8003c62:	021b      	lsls	r3, r3, #8
 8003c64:	697a      	ldr	r2, [r7, #20]
 8003c66:	4313      	orrs	r3, r2
 8003c68:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c70:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a16      	ldr	r2, [pc, #88]	@ (8003cd0 <TIM_OC3_SetConfig+0xe0>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d003      	beq.n	8003c82 <TIM_OC3_SetConfig+0x92>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a15      	ldr	r2, [pc, #84]	@ (8003cd4 <TIM_OC3_SetConfig+0xe4>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d113      	bne.n	8003caa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003c82:	693b      	ldr	r3, [r7, #16]
 8003c84:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003c90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	695b      	ldr	r3, [r3, #20]
 8003c96:	011b      	lsls	r3, r3, #4
 8003c98:	693a      	ldr	r2, [r7, #16]
 8003c9a:	4313      	orrs	r3, r2
 8003c9c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003c9e:	683b      	ldr	r3, [r7, #0]
 8003ca0:	699b      	ldr	r3, [r3, #24]
 8003ca2:	011b      	lsls	r3, r3, #4
 8003ca4:	693a      	ldr	r2, [r7, #16]
 8003ca6:	4313      	orrs	r3, r2
 8003ca8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	693a      	ldr	r2, [r7, #16]
 8003cae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	68fa      	ldr	r2, [r7, #12]
 8003cb4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	685a      	ldr	r2, [r3, #4]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	697a      	ldr	r2, [r7, #20]
 8003cc2:	621a      	str	r2, [r3, #32]
}
 8003cc4:	bf00      	nop
 8003cc6:	371c      	adds	r7, #28
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr
 8003cd0:	40010000 	.word	0x40010000
 8003cd4:	40010400 	.word	0x40010400

08003cd8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b087      	sub	sp, #28
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6a1b      	ldr	r3, [r3, #32]
 8003ce6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6a1b      	ldr	r3, [r3, #32]
 8003cec:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	69db      	ldr	r3, [r3, #28]
 8003cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d06:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d0e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d10:	683b      	ldr	r3, [r7, #0]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	021b      	lsls	r3, r3, #8
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d22:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	031b      	lsls	r3, r3, #12
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	4a12      	ldr	r2, [pc, #72]	@ (8003d7c <TIM_OC4_SetConfig+0xa4>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d003      	beq.n	8003d40 <TIM_OC4_SetConfig+0x68>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	4a11      	ldr	r2, [pc, #68]	@ (8003d80 <TIM_OC4_SetConfig+0xa8>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d109      	bne.n	8003d54 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	019b      	lsls	r3, r3, #6
 8003d4e:	697a      	ldr	r2, [r7, #20]
 8003d50:	4313      	orrs	r3, r2
 8003d52:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	697a      	ldr	r2, [r7, #20]
 8003d58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	68fa      	ldr	r2, [r7, #12]
 8003d5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	685a      	ldr	r2, [r3, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	621a      	str	r2, [r3, #32]
}
 8003d6e:	bf00      	nop
 8003d70:	371c      	adds	r7, #28
 8003d72:	46bd      	mov	sp, r7
 8003d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d78:	4770      	bx	lr
 8003d7a:	bf00      	nop
 8003d7c:	40010000 	.word	0x40010000
 8003d80:	40010400 	.word	0x40010400

08003d84 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b087      	sub	sp, #28
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	60f8      	str	r0, [r7, #12]
 8003d8c:	60b9      	str	r1, [r7, #8]
 8003d8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6a1b      	ldr	r3, [r3, #32]
 8003d94:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	6a1b      	ldr	r3, [r3, #32]
 8003d9a:	f023 0201 	bic.w	r2, r3, #1
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	699b      	ldr	r3, [r3, #24]
 8003da6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003dae:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	011b      	lsls	r3, r3, #4
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003dba:	697b      	ldr	r3, [r7, #20]
 8003dbc:	f023 030a 	bic.w	r3, r3, #10
 8003dc0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003dc2:	697a      	ldr	r2, [r7, #20]
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	697a      	ldr	r2, [r7, #20]
 8003dd4:	621a      	str	r2, [r3, #32]
}
 8003dd6:	bf00      	nop
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003de2:	b480      	push	{r7}
 8003de4:	b087      	sub	sp, #28
 8003de6:	af00      	add	r7, sp, #0
 8003de8:	60f8      	str	r0, [r7, #12]
 8003dea:	60b9      	str	r1, [r7, #8]
 8003dec:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	6a1b      	ldr	r3, [r3, #32]
 8003df2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6a1b      	ldr	r3, [r3, #32]
 8003df8:	f023 0210 	bic.w	r2, r3, #16
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e0c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	031b      	lsls	r3, r3, #12
 8003e12:	693a      	ldr	r2, [r7, #16]
 8003e14:	4313      	orrs	r3, r2
 8003e16:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e1e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e20:	68bb      	ldr	r3, [r7, #8]
 8003e22:	011b      	lsls	r3, r3, #4
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	4313      	orrs	r3, r2
 8003e28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	693a      	ldr	r2, [r7, #16]
 8003e2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	697a      	ldr	r2, [r7, #20]
 8003e34:	621a      	str	r2, [r3, #32]
}
 8003e36:	bf00      	nop
 8003e38:	371c      	adds	r7, #28
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr

08003e42 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003e42:	b480      	push	{r7}
 8003e44:	b085      	sub	sp, #20
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
 8003e4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e58:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	f043 0307 	orr.w	r3, r3, #7
 8003e64:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68fa      	ldr	r2, [r7, #12]
 8003e6a:	609a      	str	r2, [r3, #8]
}
 8003e6c:	bf00      	nop
 8003e6e:	3714      	adds	r7, #20
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b087      	sub	sp, #28
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	60f8      	str	r0, [r7, #12]
 8003e80:	60b9      	str	r1, [r7, #8]
 8003e82:	607a      	str	r2, [r7, #4]
 8003e84:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003e92:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	021a      	lsls	r2, r3, #8
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	431a      	orrs	r2, r3
 8003e9c:	68bb      	ldr	r3, [r7, #8]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	697a      	ldr	r2, [r7, #20]
 8003eaa:	609a      	str	r2, [r3, #8]
}
 8003eac:	bf00      	nop
 8003eae:	371c      	adds	r7, #28
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb6:	4770      	bx	lr

08003eb8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b087      	sub	sp, #28
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	f003 031f 	and.w	r3, r3, #31
 8003eca:	2201      	movs	r2, #1
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	6a1a      	ldr	r2, [r3, #32]
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	43db      	mvns	r3, r3
 8003eda:	401a      	ands	r2, r3
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	6a1a      	ldr	r2, [r3, #32]
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	f003 031f 	and.w	r3, r3, #31
 8003eea:	6879      	ldr	r1, [r7, #4]
 8003eec:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	621a      	str	r2, [r3, #32]
}
 8003ef6:	bf00      	nop
 8003ef8:	371c      	adds	r7, #28
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr
	...

08003f04 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b085      	sub	sp, #20
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d101      	bne.n	8003f1c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f18:	2302      	movs	r3, #2
 8003f1a:	e05a      	b.n	8003fd2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2202      	movs	r2, #2
 8003f28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003f44:	683b      	ldr	r3, [r7, #0]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68fa      	ldr	r2, [r7, #12]
 8003f4a:	4313      	orrs	r3, r2
 8003f4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a21      	ldr	r2, [pc, #132]	@ (8003fe0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d022      	beq.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f68:	d01d      	beq.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003f70:	4293      	cmp	r3, r2
 8003f72:	d018      	beq.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a1b      	ldr	r2, [pc, #108]	@ (8003fe8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d013      	beq.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a1a      	ldr	r2, [pc, #104]	@ (8003fec <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d00e      	beq.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	4a18      	ldr	r2, [pc, #96]	@ (8003ff0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d009      	beq.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	4a17      	ldr	r2, [pc, #92]	@ (8003ff4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8003f98:	4293      	cmp	r3, r2
 8003f9a:	d004      	beq.n	8003fa6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a15      	ldr	r2, [pc, #84]	@ (8003ff8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003fa2:	4293      	cmp	r3, r2
 8003fa4:	d10c      	bne.n	8003fc0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003fac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	68ba      	ldr	r2, [r7, #8]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	3714      	adds	r7, #20
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	40010000 	.word	0x40010000
 8003fe4:	40000400 	.word	0x40000400
 8003fe8:	40000800 	.word	0x40000800
 8003fec:	40000c00 	.word	0x40000c00
 8003ff0:	40010400 	.word	0x40010400
 8003ff4:	40014000 	.word	0x40014000
 8003ff8:	40001800 	.word	0x40001800

08003ffc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <__NVIC_SetPriority>:
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	4603      	mov	r3, r0
 800402c:	6039      	str	r1, [r7, #0]
 800402e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004034:	2b00      	cmp	r3, #0
 8004036:	db0a      	blt.n	800404e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	b2da      	uxtb	r2, r3
 800403c:	490c      	ldr	r1, [pc, #48]	@ (8004070 <__NVIC_SetPriority+0x4c>)
 800403e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004042:	0112      	lsls	r2, r2, #4
 8004044:	b2d2      	uxtb	r2, r2
 8004046:	440b      	add	r3, r1
 8004048:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800404c:	e00a      	b.n	8004064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	b2da      	uxtb	r2, r3
 8004052:	4908      	ldr	r1, [pc, #32]	@ (8004074 <__NVIC_SetPriority+0x50>)
 8004054:	79fb      	ldrb	r3, [r7, #7]
 8004056:	f003 030f 	and.w	r3, r3, #15
 800405a:	3b04      	subs	r3, #4
 800405c:	0112      	lsls	r2, r2, #4
 800405e:	b2d2      	uxtb	r2, r2
 8004060:	440b      	add	r3, r1
 8004062:	761a      	strb	r2, [r3, #24]
}
 8004064:	bf00      	nop
 8004066:	370c      	adds	r7, #12
 8004068:	46bd      	mov	sp, r7
 800406a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800406e:	4770      	bx	lr
 8004070:	e000e100 	.word	0xe000e100
 8004074:	e000ed00 	.word	0xe000ed00

08004078 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800407c:	2100      	movs	r1, #0
 800407e:	f06f 0004 	mvn.w	r0, #4
 8004082:	f7ff ffcf 	bl	8004024 <__NVIC_SetPriority>
#endif
}
 8004086:	bf00      	nop
 8004088:	bd80      	pop	{r7, pc}
	...

0800408c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004092:	f3ef 8305 	mrs	r3, IPSR
 8004096:	603b      	str	r3, [r7, #0]
  return(result);
 8004098:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800409a:	2b00      	cmp	r3, #0
 800409c:	d003      	beq.n	80040a6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800409e:	f06f 0305 	mvn.w	r3, #5
 80040a2:	607b      	str	r3, [r7, #4]
 80040a4:	e00c      	b.n	80040c0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80040a6:	4b0a      	ldr	r3, [pc, #40]	@ (80040d0 <osKernelInitialize+0x44>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d105      	bne.n	80040ba <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80040ae:	4b08      	ldr	r3, [pc, #32]	@ (80040d0 <osKernelInitialize+0x44>)
 80040b0:	2201      	movs	r2, #1
 80040b2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80040b4:	2300      	movs	r3, #0
 80040b6:	607b      	str	r3, [r7, #4]
 80040b8:	e002      	b.n	80040c0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80040ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80040be:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80040c0:	687b      	ldr	r3, [r7, #4]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	370c      	adds	r7, #12
 80040c6:	46bd      	mov	sp, r7
 80040c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040cc:	4770      	bx	lr
 80040ce:	bf00      	nop
 80040d0:	200006b0 	.word	0x200006b0

080040d4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b082      	sub	sp, #8
 80040d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80040da:	f3ef 8305 	mrs	r3, IPSR
 80040de:	603b      	str	r3, [r7, #0]
  return(result);
 80040e0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <osKernelStart+0x1a>
    stat = osErrorISR;
 80040e6:	f06f 0305 	mvn.w	r3, #5
 80040ea:	607b      	str	r3, [r7, #4]
 80040ec:	e010      	b.n	8004110 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80040ee:	4b0b      	ldr	r3, [pc, #44]	@ (800411c <osKernelStart+0x48>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	2b01      	cmp	r3, #1
 80040f4:	d109      	bne.n	800410a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80040f6:	f7ff ffbf 	bl	8004078 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80040fa:	4b08      	ldr	r3, [pc, #32]	@ (800411c <osKernelStart+0x48>)
 80040fc:	2202      	movs	r2, #2
 80040fe:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004100:	f001 f87a 	bl	80051f8 <vTaskStartScheduler>
      stat = osOK;
 8004104:	2300      	movs	r3, #0
 8004106:	607b      	str	r3, [r7, #4]
 8004108:	e002      	b.n	8004110 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800410a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800410e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004110:	687b      	ldr	r3, [r7, #4]
}
 8004112:	4618      	mov	r0, r3
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	200006b0 	.word	0x200006b0

08004120 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004120:	b580      	push	{r7, lr}
 8004122:	b08e      	sub	sp, #56	@ 0x38
 8004124:	af04      	add	r7, sp, #16
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800412c:	2300      	movs	r3, #0
 800412e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004130:	f3ef 8305 	mrs	r3, IPSR
 8004134:	617b      	str	r3, [r7, #20]
  return(result);
 8004136:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004138:	2b00      	cmp	r3, #0
 800413a:	d17e      	bne.n	800423a <osThreadNew+0x11a>
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d07b      	beq.n	800423a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004142:	2380      	movs	r3, #128	@ 0x80
 8004144:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004146:	2318      	movs	r3, #24
 8004148:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800414a:	2300      	movs	r3, #0
 800414c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800414e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004152:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d045      	beq.n	80041e6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d002      	beq.n	8004168 <osThreadNew+0x48>
        name = attr->name;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	699b      	ldr	r3, [r3, #24]
 800416c:	2b00      	cmp	r3, #0
 800416e:	d002      	beq.n	8004176 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	699b      	ldr	r3, [r3, #24]
 8004174:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004176:	69fb      	ldr	r3, [r7, #28]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d008      	beq.n	800418e <osThreadNew+0x6e>
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	2b38      	cmp	r3, #56	@ 0x38
 8004180:	d805      	bhi.n	800418e <osThreadNew+0x6e>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	f003 0301 	and.w	r3, r3, #1
 800418a:	2b00      	cmp	r3, #0
 800418c:	d001      	beq.n	8004192 <osThreadNew+0x72>
        return (NULL);
 800418e:	2300      	movs	r3, #0
 8004190:	e054      	b.n	800423c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	695b      	ldr	r3, [r3, #20]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	695b      	ldr	r3, [r3, #20]
 800419e:	089b      	lsrs	r3, r3, #2
 80041a0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d00e      	beq.n	80041c8 <osThreadNew+0xa8>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	68db      	ldr	r3, [r3, #12]
 80041ae:	2b5b      	cmp	r3, #91	@ 0x5b
 80041b0:	d90a      	bls.n	80041c8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d006      	beq.n	80041c8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d002      	beq.n	80041c8 <osThreadNew+0xa8>
        mem = 1;
 80041c2:	2301      	movs	r3, #1
 80041c4:	61bb      	str	r3, [r7, #24]
 80041c6:	e010      	b.n	80041ea <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d10c      	bne.n	80041ea <osThreadNew+0xca>
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	68db      	ldr	r3, [r3, #12]
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d108      	bne.n	80041ea <osThreadNew+0xca>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d104      	bne.n	80041ea <osThreadNew+0xca>
          mem = 0;
 80041e0:	2300      	movs	r3, #0
 80041e2:	61bb      	str	r3, [r7, #24]
 80041e4:	e001      	b.n	80041ea <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80041e6:	2300      	movs	r3, #0
 80041e8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	2b01      	cmp	r3, #1
 80041ee:	d110      	bne.n	8004212 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80041f4:	687a      	ldr	r2, [r7, #4]
 80041f6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80041f8:	9202      	str	r2, [sp, #8]
 80041fa:	9301      	str	r3, [sp, #4]
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	9300      	str	r3, [sp, #0]
 8004200:	68bb      	ldr	r3, [r7, #8]
 8004202:	6a3a      	ldr	r2, [r7, #32]
 8004204:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004206:	68f8      	ldr	r0, [r7, #12]
 8004208:	f000 fe1a 	bl	8004e40 <xTaskCreateStatic>
 800420c:	4603      	mov	r3, r0
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	e013      	b.n	800423a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004212:	69bb      	ldr	r3, [r7, #24]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d110      	bne.n	800423a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	b29a      	uxth	r2, r3
 800421c:	f107 0310 	add.w	r3, r7, #16
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	69fb      	ldr	r3, [r7, #28]
 8004224:	9300      	str	r3, [sp, #0]
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800422a:	68f8      	ldr	r0, [r7, #12]
 800422c:	f000 fe68 	bl	8004f00 <xTaskCreate>
 8004230:	4603      	mov	r3, r0
 8004232:	2b01      	cmp	r3, #1
 8004234:	d001      	beq.n	800423a <osThreadNew+0x11a>
            hTask = NULL;
 8004236:	2300      	movs	r3, #0
 8004238:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800423a:	693b      	ldr	r3, [r7, #16]
}
 800423c:	4618      	mov	r0, r3
 800423e:	3728      	adds	r7, #40	@ 0x28
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004244:	b580      	push	{r7, lr}
 8004246:	b084      	sub	sp, #16
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800424c:	f3ef 8305 	mrs	r3, IPSR
 8004250:	60bb      	str	r3, [r7, #8]
  return(result);
 8004252:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004254:	2b00      	cmp	r3, #0
 8004256:	d003      	beq.n	8004260 <osDelay+0x1c>
    stat = osErrorISR;
 8004258:	f06f 0305 	mvn.w	r3, #5
 800425c:	60fb      	str	r3, [r7, #12]
 800425e:	e007      	b.n	8004270 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004260:	2300      	movs	r3, #0
 8004262:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d002      	beq.n	8004270 <osDelay+0x2c>
      vTaskDelay(ticks);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 ff8e 	bl	800518c <vTaskDelay>
    }
  }

  return (stat);
 8004270:	68fb      	ldr	r3, [r7, #12]
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	4a07      	ldr	r2, [pc, #28]	@ (80042a8 <vApplicationGetIdleTaskMemory+0x2c>)
 800428c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	4a06      	ldr	r2, [pc, #24]	@ (80042ac <vApplicationGetIdleTaskMemory+0x30>)
 8004292:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2280      	movs	r2, #128	@ 0x80
 8004298:	601a      	str	r2, [r3, #0]
}
 800429a:	bf00      	nop
 800429c:	3714      	adds	r7, #20
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr
 80042a6:	bf00      	nop
 80042a8:	200006b4 	.word	0x200006b4
 80042ac:	20000710 	.word	0x20000710

080042b0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80042b0:	b480      	push	{r7}
 80042b2:	b085      	sub	sp, #20
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	4a07      	ldr	r2, [pc, #28]	@ (80042dc <vApplicationGetTimerTaskMemory+0x2c>)
 80042c0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	4a06      	ldr	r2, [pc, #24]	@ (80042e0 <vApplicationGetTimerTaskMemory+0x30>)
 80042c6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80042ce:	601a      	str	r2, [r3, #0]
}
 80042d0:	bf00      	nop
 80042d2:	3714      	adds	r7, #20
 80042d4:	46bd      	mov	sp, r7
 80042d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042da:	4770      	bx	lr
 80042dc:	20000910 	.word	0x20000910
 80042e0:	2000096c 	.word	0x2000096c

080042e4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80042e4:	b480      	push	{r7}
 80042e6:	b083      	sub	sp, #12
 80042e8:	af00      	add	r7, sp, #0
 80042ea:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	f103 0208 	add.w	r2, r3, #8
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80042fc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	f103 0208 	add.w	r2, r3, #8
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f103 0208 	add.w	r2, r3, #8
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	2200      	movs	r2, #0
 8004316:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004318:	bf00      	nop
 800431a:	370c      	adds	r7, #12
 800431c:	46bd      	mov	sp, r7
 800431e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004322:	4770      	bx	lr

08004324 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004324:	b480      	push	{r7}
 8004326:	b083      	sub	sp, #12
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2200      	movs	r2, #0
 8004330:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004332:	bf00      	nop
 8004334:	370c      	adds	r7, #12
 8004336:	46bd      	mov	sp, r7
 8004338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433c:	4770      	bx	lr

0800433e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800433e:	b480      	push	{r7}
 8004340:	b085      	sub	sp, #20
 8004342:	af00      	add	r7, sp, #0
 8004344:	6078      	str	r0, [r7, #4]
 8004346:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	68fa      	ldr	r2, [r7, #12]
 8004352:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	689a      	ldr	r2, [r3, #8]
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	689b      	ldr	r3, [r3, #8]
 8004360:	683a      	ldr	r2, [r7, #0]
 8004362:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	683a      	ldr	r2, [r7, #0]
 8004368:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	1c5a      	adds	r2, r3, #1
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	601a      	str	r2, [r3, #0]
}
 800437a:	bf00      	nop
 800437c:	3714      	adds	r7, #20
 800437e:	46bd      	mov	sp, r7
 8004380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004384:	4770      	bx	lr

08004386 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004386:	b480      	push	{r7}
 8004388:	b085      	sub	sp, #20
 800438a:	af00      	add	r7, sp, #0
 800438c:	6078      	str	r0, [r7, #4]
 800438e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800439c:	d103      	bne.n	80043a6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	691b      	ldr	r3, [r3, #16]
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	e00c      	b.n	80043c0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	3308      	adds	r3, #8
 80043aa:	60fb      	str	r3, [r7, #12]
 80043ac:	e002      	b.n	80043b4 <vListInsert+0x2e>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	60fb      	str	r3, [r7, #12]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68ba      	ldr	r2, [r7, #8]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d2f6      	bcs.n	80043ae <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	683b      	ldr	r3, [r7, #0]
 80043c6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	683a      	ldr	r2, [r7, #0]
 80043ce:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	68fa      	ldr	r2, [r7, #12]
 80043d4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	683a      	ldr	r2, [r7, #0]
 80043da:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	1c5a      	adds	r2, r3, #1
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	601a      	str	r2, [r3, #0]
}
 80043ec:	bf00      	nop
 80043ee:	3714      	adds	r7, #20
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr

080043f8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80043f8:	b480      	push	{r7}
 80043fa:	b085      	sub	sp, #20
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	6892      	ldr	r2, [r2, #8]
 800440e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	687a      	ldr	r2, [r7, #4]
 8004416:	6852      	ldr	r2, [r2, #4]
 8004418:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	687a      	ldr	r2, [r7, #4]
 8004420:	429a      	cmp	r2, r3
 8004422:	d103      	bne.n	800442c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	689a      	ldr	r2, [r3, #8]
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	1e5a      	subs	r2, r3, #1
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3714      	adds	r7, #20
 8004444:	46bd      	mov	sp, r7
 8004446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444a:	4770      	bx	lr

0800444c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10b      	bne.n	8004478 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004464:	f383 8811 	msr	BASEPRI, r3
 8004468:	f3bf 8f6f 	isb	sy
 800446c:	f3bf 8f4f 	dsb	sy
 8004470:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004472:	bf00      	nop
 8004474:	bf00      	nop
 8004476:	e7fd      	b.n	8004474 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004478:	f002 f876 	bl	8006568 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681a      	ldr	r2, [r3, #0]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004484:	68f9      	ldr	r1, [r7, #12]
 8004486:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004488:	fb01 f303 	mul.w	r3, r1, r3
 800448c:	441a      	add	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2200      	movs	r2, #0
 8004496:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a8:	3b01      	subs	r3, #1
 80044aa:	68f9      	ldr	r1, [r7, #12]
 80044ac:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044ae:	fb01 f303 	mul.w	r3, r1, r3
 80044b2:	441a      	add	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	22ff      	movs	r2, #255	@ 0xff
 80044bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	22ff      	movs	r2, #255	@ 0xff
 80044c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d114      	bne.n	80044f8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	691b      	ldr	r3, [r3, #16]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d01a      	beq.n	800450c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	3310      	adds	r3, #16
 80044da:	4618      	mov	r0, r3
 80044dc:	f001 f91a 	bl	8005714 <xTaskRemoveFromEventList>
 80044e0:	4603      	mov	r3, r0
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d012      	beq.n	800450c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80044e6:	4b0d      	ldr	r3, [pc, #52]	@ (800451c <xQueueGenericReset+0xd0>)
 80044e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044ec:	601a      	str	r2, [r3, #0]
 80044ee:	f3bf 8f4f 	dsb	sy
 80044f2:	f3bf 8f6f 	isb	sy
 80044f6:	e009      	b.n	800450c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	3310      	adds	r3, #16
 80044fc:	4618      	mov	r0, r3
 80044fe:	f7ff fef1 	bl	80042e4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	3324      	adds	r3, #36	@ 0x24
 8004506:	4618      	mov	r0, r3
 8004508:	f7ff feec 	bl	80042e4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800450c:	f002 f85e 	bl	80065cc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004510:	2301      	movs	r3, #1
}
 8004512:	4618      	mov	r0, r3
 8004514:	3710      	adds	r7, #16
 8004516:	46bd      	mov	sp, r7
 8004518:	bd80      	pop	{r7, pc}
 800451a:	bf00      	nop
 800451c:	e000ed04 	.word	0xe000ed04

08004520 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004520:	b580      	push	{r7, lr}
 8004522:	b08e      	sub	sp, #56	@ 0x38
 8004524:	af02      	add	r7, sp, #8
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	60b9      	str	r1, [r7, #8]
 800452a:	607a      	str	r2, [r7, #4]
 800452c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	2b00      	cmp	r3, #0
 8004532:	d10b      	bne.n	800454c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004534:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004538:	f383 8811 	msr	BASEPRI, r3
 800453c:	f3bf 8f6f 	isb	sy
 8004540:	f3bf 8f4f 	dsb	sy
 8004544:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004546:	bf00      	nop
 8004548:	bf00      	nop
 800454a:	e7fd      	b.n	8004548 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d10b      	bne.n	800456a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004556:	f383 8811 	msr	BASEPRI, r3
 800455a:	f3bf 8f6f 	isb	sy
 800455e:	f3bf 8f4f 	dsb	sy
 8004562:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004564:	bf00      	nop
 8004566:	bf00      	nop
 8004568:	e7fd      	b.n	8004566 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d002      	beq.n	8004576 <xQueueGenericCreateStatic+0x56>
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d001      	beq.n	800457a <xQueueGenericCreateStatic+0x5a>
 8004576:	2301      	movs	r3, #1
 8004578:	e000      	b.n	800457c <xQueueGenericCreateStatic+0x5c>
 800457a:	2300      	movs	r3, #0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d10b      	bne.n	8004598 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004580:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004584:	f383 8811 	msr	BASEPRI, r3
 8004588:	f3bf 8f6f 	isb	sy
 800458c:	f3bf 8f4f 	dsb	sy
 8004590:	623b      	str	r3, [r7, #32]
}
 8004592:	bf00      	nop
 8004594:	bf00      	nop
 8004596:	e7fd      	b.n	8004594 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d102      	bne.n	80045a4 <xQueueGenericCreateStatic+0x84>
 800459e:	68bb      	ldr	r3, [r7, #8]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <xQueueGenericCreateStatic+0x88>
 80045a4:	2301      	movs	r3, #1
 80045a6:	e000      	b.n	80045aa <xQueueGenericCreateStatic+0x8a>
 80045a8:	2300      	movs	r3, #0
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d10b      	bne.n	80045c6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80045ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045b2:	f383 8811 	msr	BASEPRI, r3
 80045b6:	f3bf 8f6f 	isb	sy
 80045ba:	f3bf 8f4f 	dsb	sy
 80045be:	61fb      	str	r3, [r7, #28]
}
 80045c0:	bf00      	nop
 80045c2:	bf00      	nop
 80045c4:	e7fd      	b.n	80045c2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80045c6:	2350      	movs	r3, #80	@ 0x50
 80045c8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80045ca:	697b      	ldr	r3, [r7, #20]
 80045cc:	2b50      	cmp	r3, #80	@ 0x50
 80045ce:	d00b      	beq.n	80045e8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80045d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045d4:	f383 8811 	msr	BASEPRI, r3
 80045d8:	f3bf 8f6f 	isb	sy
 80045dc:	f3bf 8f4f 	dsb	sy
 80045e0:	61bb      	str	r3, [r7, #24]
}
 80045e2:	bf00      	nop
 80045e4:	bf00      	nop
 80045e6:	e7fd      	b.n	80045e4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80045e8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80045ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d00d      	beq.n	8004610 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80045f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045fc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004600:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004602:	9300      	str	r3, [sp, #0]
 8004604:	4613      	mov	r3, r2
 8004606:	687a      	ldr	r2, [r7, #4]
 8004608:	68b9      	ldr	r1, [r7, #8]
 800460a:	68f8      	ldr	r0, [r7, #12]
 800460c:	f000 f805 	bl	800461a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004612:	4618      	mov	r0, r3
 8004614:	3730      	adds	r7, #48	@ 0x30
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}

0800461a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800461a:	b580      	push	{r7, lr}
 800461c:	b084      	sub	sp, #16
 800461e:	af00      	add	r7, sp, #0
 8004620:	60f8      	str	r0, [r7, #12]
 8004622:	60b9      	str	r1, [r7, #8]
 8004624:	607a      	str	r2, [r7, #4]
 8004626:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d103      	bne.n	8004636 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	69ba      	ldr	r2, [r7, #24]
 8004632:	601a      	str	r2, [r3, #0]
 8004634:	e002      	b.n	800463c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004636:	69bb      	ldr	r3, [r7, #24]
 8004638:	687a      	ldr	r2, [r7, #4]
 800463a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	68fa      	ldr	r2, [r7, #12]
 8004640:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004642:	69bb      	ldr	r3, [r7, #24]
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004648:	2101      	movs	r1, #1
 800464a:	69b8      	ldr	r0, [r7, #24]
 800464c:	f7ff fefe 	bl	800444c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	78fa      	ldrb	r2, [r7, #3]
 8004654:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004658:	bf00      	nop
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b08e      	sub	sp, #56	@ 0x38
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
 800466c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800466e:	2300      	movs	r3, #0
 8004670:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004676:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004678:	2b00      	cmp	r3, #0
 800467a:	d10b      	bne.n	8004694 <xQueueGenericSend+0x34>
	__asm volatile
 800467c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004680:	f383 8811 	msr	BASEPRI, r3
 8004684:	f3bf 8f6f 	isb	sy
 8004688:	f3bf 8f4f 	dsb	sy
 800468c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800468e:	bf00      	nop
 8004690:	bf00      	nop
 8004692:	e7fd      	b.n	8004690 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	2b00      	cmp	r3, #0
 8004698:	d103      	bne.n	80046a2 <xQueueGenericSend+0x42>
 800469a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800469c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d101      	bne.n	80046a6 <xQueueGenericSend+0x46>
 80046a2:	2301      	movs	r3, #1
 80046a4:	e000      	b.n	80046a8 <xQueueGenericSend+0x48>
 80046a6:	2300      	movs	r3, #0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d10b      	bne.n	80046c4 <xQueueGenericSend+0x64>
	__asm volatile
 80046ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046b0:	f383 8811 	msr	BASEPRI, r3
 80046b4:	f3bf 8f6f 	isb	sy
 80046b8:	f3bf 8f4f 	dsb	sy
 80046bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80046be:	bf00      	nop
 80046c0:	bf00      	nop
 80046c2:	e7fd      	b.n	80046c0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	2b02      	cmp	r3, #2
 80046c8:	d103      	bne.n	80046d2 <xQueueGenericSend+0x72>
 80046ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046ce:	2b01      	cmp	r3, #1
 80046d0:	d101      	bne.n	80046d6 <xQueueGenericSend+0x76>
 80046d2:	2301      	movs	r3, #1
 80046d4:	e000      	b.n	80046d8 <xQueueGenericSend+0x78>
 80046d6:	2300      	movs	r3, #0
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d10b      	bne.n	80046f4 <xQueueGenericSend+0x94>
	__asm volatile
 80046dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046e0:	f383 8811 	msr	BASEPRI, r3
 80046e4:	f3bf 8f6f 	isb	sy
 80046e8:	f3bf 8f4f 	dsb	sy
 80046ec:	623b      	str	r3, [r7, #32]
}
 80046ee:	bf00      	nop
 80046f0:	bf00      	nop
 80046f2:	e7fd      	b.n	80046f0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80046f4:	f001 f9ce 	bl	8005a94 <xTaskGetSchedulerState>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d102      	bne.n	8004704 <xQueueGenericSend+0xa4>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <xQueueGenericSend+0xa8>
 8004704:	2301      	movs	r3, #1
 8004706:	e000      	b.n	800470a <xQueueGenericSend+0xaa>
 8004708:	2300      	movs	r3, #0
 800470a:	2b00      	cmp	r3, #0
 800470c:	d10b      	bne.n	8004726 <xQueueGenericSend+0xc6>
	__asm volatile
 800470e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004712:	f383 8811 	msr	BASEPRI, r3
 8004716:	f3bf 8f6f 	isb	sy
 800471a:	f3bf 8f4f 	dsb	sy
 800471e:	61fb      	str	r3, [r7, #28]
}
 8004720:	bf00      	nop
 8004722:	bf00      	nop
 8004724:	e7fd      	b.n	8004722 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004726:	f001 ff1f 	bl	8006568 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800472a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004732:	429a      	cmp	r2, r3
 8004734:	d302      	bcc.n	800473c <xQueueGenericSend+0xdc>
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	2b02      	cmp	r3, #2
 800473a:	d129      	bne.n	8004790 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800473c:	683a      	ldr	r2, [r7, #0]
 800473e:	68b9      	ldr	r1, [r7, #8]
 8004740:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004742:	f000 fa0f 	bl	8004b64 <prvCopyDataToQueue>
 8004746:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800474c:	2b00      	cmp	r3, #0
 800474e:	d010      	beq.n	8004772 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	3324      	adds	r3, #36	@ 0x24
 8004754:	4618      	mov	r0, r3
 8004756:	f000 ffdd 	bl	8005714 <xTaskRemoveFromEventList>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d013      	beq.n	8004788 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004760:	4b3f      	ldr	r3, [pc, #252]	@ (8004860 <xQueueGenericSend+0x200>)
 8004762:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004766:	601a      	str	r2, [r3, #0]
 8004768:	f3bf 8f4f 	dsb	sy
 800476c:	f3bf 8f6f 	isb	sy
 8004770:	e00a      	b.n	8004788 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004772:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004774:	2b00      	cmp	r3, #0
 8004776:	d007      	beq.n	8004788 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004778:	4b39      	ldr	r3, [pc, #228]	@ (8004860 <xQueueGenericSend+0x200>)
 800477a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800477e:	601a      	str	r2, [r3, #0]
 8004780:	f3bf 8f4f 	dsb	sy
 8004784:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004788:	f001 ff20 	bl	80065cc <vPortExitCritical>
				return pdPASS;
 800478c:	2301      	movs	r3, #1
 800478e:	e063      	b.n	8004858 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d103      	bne.n	800479e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004796:	f001 ff19 	bl	80065cc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800479a:	2300      	movs	r3, #0
 800479c:	e05c      	b.n	8004858 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800479e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d106      	bne.n	80047b2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80047a4:	f107 0314 	add.w	r3, r7, #20
 80047a8:	4618      	mov	r0, r3
 80047aa:	f001 f817 	bl	80057dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80047ae:	2301      	movs	r3, #1
 80047b0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80047b2:	f001 ff0b 	bl	80065cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80047b6:	f000 fd87 	bl	80052c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80047ba:	f001 fed5 	bl	8006568 <vPortEnterCritical>
 80047be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80047c4:	b25b      	sxtb	r3, r3
 80047c6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047ca:	d103      	bne.n	80047d4 <xQueueGenericSend+0x174>
 80047cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ce:	2200      	movs	r2, #0
 80047d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80047da:	b25b      	sxtb	r3, r3
 80047dc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80047e0:	d103      	bne.n	80047ea <xQueueGenericSend+0x18a>
 80047e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047e4:	2200      	movs	r2, #0
 80047e6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047ea:	f001 feef 	bl	80065cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80047ee:	1d3a      	adds	r2, r7, #4
 80047f0:	f107 0314 	add.w	r3, r7, #20
 80047f4:	4611      	mov	r1, r2
 80047f6:	4618      	mov	r0, r3
 80047f8:	f001 f806 	bl	8005808 <xTaskCheckForTimeOut>
 80047fc:	4603      	mov	r3, r0
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d124      	bne.n	800484c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004802:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004804:	f000 faa6 	bl	8004d54 <prvIsQueueFull>
 8004808:	4603      	mov	r3, r0
 800480a:	2b00      	cmp	r3, #0
 800480c:	d018      	beq.n	8004840 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800480e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004810:	3310      	adds	r3, #16
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	4611      	mov	r1, r2
 8004816:	4618      	mov	r0, r3
 8004818:	f000 ff2a 	bl	8005670 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800481c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800481e:	f000 fa31 	bl	8004c84 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004822:	f000 fd5f 	bl	80052e4 <xTaskResumeAll>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	f47f af7c 	bne.w	8004726 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800482e:	4b0c      	ldr	r3, [pc, #48]	@ (8004860 <xQueueGenericSend+0x200>)
 8004830:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004834:	601a      	str	r2, [r3, #0]
 8004836:	f3bf 8f4f 	dsb	sy
 800483a:	f3bf 8f6f 	isb	sy
 800483e:	e772      	b.n	8004726 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004840:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004842:	f000 fa1f 	bl	8004c84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004846:	f000 fd4d 	bl	80052e4 <xTaskResumeAll>
 800484a:	e76c      	b.n	8004726 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800484c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800484e:	f000 fa19 	bl	8004c84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004852:	f000 fd47 	bl	80052e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004856:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004858:	4618      	mov	r0, r3
 800485a:	3738      	adds	r7, #56	@ 0x38
 800485c:	46bd      	mov	sp, r7
 800485e:	bd80      	pop	{r7, pc}
 8004860:	e000ed04 	.word	0xe000ed04

08004864 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b090      	sub	sp, #64	@ 0x40
 8004868:	af00      	add	r7, sp, #0
 800486a:	60f8      	str	r0, [r7, #12]
 800486c:	60b9      	str	r1, [r7, #8]
 800486e:	607a      	str	r2, [r7, #4]
 8004870:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004878:	2b00      	cmp	r3, #0
 800487a:	d10b      	bne.n	8004894 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800487c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004880:	f383 8811 	msr	BASEPRI, r3
 8004884:	f3bf 8f6f 	isb	sy
 8004888:	f3bf 8f4f 	dsb	sy
 800488c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800488e:	bf00      	nop
 8004890:	bf00      	nop
 8004892:	e7fd      	b.n	8004890 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d103      	bne.n	80048a2 <xQueueGenericSendFromISR+0x3e>
 800489a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800489c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d101      	bne.n	80048a6 <xQueueGenericSendFromISR+0x42>
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <xQueueGenericSendFromISR+0x44>
 80048a6:	2300      	movs	r3, #0
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d10b      	bne.n	80048c4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80048ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048b0:	f383 8811 	msr	BASEPRI, r3
 80048b4:	f3bf 8f6f 	isb	sy
 80048b8:	f3bf 8f4f 	dsb	sy
 80048bc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80048be:	bf00      	nop
 80048c0:	bf00      	nop
 80048c2:	e7fd      	b.n	80048c0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80048c4:	683b      	ldr	r3, [r7, #0]
 80048c6:	2b02      	cmp	r3, #2
 80048c8:	d103      	bne.n	80048d2 <xQueueGenericSendFromISR+0x6e>
 80048ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048ce:	2b01      	cmp	r3, #1
 80048d0:	d101      	bne.n	80048d6 <xQueueGenericSendFromISR+0x72>
 80048d2:	2301      	movs	r3, #1
 80048d4:	e000      	b.n	80048d8 <xQueueGenericSendFromISR+0x74>
 80048d6:	2300      	movs	r3, #0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d10b      	bne.n	80048f4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80048dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e0:	f383 8811 	msr	BASEPRI, r3
 80048e4:	f3bf 8f6f 	isb	sy
 80048e8:	f3bf 8f4f 	dsb	sy
 80048ec:	623b      	str	r3, [r7, #32]
}
 80048ee:	bf00      	nop
 80048f0:	bf00      	nop
 80048f2:	e7fd      	b.n	80048f0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80048f4:	f001 ff18 	bl	8006728 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80048f8:	f3ef 8211 	mrs	r2, BASEPRI
 80048fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004900:	f383 8811 	msr	BASEPRI, r3
 8004904:	f3bf 8f6f 	isb	sy
 8004908:	f3bf 8f4f 	dsb	sy
 800490c:	61fa      	str	r2, [r7, #28]
 800490e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004910:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004912:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004914:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004916:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800491a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800491c:	429a      	cmp	r2, r3
 800491e:	d302      	bcc.n	8004926 <xQueueGenericSendFromISR+0xc2>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	2b02      	cmp	r3, #2
 8004924:	d12f      	bne.n	8004986 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004928:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800492c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004932:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004934:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	68b9      	ldr	r1, [r7, #8]
 800493a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800493c:	f000 f912 	bl	8004b64 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004940:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004944:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004948:	d112      	bne.n	8004970 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800494a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800494c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494e:	2b00      	cmp	r3, #0
 8004950:	d016      	beq.n	8004980 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004954:	3324      	adds	r3, #36	@ 0x24
 8004956:	4618      	mov	r0, r3
 8004958:	f000 fedc 	bl	8005714 <xTaskRemoveFromEventList>
 800495c:	4603      	mov	r3, r0
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00e      	beq.n	8004980 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2b00      	cmp	r3, #0
 8004966:	d00b      	beq.n	8004980 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	e007      	b.n	8004980 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004970:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004974:	3301      	adds	r3, #1
 8004976:	b2db      	uxtb	r3, r3
 8004978:	b25a      	sxtb	r2, r3
 800497a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800497c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004980:	2301      	movs	r3, #1
 8004982:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004984:	e001      	b.n	800498a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004986:	2300      	movs	r3, #0
 8004988:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800498a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800498c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004994:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004996:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004998:	4618      	mov	r0, r3
 800499a:	3740      	adds	r7, #64	@ 0x40
 800499c:	46bd      	mov	sp, r7
 800499e:	bd80      	pop	{r7, pc}

080049a0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b08c      	sub	sp, #48	@ 0x30
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	60f8      	str	r0, [r7, #12]
 80049a8:	60b9      	str	r1, [r7, #8]
 80049aa:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80049ac:	2300      	movs	r3, #0
 80049ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80049b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10b      	bne.n	80049d2 <xQueueReceive+0x32>
	__asm volatile
 80049ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049be:	f383 8811 	msr	BASEPRI, r3
 80049c2:	f3bf 8f6f 	isb	sy
 80049c6:	f3bf 8f4f 	dsb	sy
 80049ca:	623b      	str	r3, [r7, #32]
}
 80049cc:	bf00      	nop
 80049ce:	bf00      	nop
 80049d0:	e7fd      	b.n	80049ce <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d103      	bne.n	80049e0 <xQueueReceive+0x40>
 80049d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d101      	bne.n	80049e4 <xQueueReceive+0x44>
 80049e0:	2301      	movs	r3, #1
 80049e2:	e000      	b.n	80049e6 <xQueueReceive+0x46>
 80049e4:	2300      	movs	r3, #0
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d10b      	bne.n	8004a02 <xQueueReceive+0x62>
	__asm volatile
 80049ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ee:	f383 8811 	msr	BASEPRI, r3
 80049f2:	f3bf 8f6f 	isb	sy
 80049f6:	f3bf 8f4f 	dsb	sy
 80049fa:	61fb      	str	r3, [r7, #28]
}
 80049fc:	bf00      	nop
 80049fe:	bf00      	nop
 8004a00:	e7fd      	b.n	80049fe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a02:	f001 f847 	bl	8005a94 <xTaskGetSchedulerState>
 8004a06:	4603      	mov	r3, r0
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d102      	bne.n	8004a12 <xQueueReceive+0x72>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d101      	bne.n	8004a16 <xQueueReceive+0x76>
 8004a12:	2301      	movs	r3, #1
 8004a14:	e000      	b.n	8004a18 <xQueueReceive+0x78>
 8004a16:	2300      	movs	r3, #0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d10b      	bne.n	8004a34 <xQueueReceive+0x94>
	__asm volatile
 8004a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a20:	f383 8811 	msr	BASEPRI, r3
 8004a24:	f3bf 8f6f 	isb	sy
 8004a28:	f3bf 8f4f 	dsb	sy
 8004a2c:	61bb      	str	r3, [r7, #24]
}
 8004a2e:	bf00      	nop
 8004a30:	bf00      	nop
 8004a32:	e7fd      	b.n	8004a30 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a34:	f001 fd98 	bl	8006568 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a3c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d01f      	beq.n	8004a84 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004a44:	68b9      	ldr	r1, [r7, #8]
 8004a46:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004a48:	f000 f8f6 	bl	8004c38 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a4e:	1e5a      	subs	r2, r3, #1
 8004a50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a52:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004a54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a56:	691b      	ldr	r3, [r3, #16]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d00f      	beq.n	8004a7c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a5e:	3310      	adds	r3, #16
 8004a60:	4618      	mov	r0, r3
 8004a62:	f000 fe57 	bl	8005714 <xTaskRemoveFromEventList>
 8004a66:	4603      	mov	r3, r0
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d007      	beq.n	8004a7c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004a6c:	4b3c      	ldr	r3, [pc, #240]	@ (8004b60 <xQueueReceive+0x1c0>)
 8004a6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004a72:	601a      	str	r2, [r3, #0]
 8004a74:	f3bf 8f4f 	dsb	sy
 8004a78:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004a7c:	f001 fda6 	bl	80065cc <vPortExitCritical>
				return pdPASS;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e069      	b.n	8004b58 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d103      	bne.n	8004a92 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004a8a:	f001 fd9f 	bl	80065cc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004a8e:	2300      	movs	r3, #0
 8004a90:	e062      	b.n	8004b58 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004a92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d106      	bne.n	8004aa6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004a98:	f107 0310 	add.w	r3, r7, #16
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f000 fe9d 	bl	80057dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004aa2:	2301      	movs	r3, #1
 8004aa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004aa6:	f001 fd91 	bl	80065cc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004aaa:	f000 fc0d 	bl	80052c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004aae:	f001 fd5b 	bl	8006568 <vPortEnterCritical>
 8004ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ab8:	b25b      	sxtb	r3, r3
 8004aba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004abe:	d103      	bne.n	8004ac8 <xQueueReceive+0x128>
 8004ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004ace:	b25b      	sxtb	r3, r3
 8004ad0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ad4:	d103      	bne.n	8004ade <xQueueReceive+0x13e>
 8004ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004ade:	f001 fd75 	bl	80065cc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004ae2:	1d3a      	adds	r2, r7, #4
 8004ae4:	f107 0310 	add.w	r3, r7, #16
 8004ae8:	4611      	mov	r1, r2
 8004aea:	4618      	mov	r0, r3
 8004aec:	f000 fe8c 	bl	8005808 <xTaskCheckForTimeOut>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d123      	bne.n	8004b3e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004af6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004af8:	f000 f916 	bl	8004d28 <prvIsQueueEmpty>
 8004afc:	4603      	mov	r3, r0
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d017      	beq.n	8004b32 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b04:	3324      	adds	r3, #36	@ 0x24
 8004b06:	687a      	ldr	r2, [r7, #4]
 8004b08:	4611      	mov	r1, r2
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 fdb0 	bl	8005670 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b10:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b12:	f000 f8b7 	bl	8004c84 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b16:	f000 fbe5 	bl	80052e4 <xTaskResumeAll>
 8004b1a:	4603      	mov	r3, r0
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d189      	bne.n	8004a34 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004b20:	4b0f      	ldr	r3, [pc, #60]	@ (8004b60 <xQueueReceive+0x1c0>)
 8004b22:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b26:	601a      	str	r2, [r3, #0]
 8004b28:	f3bf 8f4f 	dsb	sy
 8004b2c:	f3bf 8f6f 	isb	sy
 8004b30:	e780      	b.n	8004a34 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b34:	f000 f8a6 	bl	8004c84 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b38:	f000 fbd4 	bl	80052e4 <xTaskResumeAll>
 8004b3c:	e77a      	b.n	8004a34 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004b3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b40:	f000 f8a0 	bl	8004c84 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004b44:	f000 fbce 	bl	80052e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b4a:	f000 f8ed 	bl	8004d28 <prvIsQueueEmpty>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	f43f af6f 	beq.w	8004a34 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004b56:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	3730      	adds	r7, #48	@ 0x30
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	e000ed04 	.word	0xe000ed04

08004b64 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b086      	sub	sp, #24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004b70:	2300      	movs	r3, #0
 8004b72:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b78:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10d      	bne.n	8004b9e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d14d      	bne.n	8004c26 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	689b      	ldr	r3, [r3, #8]
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 ff9e 	bl	8005ad0 <xTaskPriorityDisinherit>
 8004b94:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	609a      	str	r2, [r3, #8]
 8004b9c:	e043      	b.n	8004c26 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d119      	bne.n	8004bd8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	6858      	ldr	r0, [r3, #4]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bac:	461a      	mov	r2, r3
 8004bae:	68b9      	ldr	r1, [r7, #8]
 8004bb0:	f002 f840 	bl	8006c34 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bbc:	441a      	add	r2, r3
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	685a      	ldr	r2, [r3, #4]
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	689b      	ldr	r3, [r3, #8]
 8004bca:	429a      	cmp	r2, r3
 8004bcc:	d32b      	bcc.n	8004c26 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681a      	ldr	r2, [r3, #0]
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	605a      	str	r2, [r3, #4]
 8004bd6:	e026      	b.n	8004c26 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	68d8      	ldr	r0, [r3, #12]
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004be0:	461a      	mov	r2, r3
 8004be2:	68b9      	ldr	r1, [r7, #8]
 8004be4:	f002 f826 	bl	8006c34 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	68da      	ldr	r2, [r3, #12]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bf0:	425b      	negs	r3, r3
 8004bf2:	441a      	add	r2, r3
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	68da      	ldr	r2, [r3, #12]
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d207      	bcs.n	8004c14 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689a      	ldr	r2, [r3, #8]
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c0c:	425b      	negs	r3, r3
 8004c0e:	441a      	add	r2, r3
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2b02      	cmp	r3, #2
 8004c18:	d105      	bne.n	8004c26 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d002      	beq.n	8004c26 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004c20:	693b      	ldr	r3, [r7, #16]
 8004c22:	3b01      	subs	r3, #1
 8004c24:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004c26:	693b      	ldr	r3, [r7, #16]
 8004c28:	1c5a      	adds	r2, r3, #1
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004c2e:	697b      	ldr	r3, [r7, #20]
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	3718      	adds	r7, #24
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d018      	beq.n	8004c7c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	68da      	ldr	r2, [r3, #12]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c52:	441a      	add	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d303      	bcc.n	8004c6c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	68d9      	ldr	r1, [r3, #12]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c74:	461a      	mov	r2, r3
 8004c76:	6838      	ldr	r0, [r7, #0]
 8004c78:	f001 ffdc 	bl	8006c34 <memcpy>
	}
}
 8004c7c:	bf00      	nop
 8004c7e:	3708      	adds	r7, #8
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b084      	sub	sp, #16
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004c8c:	f001 fc6c 	bl	8006568 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004c96:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004c98:	e011      	b.n	8004cbe <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d012      	beq.n	8004cc8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	3324      	adds	r3, #36	@ 0x24
 8004ca6:	4618      	mov	r0, r3
 8004ca8:	f000 fd34 	bl	8005714 <xTaskRemoveFromEventList>
 8004cac:	4603      	mov	r3, r0
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d001      	beq.n	8004cb6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004cb2:	f000 fe0d 	bl	80058d0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004cb6:	7bfb      	ldrb	r3, [r7, #15]
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004cbe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	dce9      	bgt.n	8004c9a <prvUnlockQueue+0x16>
 8004cc6:	e000      	b.n	8004cca <prvUnlockQueue+0x46>
					break;
 8004cc8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	22ff      	movs	r2, #255	@ 0xff
 8004cce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004cd2:	f001 fc7b 	bl	80065cc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004cd6:	f001 fc47 	bl	8006568 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004ce0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ce2:	e011      	b.n	8004d08 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d012      	beq.n	8004d12 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	3310      	adds	r3, #16
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f000 fd0f 	bl	8005714 <xTaskRemoveFromEventList>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004cfc:	f000 fde8 	bl	80058d0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004d00:	7bbb      	ldrb	r3, [r7, #14]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	b2db      	uxtb	r3, r3
 8004d06:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004d08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	dce9      	bgt.n	8004ce4 <prvUnlockQueue+0x60>
 8004d10:	e000      	b.n	8004d14 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004d12:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	22ff      	movs	r2, #255	@ 0xff
 8004d18:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004d1c:	f001 fc56 	bl	80065cc <vPortExitCritical>
}
 8004d20:	bf00      	nop
 8004d22:	3710      	adds	r7, #16
 8004d24:	46bd      	mov	sp, r7
 8004d26:	bd80      	pop	{r7, pc}

08004d28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004d28:	b580      	push	{r7, lr}
 8004d2a:	b084      	sub	sp, #16
 8004d2c:	af00      	add	r7, sp, #0
 8004d2e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d30:	f001 fc1a 	bl	8006568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d38:	2b00      	cmp	r3, #0
 8004d3a:	d102      	bne.n	8004d42 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	60fb      	str	r3, [r7, #12]
 8004d40:	e001      	b.n	8004d46 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004d42:	2300      	movs	r3, #0
 8004d44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d46:	f001 fc41 	bl	80065cc <vPortExitCritical>

	return xReturn;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3710      	adds	r7, #16
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}

08004d54 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004d5c:	f001 fc04 	bl	8006568 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d102      	bne.n	8004d72 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004d6c:	2301      	movs	r3, #1
 8004d6e:	60fb      	str	r3, [r7, #12]
 8004d70:	e001      	b.n	8004d76 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004d76:	f001 fc29 	bl	80065cc <vPortExitCritical>

	return xReturn;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
}
 8004d7c:	4618      	mov	r0, r3
 8004d7e:	3710      	adds	r7, #16
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004d84:	b480      	push	{r7}
 8004d86:	b085      	sub	sp, #20
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
 8004d8c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004d8e:	2300      	movs	r3, #0
 8004d90:	60fb      	str	r3, [r7, #12]
 8004d92:	e014      	b.n	8004dbe <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004d94:	4a0f      	ldr	r2, [pc, #60]	@ (8004dd4 <vQueueAddToRegistry+0x50>)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d10b      	bne.n	8004db8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8004da0:	490c      	ldr	r1, [pc, #48]	@ (8004dd4 <vQueueAddToRegistry+0x50>)
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	683a      	ldr	r2, [r7, #0]
 8004da6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004daa:	4a0a      	ldr	r2, [pc, #40]	@ (8004dd4 <vQueueAddToRegistry+0x50>)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	00db      	lsls	r3, r3, #3
 8004db0:	4413      	add	r3, r2
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004db6:	e006      	b.n	8004dc6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	3301      	adds	r3, #1
 8004dbc:	60fb      	str	r3, [r7, #12]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2b07      	cmp	r3, #7
 8004dc2:	d9e7      	bls.n	8004d94 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004dc4:	bf00      	nop
 8004dc6:	bf00      	nop
 8004dc8:	3714      	adds	r7, #20
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd0:	4770      	bx	lr
 8004dd2:	bf00      	nop
 8004dd4:	20000d6c 	.word	0x20000d6c

08004dd8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b086      	sub	sp, #24
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	60f8      	str	r0, [r7, #12]
 8004de0:	60b9      	str	r1, [r7, #8]
 8004de2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8004de8:	f001 fbbe 	bl	8006568 <vPortEnterCritical>
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004df2:	b25b      	sxtb	r3, r3
 8004df4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004df8:	d103      	bne.n	8004e02 <vQueueWaitForMessageRestricted+0x2a>
 8004dfa:	697b      	ldr	r3, [r7, #20]
 8004dfc:	2200      	movs	r2, #0
 8004dfe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004e08:	b25b      	sxtb	r3, r3
 8004e0a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e0e:	d103      	bne.n	8004e18 <vQueueWaitForMessageRestricted+0x40>
 8004e10:	697b      	ldr	r3, [r7, #20]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004e18:	f001 fbd8 	bl	80065cc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d106      	bne.n	8004e32 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	3324      	adds	r3, #36	@ 0x24
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	68b9      	ldr	r1, [r7, #8]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	f000 fc45 	bl	80056bc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8004e32:	6978      	ldr	r0, [r7, #20]
 8004e34:	f7ff ff26 	bl	8004c84 <prvUnlockQueue>
	}
 8004e38:	bf00      	nop
 8004e3a:	3718      	adds	r7, #24
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b08e      	sub	sp, #56	@ 0x38
 8004e44:	af04      	add	r7, sp, #16
 8004e46:	60f8      	str	r0, [r7, #12]
 8004e48:	60b9      	str	r1, [r7, #8]
 8004e4a:	607a      	str	r2, [r7, #4]
 8004e4c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004e4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d10b      	bne.n	8004e6c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004e54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e58:	f383 8811 	msr	BASEPRI, r3
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	623b      	str	r3, [r7, #32]
}
 8004e66:	bf00      	nop
 8004e68:	bf00      	nop
 8004e6a:	e7fd      	b.n	8004e68 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10b      	bne.n	8004e8a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e76:	f383 8811 	msr	BASEPRI, r3
 8004e7a:	f3bf 8f6f 	isb	sy
 8004e7e:	f3bf 8f4f 	dsb	sy
 8004e82:	61fb      	str	r3, [r7, #28]
}
 8004e84:	bf00      	nop
 8004e86:	bf00      	nop
 8004e88:	e7fd      	b.n	8004e86 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004e8a:	235c      	movs	r3, #92	@ 0x5c
 8004e8c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	2b5c      	cmp	r3, #92	@ 0x5c
 8004e92:	d00b      	beq.n	8004eac <xTaskCreateStatic+0x6c>
	__asm volatile
 8004e94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e98:	f383 8811 	msr	BASEPRI, r3
 8004e9c:	f3bf 8f6f 	isb	sy
 8004ea0:	f3bf 8f4f 	dsb	sy
 8004ea4:	61bb      	str	r3, [r7, #24]
}
 8004ea6:	bf00      	nop
 8004ea8:	bf00      	nop
 8004eaa:	e7fd      	b.n	8004ea8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004eac:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004eae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d01e      	beq.n	8004ef2 <xTaskCreateStatic+0xb2>
 8004eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d01b      	beq.n	8004ef2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ebc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004ec2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ec6:	2202      	movs	r2, #2
 8004ec8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004ecc:	2300      	movs	r3, #0
 8004ece:	9303      	str	r3, [sp, #12]
 8004ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ed2:	9302      	str	r3, [sp, #8]
 8004ed4:	f107 0314 	add.w	r3, r7, #20
 8004ed8:	9301      	str	r3, [sp, #4]
 8004eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004edc:	9300      	str	r3, [sp, #0]
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	68b9      	ldr	r1, [r7, #8]
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f000 f850 	bl	8004f8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004eea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004eec:	f000 f8de 	bl	80050ac <prvAddNewTaskToReadyList>
 8004ef0:	e001      	b.n	8004ef6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004ef6:	697b      	ldr	r3, [r7, #20]
	}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3728      	adds	r7, #40	@ 0x28
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b08c      	sub	sp, #48	@ 0x30
 8004f04:	af04      	add	r7, sp, #16
 8004f06:	60f8      	str	r0, [r7, #12]
 8004f08:	60b9      	str	r1, [r7, #8]
 8004f0a:	603b      	str	r3, [r7, #0]
 8004f0c:	4613      	mov	r3, r2
 8004f0e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004f10:	88fb      	ldrh	r3, [r7, #6]
 8004f12:	009b      	lsls	r3, r3, #2
 8004f14:	4618      	mov	r0, r3
 8004f16:	f001 fc49 	bl	80067ac <pvPortMalloc>
 8004f1a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00e      	beq.n	8004f40 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004f22:	205c      	movs	r0, #92	@ 0x5c
 8004f24:	f001 fc42 	bl	80067ac <pvPortMalloc>
 8004f28:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004f2a:	69fb      	ldr	r3, [r7, #28]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d003      	beq.n	8004f38 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004f30:	69fb      	ldr	r3, [r7, #28]
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	631a      	str	r2, [r3, #48]	@ 0x30
 8004f36:	e005      	b.n	8004f44 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004f38:	6978      	ldr	r0, [r7, #20]
 8004f3a:	f001 fd05 	bl	8006948 <vPortFree>
 8004f3e:	e001      	b.n	8004f44 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004f40:	2300      	movs	r3, #0
 8004f42:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d017      	beq.n	8004f7a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004f4a:	69fb      	ldr	r3, [r7, #28]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004f52:	88fa      	ldrh	r2, [r7, #6]
 8004f54:	2300      	movs	r3, #0
 8004f56:	9303      	str	r3, [sp, #12]
 8004f58:	69fb      	ldr	r3, [r7, #28]
 8004f5a:	9302      	str	r3, [sp, #8]
 8004f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f5e:	9301      	str	r3, [sp, #4]
 8004f60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f62:	9300      	str	r3, [sp, #0]
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	68b9      	ldr	r1, [r7, #8]
 8004f68:	68f8      	ldr	r0, [r7, #12]
 8004f6a:	f000 f80e 	bl	8004f8a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f6e:	69f8      	ldr	r0, [r7, #28]
 8004f70:	f000 f89c 	bl	80050ac <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004f74:	2301      	movs	r3, #1
 8004f76:	61bb      	str	r3, [r7, #24]
 8004f78:	e002      	b.n	8004f80 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004f7a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004f7e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004f80:	69bb      	ldr	r3, [r7, #24]
	}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3720      	adds	r7, #32
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b088      	sub	sp, #32
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	60f8      	str	r0, [r7, #12]
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	607a      	str	r2, [r7, #4]
 8004f96:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004f98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f9a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	009b      	lsls	r3, r3, #2
 8004fa0:	461a      	mov	r2, r3
 8004fa2:	21a5      	movs	r1, #165	@ 0xa5
 8004fa4:	f001 fe12 	bl	8006bcc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004faa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004fb2:	3b01      	subs	r3, #1
 8004fb4:	009b      	lsls	r3, r3, #2
 8004fb6:	4413      	add	r3, r2
 8004fb8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004fba:	69bb      	ldr	r3, [r7, #24]
 8004fbc:	f023 0307 	bic.w	r3, r3, #7
 8004fc0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004fc2:	69bb      	ldr	r3, [r7, #24]
 8004fc4:	f003 0307 	and.w	r3, r3, #7
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d00b      	beq.n	8004fe4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fd0:	f383 8811 	msr	BASEPRI, r3
 8004fd4:	f3bf 8f6f 	isb	sy
 8004fd8:	f3bf 8f4f 	dsb	sy
 8004fdc:	617b      	str	r3, [r7, #20]
}
 8004fde:	bf00      	nop
 8004fe0:	bf00      	nop
 8004fe2:	e7fd      	b.n	8004fe0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d01f      	beq.n	800502a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004fea:	2300      	movs	r3, #0
 8004fec:	61fb      	str	r3, [r7, #28]
 8004fee:	e012      	b.n	8005016 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ff0:	68ba      	ldr	r2, [r7, #8]
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	7819      	ldrb	r1, [r3, #0]
 8004ff8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ffa:	69fb      	ldr	r3, [r7, #28]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	3334      	adds	r3, #52	@ 0x34
 8005000:	460a      	mov	r2, r1
 8005002:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005004:	68ba      	ldr	r2, [r7, #8]
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	4413      	add	r3, r2
 800500a:	781b      	ldrb	r3, [r3, #0]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d006      	beq.n	800501e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005010:	69fb      	ldr	r3, [r7, #28]
 8005012:	3301      	adds	r3, #1
 8005014:	61fb      	str	r3, [r7, #28]
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	2b0f      	cmp	r3, #15
 800501a:	d9e9      	bls.n	8004ff0 <prvInitialiseNewTask+0x66>
 800501c:	e000      	b.n	8005020 <prvInitialiseNewTask+0x96>
			{
				break;
 800501e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005022:	2200      	movs	r2, #0
 8005024:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005028:	e003      	b.n	8005032 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800502a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800502c:	2200      	movs	r2, #0
 800502e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005032:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005034:	2b37      	cmp	r3, #55	@ 0x37
 8005036:	d901      	bls.n	800503c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005038:	2337      	movs	r3, #55	@ 0x37
 800503a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800503c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005040:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005042:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005044:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005046:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800504a:	2200      	movs	r2, #0
 800504c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800504e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005050:	3304      	adds	r3, #4
 8005052:	4618      	mov	r0, r3
 8005054:	f7ff f966 	bl	8004324 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005058:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800505a:	3318      	adds	r3, #24
 800505c:	4618      	mov	r0, r3
 800505e:	f7ff f961 	bl	8004324 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005064:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005066:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800506a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800506e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005070:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005074:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005076:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800507a:	2200      	movs	r2, #0
 800507c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800507e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005086:	683a      	ldr	r2, [r7, #0]
 8005088:	68f9      	ldr	r1, [r7, #12]
 800508a:	69b8      	ldr	r0, [r7, #24]
 800508c:	f001 f93e 	bl	800630c <pxPortInitialiseStack>
 8005090:	4602      	mov	r2, r0
 8005092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005094:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005098:	2b00      	cmp	r3, #0
 800509a:	d002      	beq.n	80050a2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800509c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800509e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80050a0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80050a2:	bf00      	nop
 80050a4:	3720      	adds	r7, #32
 80050a6:	46bd      	mov	sp, r7
 80050a8:	bd80      	pop	{r7, pc}
	...

080050ac <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b082      	sub	sp, #8
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80050b4:	f001 fa58 	bl	8006568 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80050b8:	4b2d      	ldr	r3, [pc, #180]	@ (8005170 <prvAddNewTaskToReadyList+0xc4>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	3301      	adds	r3, #1
 80050be:	4a2c      	ldr	r2, [pc, #176]	@ (8005170 <prvAddNewTaskToReadyList+0xc4>)
 80050c0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80050c2:	4b2c      	ldr	r3, [pc, #176]	@ (8005174 <prvAddNewTaskToReadyList+0xc8>)
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d109      	bne.n	80050de <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80050ca:	4a2a      	ldr	r2, [pc, #168]	@ (8005174 <prvAddNewTaskToReadyList+0xc8>)
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80050d0:	4b27      	ldr	r3, [pc, #156]	@ (8005170 <prvAddNewTaskToReadyList+0xc4>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	2b01      	cmp	r3, #1
 80050d6:	d110      	bne.n	80050fa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80050d8:	f000 fc1e 	bl	8005918 <prvInitialiseTaskLists>
 80050dc:	e00d      	b.n	80050fa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80050de:	4b26      	ldr	r3, [pc, #152]	@ (8005178 <prvAddNewTaskToReadyList+0xcc>)
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d109      	bne.n	80050fa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80050e6:	4b23      	ldr	r3, [pc, #140]	@ (8005174 <prvAddNewTaskToReadyList+0xc8>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d802      	bhi.n	80050fa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80050f4:	4a1f      	ldr	r2, [pc, #124]	@ (8005174 <prvAddNewTaskToReadyList+0xc8>)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80050fa:	4b20      	ldr	r3, [pc, #128]	@ (800517c <prvAddNewTaskToReadyList+0xd0>)
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	3301      	adds	r3, #1
 8005100:	4a1e      	ldr	r2, [pc, #120]	@ (800517c <prvAddNewTaskToReadyList+0xd0>)
 8005102:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005104:	4b1d      	ldr	r3, [pc, #116]	@ (800517c <prvAddNewTaskToReadyList+0xd0>)
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005110:	4b1b      	ldr	r3, [pc, #108]	@ (8005180 <prvAddNewTaskToReadyList+0xd4>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	429a      	cmp	r2, r3
 8005116:	d903      	bls.n	8005120 <prvAddNewTaskToReadyList+0x74>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511c:	4a18      	ldr	r2, [pc, #96]	@ (8005180 <prvAddNewTaskToReadyList+0xd4>)
 800511e:	6013      	str	r3, [r2, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005124:	4613      	mov	r3, r2
 8005126:	009b      	lsls	r3, r3, #2
 8005128:	4413      	add	r3, r2
 800512a:	009b      	lsls	r3, r3, #2
 800512c:	4a15      	ldr	r2, [pc, #84]	@ (8005184 <prvAddNewTaskToReadyList+0xd8>)
 800512e:	441a      	add	r2, r3
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	3304      	adds	r3, #4
 8005134:	4619      	mov	r1, r3
 8005136:	4610      	mov	r0, r2
 8005138:	f7ff f901 	bl	800433e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800513c:	f001 fa46 	bl	80065cc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005140:	4b0d      	ldr	r3, [pc, #52]	@ (8005178 <prvAddNewTaskToReadyList+0xcc>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00e      	beq.n	8005166 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005148:	4b0a      	ldr	r3, [pc, #40]	@ (8005174 <prvAddNewTaskToReadyList+0xc8>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005152:	429a      	cmp	r2, r3
 8005154:	d207      	bcs.n	8005166 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005156:	4b0c      	ldr	r3, [pc, #48]	@ (8005188 <prvAddNewTaskToReadyList+0xdc>)
 8005158:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800515c:	601a      	str	r2, [r3, #0]
 800515e:	f3bf 8f4f 	dsb	sy
 8005162:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005166:	bf00      	nop
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	20001280 	.word	0x20001280
 8005174:	20000dac 	.word	0x20000dac
 8005178:	2000128c 	.word	0x2000128c
 800517c:	2000129c 	.word	0x2000129c
 8005180:	20001288 	.word	0x20001288
 8005184:	20000db0 	.word	0x20000db0
 8005188:	e000ed04 	.word	0xe000ed04

0800518c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800518c:	b580      	push	{r7, lr}
 800518e:	b084      	sub	sp, #16
 8005190:	af00      	add	r7, sp, #0
 8005192:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005194:	2300      	movs	r3, #0
 8005196:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d018      	beq.n	80051d0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800519e:	4b14      	ldr	r3, [pc, #80]	@ (80051f0 <vTaskDelay+0x64>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00b      	beq.n	80051be <vTaskDelay+0x32>
	__asm volatile
 80051a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051aa:	f383 8811 	msr	BASEPRI, r3
 80051ae:	f3bf 8f6f 	isb	sy
 80051b2:	f3bf 8f4f 	dsb	sy
 80051b6:	60bb      	str	r3, [r7, #8]
}
 80051b8:	bf00      	nop
 80051ba:	bf00      	nop
 80051bc:	e7fd      	b.n	80051ba <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80051be:	f000 f883 	bl	80052c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80051c2:	2100      	movs	r1, #0
 80051c4:	6878      	ldr	r0, [r7, #4]
 80051c6:	f000 fcf3 	bl	8005bb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80051ca:	f000 f88b 	bl	80052e4 <xTaskResumeAll>
 80051ce:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d107      	bne.n	80051e6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80051d6:	4b07      	ldr	r3, [pc, #28]	@ (80051f4 <vTaskDelay+0x68>)
 80051d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051dc:	601a      	str	r2, [r3, #0]
 80051de:	f3bf 8f4f 	dsb	sy
 80051e2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80051e6:	bf00      	nop
 80051e8:	3710      	adds	r7, #16
 80051ea:	46bd      	mov	sp, r7
 80051ec:	bd80      	pop	{r7, pc}
 80051ee:	bf00      	nop
 80051f0:	200012a8 	.word	0x200012a8
 80051f4:	e000ed04 	.word	0xe000ed04

080051f8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b08a      	sub	sp, #40	@ 0x28
 80051fc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80051fe:	2300      	movs	r3, #0
 8005200:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005202:	2300      	movs	r3, #0
 8005204:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005206:	463a      	mov	r2, r7
 8005208:	1d39      	adds	r1, r7, #4
 800520a:	f107 0308 	add.w	r3, r7, #8
 800520e:	4618      	mov	r0, r3
 8005210:	f7ff f834 	bl	800427c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005214:	6839      	ldr	r1, [r7, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68ba      	ldr	r2, [r7, #8]
 800521a:	9202      	str	r2, [sp, #8]
 800521c:	9301      	str	r3, [sp, #4]
 800521e:	2300      	movs	r3, #0
 8005220:	9300      	str	r3, [sp, #0]
 8005222:	2300      	movs	r3, #0
 8005224:	460a      	mov	r2, r1
 8005226:	4922      	ldr	r1, [pc, #136]	@ (80052b0 <vTaskStartScheduler+0xb8>)
 8005228:	4822      	ldr	r0, [pc, #136]	@ (80052b4 <vTaskStartScheduler+0xbc>)
 800522a:	f7ff fe09 	bl	8004e40 <xTaskCreateStatic>
 800522e:	4603      	mov	r3, r0
 8005230:	4a21      	ldr	r2, [pc, #132]	@ (80052b8 <vTaskStartScheduler+0xc0>)
 8005232:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005234:	4b20      	ldr	r3, [pc, #128]	@ (80052b8 <vTaskStartScheduler+0xc0>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d002      	beq.n	8005242 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800523c:	2301      	movs	r3, #1
 800523e:	617b      	str	r3, [r7, #20]
 8005240:	e001      	b.n	8005246 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005242:	2300      	movs	r3, #0
 8005244:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	2b01      	cmp	r3, #1
 800524a:	d102      	bne.n	8005252 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800524c:	f000 fd04 	bl	8005c58 <xTimerCreateTimerTask>
 8005250:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	2b01      	cmp	r3, #1
 8005256:	d116      	bne.n	8005286 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005258:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800525c:	f383 8811 	msr	BASEPRI, r3
 8005260:	f3bf 8f6f 	isb	sy
 8005264:	f3bf 8f4f 	dsb	sy
 8005268:	613b      	str	r3, [r7, #16]
}
 800526a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800526c:	4b13      	ldr	r3, [pc, #76]	@ (80052bc <vTaskStartScheduler+0xc4>)
 800526e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005272:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005274:	4b12      	ldr	r3, [pc, #72]	@ (80052c0 <vTaskStartScheduler+0xc8>)
 8005276:	2201      	movs	r2, #1
 8005278:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800527a:	4b12      	ldr	r3, [pc, #72]	@ (80052c4 <vTaskStartScheduler+0xcc>)
 800527c:	2200      	movs	r2, #0
 800527e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005280:	f001 f8ce 	bl	8006420 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005284:	e00f      	b.n	80052a6 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800528c:	d10b      	bne.n	80052a6 <vTaskStartScheduler+0xae>
	__asm volatile
 800528e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005292:	f383 8811 	msr	BASEPRI, r3
 8005296:	f3bf 8f6f 	isb	sy
 800529a:	f3bf 8f4f 	dsb	sy
 800529e:	60fb      	str	r3, [r7, #12]
}
 80052a0:	bf00      	nop
 80052a2:	bf00      	nop
 80052a4:	e7fd      	b.n	80052a2 <vTaskStartScheduler+0xaa>
}
 80052a6:	bf00      	nop
 80052a8:	3718      	adds	r7, #24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	08007570 	.word	0x08007570
 80052b4:	080058e9 	.word	0x080058e9
 80052b8:	200012a4 	.word	0x200012a4
 80052bc:	200012a0 	.word	0x200012a0
 80052c0:	2000128c 	.word	0x2000128c
 80052c4:	20001284 	.word	0x20001284

080052c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80052c8:	b480      	push	{r7}
 80052ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80052cc:	4b04      	ldr	r3, [pc, #16]	@ (80052e0 <vTaskSuspendAll+0x18>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	3301      	adds	r3, #1
 80052d2:	4a03      	ldr	r2, [pc, #12]	@ (80052e0 <vTaskSuspendAll+0x18>)
 80052d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80052d6:	bf00      	nop
 80052d8:	46bd      	mov	sp, r7
 80052da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052de:	4770      	bx	lr
 80052e0:	200012a8 	.word	0x200012a8

080052e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	b084      	sub	sp, #16
 80052e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80052ea:	2300      	movs	r3, #0
 80052ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80052ee:	2300      	movs	r3, #0
 80052f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80052f2:	4b42      	ldr	r3, [pc, #264]	@ (80053fc <xTaskResumeAll+0x118>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d10b      	bne.n	8005312 <xTaskResumeAll+0x2e>
	__asm volatile
 80052fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052fe:	f383 8811 	msr	BASEPRI, r3
 8005302:	f3bf 8f6f 	isb	sy
 8005306:	f3bf 8f4f 	dsb	sy
 800530a:	603b      	str	r3, [r7, #0]
}
 800530c:	bf00      	nop
 800530e:	bf00      	nop
 8005310:	e7fd      	b.n	800530e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005312:	f001 f929 	bl	8006568 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005316:	4b39      	ldr	r3, [pc, #228]	@ (80053fc <xTaskResumeAll+0x118>)
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	3b01      	subs	r3, #1
 800531c:	4a37      	ldr	r2, [pc, #220]	@ (80053fc <xTaskResumeAll+0x118>)
 800531e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005320:	4b36      	ldr	r3, [pc, #216]	@ (80053fc <xTaskResumeAll+0x118>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d162      	bne.n	80053ee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005328:	4b35      	ldr	r3, [pc, #212]	@ (8005400 <xTaskResumeAll+0x11c>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2b00      	cmp	r3, #0
 800532e:	d05e      	beq.n	80053ee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005330:	e02f      	b.n	8005392 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005332:	4b34      	ldr	r3, [pc, #208]	@ (8005404 <xTaskResumeAll+0x120>)
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	68db      	ldr	r3, [r3, #12]
 8005338:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	3318      	adds	r3, #24
 800533e:	4618      	mov	r0, r3
 8005340:	f7ff f85a 	bl	80043f8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	3304      	adds	r3, #4
 8005348:	4618      	mov	r0, r3
 800534a:	f7ff f855 	bl	80043f8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005352:	4b2d      	ldr	r3, [pc, #180]	@ (8005408 <xTaskResumeAll+0x124>)
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	429a      	cmp	r2, r3
 8005358:	d903      	bls.n	8005362 <xTaskResumeAll+0x7e>
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800535e:	4a2a      	ldr	r2, [pc, #168]	@ (8005408 <xTaskResumeAll+0x124>)
 8005360:	6013      	str	r3, [r2, #0]
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005366:	4613      	mov	r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4413      	add	r3, r2
 800536c:	009b      	lsls	r3, r3, #2
 800536e:	4a27      	ldr	r2, [pc, #156]	@ (800540c <xTaskResumeAll+0x128>)
 8005370:	441a      	add	r2, r3
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	3304      	adds	r3, #4
 8005376:	4619      	mov	r1, r3
 8005378:	4610      	mov	r0, r2
 800537a:	f7fe ffe0 	bl	800433e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005382:	4b23      	ldr	r3, [pc, #140]	@ (8005410 <xTaskResumeAll+0x12c>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005388:	429a      	cmp	r2, r3
 800538a:	d302      	bcc.n	8005392 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800538c:	4b21      	ldr	r3, [pc, #132]	@ (8005414 <xTaskResumeAll+0x130>)
 800538e:	2201      	movs	r2, #1
 8005390:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005392:	4b1c      	ldr	r3, [pc, #112]	@ (8005404 <xTaskResumeAll+0x120>)
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d1cb      	bne.n	8005332 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d001      	beq.n	80053a4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80053a0:	f000 fb58 	bl	8005a54 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80053a4:	4b1c      	ldr	r3, [pc, #112]	@ (8005418 <xTaskResumeAll+0x134>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d010      	beq.n	80053d2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80053b0:	f000 f846 	bl	8005440 <xTaskIncrementTick>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d002      	beq.n	80053c0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80053ba:	4b16      	ldr	r3, [pc, #88]	@ (8005414 <xTaskResumeAll+0x130>)
 80053bc:	2201      	movs	r2, #1
 80053be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	3b01      	subs	r3, #1
 80053c4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d1f1      	bne.n	80053b0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80053cc:	4b12      	ldr	r3, [pc, #72]	@ (8005418 <xTaskResumeAll+0x134>)
 80053ce:	2200      	movs	r2, #0
 80053d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80053d2:	4b10      	ldr	r3, [pc, #64]	@ (8005414 <xTaskResumeAll+0x130>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d009      	beq.n	80053ee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80053da:	2301      	movs	r3, #1
 80053dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80053de:	4b0f      	ldr	r3, [pc, #60]	@ (800541c <xTaskResumeAll+0x138>)
 80053e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053e4:	601a      	str	r2, [r3, #0]
 80053e6:	f3bf 8f4f 	dsb	sy
 80053ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80053ee:	f001 f8ed 	bl	80065cc <vPortExitCritical>

	return xAlreadyYielded;
 80053f2:	68bb      	ldr	r3, [r7, #8]
}
 80053f4:	4618      	mov	r0, r3
 80053f6:	3710      	adds	r7, #16
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	200012a8 	.word	0x200012a8
 8005400:	20001280 	.word	0x20001280
 8005404:	20001240 	.word	0x20001240
 8005408:	20001288 	.word	0x20001288
 800540c:	20000db0 	.word	0x20000db0
 8005410:	20000dac 	.word	0x20000dac
 8005414:	20001294 	.word	0x20001294
 8005418:	20001290 	.word	0x20001290
 800541c:	e000ed04 	.word	0xe000ed04

08005420 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005420:	b480      	push	{r7}
 8005422:	b083      	sub	sp, #12
 8005424:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005426:	4b05      	ldr	r3, [pc, #20]	@ (800543c <xTaskGetTickCount+0x1c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800542c:	687b      	ldr	r3, [r7, #4]
}
 800542e:	4618      	mov	r0, r3
 8005430:	370c      	adds	r7, #12
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr
 800543a:	bf00      	nop
 800543c:	20001284 	.word	0x20001284

08005440 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b086      	sub	sp, #24
 8005444:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005446:	2300      	movs	r3, #0
 8005448:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800544a:	4b4f      	ldr	r3, [pc, #316]	@ (8005588 <xTaskIncrementTick+0x148>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2b00      	cmp	r3, #0
 8005450:	f040 8090 	bne.w	8005574 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005454:	4b4d      	ldr	r3, [pc, #308]	@ (800558c <xTaskIncrementTick+0x14c>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	3301      	adds	r3, #1
 800545a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800545c:	4a4b      	ldr	r2, [pc, #300]	@ (800558c <xTaskIncrementTick+0x14c>)
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005462:	693b      	ldr	r3, [r7, #16]
 8005464:	2b00      	cmp	r3, #0
 8005466:	d121      	bne.n	80054ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005468:	4b49      	ldr	r3, [pc, #292]	@ (8005590 <xTaskIncrementTick+0x150>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d00b      	beq.n	800548a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005476:	f383 8811 	msr	BASEPRI, r3
 800547a:	f3bf 8f6f 	isb	sy
 800547e:	f3bf 8f4f 	dsb	sy
 8005482:	603b      	str	r3, [r7, #0]
}
 8005484:	bf00      	nop
 8005486:	bf00      	nop
 8005488:	e7fd      	b.n	8005486 <xTaskIncrementTick+0x46>
 800548a:	4b41      	ldr	r3, [pc, #260]	@ (8005590 <xTaskIncrementTick+0x150>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	60fb      	str	r3, [r7, #12]
 8005490:	4b40      	ldr	r3, [pc, #256]	@ (8005594 <xTaskIncrementTick+0x154>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	4a3e      	ldr	r2, [pc, #248]	@ (8005590 <xTaskIncrementTick+0x150>)
 8005496:	6013      	str	r3, [r2, #0]
 8005498:	4a3e      	ldr	r2, [pc, #248]	@ (8005594 <xTaskIncrementTick+0x154>)
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	6013      	str	r3, [r2, #0]
 800549e:	4b3e      	ldr	r3, [pc, #248]	@ (8005598 <xTaskIncrementTick+0x158>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	3301      	adds	r3, #1
 80054a4:	4a3c      	ldr	r2, [pc, #240]	@ (8005598 <xTaskIncrementTick+0x158>)
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	f000 fad4 	bl	8005a54 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80054ac:	4b3b      	ldr	r3, [pc, #236]	@ (800559c <xTaskIncrementTick+0x15c>)
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	693a      	ldr	r2, [r7, #16]
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d349      	bcc.n	800554a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80054b6:	4b36      	ldr	r3, [pc, #216]	@ (8005590 <xTaskIncrementTick+0x150>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d104      	bne.n	80054ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054c0:	4b36      	ldr	r3, [pc, #216]	@ (800559c <xTaskIncrementTick+0x15c>)
 80054c2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80054c6:	601a      	str	r2, [r3, #0]
					break;
 80054c8:	e03f      	b.n	800554a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80054ca:	4b31      	ldr	r3, [pc, #196]	@ (8005590 <xTaskIncrementTick+0x150>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68db      	ldr	r3, [r3, #12]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80054da:	693a      	ldr	r2, [r7, #16]
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	429a      	cmp	r2, r3
 80054e0:	d203      	bcs.n	80054ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80054e2:	4a2e      	ldr	r2, [pc, #184]	@ (800559c <xTaskIncrementTick+0x15c>)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80054e8:	e02f      	b.n	800554a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	3304      	adds	r3, #4
 80054ee:	4618      	mov	r0, r3
 80054f0:	f7fe ff82 	bl	80043f8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d004      	beq.n	8005506 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	3318      	adds	r3, #24
 8005500:	4618      	mov	r0, r3
 8005502:	f7fe ff79 	bl	80043f8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800550a:	4b25      	ldr	r3, [pc, #148]	@ (80055a0 <xTaskIncrementTick+0x160>)
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	429a      	cmp	r2, r3
 8005510:	d903      	bls.n	800551a <xTaskIncrementTick+0xda>
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005516:	4a22      	ldr	r2, [pc, #136]	@ (80055a0 <xTaskIncrementTick+0x160>)
 8005518:	6013      	str	r3, [r2, #0]
 800551a:	68bb      	ldr	r3, [r7, #8]
 800551c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800551e:	4613      	mov	r3, r2
 8005520:	009b      	lsls	r3, r3, #2
 8005522:	4413      	add	r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4a1f      	ldr	r2, [pc, #124]	@ (80055a4 <xTaskIncrementTick+0x164>)
 8005528:	441a      	add	r2, r3
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	3304      	adds	r3, #4
 800552e:	4619      	mov	r1, r3
 8005530:	4610      	mov	r0, r2
 8005532:	f7fe ff04 	bl	800433e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800553a:	4b1b      	ldr	r3, [pc, #108]	@ (80055a8 <xTaskIncrementTick+0x168>)
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005540:	429a      	cmp	r2, r3
 8005542:	d3b8      	bcc.n	80054b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005544:	2301      	movs	r3, #1
 8005546:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005548:	e7b5      	b.n	80054b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800554a:	4b17      	ldr	r3, [pc, #92]	@ (80055a8 <xTaskIncrementTick+0x168>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005550:	4914      	ldr	r1, [pc, #80]	@ (80055a4 <xTaskIncrementTick+0x164>)
 8005552:	4613      	mov	r3, r2
 8005554:	009b      	lsls	r3, r3, #2
 8005556:	4413      	add	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	440b      	add	r3, r1
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2b01      	cmp	r3, #1
 8005560:	d901      	bls.n	8005566 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005562:	2301      	movs	r3, #1
 8005564:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005566:	4b11      	ldr	r3, [pc, #68]	@ (80055ac <xTaskIncrementTick+0x16c>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d007      	beq.n	800557e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800556e:	2301      	movs	r3, #1
 8005570:	617b      	str	r3, [r7, #20]
 8005572:	e004      	b.n	800557e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005574:	4b0e      	ldr	r3, [pc, #56]	@ (80055b0 <xTaskIncrementTick+0x170>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	3301      	adds	r3, #1
 800557a:	4a0d      	ldr	r2, [pc, #52]	@ (80055b0 <xTaskIncrementTick+0x170>)
 800557c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800557e:	697b      	ldr	r3, [r7, #20]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3718      	adds	r7, #24
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	200012a8 	.word	0x200012a8
 800558c:	20001284 	.word	0x20001284
 8005590:	20001238 	.word	0x20001238
 8005594:	2000123c 	.word	0x2000123c
 8005598:	20001298 	.word	0x20001298
 800559c:	200012a0 	.word	0x200012a0
 80055a0:	20001288 	.word	0x20001288
 80055a4:	20000db0 	.word	0x20000db0
 80055a8:	20000dac 	.word	0x20000dac
 80055ac:	20001294 	.word	0x20001294
 80055b0:	20001290 	.word	0x20001290

080055b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80055b4:	b480      	push	{r7}
 80055b6:	b085      	sub	sp, #20
 80055b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80055ba:	4b28      	ldr	r3, [pc, #160]	@ (800565c <vTaskSwitchContext+0xa8>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d003      	beq.n	80055ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80055c2:	4b27      	ldr	r3, [pc, #156]	@ (8005660 <vTaskSwitchContext+0xac>)
 80055c4:	2201      	movs	r2, #1
 80055c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80055c8:	e042      	b.n	8005650 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80055ca:	4b25      	ldr	r3, [pc, #148]	@ (8005660 <vTaskSwitchContext+0xac>)
 80055cc:	2200      	movs	r2, #0
 80055ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055d0:	4b24      	ldr	r3, [pc, #144]	@ (8005664 <vTaskSwitchContext+0xb0>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	60fb      	str	r3, [r7, #12]
 80055d6:	e011      	b.n	80055fc <vTaskSwitchContext+0x48>
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d10b      	bne.n	80055f6 <vTaskSwitchContext+0x42>
	__asm volatile
 80055de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e2:	f383 8811 	msr	BASEPRI, r3
 80055e6:	f3bf 8f6f 	isb	sy
 80055ea:	f3bf 8f4f 	dsb	sy
 80055ee:	607b      	str	r3, [r7, #4]
}
 80055f0:	bf00      	nop
 80055f2:	bf00      	nop
 80055f4:	e7fd      	b.n	80055f2 <vTaskSwitchContext+0x3e>
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	3b01      	subs	r3, #1
 80055fa:	60fb      	str	r3, [r7, #12]
 80055fc:	491a      	ldr	r1, [pc, #104]	@ (8005668 <vTaskSwitchContext+0xb4>)
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	4613      	mov	r3, r2
 8005602:	009b      	lsls	r3, r3, #2
 8005604:	4413      	add	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	440b      	add	r3, r1
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0e3      	beq.n	80055d8 <vTaskSwitchContext+0x24>
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	4613      	mov	r3, r2
 8005614:	009b      	lsls	r3, r3, #2
 8005616:	4413      	add	r3, r2
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	4a13      	ldr	r2, [pc, #76]	@ (8005668 <vTaskSwitchContext+0xb4>)
 800561c:	4413      	add	r3, r2
 800561e:	60bb      	str	r3, [r7, #8]
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	685b      	ldr	r3, [r3, #4]
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	605a      	str	r2, [r3, #4]
 800562a:	68bb      	ldr	r3, [r7, #8]
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	3308      	adds	r3, #8
 8005632:	429a      	cmp	r2, r3
 8005634:	d104      	bne.n	8005640 <vTaskSwitchContext+0x8c>
 8005636:	68bb      	ldr	r3, [r7, #8]
 8005638:	685b      	ldr	r3, [r3, #4]
 800563a:	685a      	ldr	r2, [r3, #4]
 800563c:	68bb      	ldr	r3, [r7, #8]
 800563e:	605a      	str	r2, [r3, #4]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	68db      	ldr	r3, [r3, #12]
 8005646:	4a09      	ldr	r2, [pc, #36]	@ (800566c <vTaskSwitchContext+0xb8>)
 8005648:	6013      	str	r3, [r2, #0]
 800564a:	4a06      	ldr	r2, [pc, #24]	@ (8005664 <vTaskSwitchContext+0xb0>)
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	6013      	str	r3, [r2, #0]
}
 8005650:	bf00      	nop
 8005652:	3714      	adds	r7, #20
 8005654:	46bd      	mov	sp, r7
 8005656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565a:	4770      	bx	lr
 800565c:	200012a8 	.word	0x200012a8
 8005660:	20001294 	.word	0x20001294
 8005664:	20001288 	.word	0x20001288
 8005668:	20000db0 	.word	0x20000db0
 800566c:	20000dac 	.word	0x20000dac

08005670 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005670:	b580      	push	{r7, lr}
 8005672:	b084      	sub	sp, #16
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
 8005678:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10b      	bne.n	8005698 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005684:	f383 8811 	msr	BASEPRI, r3
 8005688:	f3bf 8f6f 	isb	sy
 800568c:	f3bf 8f4f 	dsb	sy
 8005690:	60fb      	str	r3, [r7, #12]
}
 8005692:	bf00      	nop
 8005694:	bf00      	nop
 8005696:	e7fd      	b.n	8005694 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005698:	4b07      	ldr	r3, [pc, #28]	@ (80056b8 <vTaskPlaceOnEventList+0x48>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	3318      	adds	r3, #24
 800569e:	4619      	mov	r1, r3
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f7fe fe70 	bl	8004386 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80056a6:	2101      	movs	r1, #1
 80056a8:	6838      	ldr	r0, [r7, #0]
 80056aa:	f000 fa81 	bl	8005bb0 <prvAddCurrentTaskToDelayedList>
}
 80056ae:	bf00      	nop
 80056b0:	3710      	adds	r7, #16
 80056b2:	46bd      	mov	sp, r7
 80056b4:	bd80      	pop	{r7, pc}
 80056b6:	bf00      	nop
 80056b8:	20000dac 	.word	0x20000dac

080056bc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b086      	sub	sp, #24
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10b      	bne.n	80056e6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	617b      	str	r3, [r7, #20]
}
 80056e0:	bf00      	nop
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80056e6:	4b0a      	ldr	r3, [pc, #40]	@ (8005710 <vTaskPlaceOnEventListRestricted+0x54>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	3318      	adds	r3, #24
 80056ec:	4619      	mov	r1, r3
 80056ee:	68f8      	ldr	r0, [r7, #12]
 80056f0:	f7fe fe25 	bl	800433e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d002      	beq.n	8005700 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80056fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80056fe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005700:	6879      	ldr	r1, [r7, #4]
 8005702:	68b8      	ldr	r0, [r7, #8]
 8005704:	f000 fa54 	bl	8005bb0 <prvAddCurrentTaskToDelayedList>
	}
 8005708:	bf00      	nop
 800570a:	3718      	adds	r7, #24
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	20000dac 	.word	0x20000dac

08005714 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	68db      	ldr	r3, [r3, #12]
 8005720:	68db      	ldr	r3, [r3, #12]
 8005722:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005724:	693b      	ldr	r3, [r7, #16]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10b      	bne.n	8005742 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800572a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800572e:	f383 8811 	msr	BASEPRI, r3
 8005732:	f3bf 8f6f 	isb	sy
 8005736:	f3bf 8f4f 	dsb	sy
 800573a:	60fb      	str	r3, [r7, #12]
}
 800573c:	bf00      	nop
 800573e:	bf00      	nop
 8005740:	e7fd      	b.n	800573e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	3318      	adds	r3, #24
 8005746:	4618      	mov	r0, r3
 8005748:	f7fe fe56 	bl	80043f8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800574c:	4b1d      	ldr	r3, [pc, #116]	@ (80057c4 <xTaskRemoveFromEventList+0xb0>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	2b00      	cmp	r3, #0
 8005752:	d11d      	bne.n	8005790 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	3304      	adds	r3, #4
 8005758:	4618      	mov	r0, r3
 800575a:	f7fe fe4d 	bl	80043f8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005762:	4b19      	ldr	r3, [pc, #100]	@ (80057c8 <xTaskRemoveFromEventList+0xb4>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	429a      	cmp	r2, r3
 8005768:	d903      	bls.n	8005772 <xTaskRemoveFromEventList+0x5e>
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576e:	4a16      	ldr	r2, [pc, #88]	@ (80057c8 <xTaskRemoveFromEventList+0xb4>)
 8005770:	6013      	str	r3, [r2, #0]
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005776:	4613      	mov	r3, r2
 8005778:	009b      	lsls	r3, r3, #2
 800577a:	4413      	add	r3, r2
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	4a13      	ldr	r2, [pc, #76]	@ (80057cc <xTaskRemoveFromEventList+0xb8>)
 8005780:	441a      	add	r2, r3
 8005782:	693b      	ldr	r3, [r7, #16]
 8005784:	3304      	adds	r3, #4
 8005786:	4619      	mov	r1, r3
 8005788:	4610      	mov	r0, r2
 800578a:	f7fe fdd8 	bl	800433e <vListInsertEnd>
 800578e:	e005      	b.n	800579c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	3318      	adds	r3, #24
 8005794:	4619      	mov	r1, r3
 8005796:	480e      	ldr	r0, [pc, #56]	@ (80057d0 <xTaskRemoveFromEventList+0xbc>)
 8005798:	f7fe fdd1 	bl	800433e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800579c:	693b      	ldr	r3, [r7, #16]
 800579e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057a0:	4b0c      	ldr	r3, [pc, #48]	@ (80057d4 <xTaskRemoveFromEventList+0xc0>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a6:	429a      	cmp	r2, r3
 80057a8:	d905      	bls.n	80057b6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80057aa:	2301      	movs	r3, #1
 80057ac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80057ae:	4b0a      	ldr	r3, [pc, #40]	@ (80057d8 <xTaskRemoveFromEventList+0xc4>)
 80057b0:	2201      	movs	r2, #1
 80057b2:	601a      	str	r2, [r3, #0]
 80057b4:	e001      	b.n	80057ba <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80057b6:	2300      	movs	r3, #0
 80057b8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80057ba:	697b      	ldr	r3, [r7, #20]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3718      	adds	r7, #24
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}
 80057c4:	200012a8 	.word	0x200012a8
 80057c8:	20001288 	.word	0x20001288
 80057cc:	20000db0 	.word	0x20000db0
 80057d0:	20001240 	.word	0x20001240
 80057d4:	20000dac 	.word	0x20000dac
 80057d8:	20001294 	.word	0x20001294

080057dc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80057dc:	b480      	push	{r7}
 80057de:	b083      	sub	sp, #12
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80057e4:	4b06      	ldr	r3, [pc, #24]	@ (8005800 <vTaskInternalSetTimeOutState+0x24>)
 80057e6:	681a      	ldr	r2, [r3, #0]
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80057ec:	4b05      	ldr	r3, [pc, #20]	@ (8005804 <vTaskInternalSetTimeOutState+0x28>)
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	605a      	str	r2, [r3, #4]
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	20001298 	.word	0x20001298
 8005804:	20001284 	.word	0x20001284

08005808 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005808:	b580      	push	{r7, lr}
 800580a:	b088      	sub	sp, #32
 800580c:	af00      	add	r7, sp, #0
 800580e:	6078      	str	r0, [r7, #4]
 8005810:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d10b      	bne.n	8005830 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800581c:	f383 8811 	msr	BASEPRI, r3
 8005820:	f3bf 8f6f 	isb	sy
 8005824:	f3bf 8f4f 	dsb	sy
 8005828:	613b      	str	r3, [r7, #16]
}
 800582a:	bf00      	nop
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d10b      	bne.n	800584e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800583a:	f383 8811 	msr	BASEPRI, r3
 800583e:	f3bf 8f6f 	isb	sy
 8005842:	f3bf 8f4f 	dsb	sy
 8005846:	60fb      	str	r3, [r7, #12]
}
 8005848:	bf00      	nop
 800584a:	bf00      	nop
 800584c:	e7fd      	b.n	800584a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800584e:	f000 fe8b 	bl	8006568 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005852:	4b1d      	ldr	r3, [pc, #116]	@ (80058c8 <xTaskCheckForTimeOut+0xc0>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	685b      	ldr	r3, [r3, #4]
 800585c:	69ba      	ldr	r2, [r7, #24]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800586a:	d102      	bne.n	8005872 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800586c:	2300      	movs	r3, #0
 800586e:	61fb      	str	r3, [r7, #28]
 8005870:	e023      	b.n	80058ba <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	4b15      	ldr	r3, [pc, #84]	@ (80058cc <xTaskCheckForTimeOut+0xc4>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	429a      	cmp	r2, r3
 800587c:	d007      	beq.n	800588e <xTaskCheckForTimeOut+0x86>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	685b      	ldr	r3, [r3, #4]
 8005882:	69ba      	ldr	r2, [r7, #24]
 8005884:	429a      	cmp	r2, r3
 8005886:	d302      	bcc.n	800588e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005888:	2301      	movs	r3, #1
 800588a:	61fb      	str	r3, [r7, #28]
 800588c:	e015      	b.n	80058ba <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800588e:	683b      	ldr	r3, [r7, #0]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	697a      	ldr	r2, [r7, #20]
 8005894:	429a      	cmp	r2, r3
 8005896:	d20b      	bcs.n	80058b0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681a      	ldr	r2, [r3, #0]
 800589c:	697b      	ldr	r3, [r7, #20]
 800589e:	1ad2      	subs	r2, r2, r3
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80058a4:	6878      	ldr	r0, [r7, #4]
 80058a6:	f7ff ff99 	bl	80057dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80058aa:	2300      	movs	r3, #0
 80058ac:	61fb      	str	r3, [r7, #28]
 80058ae:	e004      	b.n	80058ba <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	2200      	movs	r2, #0
 80058b4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80058b6:	2301      	movs	r3, #1
 80058b8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80058ba:	f000 fe87 	bl	80065cc <vPortExitCritical>

	return xReturn;
 80058be:	69fb      	ldr	r3, [r7, #28]
}
 80058c0:	4618      	mov	r0, r3
 80058c2:	3720      	adds	r7, #32
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}
 80058c8:	20001284 	.word	0x20001284
 80058cc:	20001298 	.word	0x20001298

080058d0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80058d4:	4b03      	ldr	r3, [pc, #12]	@ (80058e4 <vTaskMissedYield+0x14>)
 80058d6:	2201      	movs	r2, #1
 80058d8:	601a      	str	r2, [r3, #0]
}
 80058da:	bf00      	nop
 80058dc:	46bd      	mov	sp, r7
 80058de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e2:	4770      	bx	lr
 80058e4:	20001294 	.word	0x20001294

080058e8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b082      	sub	sp, #8
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80058f0:	f000 f852 	bl	8005998 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80058f4:	4b06      	ldr	r3, [pc, #24]	@ (8005910 <prvIdleTask+0x28>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d9f9      	bls.n	80058f0 <prvIdleTask+0x8>
			{
				taskYIELD();
 80058fc:	4b05      	ldr	r3, [pc, #20]	@ (8005914 <prvIdleTask+0x2c>)
 80058fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005902:	601a      	str	r2, [r3, #0]
 8005904:	f3bf 8f4f 	dsb	sy
 8005908:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800590c:	e7f0      	b.n	80058f0 <prvIdleTask+0x8>
 800590e:	bf00      	nop
 8005910:	20000db0 	.word	0x20000db0
 8005914:	e000ed04 	.word	0xe000ed04

08005918 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b082      	sub	sp, #8
 800591c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800591e:	2300      	movs	r3, #0
 8005920:	607b      	str	r3, [r7, #4]
 8005922:	e00c      	b.n	800593e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	4613      	mov	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	4413      	add	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4a12      	ldr	r2, [pc, #72]	@ (8005978 <prvInitialiseTaskLists+0x60>)
 8005930:	4413      	add	r3, r2
 8005932:	4618      	mov	r0, r3
 8005934:	f7fe fcd6 	bl	80042e4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	3301      	adds	r3, #1
 800593c:	607b      	str	r3, [r7, #4]
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b37      	cmp	r3, #55	@ 0x37
 8005942:	d9ef      	bls.n	8005924 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005944:	480d      	ldr	r0, [pc, #52]	@ (800597c <prvInitialiseTaskLists+0x64>)
 8005946:	f7fe fccd 	bl	80042e4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800594a:	480d      	ldr	r0, [pc, #52]	@ (8005980 <prvInitialiseTaskLists+0x68>)
 800594c:	f7fe fcca 	bl	80042e4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005950:	480c      	ldr	r0, [pc, #48]	@ (8005984 <prvInitialiseTaskLists+0x6c>)
 8005952:	f7fe fcc7 	bl	80042e4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005956:	480c      	ldr	r0, [pc, #48]	@ (8005988 <prvInitialiseTaskLists+0x70>)
 8005958:	f7fe fcc4 	bl	80042e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800595c:	480b      	ldr	r0, [pc, #44]	@ (800598c <prvInitialiseTaskLists+0x74>)
 800595e:	f7fe fcc1 	bl	80042e4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005962:	4b0b      	ldr	r3, [pc, #44]	@ (8005990 <prvInitialiseTaskLists+0x78>)
 8005964:	4a05      	ldr	r2, [pc, #20]	@ (800597c <prvInitialiseTaskLists+0x64>)
 8005966:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005968:	4b0a      	ldr	r3, [pc, #40]	@ (8005994 <prvInitialiseTaskLists+0x7c>)
 800596a:	4a05      	ldr	r2, [pc, #20]	@ (8005980 <prvInitialiseTaskLists+0x68>)
 800596c:	601a      	str	r2, [r3, #0]
}
 800596e:	bf00      	nop
 8005970:	3708      	adds	r7, #8
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
 8005976:	bf00      	nop
 8005978:	20000db0 	.word	0x20000db0
 800597c:	20001210 	.word	0x20001210
 8005980:	20001224 	.word	0x20001224
 8005984:	20001240 	.word	0x20001240
 8005988:	20001254 	.word	0x20001254
 800598c:	2000126c 	.word	0x2000126c
 8005990:	20001238 	.word	0x20001238
 8005994:	2000123c 	.word	0x2000123c

08005998 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800599e:	e019      	b.n	80059d4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059a0:	f000 fde2 	bl	8006568 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059a4:	4b10      	ldr	r3, [pc, #64]	@ (80059e8 <prvCheckTasksWaitingTermination+0x50>)
 80059a6:	68db      	ldr	r3, [r3, #12]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	3304      	adds	r3, #4
 80059b0:	4618      	mov	r0, r3
 80059b2:	f7fe fd21 	bl	80043f8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80059b6:	4b0d      	ldr	r3, [pc, #52]	@ (80059ec <prvCheckTasksWaitingTermination+0x54>)
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	4a0b      	ldr	r2, [pc, #44]	@ (80059ec <prvCheckTasksWaitingTermination+0x54>)
 80059be:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80059c0:	4b0b      	ldr	r3, [pc, #44]	@ (80059f0 <prvCheckTasksWaitingTermination+0x58>)
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	3b01      	subs	r3, #1
 80059c6:	4a0a      	ldr	r2, [pc, #40]	@ (80059f0 <prvCheckTasksWaitingTermination+0x58>)
 80059c8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80059ca:	f000 fdff 	bl	80065cc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f000 f810 	bl	80059f4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059d4:	4b06      	ldr	r3, [pc, #24]	@ (80059f0 <prvCheckTasksWaitingTermination+0x58>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d1e1      	bne.n	80059a0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80059dc:	bf00      	nop
 80059de:	bf00      	nop
 80059e0:	3708      	adds	r7, #8
 80059e2:	46bd      	mov	sp, r7
 80059e4:	bd80      	pop	{r7, pc}
 80059e6:	bf00      	nop
 80059e8:	20001254 	.word	0x20001254
 80059ec:	20001280 	.word	0x20001280
 80059f0:	20001268 	.word	0x20001268

080059f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80059f4:	b580      	push	{r7, lr}
 80059f6:	b084      	sub	sp, #16
 80059f8:	af00      	add	r7, sp, #0
 80059fa:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d108      	bne.n	8005a18 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	f000 ff9c 	bl	8006948 <vPortFree>
				vPortFree( pxTCB );
 8005a10:	6878      	ldr	r0, [r7, #4]
 8005a12:	f000 ff99 	bl	8006948 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a16:	e019      	b.n	8005a4c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005a1e:	2b01      	cmp	r3, #1
 8005a20:	d103      	bne.n	8005a2a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 ff90 	bl	8006948 <vPortFree>
	}
 8005a28:	e010      	b.n	8005a4c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005a30:	2b02      	cmp	r3, #2
 8005a32:	d00b      	beq.n	8005a4c <prvDeleteTCB+0x58>
	__asm volatile
 8005a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a38:	f383 8811 	msr	BASEPRI, r3
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	f3bf 8f4f 	dsb	sy
 8005a44:	60fb      	str	r3, [r7, #12]
}
 8005a46:	bf00      	nop
 8005a48:	bf00      	nop
 8005a4a:	e7fd      	b.n	8005a48 <prvDeleteTCB+0x54>
	}
 8005a4c:	bf00      	nop
 8005a4e:	3710      	adds	r7, #16
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005a5a:	4b0c      	ldr	r3, [pc, #48]	@ (8005a8c <prvResetNextTaskUnblockTime+0x38>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d104      	bne.n	8005a6e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005a64:	4b0a      	ldr	r3, [pc, #40]	@ (8005a90 <prvResetNextTaskUnblockTime+0x3c>)
 8005a66:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005a6a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005a6c:	e008      	b.n	8005a80 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005a6e:	4b07      	ldr	r3, [pc, #28]	@ (8005a8c <prvResetNextTaskUnblockTime+0x38>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	68db      	ldr	r3, [r3, #12]
 8005a74:	68db      	ldr	r3, [r3, #12]
 8005a76:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	4a04      	ldr	r2, [pc, #16]	@ (8005a90 <prvResetNextTaskUnblockTime+0x3c>)
 8005a7e:	6013      	str	r3, [r2, #0]
}
 8005a80:	bf00      	nop
 8005a82:	370c      	adds	r7, #12
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	20001238 	.word	0x20001238
 8005a90:	200012a0 	.word	0x200012a0

08005a94 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8005ac8 <xTaskGetSchedulerState+0x34>)
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d102      	bne.n	8005aa8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005aa2:	2301      	movs	r3, #1
 8005aa4:	607b      	str	r3, [r7, #4]
 8005aa6:	e008      	b.n	8005aba <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005aa8:	4b08      	ldr	r3, [pc, #32]	@ (8005acc <xTaskGetSchedulerState+0x38>)
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d102      	bne.n	8005ab6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005ab0:	2302      	movs	r3, #2
 8005ab2:	607b      	str	r3, [r7, #4]
 8005ab4:	e001      	b.n	8005aba <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005ab6:	2300      	movs	r3, #0
 8005ab8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005aba:	687b      	ldr	r3, [r7, #4]
	}
 8005abc:	4618      	mov	r0, r3
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr
 8005ac8:	2000128c 	.word	0x2000128c
 8005acc:	200012a8 	.word	0x200012a8

08005ad0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b086      	sub	sp, #24
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005adc:	2300      	movs	r3, #0
 8005ade:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d058      	beq.n	8005b98 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005ae6:	4b2f      	ldr	r3, [pc, #188]	@ (8005ba4 <xTaskPriorityDisinherit+0xd4>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	693a      	ldr	r2, [r7, #16]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d00b      	beq.n	8005b08 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005af0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005af4:	f383 8811 	msr	BASEPRI, r3
 8005af8:	f3bf 8f6f 	isb	sy
 8005afc:	f3bf 8f4f 	dsb	sy
 8005b00:	60fb      	str	r3, [r7, #12]
}
 8005b02:	bf00      	nop
 8005b04:	bf00      	nop
 8005b06:	e7fd      	b.n	8005b04 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d10b      	bne.n	8005b28 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005b10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b14:	f383 8811 	msr	BASEPRI, r3
 8005b18:	f3bf 8f6f 	isb	sy
 8005b1c:	f3bf 8f4f 	dsb	sy
 8005b20:	60bb      	str	r3, [r7, #8]
}
 8005b22:	bf00      	nop
 8005b24:	bf00      	nop
 8005b26:	e7fd      	b.n	8005b24 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b2c:	1e5a      	subs	r2, r3, #1
 8005b2e:	693b      	ldr	r3, [r7, #16]
 8005b30:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b36:	693b      	ldr	r3, [r7, #16]
 8005b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d02c      	beq.n	8005b98 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d128      	bne.n	8005b98 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b46:	693b      	ldr	r3, [r7, #16]
 8005b48:	3304      	adds	r3, #4
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	f7fe fc54 	bl	80043f8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005b50:	693b      	ldr	r3, [r7, #16]
 8005b52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b5c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b68:	4b0f      	ldr	r3, [pc, #60]	@ (8005ba8 <xTaskPriorityDisinherit+0xd8>)
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	429a      	cmp	r2, r3
 8005b6e:	d903      	bls.n	8005b78 <xTaskPriorityDisinherit+0xa8>
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b74:	4a0c      	ldr	r2, [pc, #48]	@ (8005ba8 <xTaskPriorityDisinherit+0xd8>)
 8005b76:	6013      	str	r3, [r2, #0]
 8005b78:	693b      	ldr	r3, [r7, #16]
 8005b7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4413      	add	r3, r2
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	4a09      	ldr	r2, [pc, #36]	@ (8005bac <xTaskPriorityDisinherit+0xdc>)
 8005b86:	441a      	add	r2, r3
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	3304      	adds	r3, #4
 8005b8c:	4619      	mov	r1, r3
 8005b8e:	4610      	mov	r0, r2
 8005b90:	f7fe fbd5 	bl	800433e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005b94:	2301      	movs	r3, #1
 8005b96:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005b98:	697b      	ldr	r3, [r7, #20]
	}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3718      	adds	r7, #24
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
 8005ba2:	bf00      	nop
 8005ba4:	20000dac 	.word	0x20000dac
 8005ba8:	20001288 	.word	0x20001288
 8005bac:	20000db0 	.word	0x20000db0

08005bb0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005bba:	4b21      	ldr	r3, [pc, #132]	@ (8005c40 <prvAddCurrentTaskToDelayedList+0x90>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005bc0:	4b20      	ldr	r3, [pc, #128]	@ (8005c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	3304      	adds	r3, #4
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f7fe fc16 	bl	80043f8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005bd2:	d10a      	bne.n	8005bea <prvAddCurrentTaskToDelayedList+0x3a>
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d007      	beq.n	8005bea <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005bda:	4b1a      	ldr	r3, [pc, #104]	@ (8005c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	3304      	adds	r3, #4
 8005be0:	4619      	mov	r1, r3
 8005be2:	4819      	ldr	r0, [pc, #100]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0x98>)
 8005be4:	f7fe fbab 	bl	800433e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005be8:	e026      	b.n	8005c38 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005bea:	68fa      	ldr	r2, [r7, #12]
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	4413      	add	r3, r2
 8005bf0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005bf2:	4b14      	ldr	r3, [pc, #80]	@ (8005c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68ba      	ldr	r2, [r7, #8]
 8005bf8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005bfa:	68ba      	ldr	r2, [r7, #8]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d209      	bcs.n	8005c16 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c02:	4b12      	ldr	r3, [pc, #72]	@ (8005c4c <prvAddCurrentTaskToDelayedList+0x9c>)
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	4b0f      	ldr	r3, [pc, #60]	@ (8005c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	3304      	adds	r3, #4
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	4610      	mov	r0, r2
 8005c10:	f7fe fbb9 	bl	8004386 <vListInsert>
}
 8005c14:	e010      	b.n	8005c38 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c16:	4b0e      	ldr	r3, [pc, #56]	@ (8005c50 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005c18:	681a      	ldr	r2, [r3, #0]
 8005c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8005c44 <prvAddCurrentTaskToDelayedList+0x94>)
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	3304      	adds	r3, #4
 8005c20:	4619      	mov	r1, r3
 8005c22:	4610      	mov	r0, r2
 8005c24:	f7fe fbaf 	bl	8004386 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005c28:	4b0a      	ldr	r3, [pc, #40]	@ (8005c54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	68ba      	ldr	r2, [r7, #8]
 8005c2e:	429a      	cmp	r2, r3
 8005c30:	d202      	bcs.n	8005c38 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005c32:	4a08      	ldr	r2, [pc, #32]	@ (8005c54 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	6013      	str	r3, [r2, #0]
}
 8005c38:	bf00      	nop
 8005c3a:	3710      	adds	r7, #16
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}
 8005c40:	20001284 	.word	0x20001284
 8005c44:	20000dac 	.word	0x20000dac
 8005c48:	2000126c 	.word	0x2000126c
 8005c4c:	2000123c 	.word	0x2000123c
 8005c50:	20001238 	.word	0x20001238
 8005c54:	200012a0 	.word	0x200012a0

08005c58 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005c58:	b580      	push	{r7, lr}
 8005c5a:	b08a      	sub	sp, #40	@ 0x28
 8005c5c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005c5e:	2300      	movs	r3, #0
 8005c60:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005c62:	f000 fb13 	bl	800628c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005c66:	4b1d      	ldr	r3, [pc, #116]	@ (8005cdc <xTimerCreateTimerTask+0x84>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d021      	beq.n	8005cb2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005c6e:	2300      	movs	r3, #0
 8005c70:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005c72:	2300      	movs	r3, #0
 8005c74:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005c76:	1d3a      	adds	r2, r7, #4
 8005c78:	f107 0108 	add.w	r1, r7, #8
 8005c7c:	f107 030c 	add.w	r3, r7, #12
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7fe fb15 	bl	80042b0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005c86:	6879      	ldr	r1, [r7, #4]
 8005c88:	68bb      	ldr	r3, [r7, #8]
 8005c8a:	68fa      	ldr	r2, [r7, #12]
 8005c8c:	9202      	str	r2, [sp, #8]
 8005c8e:	9301      	str	r3, [sp, #4]
 8005c90:	2302      	movs	r3, #2
 8005c92:	9300      	str	r3, [sp, #0]
 8005c94:	2300      	movs	r3, #0
 8005c96:	460a      	mov	r2, r1
 8005c98:	4911      	ldr	r1, [pc, #68]	@ (8005ce0 <xTimerCreateTimerTask+0x88>)
 8005c9a:	4812      	ldr	r0, [pc, #72]	@ (8005ce4 <xTimerCreateTimerTask+0x8c>)
 8005c9c:	f7ff f8d0 	bl	8004e40 <xTaskCreateStatic>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	4a11      	ldr	r2, [pc, #68]	@ (8005ce8 <xTimerCreateTimerTask+0x90>)
 8005ca4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005ca6:	4b10      	ldr	r3, [pc, #64]	@ (8005ce8 <xTimerCreateTimerTask+0x90>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d001      	beq.n	8005cb2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8005cae:	2301      	movs	r3, #1
 8005cb0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d10b      	bne.n	8005cd0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005cb8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cbc:	f383 8811 	msr	BASEPRI, r3
 8005cc0:	f3bf 8f6f 	isb	sy
 8005cc4:	f3bf 8f4f 	dsb	sy
 8005cc8:	613b      	str	r3, [r7, #16]
}
 8005cca:	bf00      	nop
 8005ccc:	bf00      	nop
 8005cce:	e7fd      	b.n	8005ccc <xTimerCreateTimerTask+0x74>
	return xReturn;
 8005cd0:	697b      	ldr	r3, [r7, #20]
}
 8005cd2:	4618      	mov	r0, r3
 8005cd4:	3718      	adds	r7, #24
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	200012dc 	.word	0x200012dc
 8005ce0:	08007578 	.word	0x08007578
 8005ce4:	08005e25 	.word	0x08005e25
 8005ce8:	200012e0 	.word	0x200012e0

08005cec <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b08a      	sub	sp, #40	@ 0x28
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	60f8      	str	r0, [r7, #12]
 8005cf4:	60b9      	str	r1, [r7, #8]
 8005cf6:	607a      	str	r2, [r7, #4]
 8005cf8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d10b      	bne.n	8005d1c <xTimerGenericCommand+0x30>
	__asm volatile
 8005d04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d08:	f383 8811 	msr	BASEPRI, r3
 8005d0c:	f3bf 8f6f 	isb	sy
 8005d10:	f3bf 8f4f 	dsb	sy
 8005d14:	623b      	str	r3, [r7, #32]
}
 8005d16:	bf00      	nop
 8005d18:	bf00      	nop
 8005d1a:	e7fd      	b.n	8005d18 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005d1c:	4b19      	ldr	r3, [pc, #100]	@ (8005d84 <xTimerGenericCommand+0x98>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d02a      	beq.n	8005d7a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005d24:	68bb      	ldr	r3, [r7, #8]
 8005d26:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	2b05      	cmp	r3, #5
 8005d34:	dc18      	bgt.n	8005d68 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005d36:	f7ff fead 	bl	8005a94 <xTaskGetSchedulerState>
 8005d3a:	4603      	mov	r3, r0
 8005d3c:	2b02      	cmp	r3, #2
 8005d3e:	d109      	bne.n	8005d54 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005d40:	4b10      	ldr	r3, [pc, #64]	@ (8005d84 <xTimerGenericCommand+0x98>)
 8005d42:	6818      	ldr	r0, [r3, #0]
 8005d44:	f107 0110 	add.w	r1, r7, #16
 8005d48:	2300      	movs	r3, #0
 8005d4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d4c:	f7fe fc88 	bl	8004660 <xQueueGenericSend>
 8005d50:	6278      	str	r0, [r7, #36]	@ 0x24
 8005d52:	e012      	b.n	8005d7a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005d54:	4b0b      	ldr	r3, [pc, #44]	@ (8005d84 <xTimerGenericCommand+0x98>)
 8005d56:	6818      	ldr	r0, [r3, #0]
 8005d58:	f107 0110 	add.w	r1, r7, #16
 8005d5c:	2300      	movs	r3, #0
 8005d5e:	2200      	movs	r2, #0
 8005d60:	f7fe fc7e 	bl	8004660 <xQueueGenericSend>
 8005d64:	6278      	str	r0, [r7, #36]	@ 0x24
 8005d66:	e008      	b.n	8005d7a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005d68:	4b06      	ldr	r3, [pc, #24]	@ (8005d84 <xTimerGenericCommand+0x98>)
 8005d6a:	6818      	ldr	r0, [r3, #0]
 8005d6c:	f107 0110 	add.w	r1, r7, #16
 8005d70:	2300      	movs	r3, #0
 8005d72:	683a      	ldr	r2, [r7, #0]
 8005d74:	f7fe fd76 	bl	8004864 <xQueueGenericSendFromISR>
 8005d78:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005d7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	3728      	adds	r7, #40	@ 0x28
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bd80      	pop	{r7, pc}
 8005d84:	200012dc 	.word	0x200012dc

08005d88 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005d88:	b580      	push	{r7, lr}
 8005d8a:	b088      	sub	sp, #32
 8005d8c:	af02      	add	r7, sp, #8
 8005d8e:	6078      	str	r0, [r7, #4]
 8005d90:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d92:	4b23      	ldr	r3, [pc, #140]	@ (8005e20 <prvProcessExpiredTimer+0x98>)
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	68db      	ldr	r3, [r3, #12]
 8005d9a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	3304      	adds	r3, #4
 8005da0:	4618      	mov	r0, r3
 8005da2:	f7fe fb29 	bl	80043f8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dac:	f003 0304 	and.w	r3, r3, #4
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d023      	beq.n	8005dfc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	699a      	ldr	r2, [r3, #24]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	18d1      	adds	r1, r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	683a      	ldr	r2, [r7, #0]
 8005dc0:	6978      	ldr	r0, [r7, #20]
 8005dc2:	f000 f8d5 	bl	8005f70 <prvInsertTimerInActiveList>
 8005dc6:	4603      	mov	r3, r0
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d020      	beq.n	8005e0e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005dcc:	2300      	movs	r3, #0
 8005dce:	9300      	str	r3, [sp, #0]
 8005dd0:	2300      	movs	r3, #0
 8005dd2:	687a      	ldr	r2, [r7, #4]
 8005dd4:	2100      	movs	r1, #0
 8005dd6:	6978      	ldr	r0, [r7, #20]
 8005dd8:	f7ff ff88 	bl	8005cec <xTimerGenericCommand>
 8005ddc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8005dde:	693b      	ldr	r3, [r7, #16]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d114      	bne.n	8005e0e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005de8:	f383 8811 	msr	BASEPRI, r3
 8005dec:	f3bf 8f6f 	isb	sy
 8005df0:	f3bf 8f4f 	dsb	sy
 8005df4:	60fb      	str	r3, [r7, #12]
}
 8005df6:	bf00      	nop
 8005df8:	bf00      	nop
 8005dfa:	e7fd      	b.n	8005df8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005dfc:	697b      	ldr	r3, [r7, #20]
 8005dfe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005e02:	f023 0301 	bic.w	r3, r3, #1
 8005e06:	b2da      	uxtb	r2, r3
 8005e08:	697b      	ldr	r3, [r7, #20]
 8005e0a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	6a1b      	ldr	r3, [r3, #32]
 8005e12:	6978      	ldr	r0, [r7, #20]
 8005e14:	4798      	blx	r3
}
 8005e16:	bf00      	nop
 8005e18:	3718      	adds	r7, #24
 8005e1a:	46bd      	mov	sp, r7
 8005e1c:	bd80      	pop	{r7, pc}
 8005e1e:	bf00      	nop
 8005e20:	200012d4 	.word	0x200012d4

08005e24 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b084      	sub	sp, #16
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005e2c:	f107 0308 	add.w	r3, r7, #8
 8005e30:	4618      	mov	r0, r3
 8005e32:	f000 f859 	bl	8005ee8 <prvGetNextExpireTime>
 8005e36:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	4619      	mov	r1, r3
 8005e3c:	68f8      	ldr	r0, [r7, #12]
 8005e3e:	f000 f805 	bl	8005e4c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005e42:	f000 f8d7 	bl	8005ff4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005e46:	bf00      	nop
 8005e48:	e7f0      	b.n	8005e2c <prvTimerTask+0x8>
	...

08005e4c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005e4c:	b580      	push	{r7, lr}
 8005e4e:	b084      	sub	sp, #16
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
 8005e54:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005e56:	f7ff fa37 	bl	80052c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005e5a:	f107 0308 	add.w	r3, r7, #8
 8005e5e:	4618      	mov	r0, r3
 8005e60:	f000 f866 	bl	8005f30 <prvSampleTimeNow>
 8005e64:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d130      	bne.n	8005ece <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005e6c:	683b      	ldr	r3, [r7, #0]
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d10a      	bne.n	8005e88 <prvProcessTimerOrBlockTask+0x3c>
 8005e72:	687a      	ldr	r2, [r7, #4]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	429a      	cmp	r2, r3
 8005e78:	d806      	bhi.n	8005e88 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005e7a:	f7ff fa33 	bl	80052e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005e7e:	68f9      	ldr	r1, [r7, #12]
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f7ff ff81 	bl	8005d88 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005e86:	e024      	b.n	8005ed2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d008      	beq.n	8005ea0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005e8e:	4b13      	ldr	r3, [pc, #76]	@ (8005edc <prvProcessTimerOrBlockTask+0x90>)
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d101      	bne.n	8005e9c <prvProcessTimerOrBlockTask+0x50>
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e000      	b.n	8005e9e <prvProcessTimerOrBlockTask+0x52>
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005ea0:	4b0f      	ldr	r3, [pc, #60]	@ (8005ee0 <prvProcessTimerOrBlockTask+0x94>)
 8005ea2:	6818      	ldr	r0, [r3, #0]
 8005ea4:	687a      	ldr	r2, [r7, #4]
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	683a      	ldr	r2, [r7, #0]
 8005eac:	4619      	mov	r1, r3
 8005eae:	f7fe ff93 	bl	8004dd8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005eb2:	f7ff fa17 	bl	80052e4 <xTaskResumeAll>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d10a      	bne.n	8005ed2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005ebc:	4b09      	ldr	r3, [pc, #36]	@ (8005ee4 <prvProcessTimerOrBlockTask+0x98>)
 8005ebe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ec2:	601a      	str	r2, [r3, #0]
 8005ec4:	f3bf 8f4f 	dsb	sy
 8005ec8:	f3bf 8f6f 	isb	sy
}
 8005ecc:	e001      	b.n	8005ed2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005ece:	f7ff fa09 	bl	80052e4 <xTaskResumeAll>
}
 8005ed2:	bf00      	nop
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	200012d8 	.word	0x200012d8
 8005ee0:	200012dc 	.word	0x200012dc
 8005ee4:	e000ed04 	.word	0xe000ed04

08005ee8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005ee8:	b480      	push	{r7}
 8005eea:	b085      	sub	sp, #20
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8005f2c <prvGetNextExpireTime+0x44>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d101      	bne.n	8005efe <prvGetNextExpireTime+0x16>
 8005efa:	2201      	movs	r2, #1
 8005efc:	e000      	b.n	8005f00 <prvGetNextExpireTime+0x18>
 8005efe:	2200      	movs	r2, #0
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d105      	bne.n	8005f18 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005f0c:	4b07      	ldr	r3, [pc, #28]	@ (8005f2c <prvGetNextExpireTime+0x44>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	68db      	ldr	r3, [r3, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	60fb      	str	r3, [r7, #12]
 8005f16:	e001      	b.n	8005f1c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005f18:	2300      	movs	r3, #0
 8005f1a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3714      	adds	r7, #20
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr
 8005f2a:	bf00      	nop
 8005f2c:	200012d4 	.word	0x200012d4

08005f30 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005f30:	b580      	push	{r7, lr}
 8005f32:	b084      	sub	sp, #16
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005f38:	f7ff fa72 	bl	8005420 <xTaskGetTickCount>
 8005f3c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005f3e:	4b0b      	ldr	r3, [pc, #44]	@ (8005f6c <prvSampleTimeNow+0x3c>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	68fa      	ldr	r2, [r7, #12]
 8005f44:	429a      	cmp	r2, r3
 8005f46:	d205      	bcs.n	8005f54 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005f48:	f000 f93a 	bl	80061c0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	601a      	str	r2, [r3, #0]
 8005f52:	e002      	b.n	8005f5a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005f5a:	4a04      	ldr	r2, [pc, #16]	@ (8005f6c <prvSampleTimeNow+0x3c>)
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005f60:	68fb      	ldr	r3, [r7, #12]
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3710      	adds	r7, #16
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	200012e4 	.word	0x200012e4

08005f70 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	b086      	sub	sp, #24
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	60f8      	str	r0, [r7, #12]
 8005f78:	60b9      	str	r1, [r7, #8]
 8005f7a:	607a      	str	r2, [r7, #4]
 8005f7c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005f7e:	2300      	movs	r3, #0
 8005f80:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	68ba      	ldr	r2, [r7, #8]
 8005f86:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	68fa      	ldr	r2, [r7, #12]
 8005f8c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005f8e:	68ba      	ldr	r2, [r7, #8]
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	429a      	cmp	r2, r3
 8005f94:	d812      	bhi.n	8005fbc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	683b      	ldr	r3, [r7, #0]
 8005f9a:	1ad2      	subs	r2, r2, r3
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	699b      	ldr	r3, [r3, #24]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d302      	bcc.n	8005faa <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005fa4:	2301      	movs	r3, #1
 8005fa6:	617b      	str	r3, [r7, #20]
 8005fa8:	e01b      	b.n	8005fe2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005faa:	4b10      	ldr	r3, [pc, #64]	@ (8005fec <prvInsertTimerInActiveList+0x7c>)
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	3304      	adds	r3, #4
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	4610      	mov	r0, r2
 8005fb6:	f7fe f9e6 	bl	8004386 <vListInsert>
 8005fba:	e012      	b.n	8005fe2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	429a      	cmp	r2, r3
 8005fc2:	d206      	bcs.n	8005fd2 <prvInsertTimerInActiveList+0x62>
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d302      	bcc.n	8005fd2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	617b      	str	r3, [r7, #20]
 8005fd0:	e007      	b.n	8005fe2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005fd2:	4b07      	ldr	r3, [pc, #28]	@ (8005ff0 <prvInsertTimerInActiveList+0x80>)
 8005fd4:	681a      	ldr	r2, [r3, #0]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	3304      	adds	r3, #4
 8005fda:	4619      	mov	r1, r3
 8005fdc:	4610      	mov	r0, r2
 8005fde:	f7fe f9d2 	bl	8004386 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005fe2:	697b      	ldr	r3, [r7, #20]
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3718      	adds	r7, #24
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	200012d8 	.word	0x200012d8
 8005ff0:	200012d4 	.word	0x200012d4

08005ff4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	b08e      	sub	sp, #56	@ 0x38
 8005ff8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005ffa:	e0ce      	b.n	800619a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	da19      	bge.n	8006036 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006002:	1d3b      	adds	r3, r7, #4
 8006004:	3304      	adds	r3, #4
 8006006:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600a:	2b00      	cmp	r3, #0
 800600c:	d10b      	bne.n	8006026 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800600e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006012:	f383 8811 	msr	BASEPRI, r3
 8006016:	f3bf 8f6f 	isb	sy
 800601a:	f3bf 8f4f 	dsb	sy
 800601e:	61fb      	str	r3, [r7, #28]
}
 8006020:	bf00      	nop
 8006022:	bf00      	nop
 8006024:	e7fd      	b.n	8006022 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006026:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800602c:	6850      	ldr	r0, [r2, #4]
 800602e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006030:	6892      	ldr	r2, [r2, #8]
 8006032:	4611      	mov	r1, r2
 8006034:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	2b00      	cmp	r3, #0
 800603a:	f2c0 80ae 	blt.w	800619a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006044:	695b      	ldr	r3, [r3, #20]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d004      	beq.n	8006054 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800604a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800604c:	3304      	adds	r3, #4
 800604e:	4618      	mov	r0, r3
 8006050:	f7fe f9d2 	bl	80043f8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006054:	463b      	mov	r3, r7
 8006056:	4618      	mov	r0, r3
 8006058:	f7ff ff6a 	bl	8005f30 <prvSampleTimeNow>
 800605c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2b09      	cmp	r3, #9
 8006062:	f200 8097 	bhi.w	8006194 <prvProcessReceivedCommands+0x1a0>
 8006066:	a201      	add	r2, pc, #4	@ (adr r2, 800606c <prvProcessReceivedCommands+0x78>)
 8006068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800606c:	08006095 	.word	0x08006095
 8006070:	08006095 	.word	0x08006095
 8006074:	08006095 	.word	0x08006095
 8006078:	0800610b 	.word	0x0800610b
 800607c:	0800611f 	.word	0x0800611f
 8006080:	0800616b 	.word	0x0800616b
 8006084:	08006095 	.word	0x08006095
 8006088:	08006095 	.word	0x08006095
 800608c:	0800610b 	.word	0x0800610b
 8006090:	0800611f 	.word	0x0800611f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006096:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800609a:	f043 0301 	orr.w	r3, r3, #1
 800609e:	b2da      	uxtb	r2, r3
 80060a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060a2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80060a6:	68ba      	ldr	r2, [r7, #8]
 80060a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060aa:	699b      	ldr	r3, [r3, #24]
 80060ac:	18d1      	adds	r1, r2, r3
 80060ae:	68bb      	ldr	r3, [r7, #8]
 80060b0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80060b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060b4:	f7ff ff5c 	bl	8005f70 <prvInsertTimerInActiveList>
 80060b8:	4603      	mov	r3, r0
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d06c      	beq.n	8006198 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80060be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c0:	6a1b      	ldr	r3, [r3, #32]
 80060c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060c4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80060c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060cc:	f003 0304 	and.w	r3, r3, #4
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d061      	beq.n	8006198 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	441a      	add	r2, r3
 80060dc:	2300      	movs	r3, #0
 80060de:	9300      	str	r3, [sp, #0]
 80060e0:	2300      	movs	r3, #0
 80060e2:	2100      	movs	r1, #0
 80060e4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80060e6:	f7ff fe01 	bl	8005cec <xTimerGenericCommand>
 80060ea:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80060ec:	6a3b      	ldr	r3, [r7, #32]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d152      	bne.n	8006198 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80060f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	61bb      	str	r3, [r7, #24]
}
 8006104:	bf00      	nop
 8006106:	bf00      	nop
 8006108:	e7fd      	b.n	8006106 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800610a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800610c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006110:	f023 0301 	bic.w	r3, r3, #1
 8006114:	b2da      	uxtb	r2, r3
 8006116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006118:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800611c:	e03d      	b.n	800619a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800611e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006120:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006124:	f043 0301 	orr.w	r3, r3, #1
 8006128:	b2da      	uxtb	r2, r3
 800612a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800612c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006130:	68ba      	ldr	r2, [r7, #8]
 8006132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006134:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006138:	699b      	ldr	r3, [r3, #24]
 800613a:	2b00      	cmp	r3, #0
 800613c:	d10b      	bne.n	8006156 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800613e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006142:	f383 8811 	msr	BASEPRI, r3
 8006146:	f3bf 8f6f 	isb	sy
 800614a:	f3bf 8f4f 	dsb	sy
 800614e:	617b      	str	r3, [r7, #20]
}
 8006150:	bf00      	nop
 8006152:	bf00      	nop
 8006154:	e7fd      	b.n	8006152 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006158:	699a      	ldr	r2, [r3, #24]
 800615a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800615c:	18d1      	adds	r1, r2, r3
 800615e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006162:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006164:	f7ff ff04 	bl	8005f70 <prvInsertTimerInActiveList>
					break;
 8006168:	e017      	b.n	800619a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800616a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800616c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006170:	f003 0302 	and.w	r3, r3, #2
 8006174:	2b00      	cmp	r3, #0
 8006176:	d103      	bne.n	8006180 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006178:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800617a:	f000 fbe5 	bl	8006948 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800617e:	e00c      	b.n	800619a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006182:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006186:	f023 0301 	bic.w	r3, r3, #1
 800618a:	b2da      	uxtb	r2, r3
 800618c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800618e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006192:	e002      	b.n	800619a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006194:	bf00      	nop
 8006196:	e000      	b.n	800619a <prvProcessReceivedCommands+0x1a6>
					break;
 8006198:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800619a:	4b08      	ldr	r3, [pc, #32]	@ (80061bc <prvProcessReceivedCommands+0x1c8>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	1d39      	adds	r1, r7, #4
 80061a0:	2200      	movs	r2, #0
 80061a2:	4618      	mov	r0, r3
 80061a4:	f7fe fbfc 	bl	80049a0 <xQueueReceive>
 80061a8:	4603      	mov	r3, r0
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	f47f af26 	bne.w	8005ffc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80061b0:	bf00      	nop
 80061b2:	bf00      	nop
 80061b4:	3730      	adds	r7, #48	@ 0x30
 80061b6:	46bd      	mov	sp, r7
 80061b8:	bd80      	pop	{r7, pc}
 80061ba:	bf00      	nop
 80061bc:	200012dc 	.word	0x200012dc

080061c0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b088      	sub	sp, #32
 80061c4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80061c6:	e049      	b.n	800625c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80061c8:	4b2e      	ldr	r3, [pc, #184]	@ (8006284 <prvSwitchTimerLists+0xc4>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	68db      	ldr	r3, [r3, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80061d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006284 <prvSwitchTimerLists+0xc4>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	3304      	adds	r3, #4
 80061e0:	4618      	mov	r0, r3
 80061e2:	f7fe f909 	bl	80043f8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	6a1b      	ldr	r3, [r3, #32]
 80061ea:	68f8      	ldr	r0, [r7, #12]
 80061ec:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80061f4:	f003 0304 	and.w	r3, r3, #4
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d02f      	beq.n	800625c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	699b      	ldr	r3, [r3, #24]
 8006200:	693a      	ldr	r2, [r7, #16]
 8006202:	4413      	add	r3, r2
 8006204:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006206:	68ba      	ldr	r2, [r7, #8]
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	429a      	cmp	r2, r3
 800620c:	d90e      	bls.n	800622c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800620e:	68fb      	ldr	r3, [r7, #12]
 8006210:	68ba      	ldr	r2, [r7, #8]
 8006212:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	68fa      	ldr	r2, [r7, #12]
 8006218:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800621a:	4b1a      	ldr	r3, [pc, #104]	@ (8006284 <prvSwitchTimerLists+0xc4>)
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	68fb      	ldr	r3, [r7, #12]
 8006220:	3304      	adds	r3, #4
 8006222:	4619      	mov	r1, r3
 8006224:	4610      	mov	r0, r2
 8006226:	f7fe f8ae 	bl	8004386 <vListInsert>
 800622a:	e017      	b.n	800625c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800622c:	2300      	movs	r3, #0
 800622e:	9300      	str	r3, [sp, #0]
 8006230:	2300      	movs	r3, #0
 8006232:	693a      	ldr	r2, [r7, #16]
 8006234:	2100      	movs	r1, #0
 8006236:	68f8      	ldr	r0, [r7, #12]
 8006238:	f7ff fd58 	bl	8005cec <xTimerGenericCommand>
 800623c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d10b      	bne.n	800625c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006248:	f383 8811 	msr	BASEPRI, r3
 800624c:	f3bf 8f6f 	isb	sy
 8006250:	f3bf 8f4f 	dsb	sy
 8006254:	603b      	str	r3, [r7, #0]
}
 8006256:	bf00      	nop
 8006258:	bf00      	nop
 800625a:	e7fd      	b.n	8006258 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800625c:	4b09      	ldr	r3, [pc, #36]	@ (8006284 <prvSwitchTimerLists+0xc4>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d1b0      	bne.n	80061c8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006266:	4b07      	ldr	r3, [pc, #28]	@ (8006284 <prvSwitchTimerLists+0xc4>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800626c:	4b06      	ldr	r3, [pc, #24]	@ (8006288 <prvSwitchTimerLists+0xc8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	4a04      	ldr	r2, [pc, #16]	@ (8006284 <prvSwitchTimerLists+0xc4>)
 8006272:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006274:	4a04      	ldr	r2, [pc, #16]	@ (8006288 <prvSwitchTimerLists+0xc8>)
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	6013      	str	r3, [r2, #0]
}
 800627a:	bf00      	nop
 800627c:	3718      	adds	r7, #24
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	200012d4 	.word	0x200012d4
 8006288:	200012d8 	.word	0x200012d8

0800628c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b082      	sub	sp, #8
 8006290:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006292:	f000 f969 	bl	8006568 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006296:	4b15      	ldr	r3, [pc, #84]	@ (80062ec <prvCheckForValidListAndQueue+0x60>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d120      	bne.n	80062e0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800629e:	4814      	ldr	r0, [pc, #80]	@ (80062f0 <prvCheckForValidListAndQueue+0x64>)
 80062a0:	f7fe f820 	bl	80042e4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80062a4:	4813      	ldr	r0, [pc, #76]	@ (80062f4 <prvCheckForValidListAndQueue+0x68>)
 80062a6:	f7fe f81d 	bl	80042e4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80062aa:	4b13      	ldr	r3, [pc, #76]	@ (80062f8 <prvCheckForValidListAndQueue+0x6c>)
 80062ac:	4a10      	ldr	r2, [pc, #64]	@ (80062f0 <prvCheckForValidListAndQueue+0x64>)
 80062ae:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80062b0:	4b12      	ldr	r3, [pc, #72]	@ (80062fc <prvCheckForValidListAndQueue+0x70>)
 80062b2:	4a10      	ldr	r2, [pc, #64]	@ (80062f4 <prvCheckForValidListAndQueue+0x68>)
 80062b4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80062b6:	2300      	movs	r3, #0
 80062b8:	9300      	str	r3, [sp, #0]
 80062ba:	4b11      	ldr	r3, [pc, #68]	@ (8006300 <prvCheckForValidListAndQueue+0x74>)
 80062bc:	4a11      	ldr	r2, [pc, #68]	@ (8006304 <prvCheckForValidListAndQueue+0x78>)
 80062be:	2110      	movs	r1, #16
 80062c0:	200a      	movs	r0, #10
 80062c2:	f7fe f92d 	bl	8004520 <xQueueGenericCreateStatic>
 80062c6:	4603      	mov	r3, r0
 80062c8:	4a08      	ldr	r2, [pc, #32]	@ (80062ec <prvCheckForValidListAndQueue+0x60>)
 80062ca:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80062cc:	4b07      	ldr	r3, [pc, #28]	@ (80062ec <prvCheckForValidListAndQueue+0x60>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d005      	beq.n	80062e0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80062d4:	4b05      	ldr	r3, [pc, #20]	@ (80062ec <prvCheckForValidListAndQueue+0x60>)
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	490b      	ldr	r1, [pc, #44]	@ (8006308 <prvCheckForValidListAndQueue+0x7c>)
 80062da:	4618      	mov	r0, r3
 80062dc:	f7fe fd52 	bl	8004d84 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80062e0:	f000 f974 	bl	80065cc <vPortExitCritical>
}
 80062e4:	bf00      	nop
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bd80      	pop	{r7, pc}
 80062ea:	bf00      	nop
 80062ec:	200012dc 	.word	0x200012dc
 80062f0:	200012ac 	.word	0x200012ac
 80062f4:	200012c0 	.word	0x200012c0
 80062f8:	200012d4 	.word	0x200012d4
 80062fc:	200012d8 	.word	0x200012d8
 8006300:	20001388 	.word	0x20001388
 8006304:	200012e8 	.word	0x200012e8
 8006308:	08007580 	.word	0x08007580

0800630c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800630c:	b480      	push	{r7}
 800630e:	b085      	sub	sp, #20
 8006310:	af00      	add	r7, sp, #0
 8006312:	60f8      	str	r0, [r7, #12]
 8006314:	60b9      	str	r1, [r7, #8]
 8006316:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	3b04      	subs	r3, #4
 800631c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006324:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	3b04      	subs	r3, #4
 800632a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	f023 0201 	bic.w	r2, r3, #1
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	3b04      	subs	r3, #4
 800633a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800633c:	4a0c      	ldr	r2, [pc, #48]	@ (8006370 <pxPortInitialiseStack+0x64>)
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	3b14      	subs	r3, #20
 8006346:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006348:	687a      	ldr	r2, [r7, #4]
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	3b04      	subs	r3, #4
 8006352:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f06f 0202 	mvn.w	r2, #2
 800635a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	3b20      	subs	r3, #32
 8006360:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006362:	68fb      	ldr	r3, [r7, #12]
}
 8006364:	4618      	mov	r0, r3
 8006366:	3714      	adds	r7, #20
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr
 8006370:	08006375 	.word	0x08006375

08006374 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800637a:	2300      	movs	r3, #0
 800637c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800637e:	4b13      	ldr	r3, [pc, #76]	@ (80063cc <prvTaskExitError+0x58>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006386:	d00b      	beq.n	80063a0 <prvTaskExitError+0x2c>
	__asm volatile
 8006388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638c:	f383 8811 	msr	BASEPRI, r3
 8006390:	f3bf 8f6f 	isb	sy
 8006394:	f3bf 8f4f 	dsb	sy
 8006398:	60fb      	str	r3, [r7, #12]
}
 800639a:	bf00      	nop
 800639c:	bf00      	nop
 800639e:	e7fd      	b.n	800639c <prvTaskExitError+0x28>
	__asm volatile
 80063a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a4:	f383 8811 	msr	BASEPRI, r3
 80063a8:	f3bf 8f6f 	isb	sy
 80063ac:	f3bf 8f4f 	dsb	sy
 80063b0:	60bb      	str	r3, [r7, #8]
}
 80063b2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80063b4:	bf00      	nop
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d0fc      	beq.n	80063b6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80063bc:	bf00      	nop
 80063be:	bf00      	nop
 80063c0:	3714      	adds	r7, #20
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	20000010 	.word	0x20000010

080063d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80063d0:	4b07      	ldr	r3, [pc, #28]	@ (80063f0 <pxCurrentTCBConst2>)
 80063d2:	6819      	ldr	r1, [r3, #0]
 80063d4:	6808      	ldr	r0, [r1, #0]
 80063d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063da:	f380 8809 	msr	PSP, r0
 80063de:	f3bf 8f6f 	isb	sy
 80063e2:	f04f 0000 	mov.w	r0, #0
 80063e6:	f380 8811 	msr	BASEPRI, r0
 80063ea:	4770      	bx	lr
 80063ec:	f3af 8000 	nop.w

080063f0 <pxCurrentTCBConst2>:
 80063f0:	20000dac 	.word	0x20000dac
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80063f4:	bf00      	nop
 80063f6:	bf00      	nop

080063f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80063f8:	4808      	ldr	r0, [pc, #32]	@ (800641c <prvPortStartFirstTask+0x24>)
 80063fa:	6800      	ldr	r0, [r0, #0]
 80063fc:	6800      	ldr	r0, [r0, #0]
 80063fe:	f380 8808 	msr	MSP, r0
 8006402:	f04f 0000 	mov.w	r0, #0
 8006406:	f380 8814 	msr	CONTROL, r0
 800640a:	b662      	cpsie	i
 800640c:	b661      	cpsie	f
 800640e:	f3bf 8f4f 	dsb	sy
 8006412:	f3bf 8f6f 	isb	sy
 8006416:	df00      	svc	0
 8006418:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800641a:	bf00      	nop
 800641c:	e000ed08 	.word	0xe000ed08

08006420 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006420:	b580      	push	{r7, lr}
 8006422:	b086      	sub	sp, #24
 8006424:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006426:	4b47      	ldr	r3, [pc, #284]	@ (8006544 <xPortStartScheduler+0x124>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	4a47      	ldr	r2, [pc, #284]	@ (8006548 <xPortStartScheduler+0x128>)
 800642c:	4293      	cmp	r3, r2
 800642e:	d10b      	bne.n	8006448 <xPortStartScheduler+0x28>
	__asm volatile
 8006430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006434:	f383 8811 	msr	BASEPRI, r3
 8006438:	f3bf 8f6f 	isb	sy
 800643c:	f3bf 8f4f 	dsb	sy
 8006440:	60fb      	str	r3, [r7, #12]
}
 8006442:	bf00      	nop
 8006444:	bf00      	nop
 8006446:	e7fd      	b.n	8006444 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006448:	4b3e      	ldr	r3, [pc, #248]	@ (8006544 <xPortStartScheduler+0x124>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a3f      	ldr	r2, [pc, #252]	@ (800654c <xPortStartScheduler+0x12c>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d10b      	bne.n	800646a <xPortStartScheduler+0x4a>
	__asm volatile
 8006452:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006456:	f383 8811 	msr	BASEPRI, r3
 800645a:	f3bf 8f6f 	isb	sy
 800645e:	f3bf 8f4f 	dsb	sy
 8006462:	613b      	str	r3, [r7, #16]
}
 8006464:	bf00      	nop
 8006466:	bf00      	nop
 8006468:	e7fd      	b.n	8006466 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800646a:	4b39      	ldr	r3, [pc, #228]	@ (8006550 <xPortStartScheduler+0x130>)
 800646c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	781b      	ldrb	r3, [r3, #0]
 8006472:	b2db      	uxtb	r3, r3
 8006474:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006476:	697b      	ldr	r3, [r7, #20]
 8006478:	22ff      	movs	r2, #255	@ 0xff
 800647a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	781b      	ldrb	r3, [r3, #0]
 8006480:	b2db      	uxtb	r3, r3
 8006482:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006484:	78fb      	ldrb	r3, [r7, #3]
 8006486:	b2db      	uxtb	r3, r3
 8006488:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800648c:	b2da      	uxtb	r2, r3
 800648e:	4b31      	ldr	r3, [pc, #196]	@ (8006554 <xPortStartScheduler+0x134>)
 8006490:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006492:	4b31      	ldr	r3, [pc, #196]	@ (8006558 <xPortStartScheduler+0x138>)
 8006494:	2207      	movs	r2, #7
 8006496:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006498:	e009      	b.n	80064ae <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800649a:	4b2f      	ldr	r3, [pc, #188]	@ (8006558 <xPortStartScheduler+0x138>)
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	3b01      	subs	r3, #1
 80064a0:	4a2d      	ldr	r2, [pc, #180]	@ (8006558 <xPortStartScheduler+0x138>)
 80064a2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80064a4:	78fb      	ldrb	r3, [r7, #3]
 80064a6:	b2db      	uxtb	r3, r3
 80064a8:	005b      	lsls	r3, r3, #1
 80064aa:	b2db      	uxtb	r3, r3
 80064ac:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80064ae:	78fb      	ldrb	r3, [r7, #3]
 80064b0:	b2db      	uxtb	r3, r3
 80064b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064b6:	2b80      	cmp	r3, #128	@ 0x80
 80064b8:	d0ef      	beq.n	800649a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80064ba:	4b27      	ldr	r3, [pc, #156]	@ (8006558 <xPortStartScheduler+0x138>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f1c3 0307 	rsb	r3, r3, #7
 80064c2:	2b04      	cmp	r3, #4
 80064c4:	d00b      	beq.n	80064de <xPortStartScheduler+0xbe>
	__asm volatile
 80064c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064ca:	f383 8811 	msr	BASEPRI, r3
 80064ce:	f3bf 8f6f 	isb	sy
 80064d2:	f3bf 8f4f 	dsb	sy
 80064d6:	60bb      	str	r3, [r7, #8]
}
 80064d8:	bf00      	nop
 80064da:	bf00      	nop
 80064dc:	e7fd      	b.n	80064da <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80064de:	4b1e      	ldr	r3, [pc, #120]	@ (8006558 <xPortStartScheduler+0x138>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	021b      	lsls	r3, r3, #8
 80064e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006558 <xPortStartScheduler+0x138>)
 80064e6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80064e8:	4b1b      	ldr	r3, [pc, #108]	@ (8006558 <xPortStartScheduler+0x138>)
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80064f0:	4a19      	ldr	r2, [pc, #100]	@ (8006558 <xPortStartScheduler+0x138>)
 80064f2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	b2da      	uxtb	r2, r3
 80064f8:	697b      	ldr	r3, [r7, #20]
 80064fa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80064fc:	4b17      	ldr	r3, [pc, #92]	@ (800655c <xPortStartScheduler+0x13c>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	4a16      	ldr	r2, [pc, #88]	@ (800655c <xPortStartScheduler+0x13c>)
 8006502:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006506:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006508:	4b14      	ldr	r3, [pc, #80]	@ (800655c <xPortStartScheduler+0x13c>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a13      	ldr	r2, [pc, #76]	@ (800655c <xPortStartScheduler+0x13c>)
 800650e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006512:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006514:	f000 f8da 	bl	80066cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006518:	4b11      	ldr	r3, [pc, #68]	@ (8006560 <xPortStartScheduler+0x140>)
 800651a:	2200      	movs	r2, #0
 800651c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800651e:	f000 f8f9 	bl	8006714 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006522:	4b10      	ldr	r3, [pc, #64]	@ (8006564 <xPortStartScheduler+0x144>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a0f      	ldr	r2, [pc, #60]	@ (8006564 <xPortStartScheduler+0x144>)
 8006528:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800652c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800652e:	f7ff ff63 	bl	80063f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006532:	f7ff f83f 	bl	80055b4 <vTaskSwitchContext>
	prvTaskExitError();
 8006536:	f7ff ff1d 	bl	8006374 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800653a:	2300      	movs	r3, #0
}
 800653c:	4618      	mov	r0, r3
 800653e:	3718      	adds	r7, #24
 8006540:	46bd      	mov	sp, r7
 8006542:	bd80      	pop	{r7, pc}
 8006544:	e000ed00 	.word	0xe000ed00
 8006548:	410fc271 	.word	0x410fc271
 800654c:	410fc270 	.word	0x410fc270
 8006550:	e000e400 	.word	0xe000e400
 8006554:	200013d8 	.word	0x200013d8
 8006558:	200013dc 	.word	0x200013dc
 800655c:	e000ed20 	.word	0xe000ed20
 8006560:	20000010 	.word	0x20000010
 8006564:	e000ef34 	.word	0xe000ef34

08006568 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
	__asm volatile
 800656e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006572:	f383 8811 	msr	BASEPRI, r3
 8006576:	f3bf 8f6f 	isb	sy
 800657a:	f3bf 8f4f 	dsb	sy
 800657e:	607b      	str	r3, [r7, #4]
}
 8006580:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006582:	4b10      	ldr	r3, [pc, #64]	@ (80065c4 <vPortEnterCritical+0x5c>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	3301      	adds	r3, #1
 8006588:	4a0e      	ldr	r2, [pc, #56]	@ (80065c4 <vPortEnterCritical+0x5c>)
 800658a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800658c:	4b0d      	ldr	r3, [pc, #52]	@ (80065c4 <vPortEnterCritical+0x5c>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d110      	bne.n	80065b6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006594:	4b0c      	ldr	r3, [pc, #48]	@ (80065c8 <vPortEnterCritical+0x60>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	b2db      	uxtb	r3, r3
 800659a:	2b00      	cmp	r3, #0
 800659c:	d00b      	beq.n	80065b6 <vPortEnterCritical+0x4e>
	__asm volatile
 800659e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a2:	f383 8811 	msr	BASEPRI, r3
 80065a6:	f3bf 8f6f 	isb	sy
 80065aa:	f3bf 8f4f 	dsb	sy
 80065ae:	603b      	str	r3, [r7, #0]
}
 80065b0:	bf00      	nop
 80065b2:	bf00      	nop
 80065b4:	e7fd      	b.n	80065b2 <vPortEnterCritical+0x4a>
	}
}
 80065b6:	bf00      	nop
 80065b8:	370c      	adds	r7, #12
 80065ba:	46bd      	mov	sp, r7
 80065bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c0:	4770      	bx	lr
 80065c2:	bf00      	nop
 80065c4:	20000010 	.word	0x20000010
 80065c8:	e000ed04 	.word	0xe000ed04

080065cc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80065cc:	b480      	push	{r7}
 80065ce:	b083      	sub	sp, #12
 80065d0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80065d2:	4b12      	ldr	r3, [pc, #72]	@ (800661c <vPortExitCritical+0x50>)
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10b      	bne.n	80065f2 <vPortExitCritical+0x26>
	__asm volatile
 80065da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065de:	f383 8811 	msr	BASEPRI, r3
 80065e2:	f3bf 8f6f 	isb	sy
 80065e6:	f3bf 8f4f 	dsb	sy
 80065ea:	607b      	str	r3, [r7, #4]
}
 80065ec:	bf00      	nop
 80065ee:	bf00      	nop
 80065f0:	e7fd      	b.n	80065ee <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80065f2:	4b0a      	ldr	r3, [pc, #40]	@ (800661c <vPortExitCritical+0x50>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	3b01      	subs	r3, #1
 80065f8:	4a08      	ldr	r2, [pc, #32]	@ (800661c <vPortExitCritical+0x50>)
 80065fa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80065fc:	4b07      	ldr	r3, [pc, #28]	@ (800661c <vPortExitCritical+0x50>)
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	2b00      	cmp	r3, #0
 8006602:	d105      	bne.n	8006610 <vPortExitCritical+0x44>
 8006604:	2300      	movs	r3, #0
 8006606:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	f383 8811 	msr	BASEPRI, r3
}
 800660e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006610:	bf00      	nop
 8006612:	370c      	adds	r7, #12
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	20000010 	.word	0x20000010

08006620 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006620:	f3ef 8009 	mrs	r0, PSP
 8006624:	f3bf 8f6f 	isb	sy
 8006628:	4b15      	ldr	r3, [pc, #84]	@ (8006680 <pxCurrentTCBConst>)
 800662a:	681a      	ldr	r2, [r3, #0]
 800662c:	f01e 0f10 	tst.w	lr, #16
 8006630:	bf08      	it	eq
 8006632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800663a:	6010      	str	r0, [r2, #0]
 800663c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006640:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006644:	f380 8811 	msr	BASEPRI, r0
 8006648:	f3bf 8f4f 	dsb	sy
 800664c:	f3bf 8f6f 	isb	sy
 8006650:	f7fe ffb0 	bl	80055b4 <vTaskSwitchContext>
 8006654:	f04f 0000 	mov.w	r0, #0
 8006658:	f380 8811 	msr	BASEPRI, r0
 800665c:	bc09      	pop	{r0, r3}
 800665e:	6819      	ldr	r1, [r3, #0]
 8006660:	6808      	ldr	r0, [r1, #0]
 8006662:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006666:	f01e 0f10 	tst.w	lr, #16
 800666a:	bf08      	it	eq
 800666c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006670:	f380 8809 	msr	PSP, r0
 8006674:	f3bf 8f6f 	isb	sy
 8006678:	4770      	bx	lr
 800667a:	bf00      	nop
 800667c:	f3af 8000 	nop.w

08006680 <pxCurrentTCBConst>:
 8006680:	20000dac 	.word	0x20000dac
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006684:	bf00      	nop
 8006686:	bf00      	nop

08006688 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b082      	sub	sp, #8
 800668c:	af00      	add	r7, sp, #0
	__asm volatile
 800668e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006692:	f383 8811 	msr	BASEPRI, r3
 8006696:	f3bf 8f6f 	isb	sy
 800669a:	f3bf 8f4f 	dsb	sy
 800669e:	607b      	str	r3, [r7, #4]
}
 80066a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80066a2:	f7fe fecd 	bl	8005440 <xTaskIncrementTick>
 80066a6:	4603      	mov	r3, r0
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d003      	beq.n	80066b4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80066ac:	4b06      	ldr	r3, [pc, #24]	@ (80066c8 <xPortSysTickHandler+0x40>)
 80066ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066b2:	601a      	str	r2, [r3, #0]
 80066b4:	2300      	movs	r3, #0
 80066b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80066b8:	683b      	ldr	r3, [r7, #0]
 80066ba:	f383 8811 	msr	BASEPRI, r3
}
 80066be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80066c0:	bf00      	nop
 80066c2:	3708      	adds	r7, #8
 80066c4:	46bd      	mov	sp, r7
 80066c6:	bd80      	pop	{r7, pc}
 80066c8:	e000ed04 	.word	0xe000ed04

080066cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80066cc:	b480      	push	{r7}
 80066ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80066d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006700 <vPortSetupTimerInterrupt+0x34>)
 80066d2:	2200      	movs	r2, #0
 80066d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80066d6:	4b0b      	ldr	r3, [pc, #44]	@ (8006704 <vPortSetupTimerInterrupt+0x38>)
 80066d8:	2200      	movs	r2, #0
 80066da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80066dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006708 <vPortSetupTimerInterrupt+0x3c>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	4a0a      	ldr	r2, [pc, #40]	@ (800670c <vPortSetupTimerInterrupt+0x40>)
 80066e2:	fba2 2303 	umull	r2, r3, r2, r3
 80066e6:	099b      	lsrs	r3, r3, #6
 80066e8:	4a09      	ldr	r2, [pc, #36]	@ (8006710 <vPortSetupTimerInterrupt+0x44>)
 80066ea:	3b01      	subs	r3, #1
 80066ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80066ee:	4b04      	ldr	r3, [pc, #16]	@ (8006700 <vPortSetupTimerInterrupt+0x34>)
 80066f0:	2207      	movs	r2, #7
 80066f2:	601a      	str	r2, [r3, #0]
}
 80066f4:	bf00      	nop
 80066f6:	46bd      	mov	sp, r7
 80066f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fc:	4770      	bx	lr
 80066fe:	bf00      	nop
 8006700:	e000e010 	.word	0xe000e010
 8006704:	e000e018 	.word	0xe000e018
 8006708:	20000004 	.word	0x20000004
 800670c:	10624dd3 	.word	0x10624dd3
 8006710:	e000e014 	.word	0xe000e014

08006714 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006714:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006724 <vPortEnableVFP+0x10>
 8006718:	6801      	ldr	r1, [r0, #0]
 800671a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800671e:	6001      	str	r1, [r0, #0]
 8006720:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006722:	bf00      	nop
 8006724:	e000ed88 	.word	0xe000ed88

08006728 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006728:	b480      	push	{r7}
 800672a:	b085      	sub	sp, #20
 800672c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800672e:	f3ef 8305 	mrs	r3, IPSR
 8006732:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2b0f      	cmp	r3, #15
 8006738:	d915      	bls.n	8006766 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800673a:	4a18      	ldr	r2, [pc, #96]	@ (800679c <vPortValidateInterruptPriority+0x74>)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	4413      	add	r3, r2
 8006740:	781b      	ldrb	r3, [r3, #0]
 8006742:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006744:	4b16      	ldr	r3, [pc, #88]	@ (80067a0 <vPortValidateInterruptPriority+0x78>)
 8006746:	781b      	ldrb	r3, [r3, #0]
 8006748:	7afa      	ldrb	r2, [r7, #11]
 800674a:	429a      	cmp	r2, r3
 800674c:	d20b      	bcs.n	8006766 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800674e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006752:	f383 8811 	msr	BASEPRI, r3
 8006756:	f3bf 8f6f 	isb	sy
 800675a:	f3bf 8f4f 	dsb	sy
 800675e:	607b      	str	r3, [r7, #4]
}
 8006760:	bf00      	nop
 8006762:	bf00      	nop
 8006764:	e7fd      	b.n	8006762 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006766:	4b0f      	ldr	r3, [pc, #60]	@ (80067a4 <vPortValidateInterruptPriority+0x7c>)
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800676e:	4b0e      	ldr	r3, [pc, #56]	@ (80067a8 <vPortValidateInterruptPriority+0x80>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	429a      	cmp	r2, r3
 8006774:	d90b      	bls.n	800678e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800677a:	f383 8811 	msr	BASEPRI, r3
 800677e:	f3bf 8f6f 	isb	sy
 8006782:	f3bf 8f4f 	dsb	sy
 8006786:	603b      	str	r3, [r7, #0]
}
 8006788:	bf00      	nop
 800678a:	bf00      	nop
 800678c:	e7fd      	b.n	800678a <vPortValidateInterruptPriority+0x62>
	}
 800678e:	bf00      	nop
 8006790:	3714      	adds	r7, #20
 8006792:	46bd      	mov	sp, r7
 8006794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006798:	4770      	bx	lr
 800679a:	bf00      	nop
 800679c:	e000e3f0 	.word	0xe000e3f0
 80067a0:	200013d8 	.word	0x200013d8
 80067a4:	e000ed0c 	.word	0xe000ed0c
 80067a8:	200013dc 	.word	0x200013dc

080067ac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80067ac:	b580      	push	{r7, lr}
 80067ae:	b08a      	sub	sp, #40	@ 0x28
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80067b4:	2300      	movs	r3, #0
 80067b6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80067b8:	f7fe fd86 	bl	80052c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80067bc:	4b5c      	ldr	r3, [pc, #368]	@ (8006930 <pvPortMalloc+0x184>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d101      	bne.n	80067c8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80067c4:	f000 f924 	bl	8006a10 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80067c8:	4b5a      	ldr	r3, [pc, #360]	@ (8006934 <pvPortMalloc+0x188>)
 80067ca:	681a      	ldr	r2, [r3, #0]
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	4013      	ands	r3, r2
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	f040 8095 	bne.w	8006900 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d01e      	beq.n	800681a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80067dc:	2208      	movs	r2, #8
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	4413      	add	r3, r2
 80067e2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	f003 0307 	and.w	r3, r3, #7
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d015      	beq.n	800681a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f023 0307 	bic.w	r3, r3, #7
 80067f4:	3308      	adds	r3, #8
 80067f6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f003 0307 	and.w	r3, r3, #7
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00b      	beq.n	800681a <pvPortMalloc+0x6e>
	__asm volatile
 8006802:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006806:	f383 8811 	msr	BASEPRI, r3
 800680a:	f3bf 8f6f 	isb	sy
 800680e:	f3bf 8f4f 	dsb	sy
 8006812:	617b      	str	r3, [r7, #20]
}
 8006814:	bf00      	nop
 8006816:	bf00      	nop
 8006818:	e7fd      	b.n	8006816 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d06f      	beq.n	8006900 <pvPortMalloc+0x154>
 8006820:	4b45      	ldr	r3, [pc, #276]	@ (8006938 <pvPortMalloc+0x18c>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	429a      	cmp	r2, r3
 8006828:	d86a      	bhi.n	8006900 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800682a:	4b44      	ldr	r3, [pc, #272]	@ (800693c <pvPortMalloc+0x190>)
 800682c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800682e:	4b43      	ldr	r3, [pc, #268]	@ (800693c <pvPortMalloc+0x190>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006834:	e004      	b.n	8006840 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006838:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800683a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006842:	685b      	ldr	r3, [r3, #4]
 8006844:	687a      	ldr	r2, [r7, #4]
 8006846:	429a      	cmp	r2, r3
 8006848:	d903      	bls.n	8006852 <pvPortMalloc+0xa6>
 800684a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d1f1      	bne.n	8006836 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006852:	4b37      	ldr	r3, [pc, #220]	@ (8006930 <pvPortMalloc+0x184>)
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006858:	429a      	cmp	r2, r3
 800685a:	d051      	beq.n	8006900 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800685c:	6a3b      	ldr	r3, [r7, #32]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	2208      	movs	r2, #8
 8006862:	4413      	add	r3, r2
 8006864:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	6a3b      	ldr	r3, [r7, #32]
 800686c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800686e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006870:	685a      	ldr	r2, [r3, #4]
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	1ad2      	subs	r2, r2, r3
 8006876:	2308      	movs	r3, #8
 8006878:	005b      	lsls	r3, r3, #1
 800687a:	429a      	cmp	r2, r3
 800687c:	d920      	bls.n	80068c0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800687e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	4413      	add	r3, r2
 8006884:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006886:	69bb      	ldr	r3, [r7, #24]
 8006888:	f003 0307 	and.w	r3, r3, #7
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00b      	beq.n	80068a8 <pvPortMalloc+0xfc>
	__asm volatile
 8006890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006894:	f383 8811 	msr	BASEPRI, r3
 8006898:	f3bf 8f6f 	isb	sy
 800689c:	f3bf 8f4f 	dsb	sy
 80068a0:	613b      	str	r3, [r7, #16]
}
 80068a2:	bf00      	nop
 80068a4:	bf00      	nop
 80068a6:	e7fd      	b.n	80068a4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80068a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068aa:	685a      	ldr	r2, [r3, #4]
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	1ad2      	subs	r2, r2, r3
 80068b0:	69bb      	ldr	r3, [r7, #24]
 80068b2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80068b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068b6:	687a      	ldr	r2, [r7, #4]
 80068b8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80068ba:	69b8      	ldr	r0, [r7, #24]
 80068bc:	f000 f90a 	bl	8006ad4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80068c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006938 <pvPortMalloc+0x18c>)
 80068c2:	681a      	ldr	r2, [r3, #0]
 80068c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	4a1b      	ldr	r2, [pc, #108]	@ (8006938 <pvPortMalloc+0x18c>)
 80068cc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80068ce:	4b1a      	ldr	r3, [pc, #104]	@ (8006938 <pvPortMalloc+0x18c>)
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	4b1b      	ldr	r3, [pc, #108]	@ (8006940 <pvPortMalloc+0x194>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	429a      	cmp	r2, r3
 80068d8:	d203      	bcs.n	80068e2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80068da:	4b17      	ldr	r3, [pc, #92]	@ (8006938 <pvPortMalloc+0x18c>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4a18      	ldr	r2, [pc, #96]	@ (8006940 <pvPortMalloc+0x194>)
 80068e0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80068e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068e4:	685a      	ldr	r2, [r3, #4]
 80068e6:	4b13      	ldr	r3, [pc, #76]	@ (8006934 <pvPortMalloc+0x188>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	431a      	orrs	r2, r3
 80068ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068ee:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80068f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068f2:	2200      	movs	r2, #0
 80068f4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80068f6:	4b13      	ldr	r3, [pc, #76]	@ (8006944 <pvPortMalloc+0x198>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	3301      	adds	r3, #1
 80068fc:	4a11      	ldr	r2, [pc, #68]	@ (8006944 <pvPortMalloc+0x198>)
 80068fe:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006900:	f7fe fcf0 	bl	80052e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006904:	69fb      	ldr	r3, [r7, #28]
 8006906:	f003 0307 	and.w	r3, r3, #7
 800690a:	2b00      	cmp	r3, #0
 800690c:	d00b      	beq.n	8006926 <pvPortMalloc+0x17a>
	__asm volatile
 800690e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006912:	f383 8811 	msr	BASEPRI, r3
 8006916:	f3bf 8f6f 	isb	sy
 800691a:	f3bf 8f4f 	dsb	sy
 800691e:	60fb      	str	r3, [r7, #12]
}
 8006920:	bf00      	nop
 8006922:	bf00      	nop
 8006924:	e7fd      	b.n	8006922 <pvPortMalloc+0x176>
	return pvReturn;
 8006926:	69fb      	ldr	r3, [r7, #28]
}
 8006928:	4618      	mov	r0, r3
 800692a:	3728      	adds	r7, #40	@ 0x28
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	20004fe8 	.word	0x20004fe8
 8006934:	20004ffc 	.word	0x20004ffc
 8006938:	20004fec 	.word	0x20004fec
 800693c:	20004fe0 	.word	0x20004fe0
 8006940:	20004ff0 	.word	0x20004ff0
 8006944:	20004ff4 	.word	0x20004ff4

08006948 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b086      	sub	sp, #24
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d04f      	beq.n	80069fa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800695a:	2308      	movs	r3, #8
 800695c:	425b      	negs	r3, r3
 800695e:	697a      	ldr	r2, [r7, #20]
 8006960:	4413      	add	r3, r2
 8006962:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006964:	697b      	ldr	r3, [r7, #20]
 8006966:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006968:	693b      	ldr	r3, [r7, #16]
 800696a:	685a      	ldr	r2, [r3, #4]
 800696c:	4b25      	ldr	r3, [pc, #148]	@ (8006a04 <vPortFree+0xbc>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	4013      	ands	r3, r2
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10b      	bne.n	800698e <vPortFree+0x46>
	__asm volatile
 8006976:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697a:	f383 8811 	msr	BASEPRI, r3
 800697e:	f3bf 8f6f 	isb	sy
 8006982:	f3bf 8f4f 	dsb	sy
 8006986:	60fb      	str	r3, [r7, #12]
}
 8006988:	bf00      	nop
 800698a:	bf00      	nop
 800698c:	e7fd      	b.n	800698a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00b      	beq.n	80069ae <vPortFree+0x66>
	__asm volatile
 8006996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800699a:	f383 8811 	msr	BASEPRI, r3
 800699e:	f3bf 8f6f 	isb	sy
 80069a2:	f3bf 8f4f 	dsb	sy
 80069a6:	60bb      	str	r3, [r7, #8]
}
 80069a8:	bf00      	nop
 80069aa:	bf00      	nop
 80069ac:	e7fd      	b.n	80069aa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	4b14      	ldr	r3, [pc, #80]	@ (8006a04 <vPortFree+0xbc>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4013      	ands	r3, r2
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d01e      	beq.n	80069fa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80069bc:	693b      	ldr	r3, [r7, #16]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d11a      	bne.n	80069fa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	685a      	ldr	r2, [r3, #4]
 80069c8:	4b0e      	ldr	r3, [pc, #56]	@ (8006a04 <vPortFree+0xbc>)
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	43db      	mvns	r3, r3
 80069ce:	401a      	ands	r2, r3
 80069d0:	693b      	ldr	r3, [r7, #16]
 80069d2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80069d4:	f7fe fc78 	bl	80052c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006a08 <vPortFree+0xc0>)
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4413      	add	r3, r2
 80069e2:	4a09      	ldr	r2, [pc, #36]	@ (8006a08 <vPortFree+0xc0>)
 80069e4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80069e6:	6938      	ldr	r0, [r7, #16]
 80069e8:	f000 f874 	bl	8006ad4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80069ec:	4b07      	ldr	r3, [pc, #28]	@ (8006a0c <vPortFree+0xc4>)
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	3301      	adds	r3, #1
 80069f2:	4a06      	ldr	r2, [pc, #24]	@ (8006a0c <vPortFree+0xc4>)
 80069f4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80069f6:	f7fe fc75 	bl	80052e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80069fa:	bf00      	nop
 80069fc:	3718      	adds	r7, #24
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	20004ffc 	.word	0x20004ffc
 8006a08:	20004fec 	.word	0x20004fec
 8006a0c:	20004ff8 	.word	0x20004ff8

08006a10 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006a10:	b480      	push	{r7}
 8006a12:	b085      	sub	sp, #20
 8006a14:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a16:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006a1a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006a1c:	4b27      	ldr	r3, [pc, #156]	@ (8006abc <prvHeapInit+0xac>)
 8006a1e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f003 0307 	and.w	r3, r3, #7
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d00c      	beq.n	8006a44 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	3307      	adds	r3, #7
 8006a2e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f023 0307 	bic.w	r3, r3, #7
 8006a36:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006a38:	68ba      	ldr	r2, [r7, #8]
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	1ad3      	subs	r3, r2, r3
 8006a3e:	4a1f      	ldr	r2, [pc, #124]	@ (8006abc <prvHeapInit+0xac>)
 8006a40:	4413      	add	r3, r2
 8006a42:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006a48:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac0 <prvHeapInit+0xb0>)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8006ac0 <prvHeapInit+0xb0>)
 8006a50:	2200      	movs	r2, #0
 8006a52:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	68ba      	ldr	r2, [r7, #8]
 8006a58:	4413      	add	r3, r2
 8006a5a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006a5c:	2208      	movs	r2, #8
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	1a9b      	subs	r3, r3, r2
 8006a62:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	f023 0307 	bic.w	r3, r3, #7
 8006a6a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	4a15      	ldr	r2, [pc, #84]	@ (8006ac4 <prvHeapInit+0xb4>)
 8006a70:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006a72:	4b14      	ldr	r3, [pc, #80]	@ (8006ac4 <prvHeapInit+0xb4>)
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	2200      	movs	r2, #0
 8006a78:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006a7a:	4b12      	ldr	r3, [pc, #72]	@ (8006ac4 <prvHeapInit+0xb4>)
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	68fa      	ldr	r2, [r7, #12]
 8006a8a:	1ad2      	subs	r2, r2, r3
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006a90:	4b0c      	ldr	r3, [pc, #48]	@ (8006ac4 <prvHeapInit+0xb4>)
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006a98:	683b      	ldr	r3, [r7, #0]
 8006a9a:	685b      	ldr	r3, [r3, #4]
 8006a9c:	4a0a      	ldr	r2, [pc, #40]	@ (8006ac8 <prvHeapInit+0xb8>)
 8006a9e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	685b      	ldr	r3, [r3, #4]
 8006aa4:	4a09      	ldr	r2, [pc, #36]	@ (8006acc <prvHeapInit+0xbc>)
 8006aa6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006aa8:	4b09      	ldr	r3, [pc, #36]	@ (8006ad0 <prvHeapInit+0xc0>)
 8006aaa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8006aae:	601a      	str	r2, [r3, #0]
}
 8006ab0:	bf00      	nop
 8006ab2:	3714      	adds	r7, #20
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr
 8006abc:	200013e0 	.word	0x200013e0
 8006ac0:	20004fe0 	.word	0x20004fe0
 8006ac4:	20004fe8 	.word	0x20004fe8
 8006ac8:	20004ff0 	.word	0x20004ff0
 8006acc:	20004fec 	.word	0x20004fec
 8006ad0:	20004ffc 	.word	0x20004ffc

08006ad4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006adc:	4b28      	ldr	r3, [pc, #160]	@ (8006b80 <prvInsertBlockIntoFreeList+0xac>)
 8006ade:	60fb      	str	r3, [r7, #12]
 8006ae0:	e002      	b.n	8006ae8 <prvInsertBlockIntoFreeList+0x14>
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	60fb      	str	r3, [r7, #12]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	687a      	ldr	r2, [r7, #4]
 8006aee:	429a      	cmp	r2, r3
 8006af0:	d8f7      	bhi.n	8006ae2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	68ba      	ldr	r2, [r7, #8]
 8006afc:	4413      	add	r3, r2
 8006afe:	687a      	ldr	r2, [r7, #4]
 8006b00:	429a      	cmp	r2, r3
 8006b02:	d108      	bne.n	8006b16 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	685a      	ldr	r2, [r3, #4]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	685b      	ldr	r3, [r3, #4]
 8006b0c:	441a      	add	r2, r3
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	441a      	add	r2, r3
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	429a      	cmp	r2, r3
 8006b28:	d118      	bne.n	8006b5c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	681a      	ldr	r2, [r3, #0]
 8006b2e:	4b15      	ldr	r3, [pc, #84]	@ (8006b84 <prvInsertBlockIntoFreeList+0xb0>)
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	429a      	cmp	r2, r3
 8006b34:	d00d      	beq.n	8006b52 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685a      	ldr	r2, [r3, #4]
 8006b3a:	68fb      	ldr	r3, [r7, #12]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	441a      	add	r2, r3
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	601a      	str	r2, [r3, #0]
 8006b50:	e008      	b.n	8006b64 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006b52:	4b0c      	ldr	r3, [pc, #48]	@ (8006b84 <prvInsertBlockIntoFreeList+0xb0>)
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	601a      	str	r2, [r3, #0]
 8006b5a:	e003      	b.n	8006b64 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	429a      	cmp	r2, r3
 8006b6a:	d002      	beq.n	8006b72 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	687a      	ldr	r2, [r7, #4]
 8006b70:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006b72:	bf00      	nop
 8006b74:	3714      	adds	r7, #20
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr
 8006b7e:	bf00      	nop
 8006b80:	20004fe0 	.word	0x20004fe0
 8006b84:	20004fe8 	.word	0x20004fe8

08006b88 <siprintf>:
 8006b88:	b40e      	push	{r1, r2, r3}
 8006b8a:	b510      	push	{r4, lr}
 8006b8c:	b09d      	sub	sp, #116	@ 0x74
 8006b8e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006b90:	9002      	str	r0, [sp, #8]
 8006b92:	9006      	str	r0, [sp, #24]
 8006b94:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006b98:	480a      	ldr	r0, [pc, #40]	@ (8006bc4 <siprintf+0x3c>)
 8006b9a:	9107      	str	r1, [sp, #28]
 8006b9c:	9104      	str	r1, [sp, #16]
 8006b9e:	490a      	ldr	r1, [pc, #40]	@ (8006bc8 <siprintf+0x40>)
 8006ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ba4:	9105      	str	r1, [sp, #20]
 8006ba6:	2400      	movs	r4, #0
 8006ba8:	a902      	add	r1, sp, #8
 8006baa:	6800      	ldr	r0, [r0, #0]
 8006bac:	9301      	str	r3, [sp, #4]
 8006bae:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006bb0:	f000 f8aa 	bl	8006d08 <_svfiprintf_r>
 8006bb4:	9b02      	ldr	r3, [sp, #8]
 8006bb6:	701c      	strb	r4, [r3, #0]
 8006bb8:	b01d      	add	sp, #116	@ 0x74
 8006bba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bbe:	b003      	add	sp, #12
 8006bc0:	4770      	bx	lr
 8006bc2:	bf00      	nop
 8006bc4:	20000014 	.word	0x20000014
 8006bc8:	ffff0208 	.word	0xffff0208

08006bcc <memset>:
 8006bcc:	4402      	add	r2, r0
 8006bce:	4603      	mov	r3, r0
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d100      	bne.n	8006bd6 <memset+0xa>
 8006bd4:	4770      	bx	lr
 8006bd6:	f803 1b01 	strb.w	r1, [r3], #1
 8006bda:	e7f9      	b.n	8006bd0 <memset+0x4>

08006bdc <__errno>:
 8006bdc:	4b01      	ldr	r3, [pc, #4]	@ (8006be4 <__errno+0x8>)
 8006bde:	6818      	ldr	r0, [r3, #0]
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	20000014 	.word	0x20000014

08006be8 <__libc_init_array>:
 8006be8:	b570      	push	{r4, r5, r6, lr}
 8006bea:	4d0d      	ldr	r5, [pc, #52]	@ (8006c20 <__libc_init_array+0x38>)
 8006bec:	4c0d      	ldr	r4, [pc, #52]	@ (8006c24 <__libc_init_array+0x3c>)
 8006bee:	1b64      	subs	r4, r4, r5
 8006bf0:	10a4      	asrs	r4, r4, #2
 8006bf2:	2600      	movs	r6, #0
 8006bf4:	42a6      	cmp	r6, r4
 8006bf6:	d109      	bne.n	8006c0c <__libc_init_array+0x24>
 8006bf8:	4d0b      	ldr	r5, [pc, #44]	@ (8006c28 <__libc_init_array+0x40>)
 8006bfa:	4c0c      	ldr	r4, [pc, #48]	@ (8006c2c <__libc_init_array+0x44>)
 8006bfc:	f000 fc64 	bl	80074c8 <_init>
 8006c00:	1b64      	subs	r4, r4, r5
 8006c02:	10a4      	asrs	r4, r4, #2
 8006c04:	2600      	movs	r6, #0
 8006c06:	42a6      	cmp	r6, r4
 8006c08:	d105      	bne.n	8006c16 <__libc_init_array+0x2e>
 8006c0a:	bd70      	pop	{r4, r5, r6, pc}
 8006c0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c10:	4798      	blx	r3
 8006c12:	3601      	adds	r6, #1
 8006c14:	e7ee      	b.n	8006bf4 <__libc_init_array+0xc>
 8006c16:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c1a:	4798      	blx	r3
 8006c1c:	3601      	adds	r6, #1
 8006c1e:	e7f2      	b.n	8006c06 <__libc_init_array+0x1e>
 8006c20:	080080a4 	.word	0x080080a4
 8006c24:	080080a4 	.word	0x080080a4
 8006c28:	080080a4 	.word	0x080080a4
 8006c2c:	080080a8 	.word	0x080080a8

08006c30 <__retarget_lock_acquire_recursive>:
 8006c30:	4770      	bx	lr

08006c32 <__retarget_lock_release_recursive>:
 8006c32:	4770      	bx	lr

08006c34 <memcpy>:
 8006c34:	440a      	add	r2, r1
 8006c36:	4291      	cmp	r1, r2
 8006c38:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8006c3c:	d100      	bne.n	8006c40 <memcpy+0xc>
 8006c3e:	4770      	bx	lr
 8006c40:	b510      	push	{r4, lr}
 8006c42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c4a:	4291      	cmp	r1, r2
 8006c4c:	d1f9      	bne.n	8006c42 <memcpy+0xe>
 8006c4e:	bd10      	pop	{r4, pc}

08006c50 <__ssputs_r>:
 8006c50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c54:	688e      	ldr	r6, [r1, #8]
 8006c56:	461f      	mov	r7, r3
 8006c58:	42be      	cmp	r6, r7
 8006c5a:	680b      	ldr	r3, [r1, #0]
 8006c5c:	4682      	mov	sl, r0
 8006c5e:	460c      	mov	r4, r1
 8006c60:	4690      	mov	r8, r2
 8006c62:	d82d      	bhi.n	8006cc0 <__ssputs_r+0x70>
 8006c64:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006c68:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006c6c:	d026      	beq.n	8006cbc <__ssputs_r+0x6c>
 8006c6e:	6965      	ldr	r5, [r4, #20]
 8006c70:	6909      	ldr	r1, [r1, #16]
 8006c72:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006c76:	eba3 0901 	sub.w	r9, r3, r1
 8006c7a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006c7e:	1c7b      	adds	r3, r7, #1
 8006c80:	444b      	add	r3, r9
 8006c82:	106d      	asrs	r5, r5, #1
 8006c84:	429d      	cmp	r5, r3
 8006c86:	bf38      	it	cc
 8006c88:	461d      	movcc	r5, r3
 8006c8a:	0553      	lsls	r3, r2, #21
 8006c8c:	d527      	bpl.n	8006cde <__ssputs_r+0x8e>
 8006c8e:	4629      	mov	r1, r5
 8006c90:	f000 f958 	bl	8006f44 <_malloc_r>
 8006c94:	4606      	mov	r6, r0
 8006c96:	b360      	cbz	r0, 8006cf2 <__ssputs_r+0xa2>
 8006c98:	6921      	ldr	r1, [r4, #16]
 8006c9a:	464a      	mov	r2, r9
 8006c9c:	f7ff ffca 	bl	8006c34 <memcpy>
 8006ca0:	89a3      	ldrh	r3, [r4, #12]
 8006ca2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006ca6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006caa:	81a3      	strh	r3, [r4, #12]
 8006cac:	6126      	str	r6, [r4, #16]
 8006cae:	6165      	str	r5, [r4, #20]
 8006cb0:	444e      	add	r6, r9
 8006cb2:	eba5 0509 	sub.w	r5, r5, r9
 8006cb6:	6026      	str	r6, [r4, #0]
 8006cb8:	60a5      	str	r5, [r4, #8]
 8006cba:	463e      	mov	r6, r7
 8006cbc:	42be      	cmp	r6, r7
 8006cbe:	d900      	bls.n	8006cc2 <__ssputs_r+0x72>
 8006cc0:	463e      	mov	r6, r7
 8006cc2:	6820      	ldr	r0, [r4, #0]
 8006cc4:	4632      	mov	r2, r6
 8006cc6:	4641      	mov	r1, r8
 8006cc8:	f000 fb82 	bl	80073d0 <memmove>
 8006ccc:	68a3      	ldr	r3, [r4, #8]
 8006cce:	1b9b      	subs	r3, r3, r6
 8006cd0:	60a3      	str	r3, [r4, #8]
 8006cd2:	6823      	ldr	r3, [r4, #0]
 8006cd4:	4433      	add	r3, r6
 8006cd6:	6023      	str	r3, [r4, #0]
 8006cd8:	2000      	movs	r0, #0
 8006cda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cde:	462a      	mov	r2, r5
 8006ce0:	f000 fb48 	bl	8007374 <_realloc_r>
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	2800      	cmp	r0, #0
 8006ce8:	d1e0      	bne.n	8006cac <__ssputs_r+0x5c>
 8006cea:	6921      	ldr	r1, [r4, #16]
 8006cec:	4650      	mov	r0, sl
 8006cee:	f000 fb99 	bl	8007424 <_free_r>
 8006cf2:	230c      	movs	r3, #12
 8006cf4:	f8ca 3000 	str.w	r3, [sl]
 8006cf8:	89a3      	ldrh	r3, [r4, #12]
 8006cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006cfe:	81a3      	strh	r3, [r4, #12]
 8006d00:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d04:	e7e9      	b.n	8006cda <__ssputs_r+0x8a>
	...

08006d08 <_svfiprintf_r>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	4698      	mov	r8, r3
 8006d0e:	898b      	ldrh	r3, [r1, #12]
 8006d10:	061b      	lsls	r3, r3, #24
 8006d12:	b09d      	sub	sp, #116	@ 0x74
 8006d14:	4607      	mov	r7, r0
 8006d16:	460d      	mov	r5, r1
 8006d18:	4614      	mov	r4, r2
 8006d1a:	d510      	bpl.n	8006d3e <_svfiprintf_r+0x36>
 8006d1c:	690b      	ldr	r3, [r1, #16]
 8006d1e:	b973      	cbnz	r3, 8006d3e <_svfiprintf_r+0x36>
 8006d20:	2140      	movs	r1, #64	@ 0x40
 8006d22:	f000 f90f 	bl	8006f44 <_malloc_r>
 8006d26:	6028      	str	r0, [r5, #0]
 8006d28:	6128      	str	r0, [r5, #16]
 8006d2a:	b930      	cbnz	r0, 8006d3a <_svfiprintf_r+0x32>
 8006d2c:	230c      	movs	r3, #12
 8006d2e:	603b      	str	r3, [r7, #0]
 8006d30:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006d34:	b01d      	add	sp, #116	@ 0x74
 8006d36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d3a:	2340      	movs	r3, #64	@ 0x40
 8006d3c:	616b      	str	r3, [r5, #20]
 8006d3e:	2300      	movs	r3, #0
 8006d40:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d42:	2320      	movs	r3, #32
 8006d44:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d48:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d4c:	2330      	movs	r3, #48	@ 0x30
 8006d4e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006eec <_svfiprintf_r+0x1e4>
 8006d52:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d56:	f04f 0901 	mov.w	r9, #1
 8006d5a:	4623      	mov	r3, r4
 8006d5c:	469a      	mov	sl, r3
 8006d5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d62:	b10a      	cbz	r2, 8006d68 <_svfiprintf_r+0x60>
 8006d64:	2a25      	cmp	r2, #37	@ 0x25
 8006d66:	d1f9      	bne.n	8006d5c <_svfiprintf_r+0x54>
 8006d68:	ebba 0b04 	subs.w	fp, sl, r4
 8006d6c:	d00b      	beq.n	8006d86 <_svfiprintf_r+0x7e>
 8006d6e:	465b      	mov	r3, fp
 8006d70:	4622      	mov	r2, r4
 8006d72:	4629      	mov	r1, r5
 8006d74:	4638      	mov	r0, r7
 8006d76:	f7ff ff6b 	bl	8006c50 <__ssputs_r>
 8006d7a:	3001      	adds	r0, #1
 8006d7c:	f000 80a7 	beq.w	8006ece <_svfiprintf_r+0x1c6>
 8006d80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d82:	445a      	add	r2, fp
 8006d84:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d86:	f89a 3000 	ldrb.w	r3, [sl]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f000 809f 	beq.w	8006ece <_svfiprintf_r+0x1c6>
 8006d90:	2300      	movs	r3, #0
 8006d92:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006d96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006d9a:	f10a 0a01 	add.w	sl, sl, #1
 8006d9e:	9304      	str	r3, [sp, #16]
 8006da0:	9307      	str	r3, [sp, #28]
 8006da2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006da6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006da8:	4654      	mov	r4, sl
 8006daa:	2205      	movs	r2, #5
 8006dac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006db0:	484e      	ldr	r0, [pc, #312]	@ (8006eec <_svfiprintf_r+0x1e4>)
 8006db2:	f7f9 fa0d 	bl	80001d0 <memchr>
 8006db6:	9a04      	ldr	r2, [sp, #16]
 8006db8:	b9d8      	cbnz	r0, 8006df2 <_svfiprintf_r+0xea>
 8006dba:	06d0      	lsls	r0, r2, #27
 8006dbc:	bf44      	itt	mi
 8006dbe:	2320      	movmi	r3, #32
 8006dc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006dc4:	0711      	lsls	r1, r2, #28
 8006dc6:	bf44      	itt	mi
 8006dc8:	232b      	movmi	r3, #43	@ 0x2b
 8006dca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006dce:	f89a 3000 	ldrb.w	r3, [sl]
 8006dd2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006dd4:	d015      	beq.n	8006e02 <_svfiprintf_r+0xfa>
 8006dd6:	9a07      	ldr	r2, [sp, #28]
 8006dd8:	4654      	mov	r4, sl
 8006dda:	2000      	movs	r0, #0
 8006ddc:	f04f 0c0a 	mov.w	ip, #10
 8006de0:	4621      	mov	r1, r4
 8006de2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006de6:	3b30      	subs	r3, #48	@ 0x30
 8006de8:	2b09      	cmp	r3, #9
 8006dea:	d94b      	bls.n	8006e84 <_svfiprintf_r+0x17c>
 8006dec:	b1b0      	cbz	r0, 8006e1c <_svfiprintf_r+0x114>
 8006dee:	9207      	str	r2, [sp, #28]
 8006df0:	e014      	b.n	8006e1c <_svfiprintf_r+0x114>
 8006df2:	eba0 0308 	sub.w	r3, r0, r8
 8006df6:	fa09 f303 	lsl.w	r3, r9, r3
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	9304      	str	r3, [sp, #16]
 8006dfe:	46a2      	mov	sl, r4
 8006e00:	e7d2      	b.n	8006da8 <_svfiprintf_r+0xa0>
 8006e02:	9b03      	ldr	r3, [sp, #12]
 8006e04:	1d19      	adds	r1, r3, #4
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	9103      	str	r1, [sp, #12]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	bfbb      	ittet	lt
 8006e0e:	425b      	neglt	r3, r3
 8006e10:	f042 0202 	orrlt.w	r2, r2, #2
 8006e14:	9307      	strge	r3, [sp, #28]
 8006e16:	9307      	strlt	r3, [sp, #28]
 8006e18:	bfb8      	it	lt
 8006e1a:	9204      	strlt	r2, [sp, #16]
 8006e1c:	7823      	ldrb	r3, [r4, #0]
 8006e1e:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e20:	d10a      	bne.n	8006e38 <_svfiprintf_r+0x130>
 8006e22:	7863      	ldrb	r3, [r4, #1]
 8006e24:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e26:	d132      	bne.n	8006e8e <_svfiprintf_r+0x186>
 8006e28:	9b03      	ldr	r3, [sp, #12]
 8006e2a:	1d1a      	adds	r2, r3, #4
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	9203      	str	r2, [sp, #12]
 8006e30:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e34:	3402      	adds	r4, #2
 8006e36:	9305      	str	r3, [sp, #20]
 8006e38:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006efc <_svfiprintf_r+0x1f4>
 8006e3c:	7821      	ldrb	r1, [r4, #0]
 8006e3e:	2203      	movs	r2, #3
 8006e40:	4650      	mov	r0, sl
 8006e42:	f7f9 f9c5 	bl	80001d0 <memchr>
 8006e46:	b138      	cbz	r0, 8006e58 <_svfiprintf_r+0x150>
 8006e48:	9b04      	ldr	r3, [sp, #16]
 8006e4a:	eba0 000a 	sub.w	r0, r0, sl
 8006e4e:	2240      	movs	r2, #64	@ 0x40
 8006e50:	4082      	lsls	r2, r0
 8006e52:	4313      	orrs	r3, r2
 8006e54:	3401      	adds	r4, #1
 8006e56:	9304      	str	r3, [sp, #16]
 8006e58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e5c:	4824      	ldr	r0, [pc, #144]	@ (8006ef0 <_svfiprintf_r+0x1e8>)
 8006e5e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e62:	2206      	movs	r2, #6
 8006e64:	f7f9 f9b4 	bl	80001d0 <memchr>
 8006e68:	2800      	cmp	r0, #0
 8006e6a:	d036      	beq.n	8006eda <_svfiprintf_r+0x1d2>
 8006e6c:	4b21      	ldr	r3, [pc, #132]	@ (8006ef4 <_svfiprintf_r+0x1ec>)
 8006e6e:	bb1b      	cbnz	r3, 8006eb8 <_svfiprintf_r+0x1b0>
 8006e70:	9b03      	ldr	r3, [sp, #12]
 8006e72:	3307      	adds	r3, #7
 8006e74:	f023 0307 	bic.w	r3, r3, #7
 8006e78:	3308      	adds	r3, #8
 8006e7a:	9303      	str	r3, [sp, #12]
 8006e7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e7e:	4433      	add	r3, r6
 8006e80:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e82:	e76a      	b.n	8006d5a <_svfiprintf_r+0x52>
 8006e84:	fb0c 3202 	mla	r2, ip, r2, r3
 8006e88:	460c      	mov	r4, r1
 8006e8a:	2001      	movs	r0, #1
 8006e8c:	e7a8      	b.n	8006de0 <_svfiprintf_r+0xd8>
 8006e8e:	2300      	movs	r3, #0
 8006e90:	3401      	adds	r4, #1
 8006e92:	9305      	str	r3, [sp, #20]
 8006e94:	4619      	mov	r1, r3
 8006e96:	f04f 0c0a 	mov.w	ip, #10
 8006e9a:	4620      	mov	r0, r4
 8006e9c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ea0:	3a30      	subs	r2, #48	@ 0x30
 8006ea2:	2a09      	cmp	r2, #9
 8006ea4:	d903      	bls.n	8006eae <_svfiprintf_r+0x1a6>
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d0c6      	beq.n	8006e38 <_svfiprintf_r+0x130>
 8006eaa:	9105      	str	r1, [sp, #20]
 8006eac:	e7c4      	b.n	8006e38 <_svfiprintf_r+0x130>
 8006eae:	fb0c 2101 	mla	r1, ip, r1, r2
 8006eb2:	4604      	mov	r4, r0
 8006eb4:	2301      	movs	r3, #1
 8006eb6:	e7f0      	b.n	8006e9a <_svfiprintf_r+0x192>
 8006eb8:	ab03      	add	r3, sp, #12
 8006eba:	9300      	str	r3, [sp, #0]
 8006ebc:	462a      	mov	r2, r5
 8006ebe:	4b0e      	ldr	r3, [pc, #56]	@ (8006ef8 <_svfiprintf_r+0x1f0>)
 8006ec0:	a904      	add	r1, sp, #16
 8006ec2:	4638      	mov	r0, r7
 8006ec4:	f3af 8000 	nop.w
 8006ec8:	1c42      	adds	r2, r0, #1
 8006eca:	4606      	mov	r6, r0
 8006ecc:	d1d6      	bne.n	8006e7c <_svfiprintf_r+0x174>
 8006ece:	89ab      	ldrh	r3, [r5, #12]
 8006ed0:	065b      	lsls	r3, r3, #25
 8006ed2:	f53f af2d 	bmi.w	8006d30 <_svfiprintf_r+0x28>
 8006ed6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ed8:	e72c      	b.n	8006d34 <_svfiprintf_r+0x2c>
 8006eda:	ab03      	add	r3, sp, #12
 8006edc:	9300      	str	r3, [sp, #0]
 8006ede:	462a      	mov	r2, r5
 8006ee0:	4b05      	ldr	r3, [pc, #20]	@ (8006ef8 <_svfiprintf_r+0x1f0>)
 8006ee2:	a904      	add	r1, sp, #16
 8006ee4:	4638      	mov	r0, r7
 8006ee6:	f000 f91b 	bl	8007120 <_printf_i>
 8006eea:	e7ed      	b.n	8006ec8 <_svfiprintf_r+0x1c0>
 8006eec:	08008068 	.word	0x08008068
 8006ef0:	08008072 	.word	0x08008072
 8006ef4:	00000000 	.word	0x00000000
 8006ef8:	08006c51 	.word	0x08006c51
 8006efc:	0800806e 	.word	0x0800806e

08006f00 <sbrk_aligned>:
 8006f00:	b570      	push	{r4, r5, r6, lr}
 8006f02:	4e0f      	ldr	r6, [pc, #60]	@ (8006f40 <sbrk_aligned+0x40>)
 8006f04:	460c      	mov	r4, r1
 8006f06:	6831      	ldr	r1, [r6, #0]
 8006f08:	4605      	mov	r5, r0
 8006f0a:	b911      	cbnz	r1, 8006f12 <sbrk_aligned+0x12>
 8006f0c:	f000 fa7a 	bl	8007404 <_sbrk_r>
 8006f10:	6030      	str	r0, [r6, #0]
 8006f12:	4621      	mov	r1, r4
 8006f14:	4628      	mov	r0, r5
 8006f16:	f000 fa75 	bl	8007404 <_sbrk_r>
 8006f1a:	1c43      	adds	r3, r0, #1
 8006f1c:	d103      	bne.n	8006f26 <sbrk_aligned+0x26>
 8006f1e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006f22:	4620      	mov	r0, r4
 8006f24:	bd70      	pop	{r4, r5, r6, pc}
 8006f26:	1cc4      	adds	r4, r0, #3
 8006f28:	f024 0403 	bic.w	r4, r4, #3
 8006f2c:	42a0      	cmp	r0, r4
 8006f2e:	d0f8      	beq.n	8006f22 <sbrk_aligned+0x22>
 8006f30:	1a21      	subs	r1, r4, r0
 8006f32:	4628      	mov	r0, r5
 8006f34:	f000 fa66 	bl	8007404 <_sbrk_r>
 8006f38:	3001      	adds	r0, #1
 8006f3a:	d1f2      	bne.n	8006f22 <sbrk_aligned+0x22>
 8006f3c:	e7ef      	b.n	8006f1e <sbrk_aligned+0x1e>
 8006f3e:	bf00      	nop
 8006f40:	2000513c 	.word	0x2000513c

08006f44 <_malloc_r>:
 8006f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f48:	1ccd      	adds	r5, r1, #3
 8006f4a:	f025 0503 	bic.w	r5, r5, #3
 8006f4e:	3508      	adds	r5, #8
 8006f50:	2d0c      	cmp	r5, #12
 8006f52:	bf38      	it	cc
 8006f54:	250c      	movcc	r5, #12
 8006f56:	2d00      	cmp	r5, #0
 8006f58:	4606      	mov	r6, r0
 8006f5a:	db01      	blt.n	8006f60 <_malloc_r+0x1c>
 8006f5c:	42a9      	cmp	r1, r5
 8006f5e:	d904      	bls.n	8006f6a <_malloc_r+0x26>
 8006f60:	230c      	movs	r3, #12
 8006f62:	6033      	str	r3, [r6, #0]
 8006f64:	2000      	movs	r0, #0
 8006f66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f6a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007040 <_malloc_r+0xfc>
 8006f6e:	f000 f9f5 	bl	800735c <__malloc_lock>
 8006f72:	f8d8 3000 	ldr.w	r3, [r8]
 8006f76:	461c      	mov	r4, r3
 8006f78:	bb44      	cbnz	r4, 8006fcc <_malloc_r+0x88>
 8006f7a:	4629      	mov	r1, r5
 8006f7c:	4630      	mov	r0, r6
 8006f7e:	f7ff ffbf 	bl	8006f00 <sbrk_aligned>
 8006f82:	1c43      	adds	r3, r0, #1
 8006f84:	4604      	mov	r4, r0
 8006f86:	d158      	bne.n	800703a <_malloc_r+0xf6>
 8006f88:	f8d8 4000 	ldr.w	r4, [r8]
 8006f8c:	4627      	mov	r7, r4
 8006f8e:	2f00      	cmp	r7, #0
 8006f90:	d143      	bne.n	800701a <_malloc_r+0xd6>
 8006f92:	2c00      	cmp	r4, #0
 8006f94:	d04b      	beq.n	800702e <_malloc_r+0xea>
 8006f96:	6823      	ldr	r3, [r4, #0]
 8006f98:	4639      	mov	r1, r7
 8006f9a:	4630      	mov	r0, r6
 8006f9c:	eb04 0903 	add.w	r9, r4, r3
 8006fa0:	f000 fa30 	bl	8007404 <_sbrk_r>
 8006fa4:	4581      	cmp	r9, r0
 8006fa6:	d142      	bne.n	800702e <_malloc_r+0xea>
 8006fa8:	6821      	ldr	r1, [r4, #0]
 8006faa:	1a6d      	subs	r5, r5, r1
 8006fac:	4629      	mov	r1, r5
 8006fae:	4630      	mov	r0, r6
 8006fb0:	f7ff ffa6 	bl	8006f00 <sbrk_aligned>
 8006fb4:	3001      	adds	r0, #1
 8006fb6:	d03a      	beq.n	800702e <_malloc_r+0xea>
 8006fb8:	6823      	ldr	r3, [r4, #0]
 8006fba:	442b      	add	r3, r5
 8006fbc:	6023      	str	r3, [r4, #0]
 8006fbe:	f8d8 3000 	ldr.w	r3, [r8]
 8006fc2:	685a      	ldr	r2, [r3, #4]
 8006fc4:	bb62      	cbnz	r2, 8007020 <_malloc_r+0xdc>
 8006fc6:	f8c8 7000 	str.w	r7, [r8]
 8006fca:	e00f      	b.n	8006fec <_malloc_r+0xa8>
 8006fcc:	6822      	ldr	r2, [r4, #0]
 8006fce:	1b52      	subs	r2, r2, r5
 8006fd0:	d420      	bmi.n	8007014 <_malloc_r+0xd0>
 8006fd2:	2a0b      	cmp	r2, #11
 8006fd4:	d917      	bls.n	8007006 <_malloc_r+0xc2>
 8006fd6:	1961      	adds	r1, r4, r5
 8006fd8:	42a3      	cmp	r3, r4
 8006fda:	6025      	str	r5, [r4, #0]
 8006fdc:	bf18      	it	ne
 8006fde:	6059      	strne	r1, [r3, #4]
 8006fe0:	6863      	ldr	r3, [r4, #4]
 8006fe2:	bf08      	it	eq
 8006fe4:	f8c8 1000 	streq.w	r1, [r8]
 8006fe8:	5162      	str	r2, [r4, r5]
 8006fea:	604b      	str	r3, [r1, #4]
 8006fec:	4630      	mov	r0, r6
 8006fee:	f000 f9bb 	bl	8007368 <__malloc_unlock>
 8006ff2:	f104 000b 	add.w	r0, r4, #11
 8006ff6:	1d23      	adds	r3, r4, #4
 8006ff8:	f020 0007 	bic.w	r0, r0, #7
 8006ffc:	1ac2      	subs	r2, r0, r3
 8006ffe:	bf1c      	itt	ne
 8007000:	1a1b      	subne	r3, r3, r0
 8007002:	50a3      	strne	r3, [r4, r2]
 8007004:	e7af      	b.n	8006f66 <_malloc_r+0x22>
 8007006:	6862      	ldr	r2, [r4, #4]
 8007008:	42a3      	cmp	r3, r4
 800700a:	bf0c      	ite	eq
 800700c:	f8c8 2000 	streq.w	r2, [r8]
 8007010:	605a      	strne	r2, [r3, #4]
 8007012:	e7eb      	b.n	8006fec <_malloc_r+0xa8>
 8007014:	4623      	mov	r3, r4
 8007016:	6864      	ldr	r4, [r4, #4]
 8007018:	e7ae      	b.n	8006f78 <_malloc_r+0x34>
 800701a:	463c      	mov	r4, r7
 800701c:	687f      	ldr	r7, [r7, #4]
 800701e:	e7b6      	b.n	8006f8e <_malloc_r+0x4a>
 8007020:	461a      	mov	r2, r3
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	42a3      	cmp	r3, r4
 8007026:	d1fb      	bne.n	8007020 <_malloc_r+0xdc>
 8007028:	2300      	movs	r3, #0
 800702a:	6053      	str	r3, [r2, #4]
 800702c:	e7de      	b.n	8006fec <_malloc_r+0xa8>
 800702e:	230c      	movs	r3, #12
 8007030:	6033      	str	r3, [r6, #0]
 8007032:	4630      	mov	r0, r6
 8007034:	f000 f998 	bl	8007368 <__malloc_unlock>
 8007038:	e794      	b.n	8006f64 <_malloc_r+0x20>
 800703a:	6005      	str	r5, [r0, #0]
 800703c:	e7d6      	b.n	8006fec <_malloc_r+0xa8>
 800703e:	bf00      	nop
 8007040:	20005140 	.word	0x20005140

08007044 <_printf_common>:
 8007044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007048:	4616      	mov	r6, r2
 800704a:	4698      	mov	r8, r3
 800704c:	688a      	ldr	r2, [r1, #8]
 800704e:	690b      	ldr	r3, [r1, #16]
 8007050:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007054:	4293      	cmp	r3, r2
 8007056:	bfb8      	it	lt
 8007058:	4613      	movlt	r3, r2
 800705a:	6033      	str	r3, [r6, #0]
 800705c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007060:	4607      	mov	r7, r0
 8007062:	460c      	mov	r4, r1
 8007064:	b10a      	cbz	r2, 800706a <_printf_common+0x26>
 8007066:	3301      	adds	r3, #1
 8007068:	6033      	str	r3, [r6, #0]
 800706a:	6823      	ldr	r3, [r4, #0]
 800706c:	0699      	lsls	r1, r3, #26
 800706e:	bf42      	ittt	mi
 8007070:	6833      	ldrmi	r3, [r6, #0]
 8007072:	3302      	addmi	r3, #2
 8007074:	6033      	strmi	r3, [r6, #0]
 8007076:	6825      	ldr	r5, [r4, #0]
 8007078:	f015 0506 	ands.w	r5, r5, #6
 800707c:	d106      	bne.n	800708c <_printf_common+0x48>
 800707e:	f104 0a19 	add.w	sl, r4, #25
 8007082:	68e3      	ldr	r3, [r4, #12]
 8007084:	6832      	ldr	r2, [r6, #0]
 8007086:	1a9b      	subs	r3, r3, r2
 8007088:	42ab      	cmp	r3, r5
 800708a:	dc26      	bgt.n	80070da <_printf_common+0x96>
 800708c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007090:	6822      	ldr	r2, [r4, #0]
 8007092:	3b00      	subs	r3, #0
 8007094:	bf18      	it	ne
 8007096:	2301      	movne	r3, #1
 8007098:	0692      	lsls	r2, r2, #26
 800709a:	d42b      	bmi.n	80070f4 <_printf_common+0xb0>
 800709c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80070a0:	4641      	mov	r1, r8
 80070a2:	4638      	mov	r0, r7
 80070a4:	47c8      	blx	r9
 80070a6:	3001      	adds	r0, #1
 80070a8:	d01e      	beq.n	80070e8 <_printf_common+0xa4>
 80070aa:	6823      	ldr	r3, [r4, #0]
 80070ac:	6922      	ldr	r2, [r4, #16]
 80070ae:	f003 0306 	and.w	r3, r3, #6
 80070b2:	2b04      	cmp	r3, #4
 80070b4:	bf02      	ittt	eq
 80070b6:	68e5      	ldreq	r5, [r4, #12]
 80070b8:	6833      	ldreq	r3, [r6, #0]
 80070ba:	1aed      	subeq	r5, r5, r3
 80070bc:	68a3      	ldr	r3, [r4, #8]
 80070be:	bf0c      	ite	eq
 80070c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80070c4:	2500      	movne	r5, #0
 80070c6:	4293      	cmp	r3, r2
 80070c8:	bfc4      	itt	gt
 80070ca:	1a9b      	subgt	r3, r3, r2
 80070cc:	18ed      	addgt	r5, r5, r3
 80070ce:	2600      	movs	r6, #0
 80070d0:	341a      	adds	r4, #26
 80070d2:	42b5      	cmp	r5, r6
 80070d4:	d11a      	bne.n	800710c <_printf_common+0xc8>
 80070d6:	2000      	movs	r0, #0
 80070d8:	e008      	b.n	80070ec <_printf_common+0xa8>
 80070da:	2301      	movs	r3, #1
 80070dc:	4652      	mov	r2, sl
 80070de:	4641      	mov	r1, r8
 80070e0:	4638      	mov	r0, r7
 80070e2:	47c8      	blx	r9
 80070e4:	3001      	adds	r0, #1
 80070e6:	d103      	bne.n	80070f0 <_printf_common+0xac>
 80070e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80070ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070f0:	3501      	adds	r5, #1
 80070f2:	e7c6      	b.n	8007082 <_printf_common+0x3e>
 80070f4:	18e1      	adds	r1, r4, r3
 80070f6:	1c5a      	adds	r2, r3, #1
 80070f8:	2030      	movs	r0, #48	@ 0x30
 80070fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80070fe:	4422      	add	r2, r4
 8007100:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007104:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007108:	3302      	adds	r3, #2
 800710a:	e7c7      	b.n	800709c <_printf_common+0x58>
 800710c:	2301      	movs	r3, #1
 800710e:	4622      	mov	r2, r4
 8007110:	4641      	mov	r1, r8
 8007112:	4638      	mov	r0, r7
 8007114:	47c8      	blx	r9
 8007116:	3001      	adds	r0, #1
 8007118:	d0e6      	beq.n	80070e8 <_printf_common+0xa4>
 800711a:	3601      	adds	r6, #1
 800711c:	e7d9      	b.n	80070d2 <_printf_common+0x8e>
	...

08007120 <_printf_i>:
 8007120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007124:	7e0f      	ldrb	r7, [r1, #24]
 8007126:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007128:	2f78      	cmp	r7, #120	@ 0x78
 800712a:	4691      	mov	r9, r2
 800712c:	4680      	mov	r8, r0
 800712e:	460c      	mov	r4, r1
 8007130:	469a      	mov	sl, r3
 8007132:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007136:	d807      	bhi.n	8007148 <_printf_i+0x28>
 8007138:	2f62      	cmp	r7, #98	@ 0x62
 800713a:	d80a      	bhi.n	8007152 <_printf_i+0x32>
 800713c:	2f00      	cmp	r7, #0
 800713e:	f000 80d1 	beq.w	80072e4 <_printf_i+0x1c4>
 8007142:	2f58      	cmp	r7, #88	@ 0x58
 8007144:	f000 80b8 	beq.w	80072b8 <_printf_i+0x198>
 8007148:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800714c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007150:	e03a      	b.n	80071c8 <_printf_i+0xa8>
 8007152:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007156:	2b15      	cmp	r3, #21
 8007158:	d8f6      	bhi.n	8007148 <_printf_i+0x28>
 800715a:	a101      	add	r1, pc, #4	@ (adr r1, 8007160 <_printf_i+0x40>)
 800715c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007160:	080071b9 	.word	0x080071b9
 8007164:	080071cd 	.word	0x080071cd
 8007168:	08007149 	.word	0x08007149
 800716c:	08007149 	.word	0x08007149
 8007170:	08007149 	.word	0x08007149
 8007174:	08007149 	.word	0x08007149
 8007178:	080071cd 	.word	0x080071cd
 800717c:	08007149 	.word	0x08007149
 8007180:	08007149 	.word	0x08007149
 8007184:	08007149 	.word	0x08007149
 8007188:	08007149 	.word	0x08007149
 800718c:	080072cb 	.word	0x080072cb
 8007190:	080071f7 	.word	0x080071f7
 8007194:	08007285 	.word	0x08007285
 8007198:	08007149 	.word	0x08007149
 800719c:	08007149 	.word	0x08007149
 80071a0:	080072ed 	.word	0x080072ed
 80071a4:	08007149 	.word	0x08007149
 80071a8:	080071f7 	.word	0x080071f7
 80071ac:	08007149 	.word	0x08007149
 80071b0:	08007149 	.word	0x08007149
 80071b4:	0800728d 	.word	0x0800728d
 80071b8:	6833      	ldr	r3, [r6, #0]
 80071ba:	1d1a      	adds	r2, r3, #4
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	6032      	str	r2, [r6, #0]
 80071c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80071c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80071c8:	2301      	movs	r3, #1
 80071ca:	e09c      	b.n	8007306 <_printf_i+0x1e6>
 80071cc:	6833      	ldr	r3, [r6, #0]
 80071ce:	6820      	ldr	r0, [r4, #0]
 80071d0:	1d19      	adds	r1, r3, #4
 80071d2:	6031      	str	r1, [r6, #0]
 80071d4:	0606      	lsls	r6, r0, #24
 80071d6:	d501      	bpl.n	80071dc <_printf_i+0xbc>
 80071d8:	681d      	ldr	r5, [r3, #0]
 80071da:	e003      	b.n	80071e4 <_printf_i+0xc4>
 80071dc:	0645      	lsls	r5, r0, #25
 80071de:	d5fb      	bpl.n	80071d8 <_printf_i+0xb8>
 80071e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80071e4:	2d00      	cmp	r5, #0
 80071e6:	da03      	bge.n	80071f0 <_printf_i+0xd0>
 80071e8:	232d      	movs	r3, #45	@ 0x2d
 80071ea:	426d      	negs	r5, r5
 80071ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80071f0:	4858      	ldr	r0, [pc, #352]	@ (8007354 <_printf_i+0x234>)
 80071f2:	230a      	movs	r3, #10
 80071f4:	e011      	b.n	800721a <_printf_i+0xfa>
 80071f6:	6821      	ldr	r1, [r4, #0]
 80071f8:	6833      	ldr	r3, [r6, #0]
 80071fa:	0608      	lsls	r0, r1, #24
 80071fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8007200:	d402      	bmi.n	8007208 <_printf_i+0xe8>
 8007202:	0649      	lsls	r1, r1, #25
 8007204:	bf48      	it	mi
 8007206:	b2ad      	uxthmi	r5, r5
 8007208:	2f6f      	cmp	r7, #111	@ 0x6f
 800720a:	4852      	ldr	r0, [pc, #328]	@ (8007354 <_printf_i+0x234>)
 800720c:	6033      	str	r3, [r6, #0]
 800720e:	bf14      	ite	ne
 8007210:	230a      	movne	r3, #10
 8007212:	2308      	moveq	r3, #8
 8007214:	2100      	movs	r1, #0
 8007216:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800721a:	6866      	ldr	r6, [r4, #4]
 800721c:	60a6      	str	r6, [r4, #8]
 800721e:	2e00      	cmp	r6, #0
 8007220:	db05      	blt.n	800722e <_printf_i+0x10e>
 8007222:	6821      	ldr	r1, [r4, #0]
 8007224:	432e      	orrs	r6, r5
 8007226:	f021 0104 	bic.w	r1, r1, #4
 800722a:	6021      	str	r1, [r4, #0]
 800722c:	d04b      	beq.n	80072c6 <_printf_i+0x1a6>
 800722e:	4616      	mov	r6, r2
 8007230:	fbb5 f1f3 	udiv	r1, r5, r3
 8007234:	fb03 5711 	mls	r7, r3, r1, r5
 8007238:	5dc7      	ldrb	r7, [r0, r7]
 800723a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800723e:	462f      	mov	r7, r5
 8007240:	42bb      	cmp	r3, r7
 8007242:	460d      	mov	r5, r1
 8007244:	d9f4      	bls.n	8007230 <_printf_i+0x110>
 8007246:	2b08      	cmp	r3, #8
 8007248:	d10b      	bne.n	8007262 <_printf_i+0x142>
 800724a:	6823      	ldr	r3, [r4, #0]
 800724c:	07df      	lsls	r7, r3, #31
 800724e:	d508      	bpl.n	8007262 <_printf_i+0x142>
 8007250:	6923      	ldr	r3, [r4, #16]
 8007252:	6861      	ldr	r1, [r4, #4]
 8007254:	4299      	cmp	r1, r3
 8007256:	bfde      	ittt	le
 8007258:	2330      	movle	r3, #48	@ 0x30
 800725a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800725e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007262:	1b92      	subs	r2, r2, r6
 8007264:	6122      	str	r2, [r4, #16]
 8007266:	f8cd a000 	str.w	sl, [sp]
 800726a:	464b      	mov	r3, r9
 800726c:	aa03      	add	r2, sp, #12
 800726e:	4621      	mov	r1, r4
 8007270:	4640      	mov	r0, r8
 8007272:	f7ff fee7 	bl	8007044 <_printf_common>
 8007276:	3001      	adds	r0, #1
 8007278:	d14a      	bne.n	8007310 <_printf_i+0x1f0>
 800727a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800727e:	b004      	add	sp, #16
 8007280:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007284:	6823      	ldr	r3, [r4, #0]
 8007286:	f043 0320 	orr.w	r3, r3, #32
 800728a:	6023      	str	r3, [r4, #0]
 800728c:	4832      	ldr	r0, [pc, #200]	@ (8007358 <_printf_i+0x238>)
 800728e:	2778      	movs	r7, #120	@ 0x78
 8007290:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007294:	6823      	ldr	r3, [r4, #0]
 8007296:	6831      	ldr	r1, [r6, #0]
 8007298:	061f      	lsls	r7, r3, #24
 800729a:	f851 5b04 	ldr.w	r5, [r1], #4
 800729e:	d402      	bmi.n	80072a6 <_printf_i+0x186>
 80072a0:	065f      	lsls	r7, r3, #25
 80072a2:	bf48      	it	mi
 80072a4:	b2ad      	uxthmi	r5, r5
 80072a6:	6031      	str	r1, [r6, #0]
 80072a8:	07d9      	lsls	r1, r3, #31
 80072aa:	bf44      	itt	mi
 80072ac:	f043 0320 	orrmi.w	r3, r3, #32
 80072b0:	6023      	strmi	r3, [r4, #0]
 80072b2:	b11d      	cbz	r5, 80072bc <_printf_i+0x19c>
 80072b4:	2310      	movs	r3, #16
 80072b6:	e7ad      	b.n	8007214 <_printf_i+0xf4>
 80072b8:	4826      	ldr	r0, [pc, #152]	@ (8007354 <_printf_i+0x234>)
 80072ba:	e7e9      	b.n	8007290 <_printf_i+0x170>
 80072bc:	6823      	ldr	r3, [r4, #0]
 80072be:	f023 0320 	bic.w	r3, r3, #32
 80072c2:	6023      	str	r3, [r4, #0]
 80072c4:	e7f6      	b.n	80072b4 <_printf_i+0x194>
 80072c6:	4616      	mov	r6, r2
 80072c8:	e7bd      	b.n	8007246 <_printf_i+0x126>
 80072ca:	6833      	ldr	r3, [r6, #0]
 80072cc:	6825      	ldr	r5, [r4, #0]
 80072ce:	6961      	ldr	r1, [r4, #20]
 80072d0:	1d18      	adds	r0, r3, #4
 80072d2:	6030      	str	r0, [r6, #0]
 80072d4:	062e      	lsls	r6, r5, #24
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	d501      	bpl.n	80072de <_printf_i+0x1be>
 80072da:	6019      	str	r1, [r3, #0]
 80072dc:	e002      	b.n	80072e4 <_printf_i+0x1c4>
 80072de:	0668      	lsls	r0, r5, #25
 80072e0:	d5fb      	bpl.n	80072da <_printf_i+0x1ba>
 80072e2:	8019      	strh	r1, [r3, #0]
 80072e4:	2300      	movs	r3, #0
 80072e6:	6123      	str	r3, [r4, #16]
 80072e8:	4616      	mov	r6, r2
 80072ea:	e7bc      	b.n	8007266 <_printf_i+0x146>
 80072ec:	6833      	ldr	r3, [r6, #0]
 80072ee:	1d1a      	adds	r2, r3, #4
 80072f0:	6032      	str	r2, [r6, #0]
 80072f2:	681e      	ldr	r6, [r3, #0]
 80072f4:	6862      	ldr	r2, [r4, #4]
 80072f6:	2100      	movs	r1, #0
 80072f8:	4630      	mov	r0, r6
 80072fa:	f7f8 ff69 	bl	80001d0 <memchr>
 80072fe:	b108      	cbz	r0, 8007304 <_printf_i+0x1e4>
 8007300:	1b80      	subs	r0, r0, r6
 8007302:	6060      	str	r0, [r4, #4]
 8007304:	6863      	ldr	r3, [r4, #4]
 8007306:	6123      	str	r3, [r4, #16]
 8007308:	2300      	movs	r3, #0
 800730a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800730e:	e7aa      	b.n	8007266 <_printf_i+0x146>
 8007310:	6923      	ldr	r3, [r4, #16]
 8007312:	4632      	mov	r2, r6
 8007314:	4649      	mov	r1, r9
 8007316:	4640      	mov	r0, r8
 8007318:	47d0      	blx	sl
 800731a:	3001      	adds	r0, #1
 800731c:	d0ad      	beq.n	800727a <_printf_i+0x15a>
 800731e:	6823      	ldr	r3, [r4, #0]
 8007320:	079b      	lsls	r3, r3, #30
 8007322:	d413      	bmi.n	800734c <_printf_i+0x22c>
 8007324:	68e0      	ldr	r0, [r4, #12]
 8007326:	9b03      	ldr	r3, [sp, #12]
 8007328:	4298      	cmp	r0, r3
 800732a:	bfb8      	it	lt
 800732c:	4618      	movlt	r0, r3
 800732e:	e7a6      	b.n	800727e <_printf_i+0x15e>
 8007330:	2301      	movs	r3, #1
 8007332:	4632      	mov	r2, r6
 8007334:	4649      	mov	r1, r9
 8007336:	4640      	mov	r0, r8
 8007338:	47d0      	blx	sl
 800733a:	3001      	adds	r0, #1
 800733c:	d09d      	beq.n	800727a <_printf_i+0x15a>
 800733e:	3501      	adds	r5, #1
 8007340:	68e3      	ldr	r3, [r4, #12]
 8007342:	9903      	ldr	r1, [sp, #12]
 8007344:	1a5b      	subs	r3, r3, r1
 8007346:	42ab      	cmp	r3, r5
 8007348:	dcf2      	bgt.n	8007330 <_printf_i+0x210>
 800734a:	e7eb      	b.n	8007324 <_printf_i+0x204>
 800734c:	2500      	movs	r5, #0
 800734e:	f104 0619 	add.w	r6, r4, #25
 8007352:	e7f5      	b.n	8007340 <_printf_i+0x220>
 8007354:	08008079 	.word	0x08008079
 8007358:	0800808a 	.word	0x0800808a

0800735c <__malloc_lock>:
 800735c:	4801      	ldr	r0, [pc, #4]	@ (8007364 <__malloc_lock+0x8>)
 800735e:	f7ff bc67 	b.w	8006c30 <__retarget_lock_acquire_recursive>
 8007362:	bf00      	nop
 8007364:	20005138 	.word	0x20005138

08007368 <__malloc_unlock>:
 8007368:	4801      	ldr	r0, [pc, #4]	@ (8007370 <__malloc_unlock+0x8>)
 800736a:	f7ff bc62 	b.w	8006c32 <__retarget_lock_release_recursive>
 800736e:	bf00      	nop
 8007370:	20005138 	.word	0x20005138

08007374 <_realloc_r>:
 8007374:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007378:	4607      	mov	r7, r0
 800737a:	4614      	mov	r4, r2
 800737c:	460d      	mov	r5, r1
 800737e:	b921      	cbnz	r1, 800738a <_realloc_r+0x16>
 8007380:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007384:	4611      	mov	r1, r2
 8007386:	f7ff bddd 	b.w	8006f44 <_malloc_r>
 800738a:	b92a      	cbnz	r2, 8007398 <_realloc_r+0x24>
 800738c:	f000 f84a 	bl	8007424 <_free_r>
 8007390:	4625      	mov	r5, r4
 8007392:	4628      	mov	r0, r5
 8007394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007398:	f000 f88e 	bl	80074b8 <_malloc_usable_size_r>
 800739c:	4284      	cmp	r4, r0
 800739e:	4606      	mov	r6, r0
 80073a0:	d802      	bhi.n	80073a8 <_realloc_r+0x34>
 80073a2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80073a6:	d8f4      	bhi.n	8007392 <_realloc_r+0x1e>
 80073a8:	4621      	mov	r1, r4
 80073aa:	4638      	mov	r0, r7
 80073ac:	f7ff fdca 	bl	8006f44 <_malloc_r>
 80073b0:	4680      	mov	r8, r0
 80073b2:	b908      	cbnz	r0, 80073b8 <_realloc_r+0x44>
 80073b4:	4645      	mov	r5, r8
 80073b6:	e7ec      	b.n	8007392 <_realloc_r+0x1e>
 80073b8:	42b4      	cmp	r4, r6
 80073ba:	4622      	mov	r2, r4
 80073bc:	4629      	mov	r1, r5
 80073be:	bf28      	it	cs
 80073c0:	4632      	movcs	r2, r6
 80073c2:	f7ff fc37 	bl	8006c34 <memcpy>
 80073c6:	4629      	mov	r1, r5
 80073c8:	4638      	mov	r0, r7
 80073ca:	f000 f82b 	bl	8007424 <_free_r>
 80073ce:	e7f1      	b.n	80073b4 <_realloc_r+0x40>

080073d0 <memmove>:
 80073d0:	4288      	cmp	r0, r1
 80073d2:	b510      	push	{r4, lr}
 80073d4:	eb01 0402 	add.w	r4, r1, r2
 80073d8:	d902      	bls.n	80073e0 <memmove+0x10>
 80073da:	4284      	cmp	r4, r0
 80073dc:	4623      	mov	r3, r4
 80073de:	d807      	bhi.n	80073f0 <memmove+0x20>
 80073e0:	1e43      	subs	r3, r0, #1
 80073e2:	42a1      	cmp	r1, r4
 80073e4:	d008      	beq.n	80073f8 <memmove+0x28>
 80073e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80073ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80073ee:	e7f8      	b.n	80073e2 <memmove+0x12>
 80073f0:	4402      	add	r2, r0
 80073f2:	4601      	mov	r1, r0
 80073f4:	428a      	cmp	r2, r1
 80073f6:	d100      	bne.n	80073fa <memmove+0x2a>
 80073f8:	bd10      	pop	{r4, pc}
 80073fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80073fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007402:	e7f7      	b.n	80073f4 <memmove+0x24>

08007404 <_sbrk_r>:
 8007404:	b538      	push	{r3, r4, r5, lr}
 8007406:	4d06      	ldr	r5, [pc, #24]	@ (8007420 <_sbrk_r+0x1c>)
 8007408:	2300      	movs	r3, #0
 800740a:	4604      	mov	r4, r0
 800740c:	4608      	mov	r0, r1
 800740e:	602b      	str	r3, [r5, #0]
 8007410:	f7fa fc66 	bl	8001ce0 <_sbrk>
 8007414:	1c43      	adds	r3, r0, #1
 8007416:	d102      	bne.n	800741e <_sbrk_r+0x1a>
 8007418:	682b      	ldr	r3, [r5, #0]
 800741a:	b103      	cbz	r3, 800741e <_sbrk_r+0x1a>
 800741c:	6023      	str	r3, [r4, #0]
 800741e:	bd38      	pop	{r3, r4, r5, pc}
 8007420:	20005144 	.word	0x20005144

08007424 <_free_r>:
 8007424:	b538      	push	{r3, r4, r5, lr}
 8007426:	4605      	mov	r5, r0
 8007428:	2900      	cmp	r1, #0
 800742a:	d041      	beq.n	80074b0 <_free_r+0x8c>
 800742c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007430:	1f0c      	subs	r4, r1, #4
 8007432:	2b00      	cmp	r3, #0
 8007434:	bfb8      	it	lt
 8007436:	18e4      	addlt	r4, r4, r3
 8007438:	f7ff ff90 	bl	800735c <__malloc_lock>
 800743c:	4a1d      	ldr	r2, [pc, #116]	@ (80074b4 <_free_r+0x90>)
 800743e:	6813      	ldr	r3, [r2, #0]
 8007440:	b933      	cbnz	r3, 8007450 <_free_r+0x2c>
 8007442:	6063      	str	r3, [r4, #4]
 8007444:	6014      	str	r4, [r2, #0]
 8007446:	4628      	mov	r0, r5
 8007448:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800744c:	f7ff bf8c 	b.w	8007368 <__malloc_unlock>
 8007450:	42a3      	cmp	r3, r4
 8007452:	d908      	bls.n	8007466 <_free_r+0x42>
 8007454:	6820      	ldr	r0, [r4, #0]
 8007456:	1821      	adds	r1, r4, r0
 8007458:	428b      	cmp	r3, r1
 800745a:	bf01      	itttt	eq
 800745c:	6819      	ldreq	r1, [r3, #0]
 800745e:	685b      	ldreq	r3, [r3, #4]
 8007460:	1809      	addeq	r1, r1, r0
 8007462:	6021      	streq	r1, [r4, #0]
 8007464:	e7ed      	b.n	8007442 <_free_r+0x1e>
 8007466:	461a      	mov	r2, r3
 8007468:	685b      	ldr	r3, [r3, #4]
 800746a:	b10b      	cbz	r3, 8007470 <_free_r+0x4c>
 800746c:	42a3      	cmp	r3, r4
 800746e:	d9fa      	bls.n	8007466 <_free_r+0x42>
 8007470:	6811      	ldr	r1, [r2, #0]
 8007472:	1850      	adds	r0, r2, r1
 8007474:	42a0      	cmp	r0, r4
 8007476:	d10b      	bne.n	8007490 <_free_r+0x6c>
 8007478:	6820      	ldr	r0, [r4, #0]
 800747a:	4401      	add	r1, r0
 800747c:	1850      	adds	r0, r2, r1
 800747e:	4283      	cmp	r3, r0
 8007480:	6011      	str	r1, [r2, #0]
 8007482:	d1e0      	bne.n	8007446 <_free_r+0x22>
 8007484:	6818      	ldr	r0, [r3, #0]
 8007486:	685b      	ldr	r3, [r3, #4]
 8007488:	6053      	str	r3, [r2, #4]
 800748a:	4408      	add	r0, r1
 800748c:	6010      	str	r0, [r2, #0]
 800748e:	e7da      	b.n	8007446 <_free_r+0x22>
 8007490:	d902      	bls.n	8007498 <_free_r+0x74>
 8007492:	230c      	movs	r3, #12
 8007494:	602b      	str	r3, [r5, #0]
 8007496:	e7d6      	b.n	8007446 <_free_r+0x22>
 8007498:	6820      	ldr	r0, [r4, #0]
 800749a:	1821      	adds	r1, r4, r0
 800749c:	428b      	cmp	r3, r1
 800749e:	bf04      	itt	eq
 80074a0:	6819      	ldreq	r1, [r3, #0]
 80074a2:	685b      	ldreq	r3, [r3, #4]
 80074a4:	6063      	str	r3, [r4, #4]
 80074a6:	bf04      	itt	eq
 80074a8:	1809      	addeq	r1, r1, r0
 80074aa:	6021      	streq	r1, [r4, #0]
 80074ac:	6054      	str	r4, [r2, #4]
 80074ae:	e7ca      	b.n	8007446 <_free_r+0x22>
 80074b0:	bd38      	pop	{r3, r4, r5, pc}
 80074b2:	bf00      	nop
 80074b4:	20005140 	.word	0x20005140

080074b8 <_malloc_usable_size_r>:
 80074b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074bc:	1f18      	subs	r0, r3, #4
 80074be:	2b00      	cmp	r3, #0
 80074c0:	bfbc      	itt	lt
 80074c2:	580b      	ldrlt	r3, [r1, r0]
 80074c4:	18c0      	addlt	r0, r0, r3
 80074c6:	4770      	bx	lr

080074c8 <_init>:
 80074c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ca:	bf00      	nop
 80074cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074ce:	bc08      	pop	{r3}
 80074d0:	469e      	mov	lr, r3
 80074d2:	4770      	bx	lr

080074d4 <_fini>:
 80074d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074d6:	bf00      	nop
 80074d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074da:	bc08      	pop	{r3}
 80074dc:	469e      	mov	lr, r3
 80074de:	4770      	bx	lr
