#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Oct 29 14:30:12 2019
# Process ID: 8397
# Current directory: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1
# Command line: vivado -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/top.vds
# Journal file: /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xc7z020clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1549.008 ; gain = 87.773 ; free physical = 7055 ; free virtual = 21088
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v:14]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'ssd_driver' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v:23]
	Parameter BLANK bound to: 7'b0000000 
	Parameter ZERO bound to: 7'b0111111 
	Parameter ONE bound to: 7'b0000110 
	Parameter TWO bound to: 7'b1011011 
	Parameter THREE bound to: 7'b1001111 
	Parameter FOUR bound to: 7'b1100110 
	Parameter FIVE bound to: 7'b1101101 
	Parameter SIX bound to: 7'b1111101 
	Parameter SEVEN bound to: 7'b0000111 
	Parameter EIGHT bound to: 7'b1111111 
	Parameter NINE bound to: 7'b1101111 
	Parameter DASH bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'ssd_driver' (1#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ssd_driver.v:23]
INFO: [Synth 8-6157] synthesizing module 'resync' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v:25]
INFO: [Synth 8-6155] done synthesizing module 'resync' (2#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/resync.v:25]
INFO: [Synth 8-6157] synthesizing module 'cpu_clock_gen' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/.Xil/Vivado-8397-uhrmann.inf.ed.ac.uk/realtime/cpu_clock_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cpu_clock_gen' (3#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/.Xil/Vivado-8397-uhrmann.inf.ed.ac.uk/realtime/cpu_clock_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'video_clock_gen' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/.Xil/Vivado-8397-uhrmann.inf.ed.ac.uk/realtime/video_clock_gen_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_clock_gen' (4#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/.Xil/Vivado-8397-uhrmann.inf.ed.ac.uk/realtime/video_clock_gen_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'fetch_unit' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-3876] $readmem data file 'deps_test.hex' is read successfully [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v:92]
INFO: [Synth 8-6157] synthesizing module 'branch_predictor' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v:18]
	Parameter BC_SIZE bound to: 8 - type: integer 
	Parameter BC_ASSOC bound to: 1 - type: integer 
	Parameter PS_SIZE bound to: 8 - type: integer 
	Parameter RAS_SIZE bound to: 3 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter PC_PS_ADDR_LB bound to: 2 - type: integer 
	Parameter PC_PS_ADDR_UB bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'branch_cache' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v:20]
	Parameter BC_SIZE bound to: 8 - type: integer 
	Parameter BC_ASSOC bound to: 1 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter BC_ENTRIES bound to: 256 - type: integer 
	Parameter BC_MAX_ENTRY bound to: 255 - type: integer 
	Parameter BC_IDX_UB bound to: 7 - type: integer 
	Parameter BC_IDX_LB bound to: 0 - type: integer 
	Parameter BC_TAG_BITS bound to: 23 - type: integer 
	Parameter PC_BC_TAG_UB bound to: 31 - type: integer 
	Parameter PC_BC_TAG_LB bound to: 9 - type: integer 
	Parameter PC_BC_IDX_LB bound to: 1 - type: integer 
	Parameter PC_BC_IDX_UB bound to: 8 - type: integer 
	Parameter BC_TGT_BITS bound to: 31 - type: integer 
	Parameter BC_TYPE_BITS bound to: 3 - type: integer 
	Parameter BC_ENTRY_BITS bound to: 57 - type: integer 
	Parameter BC_ENTRY_UB bound to: 56 - type: integer 
	Parameter BC_TYP_LB bound to: 0 - type: integer 
	Parameter BC_TYP_UB bound to: 2 - type: integer 
	Parameter BC_TAG_LB bound to: 3 - type: integer 
	Parameter BC_TAG_UB bound to: 25 - type: integer 
	Parameter BC_TGT_LB bound to: 26 - type: integer 
	Parameter BC_TGT_UB bound to: 56 - type: integer 
	Parameter PC_IDX_LB bound to: 1 - type: integer 
	Parameter PC_IDX_UB bound to: 8 - type: integer 
	Parameter PC_TGT_LB bound to: 1 - type: integer 
	Parameter PC_TGT_UB bound to: 31 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v:89]
INFO: [Synth 8-6155] done synthesizing module 'branch_cache' (5#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_cache.v:20]
INFO: [Synth 8-6157] synthesizing module 'predictor_state' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v:18]
	Parameter PS_SIZE bound to: 8 - type: integer 
	Parameter PS_ENTRIES bound to: 256 - type: integer 
	Parameter PS_MAX_ENTRY bound to: 255 - type: integer 
	Parameter PS_IDX_UB bound to: 7 - type: integer 
	Parameter PRED_STRONG_NT bound to: 2'b00 
	Parameter PRED_WEAK_NT bound to: 2'b01 
	Parameter PRED_WEAK_T bound to: 2'b10 
	Parameter PRED_STRONG_T bound to: 2'b11 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v:53]
INFO: [Synth 8-6155] done synthesizing module 'predictor_state' (6#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/predictor_state.v:18]
INFO: [Synth 8-6157] synthesizing module 'ras' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v:18]
	Parameter RAS_SIZE bound to: 3 - type: integer 
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter RAS_ENTRIES bound to: 8 - type: integer 
	Parameter RAS_MAX bound to: 7 - type: integer 
	Parameter RAS_E_BITS bound to: 31 - type: integer 
	Parameter RAS_E_UB bound to: 31 - type: integer 
	Parameter RAS_E_LB bound to: 1 - type: integer 
	Parameter RAS_IX_UB bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ras' (7#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/ras.v:18]
INFO: [Synth 8-6155] done synthesizing module 'branch_predictor' (8#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/branch_predictor.v:18]
INFO: [Synth 8-6155] done synthesizing module 'fetch_unit' (9#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/fetch_unit.v:20]
INFO: [Synth 8-6157] synthesizing module 'exec_unit' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
INFO: [Synth 8-6157] synthesizing module 'decoder' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v:20]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter I_IMM_EXT bound to: 21 - type: integer 
	Parameter S_IMM_EXT bound to: 21 - type: integer 
	Parameter B_IMM_EXT bound to: 20 - type: integer 
	Parameter J_IMM_EXT bound to: 12 - type: integer 
	Parameter C_IMM_EXT bound to: 27 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (10#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/decoder.v:20]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v:21]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (11#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/regfile.v:21]
INFO: [Synth 8-6157] synthesizing module 'alu' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v:17]
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
INFO: [Synth 8-6155] done synthesizing module 'alu' (12#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v:17]
INFO: [Synth 8-6157] synthesizing module 'divider' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v:18]
	Parameter DIV_IDLE bound to: 2'b00 
	Parameter DIV_ITER bound to: 2'b01 
	Parameter DIV_LAST bound to: 2'b10 
	Parameter DIV_DONE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'divider' (13#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/divider.v:18]
INFO: [Synth 8-6157] synthesizing module 'bypass_or_stall' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bypass_or_stall' (14#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/bypass_or_stall.v:14]
INFO: [Synth 8-6157] synthesizing module 'store_queue' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v:20]
	Parameter AM bound to: 11 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_match_reg' and it is trimmed from '2' to '1' bits. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v:122]
INFO: [Synth 8-6155] done synthesizing module 'store_queue' (15#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/store_queue.v:20]
INFO: [Synth 8-6157] synthesizing module 'dccm_ram' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v:20]
	Parameter WD bound to: 1024 - type: integer 
	Parameter AM bound to: 11 - type: integer 
	Parameter AL bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v:34]
INFO: [Synth 8-6155] done synthesizing module 'dccm_ram' (16#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dccm_ram.v:20]
WARNING: [Synth 8-6014] Unused sequential element exe_illegal_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:339]
WARNING: [Synth 8-6014] Unused sequential element mem_branch_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:589]
WARNING: [Synth 8-6014] Unused sequential element mem_illegal_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:593]
WARNING: [Synth 8-6014] Unused sequential element dec_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1247]
WARNING: [Synth 8-6014] Unused sequential element exe_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1248]
WARNING: [Synth 8-6014] Unused sequential element mem_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1249]
WARNING: [Synth 8-6014] Unused sequential element wrb_dep_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1250]
WARNING: [Synth 8-6014] Unused sequential element dec_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1251]
WARNING: [Synth 8-6014] Unused sequential element exe_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1252]
WARNING: [Synth 8-6014] Unused sequential element mem_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1253]
WARNING: [Synth 8-6014] Unused sequential element wrb_pm_code_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1254]
WARNING: [Synth 8-6014] Unused sequential element exe_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1255]
WARNING: [Synth 8-6014] Unused sequential element mem_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1256]
WARNING: [Synth 8-6014] Unused sequential element wrb_div_ctr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:1257]
INFO: [Synth 8-6155] done synthesizing module 'exec_unit' (17#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:20]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:21]
	Parameter HEX_FILE bound to: deps_test.hex - type: string 
	Parameter ROM_WIDTH bound to: 32 - type: integer 
	Parameter ROM_ADDR_BITS bound to: 13 - type: integer 
	Parameter MEM_DCCM_SEL bound to: 13 - type: integer 
	Parameter ROM_WORD_BITS bound to: 11 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter HALT_MODE bound to: 2'b00 
	Parameter RUN_MODE bound to: 2'b01 
	Parameter STEP_C_MODE bound to: 2'b10 
	Parameter STEP_I_MODE bound to: 2'b11 
	Parameter U_PRIV bound to: 2'b00 
	Parameter S_PRIV bound to: 2'b01 
	Parameter RESERVED_PRIV bound to: 2'b10 
	Parameter M_PRIV bound to: 2'b11 
	Parameter OP_R_FORMAT bound to: 5'b01100 
	Parameter OP_I_FORMAT bound to: 5'b00100 
	Parameter JR_I_FORMAT bound to: 5'b11001 
	Parameter JR_U_FORMAT bound to: 5'b11011 
	Parameter BR_S_FORMAT bound to: 5'b11000 
	Parameter SYS_I_FORMAT bound to: 5'b11100 
	Parameter LU_I_FORMAT bound to: 5'b01101 
	Parameter AU_I_FORMAT bound to: 5'b00101 
	Parameter LW_I_FORMAT bound to: 5'b00000 
	Parameter SW_S_FORMAT bound to: 5'b01000 
	Parameter ALU_OPC_ADD bound to: 4'b0000 
	Parameter ALU_OPC_SUB bound to: 4'b1000 
	Parameter ALU_OPC_SLL bound to: 4'b0001 
	Parameter ALU_OPC_SLT bound to: 4'b0010 
	Parameter ALU_OPC_SLTU bound to: 4'b0011 
	Parameter ALU_OPC_XOR bound to: 4'b0100 
	Parameter ALU_OPC_SRL bound to: 4'b0101 
	Parameter ALU_OPC_SRA bound to: 4'b1101 
	Parameter ALU_OPC_OR bound to: 4'b0110 
	Parameter ALU_OPC_AND bound to: 4'b0111 
	Parameter M32_OPC_MUL bound to: 3'b000 
	Parameter M32_OPC_MULH bound to: 3'b001 
	Parameter M32_OPC_MULHSU bound to: 3'b010 
	Parameter M32_OPC_MULHU bound to: 3'b011 
	Parameter M32_OPC_DIV bound to: 3'b100 
	Parameter M32_OPC_DIVU bound to: 3'b101 
	Parameter M32_OPC_REM bound to: 3'b110 
	Parameter M32_OPC_REMU bound to: 3'b111 
	Parameter BEQ_OPC bound to: 3'b000 
	Parameter BNE_OPC bound to: 3'b001 
	Parameter BLT_OPC bound to: 3'b100 
	Parameter BGE_OPC bound to: 3'b101 
	Parameter BLTU_OPC bound to: 3'b110 
	Parameter BGEU_OPC bound to: 3'b111 
	Parameter F3_UNUSED_0 bound to: 3'b000 
	Parameter F3_UNUSED_1 bound to: 3'b001 
	Parameter F3_UNUSED_2 bound to: 3'b010 
	Parameter F3_UNUSED_3 bound to: 3'b011 
	Parameter F3_UNUSED_4 bound to: 3'b100 
	Parameter F3_UNUSED_5 bound to: 3'b101 
	Parameter F3_UNUSED_6 bound to: 3'b110 
	Parameter F3_UNUSED_7 bound to: 3'b111 
	Parameter SYS_PRIV_OP bound to: 3'b000 
	Parameter SYS_CSR_RW_OP bound to: 3'b001 
	Parameter SYS_CSR_RS_OP bound to: 3'b010 
	Parameter SYS_CSR_RC_OP bound to: 3'b011 
	Parameter PRIV_ECALL_OP bound to: 12'b000000000000 
	Parameter PRIV_EBREAK_OP bound to: 12'b000000000001 
	Parameter LB_OPC bound to: 3'b000 
	Parameter LH_OPC bound to: 3'b001 
	Parameter LW_OPC bound to: 3'b010 
	Parameter LD_OPC bound to: 3'b011 
	Parameter LBU_OPC bound to: 3'b100 
	Parameter LHU_OPC bound to: 3'b101 
	Parameter LWU_OPC bound to: 3'b110 
	Parameter SB_OPC bound to: 3'b000 
	Parameter SH_OPC bound to: 3'b001 
	Parameter SW_OPC bound to: 3'b010 
	Parameter SD_OPC bound to: 3'b011 
	Parameter X0_REG bound to: 5'b00000 
	Parameter X1_REG bound to: 5'b00001 
	Parameter RESET_VECTOR bound to: 0 - type: integer 
	Parameter EXCPN_VECTOR bound to: 128 - type: integer 
	Parameter INT_VECTOR bound to: 129 - type: integer 
	Parameter BPU_NO_PRED bound to: 3'b000 
	Parameter BPU_BRANCH bound to: 3'b100 
	Parameter BPU_JUMP bound to: 3'b101 
	Parameter BPU_CALL bound to: 3'b110 
	Parameter BPU_RETURN bound to: 3'b111 
	Parameter CSR_COREID bound to: 12'b111100010100 
	Parameter CSR_NUMCORES bound to: 12'b111111000001 
	Parameter CSR_LEDS bound to: 12'b011111000001 
	Parameter CSR_SSD bound to: 12'b011111000010 
	Parameter CSR_PX_ADDR bound to: 12'b011111000100 
	Parameter CSR_PX_DOUT bound to: 12'b011111000101 
	Parameter CSR_PX_DIN bound to: 12'b011111000110 
	Parameter CSR_PX_CMD bound to: 12'b011111000111 
	Parameter CSR_SWITCHES bound to: 12'b111111000010 
	Parameter CSR_BUTTONS bound to: 12'b111111000011 
	Parameter CSR_USTATUS bound to: 12'b000000000000 
	Parameter CSR_UEI bound to: 12'b000000000100 
	Parameter CSR_UTVEC bound to: 12'b000000000101 
	Parameter CSR_USCRATCH bound to: 12'b000001000000 
	Parameter CSR_UEPC bound to: 12'b000001000001 
	Parameter CSR_UCAUSE bound to: 12'b000001000010 
	Parameter CSR_UTVAL bound to: 12'b000001000011 
	Parameter CSR_UIP bound to: 12'b000001000100 
	Parameter CSR_FFLAGS bound to: 12'b000000000001 
	Parameter CSR_FRM bound to: 12'b000000000010 
	Parameter CSR_FCSR bound to: 12'b000000000011 
	Parameter CSR_CYCLE bound to: 12'b110000000000 
	Parameter CSR_TIME bound to: 12'b110000000001 
	Parameter CSR_INSTRET bound to: 12'b110000000010 
	Parameter CSR_PM_CTR3 bound to: 12'b110000000011 
	Parameter CSR_PM_CTR4 bound to: 12'b110000000100 
	Parameter CSR_PM_CTR5 bound to: 12'b110000000101 
	Parameter CSR_PM_CTR6 bound to: 12'b110000000110 
	Parameter CSR_PM_CTR7 bound to: 12'b110000000111 
	Parameter CSR_PM_CTR8 bound to: 12'b110000001000 
	Parameter CSR_PM_CTR9 bound to: 12'b110000001001 
	Parameter CSR_PM_CTR10 bound to: 12'b110000001010 
	Parameter CSR_PM_CTR11 bound to: 12'b110000001011 
	Parameter CSR_PM_CTR12 bound to: 12'b110000001100 
	Parameter CSR_PM_CTR13 bound to: 12'b110000001101 
	Parameter CSR_PM_CTR14 bound to: 12'b110000001110 
	Parameter CSR_PM_CTR15 bound to: 12'b110000001111 
	Parameter CSR_PM_CTR16 bound to: 12'b110000010000 
	Parameter CSR_PM_CTR17 bound to: 12'b110000010001 
	Parameter CSR_PM_CTR18 bound to: 12'b110000010010 
	Parameter CSR_PM_CTR19 bound to: 12'b110000010011 
	Parameter CSR_PM_CTR20 bound to: 12'b110000010100 
	Parameter CSR_PM_CTR21 bound to: 12'b110000010101 
	Parameter CSR_PM_CTR22 bound to: 12'b110000010110 
	Parameter CSR_PM_CTR23 bound to: 12'b110000010111 
	Parameter CSR_PM_CTR24 bound to: 12'b110000011000 
	Parameter CSR_PM_CTR25 bound to: 12'b110000011001 
	Parameter CSR_PM_CTR26 bound to: 12'b110000011010 
	Parameter CSR_PM_CTR27 bound to: 12'b110000011011 
	Parameter CSR_PM_CTR28 bound to: 12'b110000011100 
	Parameter CSR_PM_CTR29 bound to: 12'b110000011101 
	Parameter CSR_PM_CTR30 bound to: 12'b110000011110 
	Parameter CSR_PM_CTR31 bound to: 12'b110000011111 
	Parameter CSR_CYCLEH bound to: 12'b110010000000 
	Parameter CSR_TIMEH bound to: 12'b110010000001 
	Parameter CSR_INSTRETH bound to: 12'b110010000010 
	Parameter CSR_PM_CTR3H bound to: 12'b110010000011 
	Parameter CSR_PM_CTR4H bound to: 12'b110010000100 
	Parameter CSR_PM_CTR5H bound to: 12'b110010000101 
	Parameter CSR_PM_CTR6H bound to: 12'b110010000110 
	Parameter CSR_PM_CTR7H bound to: 12'b110010000111 
	Parameter CSR_PM_CTR8H bound to: 12'b110010001000 
	Parameter CSR_PM_CTR9H bound to: 12'b110010001001 
	Parameter CSR_PM_CTR10H bound to: 12'b110010001010 
	Parameter CSR_PM_CTR11H bound to: 12'b110010001011 
	Parameter CSR_PM_CTR12H bound to: 12'b110010001100 
	Parameter CSR_PM_CTR13H bound to: 12'b110010001101 
	Parameter CSR_PM_CTR14H bound to: 12'b110010001110 
	Parameter CSR_PM_CTR15H bound to: 12'b110010001111 
	Parameter CSR_PM_CTR16H bound to: 12'b110010010000 
	Parameter CSR_PM_CTR17H bound to: 12'b110010010001 
	Parameter CSR_PM_CTR18H bound to: 12'b110010010010 
	Parameter CSR_PM_CTR19H bound to: 12'b110010010011 
	Parameter CSR_PM_CTR20H bound to: 12'b110010010100 
	Parameter CSR_PM_CTR21H bound to: 12'b110010010101 
	Parameter CSR_PM_CTR22H bound to: 12'b110010010110 
	Parameter CSR_PM_CTR23H bound to: 12'b110010010111 
	Parameter CSR_PM_CTR24H bound to: 12'b110010011000 
	Parameter CSR_PM_CTR25H bound to: 12'b110010011001 
	Parameter CSR_PM_CTR26H bound to: 12'b110010011010 
	Parameter CSR_PM_CTR27H bound to: 12'b110010011011 
	Parameter CSR_PM_CTR28H bound to: 12'b110010011100 
	Parameter CSR_PM_CTR29H bound to: 12'b110010011101 
	Parameter CSR_PM_CTR30H bound to: 12'b110010011110 
	Parameter CSR_PM_CTR31H bound to: 12'b110010011111 
	Parameter CSR_SSTATUS bound to: 12'b000100000000 
	Parameter CSR_SEI bound to: 12'b000100000100 
	Parameter CSR_STVEC bound to: 12'b000100000101 
	Parameter CSR_SCOUNTEREN bound to: 12'b000100000110 
	Parameter CSR_SSCRATCH bound to: 12'b000101000000 
	Parameter CSR_SEPC bound to: 12'b000101000001 
	Parameter CSR_SCAUSE bound to: 12'b000101000010 
	Parameter CSR_STVAL bound to: 12'b000101000011 
	Parameter CSR_SIP bound to: 12'b000101000100 
	Parameter CSR_SATP bound to: 12'b000110000000 
	Parameter CSR_MSTATUS bound to: 12'b001100000000 
	Parameter CSR_MISA bound to: 12'b001100000001 
	Parameter CSR_MEDELEG bound to: 12'b001100000010 
	Parameter CSR_MIDELEG bound to: 12'b001100000011 
	Parameter CSR_MEI bound to: 12'b001100000100 
	Parameter CSR_MTVEC bound to: 12'b001100000101 
	Parameter CSR_MCOUNTEREN bound to: 12'b001100000110 
	Parameter CSR_MSCRATCH bound to: 12'b001101000000 
	Parameter CSR_MEPC bound to: 12'b001101000001 
	Parameter CSR_MCAUSE bound to: 12'b001101000010 
	Parameter CSR_MTVAL bound to: 12'b001101000011 
	Parameter CSR_MIP bound to: 12'b001101000100 
	Parameter CSR_PMPCFG0 bound to: 12'b001110100000 
	Parameter CSR_PMPCFG1 bound to: 12'b001110100001 
	Parameter CSR_PMPCFG2 bound to: 12'b001110100010 
	Parameter CSR_PMPCFG3 bound to: 12'b001110100011 
	Parameter CSR_PMPADDR0 bound to: 12'b001110110000 
	Parameter CSR_PMPADDR1 bound to: 12'b001110110001 
	Parameter CSR_PMPADDR2 bound to: 12'b001110110010 
	Parameter CSR_PMPADDR3 bound to: 12'b001110110011 
	Parameter CSR_PMPADDR4 bound to: 12'b001110110100 
	Parameter CSR_PMPADDR5 bound to: 12'b001110110101 
	Parameter CSR_PMPADDR6 bound to: 12'b001110110110 
	Parameter CSR_PMPADDR7 bound to: 12'b001110110111 
	Parameter CSR_PMPADDR8 bound to: 12'b001110111000 
	Parameter CSR_PMPADDR9 bound to: 12'b001110111001 
	Parameter CSR_PMPADDR10 bound to: 12'b001110111010 
	Parameter CSR_PMPADDR11 bound to: 12'b001110111011 
	Parameter CSR_PMPADDR12 bound to: 12'b001110111100 
	Parameter CSR_PMPADDR13 bound to: 12'b001110111101 
	Parameter CSR_PMPADDR14 bound to: 12'b001110111110 
	Parameter CSR_PMPADDR15 bound to: 12'b001110111111 
	Parameter CSR_MCYCLE bound to: 12'b101100000000 
	Parameter CSR_MTIME bound to: 12'b101100000001 
	Parameter CSR_MINSTRET bound to: 12'b101100000010 
	Parameter CSR_PM_MCTR3 bound to: 12'b101100000011 
	Parameter CSR_PM_MCTR4 bound to: 12'b101100000100 
	Parameter CSR_PM_MCTR5 bound to: 12'b101100000101 
	Parameter CSR_PM_MCTR6 bound to: 12'b101100000110 
	Parameter CSR_PM_MCTR7 bound to: 12'b101100000111 
	Parameter CSR_PM_MCTR8 bound to: 12'b101100001000 
	Parameter CSR_PM_MCTR9 bound to: 12'b101100001001 
	Parameter CSR_PM_MCTR10 bound to: 12'b101100001010 
	Parameter CSR_PM_MCTR11 bound to: 12'b101100001011 
	Parameter CSR_PM_MCTR12 bound to: 12'b101100001100 
	Parameter CSR_PM_MCTR13 bound to: 12'b101100001101 
	Parameter CSR_PM_MCTR14 bound to: 12'b101100001110 
	Parameter CSR_PM_MCTR15 bound to: 12'b101100001111 
	Parameter CSR_PM_MCTR16 bound to: 12'b101100010000 
	Parameter CSR_PM_MCTR17 bound to: 12'b101100010001 
	Parameter CSR_PM_MCTR18 bound to: 12'b101100010010 
	Parameter CSR_PM_MCTR19 bound to: 12'b101100010011 
	Parameter CSR_PM_MCTR20 bound to: 12'b101100010100 
	Parameter CSR_PM_MCTR21 bound to: 12'b101100010101 
	Parameter CSR_PM_MCTR22 bound to: 12'b101100010110 
	Parameter CSR_PM_MCTR23 bound to: 12'b101100010111 
	Parameter CSR_PM_MCTR24 bound to: 12'b101100011000 
	Parameter CSR_PM_MCTR25 bound to: 12'b101100011001 
	Parameter CSR_PM_MCTR26 bound to: 12'b101100011010 
	Parameter CSR_PM_MCTR27 bound to: 12'b101100011011 
	Parameter CSR_PM_MCTR28 bound to: 12'b101100011100 
	Parameter CSR_PM_MCTR29 bound to: 12'b101100011101 
	Parameter CSR_PM_MCTR30 bound to: 12'b101100011110 
	Parameter CSR_PM_MCTR31 bound to: 12'b101100011111 
	Parameter CSR_MCYCLEH bound to: 12'b101110000000 
	Parameter CSR_MTIMEH bound to: 12'b101110000001 
	Parameter CSR_MINSTRETH bound to: 12'b101110000010 
	Parameter CSR_PM_MCTR3H bound to: 12'b101110000011 
	Parameter CSR_PM_MCTR4H bound to: 12'b101110000100 
	Parameter CSR_PM_MCTR5H bound to: 12'b101110000101 
	Parameter CSR_PM_MCTR6H bound to: 12'b101110000110 
	Parameter CSR_PM_MCTR7H bound to: 12'b101110000111 
	Parameter CSR_PM_MCTR8H bound to: 12'b101110001000 
	Parameter CSR_PM_MCTR9H bound to: 12'b101110001001 
	Parameter CSR_PM_MCTR10H bound to: 12'b101110001010 
	Parameter CSR_PM_MCTR11H bound to: 12'b101110001011 
	Parameter CSR_PM_MCTR12H bound to: 12'b101110001100 
	Parameter CSR_PM_MCTR13H bound to: 12'b101110001101 
	Parameter CSR_PM_MCTR14H bound to: 12'b101110001110 
	Parameter CSR_PM_MCTR15H bound to: 12'b101110001111 
	Parameter CSR_PM_MCTR16H bound to: 12'b101110010000 
	Parameter CSR_PM_MCTR17H bound to: 12'b101110010001 
	Parameter CSR_PM_MCTR18H bound to: 12'b101110010010 
	Parameter CSR_PM_MCTR19H bound to: 12'b101110010011 
	Parameter CSR_PM_MCTR20H bound to: 12'b101110010100 
	Parameter CSR_PM_MCTR21H bound to: 12'b101110010101 
	Parameter CSR_PM_MCTR22H bound to: 12'b101110010110 
	Parameter CSR_PM_MCTR23H bound to: 12'b101110010111 
	Parameter CSR_PM_MCTR24H bound to: 12'b101110011000 
	Parameter CSR_PM_MCTR25H bound to: 12'b101110011001 
	Parameter CSR_PM_MCTR26H bound to: 12'b101110011010 
	Parameter CSR_PM_MCTR27H bound to: 12'b101110011011 
	Parameter CSR_PM_MCTR28H bound to: 12'b101110011100 
	Parameter CSR_PM_MCTR29H bound to: 12'b101110011101 
	Parameter CSR_PM_MCTR30H bound to: 12'b101110011110 
	Parameter CSR_PM_MCTR31H bound to: 12'b101110011111 
	Parameter CSR_PM_EVENT3 bound to: 12'b001100100011 
	Parameter CSR_PM_EVENT4 bound to: 12'b001100100100 
	Parameter CSR_PM_EVENT5 bound to: 12'b001100100101 
	Parameter CSR_PM_EVENT6 bound to: 12'b001100100110 
	Parameter CSR_PM_EVENT7 bound to: 12'b001100100111 
	Parameter CSR_PM_EVENT8 bound to: 12'b001100101000 
	Parameter CSR_PM_EVENT9 bound to: 12'b001100101001 
	Parameter CSR_PM_EVENT10 bound to: 12'b001100101010 
	Parameter CSR_PM_EVENT11 bound to: 12'b001100101011 
	Parameter CSR_PM_EVENT12 bound to: 12'b001100101100 
	Parameter CSR_PM_EVENT13 bound to: 12'b001100101101 
	Parameter CSR_PM_EVENT14 bound to: 12'b001100101110 
	Parameter CSR_PM_EVENT15 bound to: 12'b001100101111 
	Parameter CSR_PM_EVENT16 bound to: 12'b001100110000 
	Parameter CSR_PM_EVENT17 bound to: 12'b001100110001 
	Parameter CSR_PM_EVENT18 bound to: 12'b001100110010 
	Parameter CSR_PM_EVENT19 bound to: 12'b001100110011 
	Parameter CSR_PM_EVENT20 bound to: 12'b001100110100 
	Parameter CSR_PM_EVENT21 bound to: 12'b001100110101 
	Parameter CSR_PM_EVENT22 bound to: 12'b001100110110 
	Parameter CSR_PM_EVENT23 bound to: 12'b001100110111 
	Parameter CSR_PM_EVENT24 bound to: 12'b001100111000 
	Parameter CSR_PM_EVENT25 bound to: 12'b001100111001 
	Parameter CSR_PM_EVENT26 bound to: 12'b001100111010 
	Parameter CSR_PM_EVENT27 bound to: 12'b001100111011 
	Parameter CSR_PM_EVENT28 bound to: 12'b001100111100 
	Parameter CSR_PM_EVENT29 bound to: 12'b001100111101 
	Parameter CSR_PM_EVENT30 bound to: 12'b001100111110 
	Parameter CSR_PM_EVENT31 bound to: 12'b001100111111 
	Parameter CSR_TSELECT bound to: 12'b011110100000 
	Parameter CSR_TDATA1 bound to: 12'b011110100001 
	Parameter CSR_TDATA2 bound to: 12'b011110100010 
	Parameter CSR_TDATA3 bound to: 12'b011110100011 
	Parameter CSR_DCSR bound to: 12'b011110110000 
	Parameter CSR_DPC bound to: 12'b011110110001 
	Parameter CSR_DSCRATCH bound to: 12'b011110110010 
	Parameter PM_CYC_UNKNOWN bound to: 4'b0000 
	Parameter PM_CYC_USE_LD bound to: 4'b0001 
	Parameter PM_CYC_USE_CSR bound to: 4'b0010 
	Parameter PM_CYC_WAIT_DIV bound to: 4'b0011 
	Parameter PM_CYC_BP_MISS bound to: 4'b0100 
	Parameter PM_SEL_NOTHING bound to: 5'b00000 
	Parameter PM_SEL_USE_LD bound to: 5'b00001 
	Parameter PM_SEL_USE_CSR bound to: 5'b00010 
	Parameter PM_SEL_WAIT_DIV bound to: 5'b00011 
	Parameter PM_SEL_BPM_CYC bound to: 5'b00100 
	Parameter PM_SEL_BPM_EVT bound to: 5'b00101 
	Parameter PM_SEL_BR_EVT bound to: 5'b00110 
	Parameter PM_SEL_JMP_EVT bound to: 5'b00111 
	Parameter PM_SEL_CTI_EVT bound to: 5'b01000 
	Parameter PM_SEL_CALL_EVT bound to: 5'b01001 
	Parameter PM_SEL_RETN_EVT bound to: 5'b01010 
	Parameter PM_SEL_BCM_EVT bound to: 5'b01011 
	Parameter PM_SEL_BTM_EVT bound to: 5'b01100 
	Parameter PM_SEL_MPD_EVT bound to: 5'b01101 
	Parameter PM_SEL_RAS_EVT bound to: 5'b01110 
	Parameter PM_SEL_BBM_EVT bound to: 5'b01111 
	Parameter STEP_IDLE bound to: 2'b00 
	Parameter STEP_FIRE bound to: 2'b01 
	Parameter STEP_DONE bound to: 2'b10 
	Parameter CPI_BITS bound to: 48 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[3] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[4] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[5] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[6] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[7] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[8] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[9] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[10] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[11] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[12] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[13] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[14] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[15] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[16] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[17] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[18] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[19] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[20] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[21] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[22] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[23] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[24] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[25] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[26] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[27] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[28] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[29] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[30] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_event_r_reg[31] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:304]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[3] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[4] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[5] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[6] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[7] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[8] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[9] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[10] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[11] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[12] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[13] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[14] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[15] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[16] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[17] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[18] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[19] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[20] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[21] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[22] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[23] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[24] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[25] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[26] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[27] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[28] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[29] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[30] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element pm_count_r_reg[31] was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:305]
WARNING: [Synth 8-6014] Unused sequential element cpi_cycle_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:555]
WARNING: [Synth 8-6014] Unused sequential element cpi_instr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:556]
WARNING: [Synth 8-6014] Unused sequential element cpi_incr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:557]
WARNING: [Synth 8-6014] Unused sequential element ten_x_cycle_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:558]
WARNING: [Synth 8-6014] Unused sequential element one_x_instr_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:559]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (18#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/csr_unit.v:21]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (19#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/cpu.v:20]
INFO: [Synth 8-6157] synthesizing module 'dvi_display' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v:18]
INFO: [Synth 8-6157] synthesizing module 'vga_control' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:25]
	Parameter HLIMIT bound to: 11'b10000011111 
	Parameter HBLANK_START bound to: 11'b01100011111 
	Parameter HSYNC_START bound to: 11'b01101000111 
	Parameter HSYNC_END bound to: 11'b01111000111 
	Parameter HSTART bound to: 11'b00100010000 
	Parameter HSTOP bound to: 11'b01000001111 
	Parameter VLIMIT bound to: 11'b01001110011 
	Parameter VBLANK_START bound to: 11'b01001010111 
	Parameter VSYNC_START bound to: 11'b01001011000 
	Parameter VSYNC_END bound to: 11'b01001011100 
	Parameter VSTART bound to: 11'b00010101100 
	Parameter VSTOP bound to: 11'b00110101011 
WARNING: [Synth 8-6014] Unused sequential element s2_hcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:295]
WARNING: [Synth 8-6014] Unused sequential element s2_vcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:296]
WARNING: [Synth 8-6014] Unused sequential element s2_row_enable_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:304]
WARNING: [Synth 8-6014] Unused sequential element s2_col_enable_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:305]
WARNING: [Synth 8-6014] Unused sequential element s3_hcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:337]
WARNING: [Synth 8-6014] Unused sequential element s3_vcount_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:338]
WARNING: [Synth 8-6014] Unused sequential element s3_vblank_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:341]
WARNING: [Synth 8-6014] Unused sequential element s3_hblank_r_reg was removed.  [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:342]
INFO: [Synth 8-6155] done synthesizing module 'vga_control' (20#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/vga_control.v:25]
INFO: [Synth 8-6157] synthesizing module 'frame_buffer' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v:21]
	Parameter RAM_WIDTH bound to: 24 - type: integer 
	Parameter RAM_MSB bound to: 23 - type: integer 
	Parameter RAM_ADDR_BITS bound to: 16 - type: integer 
	Parameter RAM_MAX_WORD bound to: 65536 - type: integer 
	Parameter PX_IDLE bound to: 2'b00 
	Parameter PX_RD_WAIT bound to: 2'b01 
	Parameter PX_RD_READY bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'frame_buffer' (21#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/frame_buffer.v:21]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/.Xil/Vivado-8397-uhrmann.inf.ed.ac.uk/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (22#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/.Xil/Vivado-8397-uhrmann.inf.ed.ac.uk/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'msec_timer' [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v:18]
	Parameter MSEC_LIMIT bound to: 16'b1001110000111111 
INFO: [Synth 8-6155] done synthesizing module 'msec_timer' (23#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/msec_timer.v:18]
INFO: [Synth 8-6155] done synthesizing module 'dvi_display' (24#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/dvi_display.v:18]
INFO: [Synth 8-6155] done synthesizing module 'top' (25#1) [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/top.v:14]
WARNING: [Synth 8-3331] design control_unit has unconnected port csr_commit_op
WARNING: [Synth 8-3331] design control_unit has unconnected port commit_ecall
WARNING: [Synth 8-3331] design control_unit has unconnected port step_cycle
WARNING: [Synth 8-3331] design control_unit has unconnected port wrb_restart
WARNING: [Synth 8-3331] design exec_unit has unconnected port run_cmd_mode[1]
WARNING: [Synth 8-3331] design exec_unit has unconnected port run_cmd_mode[0]
WARNING: [Synth 8-3331] design exec_unit has unconnected port fch_pc[1]
WARNING: [Synth 8-3331] design exec_unit has unconnected port fch_pc[0]
WARNING: [Synth 8-3331] design ras has unconnected port wrb_link_addr[31]
WARNING: [Synth 8-3331] design ras has unconnected port fch_link_addr[31]
WARNING: [Synth 8-3331] design predictor_state has unconnected port reset
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[31]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[30]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[29]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[28]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[27]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[26]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[25]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[24]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[23]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[22]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[21]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[20]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[19]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[18]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[17]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[16]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[15]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[14]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[13]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[12]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[11]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[10]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[9]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_nxt[0]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[8]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[7]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[6]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[5]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[4]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[3]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[2]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[1]
WARNING: [Synth 8-3331] design branch_cache has unconnected port fch_pc_r[0]
WARNING: [Synth 8-3331] design branch_cache has unconnected port wrb_pc[0]
WARNING: [Synth 8-3331] design branch_cache has unconnected port wrb_target[0]
WARNING: [Synth 8-3331] design branch_predictor has unconnected port wrb_index[2]
WARNING: [Synth 8-3331] design branch_predictor has unconnected port wrb_index[1]
WARNING: [Synth 8-3331] design branch_predictor has unconnected port wrb_index[0]
WARNING: [Synth 8-3331] design branch_predictor has unconnected port wrb_mispred_dir
WARNING: [Synth 8-3331] design fetch_unit has unconnected port wrb_restart_pc[1]
WARNING: [Synth 8-3331] design fetch_unit has unconnected port wrb_restart_pc[0]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[31]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[30]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[29]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[28]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[27]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[26]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[25]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[24]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[23]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[22]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[21]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[20]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[19]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[18]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[17]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[16]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[15]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[14]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[13]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[12]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[11]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[10]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[9]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[8]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[7]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[6]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[5]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[4]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[3]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[2]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[1]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_data[0]
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_in_valid
WARNING: [Synth 8-3331] design cpu has unconnected port hlnk_out_accept
WARNING: [Synth 8-3331] design top has unconnected port leds[3]
WARNING: [Synth 8-3331] design top has unconnected port leds[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1715.773 ; gain = 254.539 ; free physical = 6995 ; free virtual = 21049
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.773 ; gain = 254.539 ; free physical = 7009 ; free virtual = 21059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1715.773 ; gain = 254.539 ; free physical = 7009 ; free virtual = 21059
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'u_dvi_display/u_rgb2dvi'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'u_dvi_display/u_rgb2dvi'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen/video_clock_gen_in_context.xdc] for cell 'u_video_clock_gen'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/video_clock_gen/video_clock_gen/video_clock_gen_in_context.xdc] for cell 'u_video_clock_gen'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen/cpu_clock_gen_in_context.xdc] for cell 'u_cpu_clock_gen'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen/cpu_clock_gen_in_context.xdc] for cell 'u_cpu_clock_gen'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/top.xdc]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc]
WARNING: [Vivado 12-508] No pins matched 'u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:16]
WARNING: [Vivado 12-508] No pins matched 'u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT0'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:17]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ */SyncAsync*/oSyncStages*/PRE || NAME =~ */SyncAsync*/oSyncStages*/CLR} -hier'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:21]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[*]/D} -hier'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:22]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[*]/C} -hier'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:23]
WARNING: [Vivado 12-627] No clocks matched 'pixel_clk'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:25]
WARNING: [Vivado 12-627] No clocks matched 'cpu_clk'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:25]
WARNING: [Vivado 12-627] No clocks matched 'serial_clk'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:26]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'cpu_clk'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:26]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:26]
WARNING: [Vivado 12-627] No clocks matched 'cpu_clk'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'pixel_clk'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:27]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:27]
WARNING: [Vivado 12-627] No clocks matched 'cpu_clk'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:28]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:28]
WARNING: [Vivado 12-627] No clocks matched 'serial_clk'. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:28]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:28]
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/GND' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/RTL_AND' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/VCC' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_addr_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_addr_i__0' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_cen_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_rd_data_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_wen_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_wen_i__0' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_ready0_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_ready_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_ready_i__0' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_sel_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_state_nxt0_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_state_nxt1_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_state_nxt_i' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_bus_skew: 'u_dvi_display/u_frame_buffer/px_state_nxt_i__0' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc:51]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/constraints/timing.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.191 ; gain = 0.000 ; free physical = 6630 ; free virtual = 20760
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.191 ; gain = 0.000 ; free physical = 6630 ; free virtual = 20760
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1995.191 ; gain = 0.000 ; free physical = 6630 ; free virtual = 20760
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1995.191 ; gain = 0.000 ; free physical = 6630 ; free virtual = 20760
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1995.191 ; gain = 533.957 ; free physical = 6751 ; free virtual = 20883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1995.191 ; gain = 533.957 ; free physical = 6751 ; free virtual = 20883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_n. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Clk_p. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[0]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[1]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_n[2]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[0]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[1]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Data_p[2]. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen/cpu_clock_gen_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  /afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen/cpu_clock_gen_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for u_dvi_display/u_rgb2dvi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_video_clock_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for u_cpu_clock_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 1995.191 ; gain = 533.957 ; free physical = 6750 ; free virtual = 20882
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "fch_ras_r_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fch_ras_r_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fch_ras_r_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fch_ras_r_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fch_ras_r_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fch_ras_r_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fch_ras_r_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fch_ras_r_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_ras_r_reg[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_ras_r_reg[1]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_ras_r_reg[2]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_ras_r_reg[3]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_ras_r_reg[4]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_ras_r_reg[5]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_ras_r_reg[6]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wrb_ras_r_reg[7]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5587] ROM size for "dec_sel_pc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "dec_csr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/alu.v:53]
INFO: [Synth 8-5544] ROM "div_state_cg0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/src/hdl/exec_unit.v:465]
INFO: [Synth 8-5544] ROM "csr_have_priv" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s2_row_addr_r0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "msec_elapsed_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-6430] The Block RAM bc_ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-6430] The Block RAM ps_ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5583] The signal ps_ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 1995.195 ; gain = 533.961 ; free physical = 6741 ; free virtual = 20870
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 48    
	               31 Bit    Registers := 16    
	               30 Bit    Registers := 6     
	               24 Bit    Registers := 5     
	               18 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 10    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 18    
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 53    
+---RAMs : 
	            1536K Bit         RAMs := 1     
	              14K Bit         RAMs := 1     
	               8K Bit         RAMs := 4     
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
	   2 Input     65 Bit        Muxes := 2     
	   3 Input     65 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 24    
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   4 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 1     
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 8     
	   2 Input     30 Bit        Muxes := 2     
	   5 Input     30 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 10    
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 61    
	  12 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 13    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module ssd_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
Module resync 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
Module branch_cache 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 3     
Module predictor_state 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              512 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
Module ras 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 7     
+---Registers : 
	               31 Bit    Registers := 16    
	                3 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 26    
Module branch_predictor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module fetch_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	  11 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 5     
	  14 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 31    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module divider 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     65 Bit        Muxes := 2     
	   3 Input     65 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 8     
Module bypass_or_stall 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
Module store_queue 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module dccm_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---RAMs : 
	               8K Bit         RAMs := 4     
Module exec_unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 11    
	               30 Bit    Registers := 5     
	               18 Bit    Registers := 3     
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 11    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 35    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 8     
	  14 Input     32 Bit        Muxes := 1     
	   5 Input     30 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
+---Muxes : 
	  16 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module vga_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module frame_buffer 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---RAMs : 
	            1536K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module msec_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dvi_display 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
RAM Pipeline Warning: Read Address Register Found For RAM bc_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM bc_ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM bc_ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
RAM Pipeline Warning: Read Address Register Found For RAM ps_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ps_ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-6430] The Block RAM ps_ram_reg may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
INFO: [Synth 8-5583] The signal ps_ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (8 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ps_ram_reg to conserve power
RAM Pipeline Warning: Read Address Register Found For RAM bc_ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ps_ram_reg. We will not be able to pipeline it. This may degrade performance. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[7][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[6][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[5][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[4][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[3][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[0][1] )
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[255]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[253]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[251]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[249]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[247]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[245]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[243]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[241]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[239]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[237]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[235]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[233]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[231]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[229]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[227]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[225]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[223]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[221]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[219]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[217]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[215]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[213]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[211]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[209]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[207]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[205]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[203]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[201]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[199]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[197]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[195]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[193]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[191]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[189]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[187]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[185]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[183]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[181]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[179]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[177]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[175]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[173]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[171]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[169]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[167]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[165]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[163]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[161]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[159]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[157]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[155]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[153]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[151]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[149]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[147]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[145]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[143]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[141]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[139]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[137]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[135]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[133]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[131]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[129]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[127]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[125]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[123]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[121]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[119]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[117]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[115]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[113]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[111]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[109]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[107]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[105]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[103]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[101]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[99]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[97]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[95]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[93]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[91]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[89]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[87]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[85]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[83]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[81]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[79]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[77]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[75]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[73]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[71]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[69]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[67]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[65]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[63]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[61]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[59]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[57]' (FDCE) to 'u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_entry_v_r_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/\bc_entry_v_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/\bc_rd_idx_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\ten_x_cpi_r_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\ten_x_cpi_r_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\ten_x_cpi_r_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\ten_x_cpi_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\ten_x_cpi_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\ten_x_cpi_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_cpu/u_control_unit/\cur_priv_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (u_cpu/u_control_unit/\cur_priv_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\ten_x_cpi_r_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\ten_x_cpi_r_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_exec_unit/\dec_pred_target_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\step_fsm_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_control_unit/\step_fsm_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_exec_unit/\exe_pred_target_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_exec_unit/\mem_pred_target_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[7][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[6][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[5][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[4][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[3][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (u_cpu/u_fetch_unit/u_branch_predictor/u_ras/\wrb_ras_r_reg[0][2] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:52 . Memory (MB): peak = 1995.195 ; gain = 533.961 ; free physical = 6673 ; free virtual = 20827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|ssd_driver  | ssd_segments | 256x14        | LUT            | 
|fetch_unit  | p_0_out      | 2048x32       | LUT            | 
+------------+--------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|branch_cache:    | bc_ram_reg    | 256 x 57(READ_FIRST)   | W |   | 256 x 57(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|predictor_state: | ps_ram_reg    | 256 x 2(READ_FIRST)    | W |   | 256 x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dccm_ram:        | dccm_b0_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dccm_ram:        | dccm_b1_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dccm_ram:        | dccm_b2_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dccm_ram:        | dccm_b3_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|frame_buffer:    | fb_memory_reg | 64 K x 24(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 48     | 
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/i_3/bc_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/i_2/ps_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_exec_unit/u_dccm_ram/i_0/dccm_b0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_exec_unit/u_dccm_ram/i_1/dccm_b1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_exec_unit/u_dccm_ram/i_2/dccm_b2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_exec_unit/u_dccm_ram/i_3/dccm_b3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/i_1/fb_memory_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_video_clock_gen/clk_in1' to pin 'u_cpu_clock_gen/bbstub_clk_75MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_video_clock_gen/pixel_clk' to pin 'u_video_clock_gen/bbstub_pixel_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u_video_clock_gen/clk_in1' to 'u_cpu_clock_gen/bbstub_clk_75MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_video_clock_gen/serial_clk' to pin 'u_video_clock_gen/bbstub_serial_clk/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'u_video_clock_gen/clk_in1' to 'u_cpu_clock_gen/bbstub_clk_75MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_cpu_clock_gen/clk_60MHz' to pin 'u_cpu_clock_gen/bbstub_clk_60MHz/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'u_cpu_clock_gen/clk_75MHz' to pin 'u_cpu_clock_gen/bbstub_clk_75MHz/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:59 . Memory (MB): peak = 2012.188 ; gain = 550.953 ; free physical = 6497 ; free virtual = 20665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|branch_cache:    | bc_ram_reg    | 256 x 57(READ_FIRST)   | W |   | 256 x 57(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|predictor_state: | ps_ram_reg    | 256 x 2(READ_FIRST)    | W |   | 256 x 2(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|dccm_ram:        | dccm_b0_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dccm_ram:        | dccm_b1_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dccm_ram:        | dccm_b2_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|dccm_ram:        | dccm_b3_reg   | 1 K x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|frame_buffer:    | fb_memory_reg | 64 K x 24(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 48     | 
+-----------------+---------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (i_3) is unused and will be removed from module branch_cache.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_fetch_unit/u_branch_predictor/u_branch_cache/bc_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_fetch_unit/u_branch_predictor/u_predictor_state/ps_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_exec_unit/u_dccm_ram/dccm_b0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_exec_unit/u_dccm_ram/dccm_b1_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_exec_unit/u_dccm_ram/dccm_b2_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_cpu/u_exec_unit/u_dccm_ram/dccm_b3_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance u_dvi_display/u_frame_buffer/fb_memory_reg_1_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:01:03 . Memory (MB): peak = 2042.227 ; gain = 580.992 ; free physical = 6487 ; free virtual = 20655
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_0_2 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_1 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_0_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2042.230 ; gain = 580.996 ; free physical = 6488 ; free virtual = 20656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2042.230 ; gain = 580.996 ; free physical = 6488 ; free virtual = 20656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2042.230 ; gain = 580.996 ; free physical = 6488 ; free virtual = 20656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |rgb2dvi_0       |         1|
|2     |cpu_clock_gen   |         1|
|3     |video_clock_gen |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |cpu_clock_gen   |     1|
|2     |rgb2dvi_0       |     1|
|3     |video_clock_gen |     1|
|4     |CARRY4          |   158|
|5     |DSP48E1         |     1|
|6     |DSP48E1_1       |     1|
|7     |DSP48E1_2       |     1|
|8     |DSP48E1_3       |     1|
|9     |LUT1            |    13|
|10    |LUT2            |   220|
|11    |LUT3            |   611|
|12    |LUT4            |   440|
|13    |LUT5            |   531|
|14    |LUT6            |  1611|
|15    |MUXF7           |   224|
|16    |MUXF8           |    72|
|17    |RAMB18E1        |     1|
|18    |RAMB18E1_1      |     4|
|19    |RAMB36E1        |     1|
|20    |RAMB36E1_1      |    11|
|21    |RAMB36E1_2      |    11|
|22    |RAMB36E1_3      |    13|
|23    |RAMB36E1_4      |    13|
|24    |FDCE            |  2402|
|25    |FDRE            |   506|
|26    |IBUF            |     6|
|27    |OBUF            |    10|
|28    |OBUFT           |     2|
+------+----------------+------+

Report Instance Areas: 
+------+--------------------------+-----------------+------+
|      |Instance                  |Module           |Cells |
+------+--------------------------+-----------------+------+
|1     |top                       |                 |  6878|
|2     |  u_ssd_driver            |ssd_driver       |    65|
|3     |  u_resync                |resync           |    15|
|4     |  u_cpu                   |cpu              |  6392|
|5     |    u_fetch_unit          |fetch_unit       |  1496|
|6     |      u_branch_predictor  |branch_predictor |  1263|
|7     |        u_branch_cache    |branch_cache     |   349|
|8     |        u_predictor_state |predictor_state  |    19|
|9     |        u_ras             |ras              |   841|
|10    |    u_exec_unit           |exec_unit        |  4468|
|11    |      u_decoder           |decoder          |    71|
|12    |      u_regfile           |regfile          |  1865|
|13    |      u_alu               |alu              |   534|
|14    |      u_divider           |divider          |   432|
|15    |      u_bypass_or_stall   |bypass_or_stall  |   161|
|16    |      u_store_queue       |store_queue      |   199|
|17    |      u_dccm_ram          |dccm_ram         |     4|
|18    |    u_control_unit        |control_unit     |   428|
|19    |  u_dvi_display           |dvi_display      |   378|
|20    |    u_vga_control         |vga_control      |   160|
|21    |    u_frame_buffer        |frame_buffer     |   125|
|22    |    u_msec_timer          |msec_timer       |    83|
+------+--------------------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2042.230 ; gain = 580.996 ; free physical = 6488 ; free virtual = 20656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 2042.230 ; gain = 301.578 ; free physical = 6550 ; free virtual = 20719
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:01:04 . Memory (MB): peak = 2042.234 ; gain = 580.996 ; free physical = 6561 ; free virtual = 20729
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 512 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.234 ; gain = 0.000 ; free physical = 6486 ; free virtual = 20655
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
314 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:01:06 . Memory (MB): peak = 2042.234 ; gain = 592.680 ; free physical = 6570 ; free virtual = 20739
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2042.234 ; gain = 0.000 ; free physical = 6570 ; free virtual = 20739
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/afs/inf.ed.ac.uk/user/s20/s2003300/Desktop/Coursework/CARD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 14:31:32 2019...
