#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000028761333470 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000028761333600 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_000002876132c390 .functor NOT 1, L_000002876138e3f0, C4<0>, C4<0>, C4<0>;
L_000002876132bf30 .functor XOR 32, L_000002876138dbd0, L_000002876138ead0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002876132c080 .functor XOR 32, L_000002876132bf30, L_000002876138f570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002876138c7a0_0 .net *"_ivl_10", 31 0, L_000002876138f570;  1 drivers
v000002876138be40_0 .net *"_ivl_12", 31 0, L_000002876132c080;  1 drivers
v000002876138c340_0 .net *"_ivl_2", 31 0, L_000002876138f430;  1 drivers
v000002876138bee0_0 .net *"_ivl_4", 31 0, L_000002876138dbd0;  1 drivers
v000002876138c980_0 .net *"_ivl_6", 31 0, L_000002876138ead0;  1 drivers
v000002876138bf80_0 .net *"_ivl_8", 31 0, L_000002876132bf30;  1 drivers
v000002876138c0c0_0 .net "a", 4 0, v000002876138c2a0_0;  1 drivers
v000002876138c160_0 .net "b", 4 0, v000002876138c480_0;  1 drivers
v000002876138c520_0 .net "c", 4 0, v000002876138d420_0;  1 drivers
v000002876138c3e0_0 .var "clk", 0 0;
v000002876138c5c0_0 .net "d", 4 0, v000002876138bbc0_0;  1 drivers
v000002876138ca20_0 .net "e", 4 0, v000002876138cf20_0;  1 drivers
v000002876138cb60_0 .net "f", 4 0, v000002876138bc60_0;  1 drivers
v000002876138cc00_0 .var/2u "stats1", 351 0;
v000002876138d100_0 .var/2u "strobe", 0 0;
v000002876138d2e0_0 .net "tb_match", 0 0, L_000002876138e3f0;  1 drivers
v000002876138cca0_0 .net "tb_mismatch", 0 0, L_000002876132c390;  1 drivers
v000002876138cd40_0 .net "w_dut", 7 0, L_000002876138d950;  1 drivers
v000002876138d380_0 .net "w_ref", 7 0, L_000002876138e350;  1 drivers
v000002876138d4c0_0 .net "wavedrom_enable", 0 0, v000002876138c840_0;  1 drivers
v000002876138e530_0 .net "wavedrom_title", 511 0, v000002876138d240_0;  1 drivers
v000002876138e8f0_0 .net "x_dut", 7 0, L_000002876138e030;  1 drivers
v000002876138d8b0_0 .net "x_ref", 7 0, L_000002876138eb70;  1 drivers
v000002876138ea30_0 .net "y_dut", 7 0, L_000002876138e850;  1 drivers
v000002876138e5d0_0 .net "y_ref", 7 0, L_000002876138db30;  1 drivers
v000002876138dd10_0 .net "z_dut", 7 0, L_000002876138ddb0;  1 drivers
v000002876138de50_0 .net "z_ref", 7 0, L_000002876138efd0;  1 drivers
L_000002876138f430 .concat [ 8 8 8 8], L_000002876138efd0, L_000002876138db30, L_000002876138eb70, L_000002876138e350;
L_000002876138dbd0 .concat [ 8 8 8 8], L_000002876138efd0, L_000002876138db30, L_000002876138eb70, L_000002876138e350;
L_000002876138ead0 .concat [ 8 8 8 8], L_000002876138ddb0, L_000002876138e850, L_000002876138e030, L_000002876138d950;
L_000002876138f570 .concat [ 8 8 8 8], L_000002876138efd0, L_000002876138db30, L_000002876138eb70, L_000002876138e350;
L_000002876138e3f0 .cmp/eeq 32, L_000002876138f430, L_000002876132c080;
S_00000287612fb350 .scope module, "good1" "RefModule" 3 110, 4 2 0, S_0000028761333600;
 .timescale -12 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /INPUT 5 "e";
    .port_info 5 /INPUT 5 "f";
    .port_info 6 /OUTPUT 8 "w";
    .port_info 7 /OUTPUT 8 "x";
    .port_info 8 /OUTPUT 8 "y";
    .port_info 9 /OUTPUT 8 "z";
L_0000028761700088 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000287612fd350_0 .net/2u *"_ivl_5", 1 0, L_0000028761700088;  1 drivers
v00000287612fca90_0 .net *"_ivl_7", 31 0, L_000002876138e7b0;  1 drivers
v00000287612fd3f0_0 .net "a", 4 0, v000002876138c2a0_0;  alias, 1 drivers
v00000287612fcbd0_0 .net "b", 4 0, v000002876138c480_0;  alias, 1 drivers
v00000287612fd490_0 .net "c", 4 0, v000002876138d420_0;  alias, 1 drivers
v00000287612fd170_0 .net "d", 4 0, v000002876138bbc0_0;  alias, 1 drivers
v00000287612fc810_0 .net "e", 4 0, v000002876138cf20_0;  alias, 1 drivers
v00000287612fcef0_0 .net "f", 4 0, v000002876138bc60_0;  alias, 1 drivers
v000002876138cac0_0 .net "w", 7 0, L_000002876138e350;  alias, 1 drivers
v000002876138c660_0 .net "x", 7 0, L_000002876138eb70;  alias, 1 drivers
v000002876138d560_0 .net "y", 7 0, L_000002876138db30;  alias, 1 drivers
v000002876138bb20_0 .net "z", 7 0, L_000002876138efd0;  alias, 1 drivers
L_000002876138e350 .part L_000002876138e7b0, 24, 8;
L_000002876138eb70 .part L_000002876138e7b0, 16, 8;
L_000002876138db30 .part L_000002876138e7b0, 8, 8;
L_000002876138efd0 .part L_000002876138e7b0, 0, 8;
LS_000002876138e7b0_0_0 .concat [ 2 5 5 5], L_0000028761700088, v000002876138bc60_0, v000002876138cf20_0, v000002876138bbc0_0;
LS_000002876138e7b0_0_4 .concat [ 5 5 5 0], v000002876138d420_0, v000002876138c480_0, v000002876138c2a0_0;
L_000002876138e7b0 .concat [ 17 15 0 0], LS_000002876138e7b0_0_0, LS_000002876138e7b0_0_4;
S_00000287612fb4e0 .scope module, "stim1" "stimulus_gen" 3 101, 3 6 0, S_0000028761333600;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 5 "a";
    .port_info 2 /OUTPUT 5 "b";
    .port_info 3 /OUTPUT 5 "c";
    .port_info 4 /OUTPUT 5 "d";
    .port_info 5 /OUTPUT 5 "e";
    .port_info 6 /OUTPUT 5 "f";
    .port_info 7 /OUTPUT 512 "wavedrom_title";
    .port_info 8 /OUTPUT 1 "wavedrom_enable";
v000002876138c2a0_0 .var "a", 4 0;
v000002876138c480_0 .var "b", 4 0;
v000002876138d420_0 .var "c", 4 0;
v000002876138d600_0 .net "clk", 0 0, v000002876138c3e0_0;  1 drivers
v000002876138bbc0_0 .var "d", 4 0;
v000002876138cf20_0 .var "e", 4 0;
v000002876138bc60_0 .var "f", 4 0;
v000002876138c840_0 .var "wavedrom_enable", 0 0;
v000002876138d240_0 .var "wavedrom_title", 511 0;
E_0000028761336400/0 .event negedge, v000002876138d600_0;
E_0000028761336400/1 .event posedge, v000002876138d600_0;
E_0000028761336400 .event/or E_0000028761336400/0, E_0000028761336400/1;
E_0000028761336600 .event negedge, v000002876138d600_0;
E_0000028761336000 .event posedge, v000002876138d600_0;
S_0000028761313140 .scope task, "wavedrom_start" "wavedrom_start" 3 17, 3 17 0, S_00000287612fb4e0;
 .timescale -12 -12;
v000002876138cde0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_00000287613132d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 20, 3 20 0, S_00000287612fb4e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000028761313460 .scope module, "top_module1" "TopModule" 3 122, 5 3 0, S_0000028761333600;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /INPUT 5 "c";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /INPUT 5 "e";
    .port_info 5 /INPUT 5 "f";
    .port_info 6 /OUTPUT 8 "w";
    .port_info 7 /OUTPUT 8 "x";
    .port_info 8 /OUTPUT 8 "y";
    .port_info 9 /OUTPUT 8 "z";
L_0000028761700160 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002876138d6a0_0 .net *"_ivl_11", 2 0, L_0000028761700160;  1 drivers
L_00000287617001a8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000002876138d1a0_0 .net/2u *"_ivl_12", 1 0, L_00000287617001a8;  1 drivers
v000002876138ce80_0 .net *"_ivl_14", 16 0, L_000002876138e990;  1 drivers
L_00000287617000d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002876138cfc0_0 .net *"_ivl_3", 2 0, L_00000287617000d0;  1 drivers
L_0000028761700118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000002876138d740_0 .net *"_ivl_7", 2 0, L_0000028761700118;  1 drivers
v000002876138b8a0_0 .net "a", 4 0, v000002876138c2a0_0;  alias, 1 drivers
v000002876138b940_0 .net "b", 4 0, v000002876138c480_0;  alias, 1 drivers
v000002876138ba80_0 .net "c", 4 0, v000002876138d420_0;  alias, 1 drivers
v000002876138c200_0 .net "d", 4 0, v000002876138bbc0_0;  alias, 1 drivers
v000002876138c700_0 .net "e", 4 0, v000002876138cf20_0;  alias, 1 drivers
v000002876138c020_0 .net "f", 4 0, v000002876138bc60_0;  alias, 1 drivers
v000002876138bd00_0 .net "w", 7 0, L_000002876138d950;  alias, 1 drivers
v000002876138bda0_0 .net "x", 7 0, L_000002876138e030;  alias, 1 drivers
v000002876138c8e0_0 .net "y", 7 0, L_000002876138e850;  alias, 1 drivers
v000002876138d060_0 .net "z", 7 0, L_000002876138ddb0;  alias, 1 drivers
L_000002876138d950 .concat [ 5 3 0 0], v000002876138c2a0_0, L_00000287617000d0;
L_000002876138e030 .concat [ 5 3 0 0], v000002876138c480_0, L_0000028761700118;
L_000002876138e850 .concat [ 5 3 0 0], v000002876138d420_0, L_0000028761700160;
L_000002876138e990 .concat [ 2 5 5 5], L_00000287617001a8, v000002876138bc60_0, v000002876138cf20_0, v000002876138bbc0_0;
L_000002876138ddb0 .part L_000002876138e990, 0, 8;
S_0000028761328f70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 136, 3 136 0, S_0000028761333600;
 .timescale -12 -12;
E_0000028761335880 .event edge, v000002876138d100_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000002876138d100_0;
    %nor/r;
    %assign/vec4 v000002876138d100_0, 0;
    %wait E_0000028761335880;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000287612fb4e0;
T_3 ;
    %wait E_0000028761336000;
    %pushi/vec4 0, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 1, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 2, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 4, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 8, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 16, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 32, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 64, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 128, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 256, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 512, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 1024, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336000;
    %pushi/vec4 1041204192, 0, 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %wait E_0000028761336600;
    %fork TD_tb.stim1.wavedrom_stop, S_00000287613132d0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000028761336400;
    %vpi_func 3 43 "$random" 32 {0 0 0};
    %pad/s 30;
    %split/vec4 5;
    %assign/vec4 v000002876138bc60_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138cf20_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138bbc0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138d420_0, 0;
    %split/vec4 5;
    %assign/vec4 v000002876138c480_0, 0;
    %assign/vec4 v000002876138c2a0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000028761333600;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002876138c3e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002876138d100_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0000028761333600;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v000002876138c3e0_0;
    %inv;
    %store/vec4 v000002876138c3e0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0000028761333600;
T_6 ;
    %vpi_call/w 3 93 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 94 "$dumpvars", 32'sb00000000000000000000000000000001, v000002876138d600_0, v000002876138cca0_0, v000002876138c0c0_0, v000002876138c160_0, v000002876138c520_0, v000002876138c5c0_0, v000002876138ca20_0, v000002876138cb60_0, v000002876138d380_0, v000002876138cd40_0, v000002876138d8b0_0, v000002876138e8f0_0, v000002876138e5d0_0, v000002876138ea30_0, v000002876138de50_0, v000002876138dd10_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0000028761333600;
T_7 ;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "w", &PV<v000002876138cc00_0, 256, 32>, &PV<v000002876138cc00_0, 224, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has no mismatches.", "w" {0 0 0};
T_7.1 ;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_call/w 3 147 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "x", &PV<v000002876138cc00_0, 192, 32>, &PV<v000002876138cc00_0, 160, 32> {0 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 148 "$display", "Hint: Output '%s' has no mismatches.", "x" {0 0 0};
T_7.3 ;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %vpi_call/w 3 149 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "y", &PV<v000002876138cc00_0, 128, 32>, &PV<v000002876138cc00_0, 96, 32> {0 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has no mismatches.", "y" {0 0 0};
T_7.5 ;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_call/w 3 151 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", &PV<v000002876138cc00_0, 64, 32>, &PV<v000002876138cc00_0, 32, 32> {0 0 0};
    %jmp T_7.7;
T_7.6 ;
    %vpi_call/w 3 152 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_7.7 ;
    %vpi_call/w 3 154 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000002876138cc00_0, 320, 32>, &PV<v000002876138cc00_0, 0, 32> {0 0 0};
    %vpi_call/w 3 155 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 156 "$display", "Mismatches: %1d in %1d samples", &PV<v000002876138cc00_0, 320, 32>, &PV<v000002876138cc00_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0000028761333600;
T_8 ;
    %wait E_0000028761336400;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002876138cc00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
    %load/vec4 v000002876138d2e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 167 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000002876138cc00_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.0 ;
    %load/vec4 v000002876138d380_0;
    %load/vec4 v000002876138d380_0;
    %load/vec4 v000002876138cd40_0;
    %xor;
    %load/vec4 v000002876138d380_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 171 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.6 ;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.4 ;
    %load/vec4 v000002876138d8b0_0;
    %load/vec4 v000002876138d8b0_0;
    %load/vec4 v000002876138e8f0_0;
    %xor;
    %load/vec4 v000002876138d8b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 174 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.10 ;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.8 ;
    %load/vec4 v000002876138e5d0_0;
    %load/vec4 v000002876138e5d0_0;
    %load/vec4 v000002876138ea30_0;
    %xor;
    %load/vec4 v000002876138e5d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 177 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.14 ;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.12 ;
    %load/vec4 v000002876138de50_0;
    %load/vec4 v000002876138de50_0;
    %load/vec4 v000002876138dd10_0;
    %xor;
    %load/vec4 v000002876138de50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.16, 6;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.18, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.18 ;
    %load/vec4 v000002876138cc00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002876138cc00_0, 4, 32;
T_8.16 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000028761333600;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 188 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 189 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob064_vector3_test.sv";
    "dataset_code-complete-iccad2023/Prob064_vector3_ref.sv";
    "results\gemma3_12b_0shot_temp0.0\Prob064_vector3/Prob064_vector3_sample01.sv";
