
<!DOCTYPE html>
<html>
  <head>
    
<meta charset="utf-8" >

<title>Verilog99题——31-37题（存储相关） | 1/2顶点</title>
<meta name="description" content="    有输入有输出，才是正确的学习方式    ">

<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=1, user-scalable=no">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.7.0/animate.min.css">

<link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous">
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1558538303660">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">


  
    <link rel="stylesheet" href="https://unpkg.com/gitalk/dist/gitalk.css" />
  

  


<script src="https://cdn.jsdelivr.net/npm/vue/dist/vue.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>



  </head>
  <body>
    <div id="app" class="main">
      <div class="site-header-container">
  <div class="site-header">
    <div class="left">
      <a href="https://halftop.github.io">
        <img class="avatar" src="https://halftop.github.io/images/avatar.png?v=1558538303660" alt="" width="32px" height="32px">
      </a>
      <a href="https://halftop.github.io">
        <h1 class="site-title">1/2顶点</h1>
      </a>
    </div>
    <div class="right">
      <transition name="fade">
        <i class="icon" :class="{ 'icon-close-outline': menuVisible, 'icon-menu-outline': !menuVisible }" @click="menuVisible = !menuVisible"></i>
      </transition>
    </div>
  </div>
</div>

<transition name="fade">
  <div class="menu-container" style="display: none;" v-show="menuVisible">
    <div class="menu-list">
      
        
          <a href="/" class="menu purple-link">
            首页
          </a>
        
      
        
          <a href="/archives" class="menu purple-link">
            归档
          </a>
        
      
        
          <a href="/tags" class="menu purple-link">
            标签
          </a>
        
      
        
          <a href="/post/about" class="menu purple-link">
            关于
          </a>
        
      
    </div>
  </div>
</transition>


      <div class="content-container">
        <div class="post-detail">
          
            <div class="feature-container" style="background-image: url('https://i.loli.net/2019/05/05/5cce53c62ccaa.jpeg')">
            </div>
          
          <h2 class="post-title">Verilog99题——31-37题（存储相关）</h2>
          <div class="post-info post-detail-info">
            <span><i class="icon-calendar-outline"></i> 2019-05-04</span>
            
              <span>
                <i class="icon-pricetags-outline"></i>
                
                  <a href="https://halftop.github.io/tag/DztcUtg4_">
                    Verilog99题
                    
                      ，
                    
                  </a>
                
                  <a href="https://halftop.github.io/tag/f0tARmjal">
                    IC
                    
                      ，
                    
                  </a>
                
                  <a href="https://halftop.github.io/tag/9rG5j0Nww">
                    FPGA
                    
                      ，
                    
                  </a>
                
                  <a href="https://halftop.github.io/tag/ADa051R6R">
                    Verilog HDL
                    
                      ，
                    
                  </a>
                
                  <a href="https://halftop.github.io/tag/bwS6E4Jqc">
                    学习笔记
                    
                  </a>
                
              </span>
            
          </div>
          <div class="post-content">
            <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的31-37题是存储相关。</p>
 <!-- more --> 
<p><ul class="markdownIt-TOC">
<li>
<ul>
<li><a href="#%E5%89%8D%E8%A8%80">前言</a>
<ul>
<li><a href="#31%E5%90%8D%E8%AF%8D%E8%A7%A3%E9%87%8A">31.名词解释</a></li>
<li><a href="#32-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit%E7%9A%84rom%E5%88%9D%E5%A7%8B%E5%80%BC%E7%AD%89%E4%BA%8E%E5%AF%B9%E5%BA%94%E5%9C%B0%E5%9D%80%E5%8A%A0%E4%B8%8A0xa0">32. 用verilog实现一个深度16，位宽8bit的ROM，初始值等于对应地址加上<code>0xA0</code>。</a></li>
<li><a href="#33-%E7%94%BB%E5%87%BAsram-bit-cell%E7%BB%93%E6%9E%84%E5%9B%BE6%E7%AE%A1%E5%9F%BA%E6%9C%AC%E5%AD%98%E5%82%A8%E7%94%B5%E8%B7%AF%E5%8F%8A%E5%85%B6%E8%BF%90%E4%BD%9C%E5%8E%9F%E7%90%86">33. 画出SRAM bit cell结构图——6管基本存储电路及其运作原理.</a></li>
<li><a href="#34-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E5%8D%95%E7%AB%AF%E5%8F%A3sram%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit-%E6%94%AF%E6%8C%81%E7%89%87%E9%80%89%E8%AF%BB%E5%86%99%E8%AF%B7%E6%B1%82%E8%A6%81%E6%B1%82%E4%BB%A3%E7%A0%81%E5%8F%AF%E7%BB%BC%E5%90%88">34. 用verilog实现一个单端口sram，深度16，位宽8bit。支持片选，读写请求，要求代码可综合。</a></li>
<li><a href="#35-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E5%90%8C%E6%AD%A5%E5%8F%8C%E7%AB%AF%E5%8F%A3sram%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit-a%E5%8F%A3%E8%AF%BB%E5%87%BAb%E5%8F%A3%E5%86%99%E5%85%A5-%E6%94%AF%E6%8C%81%E7%89%87%E9%80%89%E8%AF%BB%E5%86%99%E8%AF%B7%E6%B1%82%E8%A6%81%E6%B1%82%E4%BB%A3%E7%A0%81%E5%8F%AF%E7%BB%BC%E5%90%88">35. 用verilog实现一个同步双端口sram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</a></li>
<li><a href="#36-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E5%BC%82%E6%AD%A5%E5%8F%8C%E7%AB%AF%E5%8F%A3ram%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit-a%E5%8F%A3%E8%AF%BB%E5%87%BAb%E5%8F%A3%E5%86%99%E5%85%A5-%E6%94%AF%E6%8C%81%E7%89%87%E9%80%89%E8%AF%BB%E5%86%99%E8%AF%B7%E6%B1%82%E8%A6%81%E6%B1%82%E4%BB%A3%E7%A0%81%E5%8F%AF%E7%BB%BC%E5%90%88">36. 用verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</a></li>
<li><a href="#37-%E7%94%A8verilog%E5%AE%9E%E7%8E%B0%E4%B8%80%E4%B8%AA%E5%90%8C%E6%AD%A5%E5%8F%8C%E7%AB%AF%E5%8F%A3ram%E6%B7%B1%E5%BA%A616%E4%BD%8D%E5%AE%BD8bit-a%E5%8F%A3%E5%8F%AF%E8%AF%BB%E5%8F%AF%E5%86%99b%E5%8F%A3%E5%8F%AF%E8%AF%BB%E5%8F%AF%E5%86%99-%E6%94%AF%E6%8C%81%E7%89%87%E9%80%89%E8%AF%BB%E5%86%99%E8%AF%B7%E6%B1%82%E8%A6%81%E6%B1%82%E4%BB%A3%E7%A0%81%E5%8F%AF%E7%BB%BC%E5%90%88">37. 用verilog实现一个同步双端口ram，深度16，位宽8bit。A口可读可写，B口可读可写。支持片选，读写请求，要求代码可综合。</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</p>
<h3 id="31名词解释">31.名词解释</h3>
<ul>
<li>ROM：Read Only Memory，只读存储器。</li>
<li>RAM：Random Access Memory，随机存取存储器，可以作手机、电脑的运行内存。</li>
<li>SRAM：Static Random-Access Memory，静态随机存取存储器，只要供电数据就会保持，但断电数据就会消失。</li>
<li>DRAM：Dynamic Random Access Memory，动态随机存储器，主要原理是利用电容存储电荷的多少来代表一个bit是0还是1，由于晶体管的漏电电流现象，电容会放电，所以要周期性的给电容充电，叫刷新。SRAM不需要刷新也会保持数据丢失，但是两者断电后数据都会消失，称为Volatile Memory。</li>
<li>SDRAM：Synchronous Dynamic Random Access Memory，同步动态随机存储器，同步写入和读出数据的DRAM。</li>
<li>EEPROM：Electrically Erasable Programmable Read Only Memory，电可擦除可编程只读存储器。</li>
<li>DDR：Double Data Synchronous Dynamic Random Access Memory，双倍速率同步动态随机存储器，双倍速率传输的SDRAM，在时钟的上升沿和下降沿都可以进行数据传输。我们电脑的内存条都是DDR芯片。</li>
<li><a href="%5Bhttps://zh.wikipedia.org/wiki/%E7%A3%81%E9%98%BB%E5%BC%8F%E9%9A%A8%E6%A9%9F%E5%AD%98%E5%8F%96%E8%A8%98%E6%86%B6%E9%AB%94%5D(https://zh.wikipedia.org/wiki/%E7%A3%81%E9%98%BB%E5%BC%8F%E9%9A%A8%E6%A9%9F%E5%AD%98%E5%8F%96%E8%A8%98%E6%86%B6%E9%AB%94)">MRAM</a>：Magnetoresistive Random Access Memory，磁阻式随机存取内存，是一种非易失性内存技术，与传统的RAM芯片技术不同，MRAM中的数据不作为<a href="https://zh.wikipedia.org/wiki/%E7%94%B5%E8%8D%B7">电荷</a>或电流流动存储，而是由磁存储元件存储。</li>
<li>FLASH： Flash Memory，闪存，非易失性固态存储，如制成内存卡或U盘。</li>
</ul>
<h3 id="32-用verilog实现一个深度16位宽8bit的rom初始值等于对应地址加上0xa0">32. 用verilog实现一个深度16，位宽8bit的ROM，初始值等于对应地址加上<code>0xA0</code>。</h3>
<pre><code class="language-verilog">module test32
#(
	parameter WD = 4'd8,			//数据位宽
	parameter DP = 5'd16			//深度
)
(
	input					i_en		,
    input   [ADDR_WD-1:0]	i_addr		,
	output		[WD-1:0]	o_data		
    );
	
    localparam	ADDR_WD = clogb2(DP);	//地址位宽
reg [WD-1:0] buffer [DP-1:0];

integer i;

initial begin
  for (i = 0; i &lt; DP; i = i + 1) begin
	buffer[i] &lt;= i + 8'hA0;
  end
end

assign o_data = i_en ? buffer[i_addr] : 'hz ;

function integer clogb2 (input integer depth);
    begin
        for(clogb2=0; depth&gt;0; clogb2=clogb2+1)
        depth = depth &gt;&gt; 1;
    end
endfunction
    
endmodule
</code></pre>
<h3 id="33-画出sram-bit-cell结构图6管基本存储电路及其运作原理">33. 画出SRAM bit cell结构图——6管基本存储电路及其运作原理.</h3>
<center>
<img src =  "https://i.loli.net/2019/05/05/5cce4abb39405.jpg" alt="6管基本存储电路" title="6管基本存储电路" width="600" > 
</center> 
<p>晶体管M1及M2构成一个inverter，M3及M4构成另外一个inverter。这两个inverter的output分别接到另外一个inverter的input而形成一个latch，可以将数据锁存。M5及M6是开关，最常见的架构和用法如图所示，M5和M6是一起开或关的。</p>
<p>连接到M5和M6的gate的信号一般称之为word line(字线，缩写成WL)，用来控制SRAM bit cell的开关。M5和M6的漏极是数据读出或写入的端口，一般称之为bit line(位线，缩写成BL)。如图所示，M6接到BL，相对地，M5则接到 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>¯</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="strut" style="height:0.8201099999999999em;"></span><span class="strut bottom" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="base textstyle uncramped"><span class="mord accent"><span class="vlist"><span style="top:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="mord textstyle cramped"><span class="mord mathit" style="margin-right:0.05017em;">B</span><span class="mord mathit">L</span></span></span><span style="top:-0.25233em;margin-left:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="accent-body"><span>¯</span></span></span><span class="baseline-fix"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span>​</span></span></span></span></span></span> 。bit cell的儲存值就是指Q的值。</p>
<p>SRAM的基本单元有3种状态：standby（电路处于空闲），reading（读）与writing（写）。</p>
<p>standby：如果字线（Word Line）没有设置为高电平，那么作为控制用的M5，M6两个晶体管处于断路，把基本单元与位线隔离。由M1-M4组成的两个反相器继续保持其状态。</p>
<p>reading：假定存储的内容为1，即在Q处的电平为高，读周期之初，两根位线预充值为逻辑1，随后字线WL置为高电平，使得晶体管M5与M6通路。然后保存在Q的值会传递给位线BL，并且 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>¯</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="strut" style="height:0.8201099999999999em;"></span><span class="strut bottom" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="base textstyle uncramped"><span class="mord accent"><span class="vlist"><span style="top:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="mord textstyle cramped"><span class="mord mathit" style="margin-right:0.05017em;">B</span><span class="mord mathit">L</span></span></span><span style="top:-0.25233em;margin-left:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="accent-body"><span>¯</span></span></span><span class="baseline-fix"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span>​</span></span></span></span></span></span> 通过M1与M5通路直连到低电平，使其值为逻辑0（即Q的高电平使得晶体管M1通路）；在位线BL一侧，晶体管M4与M6形成的通路，把位线BL连接到VDD所代表的逻辑1（M4作为P沟道场效应管，由于栅极加了低电平 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>Q</mi></mrow><mo>¯</mo></mover></mrow><annotation encoding="application/x-tex">\bar{Q}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="strut" style="height:0.8201099999999999em;"></span><span class="strut bottom" style="height:1.0145499999999998em;vertical-align:-0.19444em;"></span><span class="base textstyle uncramped"><span class="mord accent"><span class="vlist"><span style="top:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="mord textstyle cramped"><span class="mord mathit">Q</span></span></span><span style="top:-0.25233em;margin-left:0.16668em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="accent-body"><span>¯</span></span></span><span class="baseline-fix"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span>​</span></span></span></span></span></span> 而形成通路）。如果存储的内容为0，相反的电路状态将会使 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>¯</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="strut" style="height:0.8201099999999999em;"></span><span class="strut bottom" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="base textstyle uncramped"><span class="mord accent"><span class="vlist"><span style="top:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="mord textstyle cramped"><span class="mord mathit" style="margin-right:0.05017em;">B</span><span class="mord mathit">L</span></span></span><span style="top:-0.25233em;margin-left:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="accent-body"><span>¯</span></span></span><span class="baseline-fix"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span>​</span></span></span></span></span></span> 为1而BL为0.这样在 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>¯</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="strut" style="height:0.8201099999999999em;"></span><span class="strut bottom" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="base textstyle uncramped"><span class="mord accent"><span class="vlist"><span style="top:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="mord textstyle cramped"><span class="mord mathit" style="margin-right:0.05017em;">B</span><span class="mord mathit">L</span></span></span><span style="top:-0.25233em;margin-left:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="accent-body"><span>¯</span></span></span><span class="baseline-fix"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span>​</span></span></span></span></span></span> 与BL间就会有一个很小的电位差，后续放大电路将会辨识出哪根位线是1哪根是0，从而完成读操作。</p>
<p>writing：写周期之初，把要写入的状态加载到位线。如果要写入0，则设置 <span class="katex"><span class="katex-mathml"><math><semantics><mrow><mover accent="true"><mrow><mi>B</mi><mi>L</mi></mrow><mo>¯</mo></mover></mrow><annotation encoding="application/x-tex">\bar{BL}</annotation></semantics></math></span><span class="katex-html" aria-hidden="true"><span class="strut" style="height:0.8201099999999999em;"></span><span class="strut bottom" style="height:0.8201099999999999em;vertical-align:0em;"></span><span class="base textstyle uncramped"><span class="mord accent"><span class="vlist"><span style="top:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="mord textstyle cramped"><span class="mord mathit" style="margin-right:0.05017em;">B</span><span class="mord mathit">L</span></span></span><span style="top:-0.25233em;margin-left:0em;"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span><span class="accent-body"><span>¯</span></span></span><span class="baseline-fix"><span class="fontsize-ensurer reset-size5 size5"><span style="font-size:0em;">​</span></span>​</span></span></span></span></span></span> 为1且BL为0，随后字线WL加载为高电平，位线的状态被载入SRAM的基本单元。</p>
<p><strong>参考链接：</strong></p>
<p><a href="https://wenku.baidu.com/view/4938078b16fc700abb68fc89.html">SRAM的工作原理</a></p>
<p><a href="https://zhuanlan.zhihu.com/p/27260982">转帖：6T SRAM的運作原理</a></p>
<h3 id="34-用verilog实现一个单端口sram深度16位宽8bit-支持片选读写请求要求代码可综合">34. 用verilog实现一个单端口sram，深度16，位宽8bit。支持片选，读写请求，要求代码可综合。</h3>
<blockquote>
<p>module spram_16x8 (<br>
input clk,<br>
input [3:0] addr,<br>
input [7:0] din,<br>
output [7:0] dout,<br>
...<br>
);<br>
...<br>
endmodule</p>
</blockquote>
<pre><code class="language-verilog">module spram
#(
    parameter WD = 8,       //位宽
    parameter DP = 16       //深度
)
(
    input               clk     ,
    input               cs_n    ,
    input               w_r_n   ,
    input       [AD-1:0]  addr    ,
    input       [WD-1:0]  din     ,
    output  reg [WD-1:0]  dout    
    );
localparam AD = clogb2(DP);
reg [WD-1:0]  buffer  [DP-1:0];

always @(posedge clk) begin
    casex ({cs_n,w_r_n})
        2'b1x: dout &lt;= 'hx;
        2'b01: buffer[addr] &lt;= din;
        2'b00: dout &lt;= buffer[addr];
        default: ;
    endcase
end

function integer clogb2 (input integer depth);
    begin
        for(clogb2=0; depth&gt;1; clogb2=clogb2+1)
        depth = depth &gt;&gt; 1;
    end
endfunction
endmodule
</code></pre>
<h3 id="35-用verilog实现一个同步双端口sram深度16位宽8bit-a口读出b口写入-支持片选读写请求要求代码可综合">35. 用verilog实现一个同步双端口sram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</h3>
<blockquote>
<p>module dpram_16x8 (<br>
input clk,<br>
input [3:0] addr_a,<br>
output [7:0] dout_a,<br>
input [7:0] din_b,<br>
input [3:0] addr_b,<br>
...<br>
);<br>
...<br>
endmodule</p>
</blockquote>
<pre><code class="language-verilog">module sy_dpram
#(
    parameter WD = 8,       //位宽
    parameter DP = 16       //深度
)
(
    input                   clk     , 
    input                   cs_n    ,
    input                   wr_n    ,
    input                   rd_n    ,
    input       [WD-1:0]    din_b   ,       //B口写入
    input       [AD-1:0]    addr_b  ,
    input       [AD-1:0]    addr_a  ,       //A口读出
    output  reg [WD-1:0]    dout_a  
    );

    localparam AD = clogb2(DP);
reg [WD-1:0] buffer [DP-1:0];
/*
always @(posedge clk) begin
    if (!cs_n &amp;&amp; !rd_n) begin
        dout_a &lt;= buffer[addr_a];
    end
end

always @(posedge clk) begin
    if (!cs_n &amp;&amp; !wr_n) begin
        buffer[addr_b] &lt;= din_b;
    end
end
*/
always @(posedge clk) begin
    casex ({cs_n,wr_n,rd_n})
        3'b1xx: dout_a &lt;= 'hx;
        3'b000: begin   dout_a &lt;= buffer[addr_a]; buffer[addr_b] &lt;= din_b;  end
        3'b001: buffer[addr_b] &lt;= din_b;
        3'b010: dout_a &lt;= buffer[addr_a];
        default: ;
    endcase
end

function integer clogb2 (input integer depth);
    begin
        for(clogb2=0; depth&gt;1; clogb2=clogb2+1)
        depth = depth &gt;&gt; 1;
    end
endfunction
endmodule
</code></pre>
<h3 id="36-用verilog实现一个异步双端口ram深度16位宽8bit-a口读出b口写入-支持片选读写请求要求代码可综合">36. 用verilog实现一个异步双端口ram，深度16，位宽8bit。A口读出，B口写入。支持片选，读写请求，要求代码可综合。</h3>
<blockquote>
<p>module dpram_16x8 (<br>
input clk_a,<br>
input [3:0] addr_a,<br>
output [7:0] dout_a,<br>
...<br>
input clk_b,<br>
input [7:0] din_b,<br>
input [3:0] addr_b,<br>
...<br>
);<br>
...<br>
endmodule</p>
</blockquote>
<pre><code class="language-verilog">module as_dpram
#(
    parameter WD = 8,       //位宽
    parameter DP = 16       //深度
)
(
    input                  clk_a   , 
    input                  rda_n   ,
    input         [AD-1:0] addr_a  , 
    output  reg   [WD-1:0] dout_a  , 

    input                  clk_b   , 
    input                  wrb_n   ,
    input         [WD-1:0] din_b   , 
    input         [AD-1:0] addr_b  , 

    input                  cs_n     
    );
    
    localparam AD = clogb2(DP);
reg [WD-1:0] buffer [DP-1:0];

always @(posedge clk_a) begin
    casex ({cs_n,rda_n})
        2'b1x: dout_a &lt;= 'hx;
        2'b00: dout_a &lt;= buffer[addr_a];
        default: ;
    endcase
end

always @(posedge clk_b) begin
    if (!cs_n &amp;&amp; !wrb_n) begin
        buffer[addr_b] &lt;= din_b;
    end
end

function integer clogb2 (input integer depth);
    begin
        for(clogb2=0; depth&gt;1; clogb2=clogb2+1)
        depth = depth &gt;&gt; 1;
    end
endfunction

endmodule
</code></pre>
<h3 id="37-用verilog实现一个同步双端口ram深度16位宽8bit-a口可读可写b口可读可写-支持片选读写请求要求代码可综合">37. 用verilog实现一个同步双端口ram，深度16，位宽8bit。A口可读可写，B口可读可写。支持片选，读写请求，要求代码可综合。</h3>
<blockquote>
<p>module dpram_16x8 (<br>
input clk,<br>
input [7:0] din_a,<br>
input [3:0] addr_a,<br>
output [7:0] dout_a,<br>
...<br>
input [7:0] din_b,<br>
output [7:0] dout_b,<br>
input [3:0] addr_b,<br>
...<br>
);<br>
...<br>
endmodule</p>
</blockquote>
<pre><code class="language-verilog">module sy_ture_dpram
#(
    parameter WD = 8,       //数据位宽
    parameter AD = 4        //地址位宽
)
(
    input                  clk     , 
    input                  cs_n    ,

    input                  aw_r_n  ,
    input         [AD-1:0] addr_a  ,
    input         [WD-1:0] din_a   ,
    output  reg   [WD-1:0] dout_a  , 

    input                  bw_r_n  ,
    input         [AD-1:0] addr_b  ,
    input         [WD-1:0] din_b   , 
    output  reg   [WD-1:0] dout_b   
  
    );

localparam  DP = 2**AD;
reg [WD-1:0] buffer [DP-1:0];

always @(posedge clk) begin
    casex ({cs_n,aw_r_n})
        2'b1x: dout_a &lt;= 'hx;
        2'b01: buffer[addr_a] &lt;= din_a;
        2'b00: dout_a &lt;= buffer[addr_a];
        default: ;
    endcase
end

always @(posedge clk) begin
    casex ({cs_n,bw_r_n})
        2'b1x: dout_b &lt;= 'hx;
        2'b01: buffer[addr_b] &lt;= din_b;
        2'b00: dout_b &lt;= buffer[addr_b];
        default: ;
    endcase
end

/* always @(posedge clk) begin
    casex ({cs_n,aw_r_n,bw_r_n})
        3'b1xx: begin dout_a &lt;= 'hx; dout_b &lt;= 'hx; end
        3'b000: begin dout_a &lt;= buffer[addr_a]; dout_b &lt;= buffer[addr_b]; end   //A读B读
        3'b001: begin dout_a &lt;= buffer[addr_a]; buffer[addr_b] &lt;= din_b; end    //A读B写
        3'b010: begin buffer[addr_a] &lt;= din_a; dout_b &lt;= buffer[addr_b]; end    //A写B读
        3'b011: begin                                                           //A写B写
            if (addr_a == addr_b) begin
                buffer[addr_a] &lt;= din_a;
            end else begin
                buffer[addr_a] &lt;= din_a;
                buffer[addr_b] &lt;= din_b;
            end 
        end
        default: ;
    endcase
end */

endmodule
</code></pre>
<p><strong>注</strong>：注释里的描述无法综合出ram块，但是逻辑没有问题。</p>

          </div>
        </div>

        
          <div class="next-post">
            <a class="purple-link" href="https://halftop.github.io/post/verilog-day7">
              <h3 class="post-title">
                下一篇：Verilog没有葵花宝典——day7（串并转换）
              </h3>
            </a>
          </div>
          
      </div>

      
        
          <div id="gitalk-container"></div>
        

        
      

      <div class="site-footer">
  <div class="slogan">    有输入有输出，才是正确的学习方式    </div>
  <div class="social-container">
    
      
    
      
    
      
    
      
    
      
    
  </div>
  <center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center>
</div>


    </div>
    <script type="application/javascript">

hljs.initHighlightingOnLoad()

var app = new Vue({
  el: '#app',
  data: {
    menuVisible: false,
  },
})

</script>


  
  
    <script src="https://unpkg.com/gitalk/dist/gitalk.min.js"></script>
    <script>

      var gitalk = new Gitalk({
        clientID: '42b8247150af6c920554',
        clientSecret: 'ea9863ece62308a1854e39455221fa1ace6f8cd6',
        repo: 'halftop.github.io',
        owner: 'halftop',
        admin: ['halftop'],
        id: location.pathname,      // Ensure uniqueness and length less than 50
        distractionFreeMode: false  // Facebook-like distraction free mode
      })

      gitalk.render('gitalk-container')

    </script>
  

  




  </body>
</html>
