Classic Timing Analyzer report for part4
Wed Jan 01 12:00:35 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+------------+-------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From       ; To          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+------------+-------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; -2.872 ns                        ; rst        ; EW[2]~reg0  ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.344 ns                        ; EW[0]~reg0 ; EW[0]       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 3.102 ns                         ; rst        ; EW[2]~reg0  ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 243.61 MHz ( period = 4.105 ns ) ; counter[1] ; counter[25] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;            ;             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+------------+-------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From        ; To          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; counter[1]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 3.092 ns                ;
; N/A                                     ; 247.89 MHz ( period = 4.034 ns )                    ; counter[1]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 252.33 MHz ( period = 3.963 ns )                    ; counter[1]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 256.94 MHz ( period = 3.892 ns )                    ; counter[1]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.879 ns                ;
; N/A                                     ; 261.71 MHz ( period = 3.821 ns )                    ; counter[1]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.808 ns                ;
; N/A                                     ; 273.07 MHz ( period = 3.662 ns )                    ; counter[1]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.649 ns                ;
; N/A                                     ; 278.47 MHz ( period = 3.591 ns )                    ; counter[1]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A                                     ; 284.09 MHz ( period = 3.520 ns )                    ; counter[1]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 2.507 ns                ;
; N/A                                     ; 289.94 MHz ( period = 3.449 ns )                    ; counter[1]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 2.436 ns                ;
; N/A                                     ; 296.03 MHz ( period = 3.378 ns )                    ; counter[1]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; 298.78 MHz ( period = 3.347 ns )                    ; counter[0]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; counter[1]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 2.294 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; counter[0]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 305.72 MHz ( period = 3.271 ns )                    ; counter[2]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 3.057 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; counter[1]  ; counter[14] ; clk        ; clk      ; None                        ; None                      ; 2.223 ns                ;
; N/A                                     ; 312.01 MHz ( period = 3.205 ns )                    ; counter[0]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.991 ns                ;
; N/A                                     ; 312.50 MHz ( period = 3.200 ns )                    ; counter[3]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 312.50 MHz ( period = 3.200 ns )                    ; counter[2]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; counter[1]  ; counter[13] ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 319.08 MHz ( period = 3.134 ns )                    ; counter[0]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.920 ns                ;
; N/A                                     ; 319.59 MHz ( period = 3.129 ns )                    ; counter[3]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 319.59 MHz ( period = 3.129 ns )                    ; counter[2]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.915 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; counter[4]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.880 ns                ;
; N/A                                     ; 326.48 MHz ( period = 3.063 ns )                    ; counter[0]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.849 ns                ;
; N/A                                     ; 327.01 MHz ( period = 3.058 ns )                    ; counter[2]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 327.01 MHz ( period = 3.058 ns )                    ; counter[3]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.844 ns                ;
; N/A                                     ; 330.80 MHz ( period = 3.023 ns )                    ; counter[4]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.809 ns                ;
; N/A                                     ; 331.24 MHz ( period = 3.019 ns )                    ; counter[1]  ; counter[12] ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; counter[2]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 334.78 MHz ( period = 2.987 ns )                    ; counter[3]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.773 ns                ;
; N/A                                     ; 336.47 MHz ( period = 2.972 ns )                    ; counter[5]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.758 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; counter[4]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.738 ns                ;
; N/A                                     ; 339.21 MHz ( period = 2.948 ns )                    ; counter[1]  ; counter[11] ; clk        ; clk      ; None                        ; None                      ; 1.935 ns                ;
; N/A                                     ; 342.94 MHz ( period = 2.916 ns )                    ; counter[3]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 344.35 MHz ( period = 2.904 ns )                    ; counter[0]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.690 ns                ;
; N/A                                     ; 344.71 MHz ( period = 2.901 ns )                    ; counter[5]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.687 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; counter[4]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.667 ns                ;
; N/A                                     ; 347.58 MHz ( period = 2.877 ns )                    ; counter[1]  ; counter[10] ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 349.90 MHz ( period = 2.858 ns )                    ; counter[6]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.644 ns                ;
; N/A                                     ; 352.98 MHz ( period = 2.833 ns )                    ; counter[0]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 2.619 ns                ;
; N/A                                     ; 353.23 MHz ( period = 2.831 ns )                    ; counter[7]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.617 ns                ;
; N/A                                     ; 353.36 MHz ( period = 2.830 ns )                    ; counter[5]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.616 ns                ;
; N/A                                     ; 353.61 MHz ( period = 2.828 ns )                    ; counter[2]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.614 ns                ;
; N/A                                     ; 355.87 MHz ( period = 2.810 ns )                    ; counter[4]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.596 ns                ;
; N/A                                     ; 356.38 MHz ( period = 2.806 ns )                    ; counter[1]  ; counter[9]  ; clk        ; clk      ; None                        ; None                      ; 1.793 ns                ;
; N/A                                     ; 358.81 MHz ( period = 2.787 ns )                    ; counter[6]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.573 ns                ;
; N/A                                     ; 362.06 MHz ( period = 2.762 ns )                    ; counter[0]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 2.548 ns                ;
; N/A                                     ; 362.32 MHz ( period = 2.760 ns )                    ; counter[7]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; 362.45 MHz ( period = 2.759 ns )                    ; counter[5]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.545 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; counter[2]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 2.543 ns                ;
; N/A                                     ; 362.71 MHz ( period = 2.757 ns )                    ; counter[3]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.543 ns                ;
; N/A                                     ; 365.63 MHz ( period = 2.735 ns )                    ; counter[1]  ; counter[8]  ; clk        ; clk      ; None                        ; None                      ; 1.722 ns                ;
; N/A                                     ; 368.05 MHz ( period = 2.717 ns )                    ; counter[8]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.503 ns                ;
; N/A                                     ; 368.19 MHz ( period = 2.716 ns )                    ; counter[6]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.502 ns                ;
; N/A                                     ; 371.61 MHz ( period = 2.691 ns )                    ; counter[0]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 371.75 MHz ( period = 2.690 ns )                    ; counter[9]  ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.476 ns                ;
; N/A                                     ; 371.89 MHz ( period = 2.689 ns )                    ; counter[7]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.475 ns                ;
; N/A                                     ; 372.02 MHz ( period = 2.688 ns )                    ; counter[5]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.474 ns                ;
; N/A                                     ; 372.30 MHz ( period = 2.686 ns )                    ; counter[3]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 2.472 ns                ;
; N/A                                     ; 372.30 MHz ( period = 2.686 ns )                    ; counter[2]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 2.472 ns                ;
; N/A                                     ; 375.38 MHz ( period = 2.664 ns )                    ; counter[1]  ; counter[7]  ; clk        ; clk      ; None                        ; None                      ; 1.651 ns                ;
; N/A                                     ; 377.22 MHz ( period = 2.651 ns )                    ; counter[4]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.437 ns                ;
; N/A                                     ; 377.93 MHz ( period = 2.646 ns )                    ; counter[8]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A                                     ; 378.07 MHz ( period = 2.645 ns )                    ; counter[6]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.431 ns                ;
; N/A                                     ; 381.68 MHz ( period = 2.620 ns )                    ; counter[0]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 2.406 ns                ;
; N/A                                     ; 381.83 MHz ( period = 2.619 ns )                    ; counter[9]  ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A                                     ; 381.97 MHz ( period = 2.618 ns )                    ; counter[7]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.404 ns                ;
; N/A                                     ; 382.41 MHz ( period = 2.615 ns )                    ; counter[3]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 382.41 MHz ( period = 2.615 ns )                    ; counter[2]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 385.65 MHz ( period = 2.593 ns )                    ; counter[1]  ; counter[6]  ; clk        ; clk      ; None                        ; None                      ; 1.580 ns                ;
; N/A                                     ; 387.60 MHz ( period = 2.580 ns )                    ; counter[4]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 2.366 ns                ;
; N/A                                     ; 388.20 MHz ( period = 2.576 ns )                    ; counter[10] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 388.35 MHz ( period = 2.575 ns )                    ; counter[8]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.361 ns                ;
; N/A                                     ; 388.50 MHz ( period = 2.574 ns )                    ; counter[6]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.360 ns                ;
; N/A                                     ; 392.31 MHz ( period = 2.549 ns )                    ; counter[0]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 2.335 ns                ;
; N/A                                     ; 392.46 MHz ( period = 2.548 ns )                    ; counter[9]  ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.334 ns                ;
; N/A                                     ; 392.62 MHz ( period = 2.547 ns )                    ; counter[7]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.333 ns                ;
; N/A                                     ; 393.08 MHz ( period = 2.544 ns )                    ; counter[3]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 393.08 MHz ( period = 2.544 ns )                    ; counter[2]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 395.41 MHz ( period = 2.529 ns )                    ; counter[5]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.315 ns                ;
; N/A                                     ; 396.51 MHz ( period = 2.522 ns )                    ; counter[1]  ; counter[5]  ; clk        ; clk      ; None                        ; None                      ; 1.509 ns                ;
; N/A                                     ; 398.57 MHz ( period = 2.509 ns )                    ; counter[11] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 398.57 MHz ( period = 2.509 ns )                    ; counter[4]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 2.295 ns                ;
; N/A                                     ; 399.20 MHz ( period = 2.505 ns )                    ; counter[10] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.291 ns                ;
; N/A                                     ; 399.36 MHz ( period = 2.504 ns )                    ; counter[8]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.290 ns                ;
; N/A                                     ; 403.55 MHz ( period = 2.478 ns )                    ; counter[0]  ; counter[14] ; clk        ; clk      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 403.71 MHz ( period = 2.477 ns )                    ; counter[9]  ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.263 ns                ;
; N/A                                     ; 404.37 MHz ( period = 2.473 ns )                    ; counter[2]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 2.259 ns                ;
; N/A                                     ; 404.37 MHz ( period = 2.473 ns )                    ; counter[3]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 2.259 ns                ;
; N/A                                     ; 406.83 MHz ( period = 2.458 ns )                    ; counter[5]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 407.33 MHz ( period = 2.455 ns )                    ; counter[12] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.241 ns                ;
; N/A                                     ; 410.17 MHz ( period = 2.438 ns )                    ; counter[11] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 410.17 MHz ( period = 2.438 ns )                    ; counter[4]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 410.85 MHz ( period = 2.434 ns )                    ; counter[10] ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 411.02 MHz ( period = 2.433 ns )                    ; counter[8]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.219 ns                ;
; N/A                                     ; 414.08 MHz ( period = 2.415 ns )                    ; counter[6]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.201 ns                ;
; N/A                                     ; 415.45 MHz ( period = 2.407 ns )                    ; counter[0]  ; counter[13] ; clk        ; clk      ; None                        ; None                      ; 2.193 ns                ;
; N/A                                     ; 415.63 MHz ( period = 2.406 ns )                    ; counter[9]  ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 416.32 MHz ( period = 2.402 ns )                    ; counter[2]  ; counter[14] ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; 416.32 MHz ( period = 2.402 ns )                    ; counter[3]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A                                     ; 418.76 MHz ( period = 2.388 ns )                    ; counter[7]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 418.94 MHz ( period = 2.387 ns )                    ; counter[5]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 2.173 ns                ;
; N/A                                     ; 419.46 MHz ( period = 2.384 ns )                    ; counter[12] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[4]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[11] ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.153 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[1]  ; counter[4]  ; clk        ; clk      ; None                        ; None                      ; 1.350 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[10] ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.149 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[6]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 2.130 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[3]  ; counter[14] ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[2]  ; counter[13] ; clk        ; clk      ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[7]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 2.103 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[5]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[12] ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[4]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[11] ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.082 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[1]  ; counter[3]  ; clk        ; clk      ; None                        ; None                      ; 1.279 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[10] ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.078 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[13] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.064 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[8]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.060 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[6]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 2.059 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[0]  ; counter[12] ; clk        ; clk      ; None                        ; None                      ; 2.047 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[3]  ; counter[13] ; clk        ; clk      ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[9]  ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 2.033 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[7]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[5]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[12] ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 2.028 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[4]  ; counter[14] ; clk        ; clk      ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[11] ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 2.011 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[1]  ; counter[2]  ; clk        ; clk      ; None                        ; None                      ; 1.208 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[14] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 2.001 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[13] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[8]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 1.989 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[6]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 1.988 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[0]  ; counter[11] ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[2]  ; counter[12] ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[9]  ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[7]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[5]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 1.960 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[12] ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 1.957 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[4]  ; counter[13] ; clk        ; clk      ; None                        ; None                      ; 1.940 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[15] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[14] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[13] ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[10] ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[8]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 1.918 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[6]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[0]  ; counter[10] ; clk        ; clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[3]  ; counter[12] ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[2]  ; counter[11] ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[16] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 1.896 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[9]  ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 1.891 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[7]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[5]  ; counter[14] ; clk        ; clk      ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[15] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[14] ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[11] ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 1.852 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[13] ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 1.851 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[10] ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 1.848 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[8]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[6]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[0]  ; counter[9]  ; clk        ; clk      ; None                        ; None                      ; 1.834 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[3]  ; counter[11] ; clk        ; clk      ; None                        ; None                      ; 1.829 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[2]  ; counter[10] ; clk        ; clk      ; None                        ; None                      ; 1.829 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[16] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 1.825 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[9]  ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 1.820 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[7]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 1.819 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[5]  ; counter[13] ; clk        ; clk      ; None                        ; None                      ; 1.818 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[12] ; counter[20] ; clk        ; clk      ; None                        ; None                      ; 1.798 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[17] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[4]  ; counter[12] ; clk        ; clk      ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[15] ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[14] ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 1.788 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[11] ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 1.781 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[13] ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 1.780 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[10] ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 1.777 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[8]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 1.776 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[6]  ; counter[14] ; clk        ; clk      ; None                        ; None                      ; 1.775 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[0]  ; counter[8]  ; clk        ; clk      ; None                        ; None                      ; 1.763 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[3]  ; counter[10] ; clk        ; clk      ; None                        ; None                      ; 1.758 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[2]  ; counter[9]  ; clk        ; clk      ; None                        ; None                      ; 1.758 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[18] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[16] ; counter[23] ; clk        ; clk      ; None                        ; None                      ; 1.754 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[9]  ; counter[16] ; clk        ; clk      ; None                        ; None                      ; 1.749 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[7]  ; counter[14] ; clk        ; clk      ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[12] ; counter[19] ; clk        ; clk      ; None                        ; None                      ; 1.727 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[17] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[4]  ; counter[11] ; clk        ; clk      ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[15] ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[14] ; counter[21] ; clk        ; clk      ; None                        ; None                      ; 1.717 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[11] ; counter[18] ; clk        ; clk      ; None                        ; None                      ; 1.710 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[10] ; counter[17] ; clk        ; clk      ; None                        ; None                      ; 1.706 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[8]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 1.705 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[6]  ; counter[13] ; clk        ; clk      ; None                        ; None                      ; 1.704 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[0]  ; counter[7]  ; clk        ; clk      ; None                        ; None                      ; 1.692 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[3]  ; counter[9]  ; clk        ; clk      ; None                        ; None                      ; 1.687 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[2]  ; counter[8]  ; clk        ; clk      ; None                        ; None                      ; 1.687 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[19] ; counter[25] ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[18] ; counter[24] ; clk        ; clk      ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[16] ; counter[22] ; clk        ; clk      ; None                        ; None                      ; 1.683 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; counter[9]  ; counter[15] ; clk        ; clk      ; None                        ; None                      ; 1.678 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;             ;             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------+-------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tsu                                                              ;
+-------+--------------+------------+------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To         ; To Clock ;
+-------+--------------+------------+------+------------+----------+
; N/A   ; None         ; -2.872 ns  ; rst  ; NS[0]~reg0 ; clk      ;
; N/A   ; None         ; -2.872 ns  ; rst  ; NS[1]~reg0 ; clk      ;
; N/A   ; None         ; -2.872 ns  ; rst  ; NS[2]~reg0 ; clk      ;
; N/A   ; None         ; -2.872 ns  ; rst  ; EW[0]~reg0 ; clk      ;
; N/A   ; None         ; -2.872 ns  ; rst  ; EW[1]~reg0 ; clk      ;
; N/A   ; None         ; -2.872 ns  ; rst  ; EW[2]~reg0 ; clk      ;
+-------+--------------+------------+------+------------+----------+


+---------------------------------------------------------------------+
; tco                                                                 ;
+-------+--------------+------------+------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From       ; To    ; From Clock ;
+-------+--------------+------------+------------+-------+------------+
; N/A   ; None         ; 11.344 ns  ; EW[0]~reg0 ; EW[0] ; clk        ;
; N/A   ; None         ; 11.313 ns  ; NS[1]~reg0 ; NS[1] ; clk        ;
; N/A   ; None         ; 11.302 ns  ; EW[2]~reg0 ; EW[2] ; clk        ;
; N/A   ; None         ; 10.427 ns  ; NS[2]~reg0 ; NS[2] ; clk        ;
; N/A   ; None         ; 10.133 ns  ; NS[0]~reg0 ; NS[0] ; clk        ;
; N/A   ; None         ; 10.122 ns  ; EW[1]~reg0 ; EW[1] ; clk        ;
+-------+--------------+------------+------------+-------+------------+


+------------------------------------------------------------------------+
; th                                                                     ;
+---------------+-------------+-----------+------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To         ; To Clock ;
+---------------+-------------+-----------+------+------------+----------+
; N/A           ; None        ; 3.102 ns  ; rst  ; NS[0]~reg0 ; clk      ;
; N/A           ; None        ; 3.102 ns  ; rst  ; NS[1]~reg0 ; clk      ;
; N/A           ; None        ; 3.102 ns  ; rst  ; NS[2]~reg0 ; clk      ;
; N/A           ; None        ; 3.102 ns  ; rst  ; EW[0]~reg0 ; clk      ;
; N/A           ; None        ; 3.102 ns  ; rst  ; EW[1]~reg0 ; clk      ;
; N/A           ; None        ; 3.102 ns  ; rst  ; EW[2]~reg0 ; clk      ;
+---------------+-------------+-----------+------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jan 01 12:00:34 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off part4 -c part4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "counter[1]" as buffer
Info: Clock "clk" has Internal fmax of 243.61 MHz between source register "counter[1]" and destination register "counter[25]" (period= 4.105 ns)
    Info: + Longest register to register delay is 3.092 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter[1]'
        Info: 2: + IC(0.321 ns) + CELL(0.393 ns) = 0.714 ns; Loc. = LCCOMB_X60_Y19_N8; Fanout = 2; COMB Node = 'counter[1]~26'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.785 ns; Loc. = LCCOMB_X60_Y19_N10; Fanout = 2; COMB Node = 'counter[2]~29'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 0.856 ns; Loc. = LCCOMB_X60_Y19_N12; Fanout = 2; COMB Node = 'counter[3]~31'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.015 ns; Loc. = LCCOMB_X60_Y19_N14; Fanout = 2; COMB Node = 'counter[4]~33'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.086 ns; Loc. = LCCOMB_X60_Y19_N16; Fanout = 2; COMB Node = 'counter[5]~35'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.157 ns; Loc. = LCCOMB_X60_Y19_N18; Fanout = 2; COMB Node = 'counter[6]~37'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.228 ns; Loc. = LCCOMB_X60_Y19_N20; Fanout = 2; COMB Node = 'counter[7]~39'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.299 ns; Loc. = LCCOMB_X60_Y19_N22; Fanout = 2; COMB Node = 'counter[8]~41'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.370 ns; Loc. = LCCOMB_X60_Y19_N24; Fanout = 2; COMB Node = 'counter[9]~43'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.441 ns; Loc. = LCCOMB_X60_Y19_N26; Fanout = 2; COMB Node = 'counter[10]~45'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.512 ns; Loc. = LCCOMB_X60_Y19_N28; Fanout = 2; COMB Node = 'counter[11]~47'
        Info: 13: + IC(0.000 ns) + CELL(0.146 ns) = 1.658 ns; Loc. = LCCOMB_X60_Y19_N30; Fanout = 2; COMB Node = 'counter[12]~49'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.729 ns; Loc. = LCCOMB_X60_Y18_N0; Fanout = 2; COMB Node = 'counter[13]~51'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.800 ns; Loc. = LCCOMB_X60_Y18_N2; Fanout = 2; COMB Node = 'counter[14]~53'
        Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.871 ns; Loc. = LCCOMB_X60_Y18_N4; Fanout = 2; COMB Node = 'counter[15]~55'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 1.942 ns; Loc. = LCCOMB_X60_Y18_N6; Fanout = 2; COMB Node = 'counter[16]~57'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.013 ns; Loc. = LCCOMB_X60_Y18_N8; Fanout = 2; COMB Node = 'counter[17]~59'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.084 ns; Loc. = LCCOMB_X60_Y18_N10; Fanout = 2; COMB Node = 'counter[18]~61'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.155 ns; Loc. = LCCOMB_X60_Y18_N12; Fanout = 2; COMB Node = 'counter[19]~63'
        Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 2.314 ns; Loc. = LCCOMB_X60_Y18_N14; Fanout = 2; COMB Node = 'counter[20]~65'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.385 ns; Loc. = LCCOMB_X60_Y18_N16; Fanout = 2; COMB Node = 'counter[21]~67'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.456 ns; Loc. = LCCOMB_X60_Y18_N18; Fanout = 2; COMB Node = 'counter[22]~69'
        Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.527 ns; Loc. = LCCOMB_X60_Y18_N20; Fanout = 2; COMB Node = 'counter[23]~71'
        Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 2.598 ns; Loc. = LCCOMB_X60_Y18_N22; Fanout = 1; COMB Node = 'counter[24]~73'
        Info: 26: + IC(0.000 ns) + CELL(0.410 ns) = 3.008 ns; Loc. = LCCOMB_X60_Y18_N24; Fanout = 1; COMB Node = 'counter[25]~74'
        Info: 27: + IC(0.000 ns) + CELL(0.084 ns) = 3.092 ns; Loc. = LCFF_X60_Y18_N25; Fanout = 2; REG Node = 'counter[25]'
        Info: Total cell delay = 2.771 ns ( 89.62 % )
        Info: Total interconnect delay = 0.321 ns ( 10.38 % )
    Info: - Smallest clock skew is -0.799 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.688 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.688 ns; Loc. = LCFF_X60_Y18_N25; Fanout = 2; REG Node = 'counter[25]'
            Info: Total cell delay = 1.536 ns ( 57.14 % )
            Info: Total interconnect delay = 1.152 ns ( 42.86 % )
        Info: - Longest clock path from clock "clk" to source register is 3.487 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.951 ns) + CELL(0.537 ns) = 3.487 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter[1]'
            Info: Total cell delay = 1.536 ns ( 44.05 % )
            Info: Total interconnect delay = 1.951 ns ( 55.95 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "NS[0]~reg0" (data pin = "rst", clock pin = "clk") is -2.872 ns
    Info: + Longest pin to register delay is 3.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 9; PIN Node = 'rst'
        Info: 2: + IC(1.866 ns) + CELL(0.660 ns) = 3.525 ns; Loc. = LCFF_X59_Y18_N1; Fanout = 1; REG Node = 'NS[0]~reg0'
        Info: Total cell delay = 1.659 ns ( 47.06 % )
        Info: Total interconnect delay = 1.866 ns ( 52.94 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 6.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter[1]'
        Info: 3: + IC(1.045 ns) + CELL(0.000 ns) = 4.782 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'counter[1]~clkctrl'
        Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 6.361 ns; Loc. = LCFF_X59_Y18_N1; Fanout = 1; REG Node = 'NS[0]~reg0'
        Info: Total cell delay = 2.323 ns ( 36.52 % )
        Info: Total interconnect delay = 4.038 ns ( 63.48 % )
Info: tco from clock "clk" to destination pin "EW[0]" through register "EW[0]~reg0" is 11.344 ns
    Info: + Longest clock path from clock "clk" to source register is 6.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter[1]'
        Info: 3: + IC(1.045 ns) + CELL(0.000 ns) = 4.782 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'counter[1]~clkctrl'
        Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 6.361 ns; Loc. = LCFF_X59_Y18_N23; Fanout = 1; REG Node = 'EW[0]~reg0'
        Info: Total cell delay = 2.323 ns ( 36.52 % )
        Info: Total interconnect delay = 4.038 ns ( 63.48 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.733 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y18_N23; Fanout = 1; REG Node = 'EW[0]~reg0'
        Info: 2: + IC(1.915 ns) + CELL(2.818 ns) = 4.733 ns; Loc. = PIN_U17; Fanout = 0; PIN Node = 'EW[0]'
        Info: Total cell delay = 2.818 ns ( 59.54 % )
        Info: Total interconnect delay = 1.915 ns ( 40.46 % )
Info: th for register "NS[0]~reg0" (data pin = "rst", clock pin = "clk") is 3.102 ns
    Info: + Longest clock path from clock "clk" to destination register is 6.361 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.951 ns) + CELL(0.787 ns) = 3.737 ns; Loc. = LCFF_X60_Y19_N9; Fanout = 4; REG Node = 'counter[1]'
        Info: 3: + IC(1.045 ns) + CELL(0.000 ns) = 4.782 ns; Loc. = CLKCTRL_G5; Fanout = 13; COMB Node = 'counter[1]~clkctrl'
        Info: 4: + IC(1.042 ns) + CELL(0.537 ns) = 6.361 ns; Loc. = LCFF_X59_Y18_N1; Fanout = 1; REG Node = 'NS[0]~reg0'
        Info: Total cell delay = 2.323 ns ( 36.52 % )
        Info: Total interconnect delay = 4.038 ns ( 63.48 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 9; PIN Node = 'rst'
        Info: 2: + IC(1.866 ns) + CELL(0.660 ns) = 3.525 ns; Loc. = LCFF_X59_Y18_N1; Fanout = 1; REG Node = 'NS[0]~reg0'
        Info: Total cell delay = 1.659 ns ( 47.06 % )
        Info: Total interconnect delay = 1.866 ns ( 52.94 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Wed Jan 01 12:00:35 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


