// Seed: 1154608632
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6, id_7, id_8;
  generate
    wire id_9;
  endgenerate
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_2 = 1;
  tri0 id_3 = 1'b0 && id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_1,
      id_3
  );
  wire id_4;
  assign id_3 = id_4;
  always id_2 = id_3 - 1;
  wand id_5;
  assign id_5 = id_3;
endmodule
