Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Feb 27 18:06:06 2022
| Host         : yoshi-desktop running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.672        0.000                      0                  202        0.199        0.000                      0                  202        4.500        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.672        0.000                      0                  117        0.199        0.000                      0                  117        4.500        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.322        0.000                      0                   85        0.441        0.000                      0                   85  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.672ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.857ns (17.875%)  route 3.937ns (82.125%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.726    10.105    vga/vcnt[9]_i_1_n_0
    SLICE_X8Y108         FDCE                                         r  vga/vcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  vga/vcnt_reg[0]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDCE (Setup_fdce_C_CE)      -0.376    14.777    vga/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.672ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.794ns  (logic 0.857ns (17.875%)  route 3.937ns (82.125%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.726    10.105    vga/vcnt[9]_i_1_n_0
    SLICE_X8Y108         FDCE                                         r  vga/vcnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  vga/vcnt_reg[1]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDCE (Setup_fdce_C_CE)      -0.376    14.777    vga/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.777    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  4.672    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.857ns (18.194%)  route 3.853ns (81.806%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.642    10.021    vga/vcnt[9]_i_1_n_0
    SLICE_X9Y107         FDCE                                         r  vga/vcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  vga/vcnt_reg[4]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_CE)      -0.412    14.741    vga/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.857ns (18.194%)  route 3.853ns (81.806%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.642    10.021    vga/vcnt[9]_i_1_n_0
    SLICE_X9Y107         FDCE                                         r  vga/vcnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  vga/vcnt_reg[5]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_CE)      -0.412    14.741    vga/vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.710ns  (logic 0.857ns (18.194%)  route 3.853ns (81.806%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.642    10.021    vga/vcnt[9]_i_1_n_0
    SLICE_X9Y107         FDCE                                         r  vga/vcnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  vga/vcnt_reg[9]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y107         FDCE (Setup_fdce_C_CE)      -0.412    14.741    vga/vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                  4.720    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.857ns (18.368%)  route 3.809ns (81.632%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.598     9.976    vga/vcnt[9]_i_1_n_0
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDCE (Setup_fdce_C_CE)      -0.412    14.741    vga/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.765ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 0.857ns (18.368%)  route 3.809ns (81.632%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.598     9.976    vga/vcnt[9]_i_1_n_0
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDCE (Setup_fdce_C_CE)      -0.412    14.741    vga/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.976    
  -------------------------------------------------------------------
                         slack                                  4.765    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.857ns (18.356%)  route 3.812ns (81.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.601     9.979    vga/vcnt[9]_i_1_n_0
    SLICE_X10Y107        FDCE                                         r  vga/vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X10Y107        FDCE                                         r  vga/vcnt_reg[6]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y107        FDCE (Setup_fdce_C_CE)      -0.376    14.780    vga/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.857ns (18.356%)  route 3.812ns (81.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.601     9.979    vga/vcnt[9]_i_1_n_0
    SLICE_X10Y107        FDCE                                         r  vga/vcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X10Y107        FDCE                                         r  vga/vcnt_reg[7]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y107        FDCE (Setup_fdce_C_CE)      -0.376    14.780    vga/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.801    

Slack (MET) :             4.801ns  (required time - arrival time)
  Source:                 pxclk/count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 0.857ns (18.356%)  route 3.812ns (81.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.708     5.310    pxclk/clk_IBUF_BUFG
    SLICE_X7Y106         FDCE                                         r  pxclk/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDCE (Prop_fdce_C_Q)         0.456     5.766 f  pxclk/count_reg[22]/Q
                         net (fo=2, routed)           0.861     6.628    pxclk/count_reg[22]
    SLICE_X6Y106         LUT6 (Prop_lut6_I1_O)        0.124     6.752 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.947     7.698    pxclk/RED[1]_i_6_n_0
    SLICE_X6Y103         LUT6 (Prop_lut6_I3_O)        0.124     7.822 r  pxclk/RED[1]_i_1/O
                         net (fo=40, routed)          1.403     9.225    vga/pulse25
    SLICE_X6Y107         LUT4 (Prop_lut4_I0_O)        0.153     9.378 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.601     9.979    vga/vcnt[9]_i_1_n_0
    SLICE_X10Y107        FDCE                                         r  vga/vcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X10Y107        FDCE                                         r  vga/vcnt_reg[8]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y107        FDCE (Setup_fdce_C_CE)      -0.376    14.780    vga/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  4.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.213ns (66.700%)  route 0.106ns (33.300%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  vga/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  vga/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.106     1.758    vga/vcnt_reg[0]
    SLICE_X9Y108         LUT5 (Prop_lut5_I1_O)        0.049     1.807 r  vga/vcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.807    vga/p_0_in__0[3]
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    vga/clk_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[3]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X9Y108         FDCE (Hold_fdce_C_D)         0.107     1.607    vga/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  vga/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  vga/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.106     1.758    vga/vcnt_reg[0]
    SLICE_X9Y108         LUT4 (Prop_lut4_I2_O)        0.045     1.803 r  vga/vcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.803    vga/p_0_in__0[2]
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    vga/clk_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[2]/C
                         clock pessimism             -0.503     1.500    
    SLICE_X9Y108         FDCE (Hold_fdce_C_D)         0.092     1.592    vga/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.620%)  route 0.148ns (44.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    vga/clk_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y108         FDCE (Prop_fdce_C_Q)         0.141     1.628 r  vga/vcnt_reg[2]/Q
                         net (fo=10, routed)          0.148     1.777    vga/vcnt_reg[2]
    SLICE_X9Y107         LUT6 (Prop_lut6_I2_O)        0.045     1.822 r  vga/vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    vga/p_0_in__0[4]
    SLICE_X9Y107         FDCE                                         r  vga/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    vga/clk_IBUF_BUFG
    SLICE_X9Y107         FDCE                                         r  vga/vcnt_reg[4]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X9Y107         FDCE (Hold_fdce_C_D)         0.092     1.595    vga/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.292%)  route 0.150ns (41.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.568     1.487    vga/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  vga/hcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDCE (Prop_fdce_C_Q)         0.164     1.651 r  vga/hcnt_reg[4]/Q
                         net (fo=6, routed)           0.150     1.801    vga/hcnt_reg[4]
    SLICE_X8Y107         LUT6 (Prop_lut6_I5_O)        0.045     1.846 r  vga/hcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.846    vga/p_0_in[4]
    SLICE_X8Y107         FDCE                                         r  vga/hcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    vga/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  vga/hcnt_reg[4]/C
                         clock pessimism             -0.516     1.487    
    SLICE_X8Y107         FDCE (Hold_fdce_C_D)         0.121     1.608    vga/hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/HS_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.870%)  route 0.187ns (50.130%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.598     1.517    vga/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  vga/hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga/hcnt_reg[5]/Q
                         net (fo=13, routed)          0.187     1.845    vga/hcnt_reg[5]
    SLICE_X5Y107         LUT5 (Prop_lut5_I2_O)        0.045     1.890 r  vga/HS_i_2/O
                         net (fo=1, routed)           0.000     1.890    vga/HS5_out
    SLICE_X5Y107         FDCE                                         r  vga/HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.866     2.032    vga/clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  vga/HS_reg/C
                         clock pessimism             -0.479     1.552    
    SLICE_X5Y107         FDCE (Hold_fdce_C_D)         0.091     1.643    vga/HS_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.891%)  route 0.181ns (46.109%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    vga/clk_IBUF_BUFG
    SLICE_X8Y106         FDCE                                         r  vga/hcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.164     1.652 r  vga/hcnt_reg[1]/Q
                         net (fo=7, routed)           0.181     1.834    vga/hcnt_reg[1]
    SLICE_X8Y107         LUT5 (Prop_lut5_I2_O)        0.048     1.882 r  vga/hcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.882    vga/p_0_in[3]
    SLICE_X8Y107         FDCE                                         r  vga/hcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.839     2.004    vga/clk_IBUF_BUFG
    SLICE_X8Y107         FDCE                                         r  vga/hcnt_reg[3]/C
                         clock pessimism             -0.500     1.503    
    SLICE_X8Y107         FDCE (Hold_fdce_C_D)         0.131     1.634    vga/hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/color_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/color_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.569     1.488    vga/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  vga/color_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  vga/color_reg[6]/Q
                         net (fo=4, routed)           0.160     1.813    vga/p_1_in[2]
    SLICE_X8Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.858 r  vga/color[6]_i_1/O
                         net (fo=1, routed)           0.000     1.858    vga/color[6]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  vga/color_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.840     2.005    vga/clk_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  vga/color_reg[6]/C
                         clock pessimism             -0.516     1.488    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.121     1.609    vga/color_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.250%)  route 0.157ns (45.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.598     1.517    vga/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  vga/hcnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  vga/hcnt_reg[9]/Q
                         net (fo=12, routed)          0.157     1.815    vga/hcnt_reg[9]
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  vga/hcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.860    vga/p_0_in[7]
    SLICE_X3Y106         FDCE                                         r  vga/hcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.871     2.036    vga/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  vga/hcnt_reg[7]/C
                         clock pessimism             -0.518     1.517    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.092     1.609    vga/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.893%)  route 0.172ns (48.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.598     1.517    vga/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  vga/hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  vga/hcnt_reg[5]/Q
                         net (fo=13, routed)          0.172     1.831    vga/hcnt_reg[5]
    SLICE_X3Y107         LUT5 (Prop_lut5_I1_O)        0.045     1.876 r  vga/hcnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.876    vga/p_0_in[6]
    SLICE_X3Y107         FDCE                                         r  vga/hcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     2.035    vga/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  vga/hcnt_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X3Y107         FDCE (Hold_fdce_C_D)         0.091     1.623    vga/hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.464%)  route 0.175ns (48.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.597     1.516    vga/clk_IBUF_BUFG
    SLICE_X3Y107         FDCE                                         r  vga/hcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDCE (Prop_fdce_C_Q)         0.141     1.657 f  vga/hcnt_reg[6]/Q
                         net (fo=13, routed)          0.175     1.833    vga/hcnt_reg[6]
    SLICE_X3Y106         LUT6 (Prop_lut6_I1_O)        0.045     1.878 r  vga/hcnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.878    vga/p_0_in[5]
    SLICE_X3Y106         FDCE                                         r  vga/hcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.871     2.036    vga/clk_IBUF_BUFG
    SLICE_X3Y106         FDCE                                         r  vga/hcnt_reg[5]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X3Y106         FDCE (Hold_fdce_C_D)         0.091     1.624    vga/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    reset_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y101    pxclk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y103    pxclk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y103    pxclk/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y104    pxclk/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y104    pxclk/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y104    pxclk/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y104    pxclk/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y105    pxclk/count_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    pxclk/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    pxclk/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103    pxclk/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103    pxclk/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103    pxclk/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103    pxclk/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y104    pxclk/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y104    pxclk/count_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    pxclk/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y101    pxclk/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103    pxclk/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103    pxclk/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103    pxclk/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y103    pxclk/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y104    pxclk/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y104    pxclk/count_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/GRN_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.456ns (14.629%)  route 2.661ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.661     8.429    vga/reset
    SLICE_X11Y108        FDCE                                         f  vga/GRN_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X11Y108        FDCE                                         r  vga/GRN_reg[2]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X11Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.751    vga/GRN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.322ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/GRN_reg[2]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.456ns (14.629%)  route 2.661ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.661     8.429    vga/reset
    SLICE_X11Y108        FDCE                                         f  vga/GRN_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X11Y108        FDCE                                         r  vga/GRN_reg[2]_lopt_replica/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X11Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.751    vga/GRN_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.751    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.322    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.456ns (14.805%)  route 2.624ns (85.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.624     8.392    vga/reset
    SLICE_X9Y108         FDCE                                         f  vga/vcnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[2]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDCE (Recov_fdce_C_CLR)     -0.405    14.748    vga/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.356ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.456ns (14.805%)  route 2.624ns (85.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.624     8.392    vga/reset
    SLICE_X9Y108         FDCE                                         f  vga/vcnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X9Y108         FDCE                                         r  vga/vcnt_reg[3]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X9Y108         FDCE (Recov_fdce_C_CLR)     -0.405    14.748    vga/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.356    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.456ns (14.805%)  route 2.624ns (85.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.624     8.392    vga/reset
    SLICE_X8Y108         FDCE                                         f  vga/vcnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  vga/vcnt_reg[1]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDCE (Recov_fdce_C_CLR)     -0.361    14.792    vga/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/RED_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.456ns (14.629%)  route 2.661ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.661     8.429    vga/reset
    SLICE_X10Y108        FDCE                                         f  vga/RED_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  vga/RED_reg[1]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.319    14.837    vga/RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/RED_reg[1]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.456ns (14.629%)  route 2.661ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.661     8.429    vga/reset
    SLICE_X10Y108        FDCE                                         f  vga/RED_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  vga/RED_reg[1]_lopt_replica/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.319    14.837    vga/RED_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/RED_reg[1]_lopt_replica_2/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.456ns (14.629%)  route 2.661ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.661     8.429    vga/reset
    SLICE_X10Y108        FDCE                                         f  vga/RED_reg[1]_lopt_replica_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  vga/RED_reg[1]_lopt_replica_2/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.319    14.837    vga/RED_reg[1]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.408ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/RED_reg[1]_lopt_replica_3/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.117ns  (logic 0.456ns (14.629%)  route 2.661ns (85.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.661     8.429    vga/reset
    SLICE_X10Y108        FDCE                                         f  vga/RED_reg[1]_lopt_replica_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.510    14.932    vga/clk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  vga/RED_reg[1]_lopt_replica_3/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y108        FDCE (Recov_fdce_C_CLR)     -0.319    14.837    vga/RED_reg[1]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -8.429    
  -------------------------------------------------------------------
                         slack                                  6.408    

Slack (MET) :             6.442ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.080ns  (logic 0.456ns (14.805%)  route 2.624ns (85.195%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 14.929 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=91, routed)          2.624     8.392    vga/reset
    SLICE_X8Y108         FDCE                                         f  vga/vcnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.507    14.929    vga/clk_IBUF_BUFG
    SLICE_X8Y108         FDCE                                         r  vga/vcnt_reg[0]/C
                         clock pessimism              0.259    15.188    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y108         FDCE (Recov_fdce_C_CLR)     -0.319    14.834    vga/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.614%)  route 0.224ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.224     1.884    seg7/reset
    SLICE_X0Y102         FDCE                                         f  seg7/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.872     2.037    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[0]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    seg7/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.614%)  route 0.224ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.224     1.884    seg7/reset
    SLICE_X0Y102         FDCE                                         f  seg7/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.872     2.037    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    seg7/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.614%)  route 0.224ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.224     1.884    seg7/reset
    SLICE_X0Y102         FDCE                                         f  seg7/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.872     2.037    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X0Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.442    seg7/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.742%)  route 0.303ns (68.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.303     1.963    seg7/pulse/reset
    SLICE_X4Y102         FDCE                                         f  seg7/pulse/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.868     2.034    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  seg7/pulse/count_reg[0]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.462    seg7/pulse/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.742%)  route 0.303ns (68.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.303     1.963    seg7/pulse/reset
    SLICE_X4Y102         FDCE                                         f  seg7/pulse/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.868     2.034    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  seg7/pulse/count_reg[1]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.462    seg7/pulse/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.742%)  route 0.303ns (68.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.303     1.963    seg7/pulse/reset
    SLICE_X4Y102         FDCE                                         f  seg7/pulse/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.868     2.034    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  seg7/pulse/count_reg[2]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.462    seg7/pulse/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.141ns (31.742%)  route 0.303ns (68.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.303     1.963    seg7/pulse/reset
    SLICE_X4Y102         FDCE                                         f  seg7/pulse/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.868     2.034    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y102         FDCE                                         r  seg7/pulse/count_reg[3]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X4Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.462    seg7/pulse/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.620%)  route 0.305ns (68.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.305     1.964    pxclk/reset
    SLICE_X7Y102         FDCE                                         f  pxclk/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.868     2.034    pxclk/clk_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  pxclk/count_reg[4]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X7Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.462    pxclk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.620%)  route 0.305ns (68.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.305     1.964    pxclk/reset
    SLICE_X7Y102         FDCE                                         f  pxclk/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.868     2.034    pxclk/clk_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  pxclk/count_reg[5]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X7Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.462    pxclk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.141ns (31.620%)  route 0.305ns (68.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=91, routed)          0.305     1.964    pxclk/reset
    SLICE_X7Y102         FDCE                                         f  pxclk/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.868     2.034    pxclk/clk_IBUF_BUFG
    SLICE_X7Y102         FDCE                                         r  pxclk/count_reg[6]/C
                         clock pessimism             -0.479     1.554    
    SLICE_X7Y102         FDCE (Remov_fdce_C_CLR)     -0.092     1.462    pxclk/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.964    
  -------------------------------------------------------------------
                         slack                                  0.502    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.092ns  (logic 4.098ns (45.066%)  route 4.995ns (54.934%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.836     6.604    seg7/counter[1]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.124     6.728 r  seg7/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.159    10.887    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.405 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.405    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.065ns (45.877%)  route 4.796ns (54.123%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.232    vga/clk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  vga/RED_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDCE (Prop_fdce_C_Q)         0.518     5.750 r  vga/RED_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.796    10.546    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547    14.093 r  BLU_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.093    BLU[0]
    B7                                                                r  BLU[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/GRN_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 4.002ns (45.224%)  route 4.848ns (54.776%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.232    vga/clk_IBUF_BUFG
    SLICE_X11Y108        FDCE                                         r  vga/GRN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  vga/GRN_reg[2]/Q
                         net (fo=1, routed)           4.848    10.536    BLU_OBUF[1]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.082 r  GRN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.082    GRN[2]
    B6                                                                r  GRN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.691ns  (logic 4.369ns (50.275%)  route 4.322ns (49.725%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.836     6.604    seg7/counter[1]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.152     6.756 r  seg7/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.486    10.242    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.761    14.003 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.003    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 4.292ns (49.594%)  route 4.363ns (50.406%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.419     5.731 r  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          0.861     6.592    seg7/counter[2]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.299     6.891 r  seg7/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.502    10.393    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.967 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.967    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 4.390ns (50.805%)  route 4.251ns (49.195%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.852     6.620    seg7/counter[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.154     6.774 r  seg7/SEG7_CATH_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.399    10.173    SEG7_CATH_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    13.953 r  SEG7_CATH_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.953    SEG7_CATH[0]
    T10                                                               r  SEG7_CATH[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.671ns  (logic 4.041ns (46.609%)  route 4.629ns (53.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.232    vga/clk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  vga/RED_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDCE (Prop_fdce_C_Q)         0.518     5.750 r  vga/RED_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           4.629    10.380    lopt_1
    D7                   OBUF (Prop_obuf_I_O)         3.523    13.903 r  BLU_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.903    BLU[2]
    D7                                                                r  BLU[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.656ns  (logic 4.066ns (46.977%)  route 4.590ns (53.023%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.232    vga/clk_IBUF_BUFG
    SLICE_X10Y108        FDCE                                         r  vga/RED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y108        FDCE (Prop_fdce_C_Q)         0.518     5.750 r  vga/RED_reg[1]/Q
                         net (fo=1, routed)           4.590    10.340    BLU_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    13.888 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.888    RED[1]
    B4                                                                r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/GRN_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.642ns  (logic 4.007ns (46.370%)  route 4.635ns (53.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.630     5.232    vga/clk_IBUF_BUFG
    SLICE_X11Y108        FDCE                                         r  vga/GRN_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDCE (Prop_fdce_C_Q)         0.456     5.688 r  vga/GRN_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.635    10.323    lopt_4
    C7                   OBUF (Prop_obuf_I_O)         3.551    13.874 r  BLU_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.874    BLU[1]
    C7                                                                r  BLU[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.473ns  (logic 4.135ns (48.809%)  route 4.337ns (51.191%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.710     5.312    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          1.012     6.780    seg7/counter[1]
    SLICE_X0Y100         LUT3 (Prop_lut3_I2_O)        0.124     6.904 r  seg7/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.325    10.230    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.785 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.785    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.949ns  (logic 1.422ns (72.985%)  route 0.527ns (27.015%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.208     1.867    seg7/counter[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.045     1.912 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.231    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.467 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.467    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.380ns (67.503%)  route 0.665ns (32.497%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.332     1.991    seg7/counter[1]
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.045     2.036 r  seg7/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.369    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.563 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.563    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.481ns (71.096%)  route 0.602ns (28.904%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.208     1.867    seg7/counter[0]
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.042     1.909 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.304    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.602 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.602    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/HS_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.406ns (66.293%)  route 0.715ns (33.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.596     1.515    vga/clk_IBUF_BUFG
    SLICE_X5Y107         FDCE                                         r  vga/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  vga/HS_reg/Q
                         net (fo=1, routed)           0.715     2.371    HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.636 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.636    HS
    B11                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VS_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.174ns  (logic 1.407ns (64.715%)  route 0.767ns (35.285%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.596     1.515    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  vga/VS_reg/Q
                         net (fo=1, routed)           0.767     2.423    VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.689 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.689    VS
    B12                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.502ns (67.998%)  route 0.707ns (32.002%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.260     1.919    seg7/counter[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.046     1.965 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.447     2.412    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     3.727 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.727    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.544ns (65.808%)  route 0.802ns (34.192%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.128     1.646 r  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          0.270     1.917    seg7/counter[2]
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.098     2.015 r  seg7/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.532     2.547    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.865 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.865    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.348ns  (logic 1.437ns (61.174%)  route 0.912ns (38.826%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.322     1.981    seg7/counter[0]
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.045     2.026 r  seg7/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.616    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.867 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.867    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.501ns (58.465%)  route 1.067ns (41.535%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.322     1.981    seg7/counter[0]
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.046     2.027 r  seg7/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.745     2.772    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     4.086 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.086    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.771ns  (logic 1.509ns (54.474%)  route 1.261ns (45.526%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X0Y102         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.332     1.991    seg7/counter[1]
    SLICE_X0Y100         LUT3 (Prop_lut3_I1_O)        0.042     2.033 r  seg7/SEG7_CATH_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.929     2.963    SEG7_CATH_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.326     4.289 r  SEG7_CATH_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.289    SEG7_CATH[5]
    T11                                                               r  SEG7_CATH[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_SW
                            (input port)
  Destination:            reset_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.478ns (62.145%)  route 0.900ns (37.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET_SW (IN)
                         net (fo=0)                   0.000     0.000    RESET_SW
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_SW_IBUF_inst/O
                         net (fo=1, routed)           0.900     2.378    RESET_SW_IBUF
    SLICE_X0Y101         FDPE                                         f  reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_SW
                            (input port)
  Destination:            reset_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.245ns (41.217%)  route 0.350ns (58.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET_SW (IN)
                         net (fo=0)                   0.000     0.000    RESET_SW
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_SW_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.595    RESET_SW_IBUF
    SLICE_X0Y101         FDPE                                         f  reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C





