// Seed: 2256296970
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    output wor id_2,
    output supply0 id_3,
    input wand id_4,
    input wor id_5
);
  genvar id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd50
) (
    input tri id_0,
    input tri1 id_1,
    input tri id_2,
    output wire id_3,
    input supply0 id_4,
    output wire id_5
    , id_11,
    output wire id_6,
    input tri _id_7,
    input wor id_8,
    output wor id_9
);
  logic id_12;
  ;
  assign id_11[id_7] = -1;
  assign id_12 = (id_8);
  module_0 modCall_1 (
      id_9,
      id_2,
      id_6,
      id_9,
      id_8,
      id_1
  );
  assign modCall_1.id_1 = 0;
endmodule
