From: Chris Myers <atacs-bugs@shang.elen.utah.edu>
To: stjung@ming.elen.utah.edu
Subject: Re: Verification Error (PR#115)
Date: Wed Apr 28 22:36:37 1999

> Full_Name: Sung Tae Jung
> Version: 
> OS: 
> source: 
> log: 
> Submission from: ming.elen.utah.edu (128.110.18.208)
> Submitted by: stjung
> 
> 
> For gatelevel implementation, I couldn't verify the following 
> circuits(in examples/g directory) synthesized by "heuristic" method.
> 
>    chu133.g
>    converta.g
>    ebergen-b.g
>    ebergen.g
>    master-read.g
>    qr42.g
>    ram-read-sbuf.g
>    vbe5b.g
>    rpdft.g
>    vbe10b.g
>    vbe6a.g
> 
> 
I think the problem is a combination of the problem you found before with 
occurence index order must start with /1 and another bug that I fixed.  

You need a new library.ver file which I can provide, and update code which
I will checkin tomorrow.

Chris
