Triplication
************

Let us condide

Non triplicated module
^^^^^^^^^^^^^^^^^^^^^^

Let us consider simple combinatorial module **comb01**:

.. literalinclude:: ../../examples/comb01.v
   :language: verilog
   :linenos:


comb02 - full triplication
^^^^^^^^^^^^^^^^^^^^^^^^^^

.. image:: comb02.png
   :align: center

.. literalinclude:: ../../examples/comb02.v
   :language: verilog
   :linenos:

.. literalinclude:: ../../examples/comb02TMR.v
   :language: verilog
   :linenos:


comb03 - logic and output triplication
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. image:: comb03.png
   :align: center


.. literalinclude:: ../../examples/comb03.v
   :language: verilog
   :linenos:

.. literalinclude:: ../../examples/comb03TMR.v
   :language: verilog
   :linenos:


comb04 - input and logic triplication
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. image:: comb04.png
   :align: center


.. literalinclude:: ../../examples/comb04.v
   :language: verilog
   :linenos:

.. literalinclude:: ../../examples/comb04TMR.v
   :language: verilog
   :linenos:


comb05- logic triplication
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. image:: comb05.png
   :align: center


.. literalinclude:: ../../examples/comb05.v
   :language: verilog
   :linenos:

.. literalinclude:: ../../examples/comb05TMR.v
   :language: verilog
   :linenos:


comb06- input and output triplication
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. image:: comb06.png
   :align: center


.. literalinclude:: ../../examples/comb06.v
   :language: verilog
   :linenos:

.. literalinclude:: ../../examples/comb06TMR.v
   :language: verilog
   :linenos:




comb06- others
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. image:: comb05.png
   :align: center


.. literalinclude:: ../../examples/comb03.v
   :language: verilog
   :linenos:

.. literalinclude:: ../../examples/comb03TMR.v
   :language: verilog
   :linenos:
