{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 16:11:04 2019 " "Info: Processing started: Tue Apr 30 16:11:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Safe -c Safe --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Safe -c Safe --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register mDLY\[10\] register mDLY\[1\] 250.75 MHz 3.988 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 250.75 MHz between source register \"mDLY\[10\]\" and destination register \"mDLY\[1\]\" (period= 3.988 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.778 ns + Longest register register " "Info: + Longest register to register delay is 3.778 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mDLY\[10\] 1 REG LCFF_X37_Y14_N3 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y14_N3; Fanout = 3; REG Node = 'mDLY\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mDLY[10] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.275 ns) 1.000 ns LessThan1~2 2 COMB LCCOMB_X36_Y14_N16 1 " "Info: 2: + IC(0.725 ns) + CELL(0.275 ns) = 1.000 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 1; COMB Node = 'LessThan1~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { mDLY[10] LessThan1~2 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.242 ns) 1.505 ns LessThan1~4 3 COMB LCCOMB_X36_Y14_N4 1 " "Info: 3: + IC(0.263 ns) + CELL(0.242 ns) = 1.505 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 1; COMB Node = 'LessThan1~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan1~2 LessThan1~4 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.420 ns) 2.169 ns LessThan1~5 4 COMB LCCOMB_X36_Y14_N30 4 " "Info: 4: + IC(0.244 ns) + CELL(0.420 ns) = 2.169 ns; Loc. = LCCOMB_X36_Y14_N30; Fanout = 4; COMB Node = 'LessThan1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { LessThan1~4 LessThan1~5 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 2.576 ns mDLY\[8\]~22 5 COMB LCCOMB_X36_Y14_N28 18 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 2.576 ns; Loc. = LCCOMB_X36_Y14_N28; Fanout = 18; COMB Node = 'mDLY\[8\]~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { LessThan1~5 mDLY[8]~22 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.692 ns) + CELL(0.510 ns) 3.778 ns mDLY\[1\] 6 REG LCFF_X37_Y15_N17 3 " "Info: 6: + IC(0.692 ns) + CELL(0.510 ns) = 3.778 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'mDLY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.202 ns" { mDLY[8]~22 mDLY[1] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.597 ns ( 42.27 % ) " "Info: Total cell delay = 1.597 ns ( 42.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.181 ns ( 57.73 % ) " "Info: Total interconnect delay = 2.181 ns ( 57.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { mDLY[10] LessThan1~2 LessThan1~4 LessThan1~5 mDLY[8]~22 mDLY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { mDLY[10] {} LessThan1~2 {} LessThan1~4 {} LessThan1~5 {} mDLY[8]~22 {} mDLY[1] {} } { 0.000ns 0.725ns 0.263ns 0.244ns 0.257ns 0.692ns } { 0.000ns 0.275ns 0.242ns 0.420ns 0.150ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.669 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.669 ns mDLY\[1\] 3 REG LCFF_X37_Y15_N17 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X37_Y15_N17; Fanout = 3; REG Node = 'mDLY\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_50~clkctrl mDLY[1] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.55 % ) " "Info: Total cell delay = 1.536 ns ( 57.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.133 ns ( 42.45 % ) " "Info: Total interconnect delay = 1.133 ns ( 42.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl mDLY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mDLY[1] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.665 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 2.665 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.665 ns mDLY\[10\] 3 REG LCFF_X37_Y14_N3 3 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.665 ns; Loc. = LCFF_X37_Y14_N3; Fanout = 3; REG Node = 'mDLY\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { CLOCK_50~clkctrl mDLY[10] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.64 % ) " "Info: Total cell delay = 1.536 ns ( 57.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.36 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl mDLY[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mDLY[10] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl mDLY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mDLY[1] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl mDLY[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mDLY[10] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.778 ns" { mDLY[10] LessThan1~2 LessThan1~4 LessThan1~5 mDLY[8]~22 mDLY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.778 ns" { mDLY[10] {} LessThan1~2 {} LessThan1~4 {} LessThan1~5 {} mDLY[8]~22 {} mDLY[1] {} } { 0.000ns 0.725ns 0.263ns 0.244ns 0.257ns 0.692ns } { 0.000ns 0.275ns 0.242ns 0.420ns 0.150ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.669 ns" { CLOCK_50 CLOCK_50~clkctrl mDLY[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.669 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mDLY[1] {} } { 0.000ns 0.000ns 0.118ns 1.015ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { CLOCK_50 CLOCK_50~clkctrl mDLY[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.665 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mDLY[10] {} } { 0.000ns 0.000ns 0.118ns 1.011ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mLCD_DATA\[6\] SW\[14\] CLOCK_50 7.867 ns register " "Info: tsu for register \"mLCD_DATA\[6\]\" (data pin = \"SW\[14\]\", clock pin = \"CLOCK_50\") is 7.867 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.571 ns + Longest pin register " "Info: + Longest pin to register delay is 10.571 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'SW\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.693 ns) + CELL(0.393 ns) 6.928 ns Equal0~3 2 COMB LCCOMB_X35_Y16_N30 1 " "Info: 2: + IC(5.693 ns) + CELL(0.393 ns) = 6.928 ns; Loc. = LCCOMB_X35_Y16_N30; Fanout = 1; COMB Node = 'Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.086 ns" { SW[14] Equal0~3 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 7.321 ns Equal0~4 3 COMB LCCOMB_X35_Y16_N16 2 " "Info: 3: + IC(0.243 ns) + CELL(0.150 ns) = 7.321 ns; Loc. = LCCOMB_X35_Y16_N16; Fanout = 2; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Equal0~3 Equal0~4 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 7.861 ns mLCD_ST~17 4 COMB LCCOMB_X35_Y16_N12 20 " "Info: 4: + IC(0.265 ns) + CELL(0.275 ns) = 7.861 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 20; COMB Node = 'mLCD_ST~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Equal0~4 mLCD_ST~17 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.780 ns) + CELL(0.150 ns) 8.791 ns mLCD_ST~18 5 COMB LCCOMB_X36_Y14_N0 10 " "Info: 5: + IC(0.780 ns) + CELL(0.150 ns) = 8.791 ns; Loc. = LCCOMB_X36_Y14_N0; Fanout = 10; COMB Node = 'mLCD_ST~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { mLCD_ST~17 mLCD_ST~18 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.149 ns) 9.201 ns mLCD_DATA\[7\]~0 6 COMB LCCOMB_X36_Y14_N8 9 " "Info: 6: + IC(0.261 ns) + CELL(0.149 ns) = 9.201 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 9; COMB Node = 'mLCD_DATA\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { mLCD_ST~18 mLCD_DATA[7]~0 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.710 ns) + CELL(0.660 ns) 10.571 ns mLCD_DATA\[6\] 7 REG LCFF_X36_Y16_N11 1 " "Info: 7: + IC(0.710 ns) + CELL(0.660 ns) = 10.571 ns; Loc. = LCFF_X36_Y16_N11; Fanout = 1; REG Node = 'mLCD_DATA\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { mLCD_DATA[7]~0 mLCD_DATA[6] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.619 ns ( 24.78 % ) " "Info: Total cell delay = 2.619 ns ( 24.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.952 ns ( 75.22 % ) " "Info: Total interconnect delay = 7.952 ns ( 75.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.571 ns" { SW[14] Equal0~3 Equal0~4 mLCD_ST~17 mLCD_ST~18 mLCD_DATA[7]~0 mLCD_DATA[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.571 ns" { SW[14] {} SW[14]~combout {} Equal0~3 {} Equal0~4 {} mLCD_ST~17 {} mLCD_ST~18 {} mLCD_DATA[7]~0 {} mLCD_DATA[6] {} } { 0.000ns 0.000ns 5.693ns 0.243ns 0.265ns 0.780ns 0.261ns 0.710ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.275ns 0.150ns 0.149ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.668 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns mLCD_DATA\[6\] 3 REG LCFF_X36_Y16_N11 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X36_Y16_N11; Fanout = 1; REG Node = 'mLCD_DATA\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl mLCD_DATA[6] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[6] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.571 ns" { SW[14] Equal0~3 Equal0~4 mLCD_ST~17 mLCD_ST~18 mLCD_DATA[7]~0 mLCD_DATA[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.571 ns" { SW[14] {} SW[14]~combout {} Equal0~3 {} Equal0~4 {} mLCD_ST~17 {} mLCD_ST~18 {} mLCD_DATA[7]~0 {} mLCD_DATA[6] {} } { 0.000ns 0.000ns 5.693ns 0.243ns 0.265ns 0.780ns 0.261ns 0.710ns } { 0.000ns 0.842ns 0.393ns 0.150ns 0.275ns 0.150ns 0.149ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl mLCD_DATA[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} mLCD_DATA[6] {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR ledG\[1\] 10.019 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\" through register \"ledG\[1\]\" is 10.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.667 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns ledG\[1\] 3 REG LCFF_X35_Y16_N23 2 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X35_Y16_N23; Fanout = 2; REG Node = 'ledG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { CLOCK_50~clkctrl ledG[1] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl ledG[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ledG[1] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.102 ns + Longest register pin " "Info: + Longest register to pin delay is 7.102 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ledG\[1\] 1 REG LCFF_X35_Y16_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N23; Fanout = 2; REG Node = 'ledG\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledG[1] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.060 ns) + CELL(0.438 ns) 3.498 ns WideNand0 2 COMB LCCOMB_X60_Y1_N16 1 " "Info: 2: + IC(3.060 ns) + CELL(0.438 ns) = 3.498 ns; Loc. = LCCOMB_X60_Y1_N16; Fanout = 1; COMB Node = 'WideNand0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.498 ns" { ledG[1] WideNand0 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.786 ns) + CELL(2.818 ns) 7.102 ns LEDR 3 PIN PIN_AE23 0 " "Info: 3: + IC(0.786 ns) + CELL(2.818 ns) = 7.102 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.604 ns" { WideNand0 LEDR } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.256 ns ( 45.85 % ) " "Info: Total cell delay = 3.256 ns ( 45.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.846 ns ( 54.15 % ) " "Info: Total interconnect delay = 3.846 ns ( 54.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { ledG[1] WideNand0 LEDR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { ledG[1] {} WideNand0 {} LEDR {} } { 0.000ns 3.060ns 0.786ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { CLOCK_50 CLOCK_50~clkctrl ledG[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} ledG[1] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.102 ns" { ledG[1] WideNand0 LEDR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.102 ns" { ledG[1] {} WideNand0 {} LEDR {} } { 0.000ns 3.060ns 0.786ns } { 0.000ns 0.438ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "message.10 SW\[6\] CLOCK_50 -1.388 ns register " "Info: th for register \"message.10\" (data pin = \"SW\[6\]\", clock pin = \"CLOCK_50\") is -1.388 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.668 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 2.668 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 110 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 110; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.668 ns message.10 3 REG LCFF_X36_Y16_N9 8 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.668 ns; Loc. = LCFF_X36_Y16_N9; Fanout = 8; REG Node = 'message.10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { CLOCK_50~clkctrl message.10 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.57 % ) " "Info: Total cell delay = 1.536 ns ( 57.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.132 ns ( 42.43 % ) " "Info: Total interconnect delay = 1.132 ns ( 42.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl message.10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} message.10 {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 64 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.322 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.088 ns) + CELL(0.150 ns) 2.227 ns Equal0~1 2 COMB LCCOMB_X35_Y16_N18 1 " "Info: 2: + IC(1.088 ns) + CELL(0.150 ns) = 2.227 ns; Loc. = LCCOMB_X35_Y16_N18; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.238 ns" { SW[6] Equal0~1 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.393 ns) 2.861 ns Equal0~4 3 COMB LCCOMB_X35_Y16_N16 2 " "Info: 3: + IC(0.241 ns) + CELL(0.393 ns) = 2.861 ns; Loc. = LCCOMB_X35_Y16_N16; Fanout = 2; COMB Node = 'Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.634 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.275 ns) 3.401 ns mLCD_ST~17 4 COMB LCCOMB_X35_Y16_N12 20 " "Info: 4: + IC(0.265 ns) + CELL(0.275 ns) = 3.401 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 20; COMB Node = 'mLCD_ST~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { Equal0~4 mLCD_ST~17 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.150 ns) 4.238 ns message~8 5 COMB LCCOMB_X36_Y16_N8 1 " "Info: 5: + IC(0.687 ns) + CELL(0.150 ns) = 4.238 ns; Loc. = LCCOMB_X36_Y16_N8; Fanout = 1; COMB Node = 'message~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.837 ns" { mLCD_ST~17 message~8 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.322 ns message.10 6 REG LCFF_X36_Y16_N9 8 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 4.322 ns; Loc. = LCFF_X36_Y16_N9; Fanout = 8; REG Node = 'message.10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { message~8 message.10 } "NODE_NAME" } } { "../Safe Project/Safe.v" "" { Text "C:/Users/aluno/Desktop/Projeto CL2/Safe Project/Safe.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.041 ns ( 47.22 % ) " "Info: Total cell delay = 2.041 ns ( 47.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.281 ns ( 52.78 % ) " "Info: Total interconnect delay = 2.281 ns ( 52.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.322 ns" { SW[6] Equal0~1 Equal0~4 mLCD_ST~17 message~8 message.10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.322 ns" { SW[6] {} SW[6]~combout {} Equal0~1 {} Equal0~4 {} mLCD_ST~17 {} message~8 {} message.10 {} } { 0.000ns 0.000ns 1.088ns 0.241ns 0.265ns 0.687ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.393ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.668 ns" { CLOCK_50 CLOCK_50~clkctrl message.10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.668 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} message.10 {} } { 0.000ns 0.000ns 0.118ns 1.014ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.322 ns" { SW[6] Equal0~1 Equal0~4 mLCD_ST~17 message~8 message.10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.322 ns" { SW[6] {} SW[6]~combout {} Equal0~1 {} Equal0~4 {} mLCD_ST~17 {} message~8 {} message.10 {} } { 0.000ns 0.000ns 1.088ns 0.241ns 0.265ns 0.687ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.393ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 16:11:04 2019 " "Info: Processing ended: Tue Apr 30 16:11:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
