INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/D_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
WARNING: [VRFC 10-3609] overwriting previous definition of module 'D_ff' [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/D_ff.v:4]
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-311] analyzing module full_adder
WARNING: [VRFC 10-3609] overwriting previous definition of module 'full_adder' [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/full_adder.v:4]
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder.v:12]
INFO: [VRFC 10-2458] undeclared symbol Sum, assumed default net type wire [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder.v:12]
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-311] analyzing module shift_register
WARNING: [VRFC 10-3609] overwriting previous definition of module 'shift_register' [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/shift_register.v:4]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module D_ff
INFO: [VRFC 10-311] analyzing module serial_adder
INFO: [VRFC 10-2458] undeclared symbol y, assumed default net type wire [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder.v:12]
INFO: [VRFC 10-2458] undeclared symbol Sum, assumed default net type wire [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder.v:12]
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder.v:12]
WARNING: [VRFC 10-3609] overwriting previous definition of module 'serial_adder' [C:/Users/ibura/Desktop/xilinx/Serail_Adder/Serail_Adder.srcs/sources_1/new/serial_adder.v:6]
INFO: [VRFC 10-311] analyzing module serial_adder_tb
