Flow report for DE2_TV
Sun May 10 22:07:51 2015
Quartus II 64-Bit Version 11.0 Build 157 04/27/2011 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Flow Summary                                                                   ;
+------------------------------------+-------------------------------------------+
; Flow Status                        ; Analyzed - Sun May 10 22:07:51 2015       ;
; Quartus II 64-Bit Version          ; 11.0 Build 157 04/27/2011 SJ Full Version ;
; Revision Name                      ; DE2_TV                                    ;
; Top-level Entity Name              ; DE2_TV                                    ;
; Family                             ; Cyclone II                                ;
; Device                             ; EP2C35F672C8                              ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 7,703 / 33,216 ( 23 % )                   ;
;     Total combinational functions  ; 7,361 / 33,216 ( 22 % )                   ;
;     Dedicated logic registers      ; 2,793 / 33,216 ( 8 % )                    ;
; Total registers                    ; 2793                                      ;
; Total pins                         ; 426 / 475 ( 90 % )                        ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 175,424 / 483,840 ( 36 % )                ;
; Embedded Multiplier 9-bit elements ; 18 / 70 ( 26 % )                          ;
; Total PLLs                         ; 2 / 4 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/10/2015 22:05:42 ;
; Main task         ; Compilation         ;
; Revision Name     ; DE2_TV              ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                            ;
+-----------------------------------------+---------------------------------------+--------------------------------+-------------+------------+
; Assignment Name                         ; Value                                 ; Default Value                  ; Entity Name ; Section Id ;
+-----------------------------------------+---------------------------------------+--------------------------------+-------------+------------+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP     ; On                                    ; Off                            ; --          ; --         ;
; AUTO_ENABLE_SMART_COMPILE               ; On                                    ; --                             ; --          ; --         ;
; AUTO_PACKED_REGISTERS_STRATIXII         ; Normal                                ; Auto                           ; --          ; --         ;
; COMPILER_SIGNATURE_ID                   ; 132683363510599.143130994003204       ; --                             ; --          ; --         ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE        ; Speed                                 ; Balanced                       ; --          ; --         ;
; ENABLE_DRC_SETTINGS                     ; On                                    ; Off                            ; --          ; --         ;
; ENABLE_SIGNALTAP                        ; Off                                   ; --                             ; --          ; --         ;
; FITTER_EFFORT                           ; Fast Fit                              ; Auto Fit                       ; --          ; --         ;
; IP_TOOL_NAME                            ; ROM: 1-PORT                           ; --                             ; --          ; --         ;
; IP_TOOL_NAME                            ; Shift register (RAM-based)            ; --                             ; --          ; --         ;
; IP_TOOL_NAME                            ; FIFO                                  ; --                             ; --          ; --         ;
; IP_TOOL_VERSION                         ; 11.0                                  ; --                             ; --          ; --         ;
; IP_TOOL_VERSION                         ; 12.1                                  ; --                             ; --          ; --         ;
; IP_TOOL_VERSION                         ; 11.0                                  ; --                             ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP                  ; 85                                    ; --                             ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP                  ; 0                                     ; --                             ; --          ; --         ;
; MISC_FILE                               ; ROM_bb.v                              ; --                             ; --          ; --         ;
; MISC_FILE                               ; ColorBuffer.cmp                       ; --                             ; --          ; --         ;
; MISC_FILE                               ; fifo_inst.v                           ; --                             ; --          ; --         ;
; MISC_FILE                               ; fifo_bb.v                             ; --                             ; --          ; --         ;
; MUX_RESTRUCTURE                         ; Off                                   ; Auto                           ; --          ; --         ;
; NUM_PARALLEL_PROCESSORS                 ; All                                   ; --                             ; --          ; --         ;
; OPTIMIZE_HOLD_TIMING                    ; All Paths                             ; IO Paths and Minimum TPD Paths ; --          ; --         ;
; OPTIMIZE_POWER_DURING_FITTING           ; Off                                   ; Normal compilation             ; --          ; --         ;
; PARTITION_COLOR                         ; 16764057                              ; --                             ; --          ; Top        ;
; PARTITION_FITTER_PRESERVATION_LEVEL     ; PLACEMENT_AND_ROUTING                 ; --                             ; --          ; Top        ;
; PARTITION_NETLIST_TYPE                  ; SOURCE                                ; --                             ; --          ; Top        ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC          ; On                                    ; Off                            ; --          ; --         ;
; PHYSICAL_SYNTHESIS_EFFORT               ; Fast                                  ; Normal                         ; --          ; --         ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION ; On                                    ; Off                            ; --          ; --         ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING    ; On                                    ; Off                            ; --          ; --         ;
; POWER_BOARD_THERMAL_MODEL               ; None (CONSERVATIVE)                   ; --                             ; --          ; --         ;
; POWER_PRESET_COOLING_SOLUTION           ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --                             ; --          ; --         ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL        ; MAXIMUM                               ; Normal                         ; --          ; --         ;
; SEARCH_PATH                             ; Sdram_Control_4Port/                  ; --                             ; --          ; --         ;
; SMART_RECOMPILE                         ; On                                    ; Off                            ; --          ; --         ;
; SYNTH_TIMING_DRIVEN_SYNTHESIS           ; On                                    ; Off                            ; --          ; --         ;
; USE_SIGNALTAP_FILE                      ; stp1.stp                              ; --                             ; --          ; --         ;
+-----------------------------------------+---------------------------------------+--------------------------------+-------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:01:06     ; 1.0                     ; 513 MB              ; 00:01:06                           ;
; Fitter                    ; 00:00:38     ; 1.7                     ; 649 MB              ; 00:00:43                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 405 MB              ; 00:00:03                           ;
; TimeQuest Timing Analyzer ; 00:00:11     ; 1.9                     ; 511 MB              ; 00:00:13                           ;
; Design Assistant          ; 00:00:06     ; 1.0                     ; 386 MB              ; 00:00:06                           ;
; Total                     ; 00:02:04     ; --                      ; --                  ; 00:02:11                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; PH238-05         ; Windows 7 ; 6.1        ; x86_64         ;
; Fitter                    ; PH238-05         ; Windows 7 ; 6.1        ; x86_64         ;
; Assembler                 ; PH238-05         ; Windows 7 ; 6.1        ; x86_64         ;
; TimeQuest Timing Analyzer ; PH238-05         ; Windows 7 ; 6.1        ; x86_64         ;
; Design Assistant          ; PH238-05         ; Windows 7 ; 6.1        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off DE2_TV -c DE2_TV
quartus_fit --read_settings_files=off --write_settings_files=off DE2_TV -c DE2_TV
quartus_asm --read_settings_files=off --write_settings_files=off DE2_TV -c DE2_TV
quartus_sta DE2_TV -c DE2_TV
quartus_drc --read_settings_files=off --write_settings_files=off DE2_TV -c DE2_TV



