==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'monte-carlo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1504 ; free virtual = 26090
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1505 ; free virtual = 26090
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1497 ; free virtual = 26085
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:167) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1489 ; free virtual = 26077
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:82) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:146) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:166) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (monte-carlo.cpp:30:1) in function 'dut'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1467 ; free virtual = 26056
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:157:29) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:171:57) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'monte_carlo_both_price' to 'monte_carlo_both_pri' (monte-carlo.cpp:50:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:41 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1441 ; free virtual = 26030
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'custom_exp<double>' to 'custom_exp_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.71 seconds; current allocated memory: 165.718 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 167.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 167.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 167.626 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 168.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 168.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.86 seconds; current allocated memory: 169.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 169.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seed' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dut_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dut_dadddsub_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dadd_64ns_64ns_64_5_full_dsp_1' to 'dut_dadd_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dmul_64ns_64ns_64_6_max_dsp_1' to 'dut_dmul_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_ddiv_64ns_64ns_64_31_1' to 'dut_ddiv_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dcmp_64ns_64ns_1_2_1' to 'dut_dcmp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32s_64_6_1' to 'dut_sitodp_32s_64g8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'monte-carlo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1498 ; free virtual = 26084
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1498 ; free virtual = 26084
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1483 ; free virtual = 26071
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:172) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:173) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1467 ; free virtual = 26055
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:151) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:156) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:172) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:173) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (monte-carlo.cpp:30:1) in function 'dut'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1455 ; free virtual = 26044
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:162:29) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:177:57) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'monte_carlo_both_price' to 'monte_carlo_both_pri' (monte-carlo.cpp:50:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1430 ; free virtual = 26020
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'custom_exp<double>' to 'custom_exp_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.07 seconds; current allocated memory: 165.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 167.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 167.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 167.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 168.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 168.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 169.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 169.817 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seed' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dut_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dut_dadddsub_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dadd_64ns_64ns_64_5_full_dsp_1' to 'dut_dadd_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dmul_64ns_64ns_64_6_max_dsp_1' to 'dut_dmul_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_ddiv_64ns_64ns_64_31_1' to 'dut_ddiv_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dcmp_64ns_64ns_1_2_1' to 'dut_dcmp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32s_64_6_1' to 'dut_sitodp_32s_64g8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'monte-carlo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1493 ; free virtual = 26080
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1493 ; free virtual = 26079
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1482 ; free virtual = 26070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:157) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:157) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:173) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:174) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1477 ; free virtual = 26066
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:157) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:157) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:173) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:174) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (monte-carlo.cpp:30:1) in function 'dut'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1437 ; free virtual = 26027
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:163:29) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:178:57) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'monte_carlo_both_price' to 'monte_carlo_both_pri' (monte-carlo.cpp:50:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1428 ; free virtual = 26018
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'custom_exp<double>' to 'custom_exp_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.07 seconds; current allocated memory: 165.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 167.329 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 167.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 167.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 168.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 168.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 169.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 169.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seed' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dut_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dut_dadddsub_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dadd_64ns_64ns_64_5_full_dsp_1' to 'dut_dadd_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dmul_64ns_64ns_64_6_max_dsp_1' to 'dut_dmul_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_ddiv_64ns_64ns_64_31_1' to 'dut_ddiv_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dcmp_64ns_64ns_1_2_1' to 'dut_dcmp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32s_64_6_1' to 'dut_sitodp_32s_64g8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'monte-carlo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1490 ; free virtual = 26077
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1490 ; free virtual = 26077
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1479 ; free virtual = 26067
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:184) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1476 ; free virtual = 26064
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:184) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (monte-carlo.cpp:30:1) in function 'dut'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1449 ; free virtual = 26038
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:173:29) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:188:57) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'monte_carlo_both_price' to 'monte_carlo_both_pri' (monte-carlo.cpp:50:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1425 ; free virtual = 26015
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'custom_exp<double>' to 'custom_exp_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.81 seconds; current allocated memory: 165.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 167.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.96 seconds; current allocated memory: 167.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 167.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 168.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 169.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 169.645 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 170.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seed' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dut_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dut_dadddsub_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dadd_64ns_64ns_64_5_full_dsp_1' to 'dut_dadd_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dmul_64ns_64ns_64_6_max_dsp_1' to 'dut_dmul_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_ddiv_64ns_64ns_64_31_1' to 'dut_ddiv_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dcmp_64ns_64ns_1_2_1' to 'dut_dcmp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32s_64_6_1' to 'dut_sitodp_32s_64g8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'monte-carlo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1485 ; free virtual = 26072
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1487 ; free virtual = 26074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1479 ; free virtual = 26066
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:184) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1474 ; free virtual = 26062
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:167) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:183) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:184) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (monte-carlo.cpp:30:1) in function 'dut'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1450 ; free virtual = 26039
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:173:29) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:188:57) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'monte_carlo_both_price' to 'monte_carlo_both_pri' (monte-carlo.cpp:50:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1407 ; free virtual = 25997
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'custom_exp<double>' to 'custom_exp_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.65 seconds; current allocated memory: 165.954 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 167.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 167.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 167.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 168.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 169.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.89 seconds; current allocated memory: 169.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 170.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seed' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dut_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dut_dadddsub_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dadd_64ns_64ns_64_5_full_dsp_1' to 'dut_dadd_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dmul_64ns_64ns_64_6_max_dsp_1' to 'dut_dmul_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_ddiv_64ns_64ns_64_31_1' to 'dut_ddiv_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dcmp_64ns_64ns_1_2_1' to 'dut_dcmp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32s_64_6_1' to 'dut_sitodp_32s_64g8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'monte-carlo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1481 ; free virtual = 26068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1480 ; free virtual = 26067
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1476 ; free virtual = 26064
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:184) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:185) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1469 ; free virtual = 26058
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:152) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:168) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:184) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:185) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (monte-carlo.cpp:30:1) in function 'dut'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1442 ; free virtual = 26031
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:174:29) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:189:57) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'monte_carlo_both_price' to 'monte_carlo_both_pri' (monte-carlo.cpp:50:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 1172.680 ; gain = 530.188 ; free physical = 1413 ; free virtual = 26003
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'custom_exp<double>' to 'custom_exp_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 32.16 seconds; current allocated memory: 165.952 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 167.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 167.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 167.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 168.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 169.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 169.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 170.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seed' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dut_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dut_dadddsub_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dadd_64ns_64ns_64_5_full_dsp_1' to 'dut_dadd_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dmul_64ns_64ns_64_6_max_dsp_1' to 'dut_dmul_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_ddiv_64ns_64ns_64_31_1' to 'dut_ddiv_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dcmp_64ns_64ns_1_2_1' to 'dut_dcmp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32s_64_6_1' to 'dut_sitodp_32s_64g8j' due to the length limit 20
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'monte-carlo.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1473 ; free virtual = 26060
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1474 ; free virtual = 26061
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1466 ; free virtual = 26054
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:187) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:188) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1463 ; free virtual = 26051
INFO: [XFORM 203-602] Inlining function 'custom_abs<double>' into 'custom_sqrt<double>' (monte-carlo.cpp:83) automatically.
INFO: [XFORM 203-602] Inlining function 'generate_rand' into 'gaussian_box_muller' (monte-carlo.cpp:153) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_log<double>' into 'gaussian_box_muller' (monte-carlo.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'gaussian_box_muller' (monte-carlo.cpp:171) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_sqrt<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:187) automatically.
INFO: [XFORM 203-602] Inlining function 'custom_max<double>' into 'monte_carlo_both_price' (monte-carlo.cpp:188) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (monte-carlo.cpp:30:1) in function 'dut'... converting 15 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1443 ; free virtual = 26032
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:177:29) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
INFO: [XFORM 203-603] Evaluating the output(s) of a call to function 'custom_exp<double>' (monte-carlo.cpp:192:57) in function 'monte_carlo_both_price' and propagating its result(s) since all actual argument(s) to the function are constants.
WARNING: [XFORM 203-631] Renaming function 'monte_carlo_both_price' to 'monte_carlo_both_pri' (monte-carlo.cpp:50:33)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1169.711 ; gain = 527.219 ; free physical = 1416 ; free virtual = 26006
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
WARNING: [SYN 201-103] Legalizing function name 'custom_exp<double>' to 'custom_exp_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.75 seconds; current allocated memory: 165.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 167.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'custom_exp_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 167.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 167.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'monte_carlo_both_pri' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 168.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 169.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dut' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 169.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 170.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gaussian_box_muller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'seed' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'dut_dadddsub_64ns_64ns_64_5_full_dsp_1' to 'dut_dadddsub_64nsbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dadd_64ns_64ns_64_5_full_dsp_1' to 'dut_dadd_64ns_64ncud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dmul_64ns_64ns_64_6_max_dsp_1' to 'dut_dmul_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_ddiv_64ns_64ns_64_31_1' to 'dut_ddiv_64ns_64neOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_dcmp_64ns_64ns_1_2_1' to 'dut_dcmp_64ns_64nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'dut_sitodp_32s_64_6_1' to 'dut_sitodp_32s_64g8j' due to the length limit 20
