$date
	Wed Apr 15 21:40:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! clock $end
$upscope $end
$scope module main $end
$var wire 1 " p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#4
0"
#12
1"
1!
#16
0"
#24
1"
0!
#28
0"
#36
1"
1!
#40
0"
#48
1"
0!
#52
0"
#60
1"
1!
#64
0"
#72
1"
0!
#76
0"
#84
1"
1!
#88
0"
#96
1"
0!
#100
0"
#108
1"
1!
#112
0"
#120
1"
0!
#124
0"
#132
1"
1!
#136
0"
#144
1"
0!
#148
0"
#156
1"
1!
#160
0"
#168
1"
0!
#172
0"
#180
1"
1!
#184
0"
#192
1"
0!
#196
0"
#204
1"
1!
#208
0"
#216
1"
0!
#220
0"
#228
1"
1!
#232
0"
#240
1"
0!
#244
0"
#252
1"
1!
#256
0"
#264
1"
0!
#268
0"
#276
1"
1!
#280
0"
#288
1"
0!
#292
0"
#300
1"
1!
#304
0"
#312
1"
0!
#316
0"
#324
1"
1!
#328
0"
#336
1"
0!
#340
0"
#348
1"
1!
#352
0"
#360
1"
0!
#364
0"
#372
1"
1!
#376
0"
#384
1"
0!
#388
0"
#396
1"
1!
#400
0"
#408
1"
0!
#412
0"
#420
1"
1!
#424
0"
#432
1"
0!
#436
0"
#444
1"
1!
#448
0"
#456
1"
0!
#460
0"
#468
1"
1!
#472
0"
#480
1"
0!
