library ieee;
use ieee.std_logic_1164.all;

entity RegisterFile is
	port(
		clock, reset, RegWrite 	: in	std_logic;
		read_reg1, read_reg2		: in 	std_logic_vector( 4 downto 0 );
		write_reg					: in 	std_logic_vector( 4 downto 0 );
		write_data					: in 	std_logic_vector( 31 downto 0 );
		read_data1, read_data2	: in 	std_logic_vector( 31 downto 0 );
	);
end RegisterFile;