--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml top_embed.twx top_embed.ncd -o top_embed.twr top_embed.pcf

Design file:              top_embed.ncd
Physical constraint file: top_embed.pcf
Device,package,speed:     xc3s50a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y21.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.094ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.094ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcklo                 0.730   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y24.F4      net (fanout=1)        0.358   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y24.X       Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X20Y23.G1      net (fanout=2)        0.534   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y23.X       Tif5x                 0.987   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X22Y18.G2      net (fanout=1)        0.636   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X22Y18.X       Tif5x                 0.987   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y21.F4      net (fanout=1)        0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y21.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.094ns (4.198ns logic, 1.896ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X23Y24.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.566ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.566ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcklo                 0.730   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y24.F4      net (fanout=1)        0.358   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y24.X       Tilo                  0.692   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X23Y24.BY      net (fanout=2)        0.472   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X23Y24.CLK     Tdick                 0.314   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.566ns (1.736ns logic, 0.830ns route)
                                                       (67.7% logic, 32.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X22Y24.F4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.890ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.890ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcklo                 0.730   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y24.F4      net (fanout=1)        0.358   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y24.CLK     Tfck                  0.802   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (1.532ns logic, 0.358ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X22Y24.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.375ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcklo                 0.584   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y24.F4      net (fanout=1)        0.286   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y24.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.375ns (1.089ns logic, 0.286ns route)
                                                       (79.2% logic, 20.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X23Y24.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.942ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.942ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcklo                 0.584   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y24.F4      net (fanout=1)        0.286   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y24.X       Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X23Y24.BY      net (fanout=2)        0.378   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X23Y24.CLK     Tckdi       (-Th)    -0.140   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.942ns (1.278ns logic, 0.664ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X20Y21.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.740ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.740ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y25.YQ      Tcklo                 0.584   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X22Y24.F4      net (fanout=1)        0.286   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X22Y24.X       Tilo                  0.554   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X20Y23.G1      net (fanout=2)        0.427   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X20Y23.X       Tif5x                 0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X22Y18.G2      net (fanout=1)        0.509   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X22Y18.X       Tif5x                 0.790   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X20Y21.F4      net (fanout=1)        0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X20Y21.CLK     Tckf        (-Th)    -0.505   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.740ns (3.223ns logic, 1.517ns route)
                                                       (68.0% logic, 32.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X22Y25.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.680ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.680ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.XQ      Tcko                  0.631   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X20Y26.F2      net (fanout=10)       1.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X20Y26.X       Tilo                  0.692   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X23Y27.G1      net (fanout=1)        0.481   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X23Y27.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X22Y25.CLK     net (fanout=4)        0.969   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (1.971ns logic, 2.709ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.516ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.516ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y27.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X20Y26.F1      net (fanout=10)       1.050   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X20Y26.X       Tilo                  0.692   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X23Y27.G1      net (fanout=1)        0.481   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X23Y27.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X22Y25.CLK     net (fanout=4)        0.969   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.516ns (2.016ns logic, 2.500ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.363ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.363ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.YQ      Tcko                  0.580   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X20Y26.F4      net (fanout=10)       0.993   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X20Y26.X       Tilo                  0.692   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X23Y27.G1      net (fanout=1)        0.481   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X23Y27.Y       Tilo                  0.648   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X22Y25.CLK     net (fanout=4)        0.969   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (1.920ns logic, 2.443ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.874ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.874ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.YQ      Tcko                  0.676   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y30.BY      net (fanout=7)        0.812   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y30.CLK     Tdick                 0.386   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.874ns (1.062ns logic, 0.812ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X22Y30.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.364ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y30.YQ      Tcko                  0.541   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X22Y30.BY      net (fanout=7)        0.650   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X22Y30.CLK     Tckdi       (-Th)    -0.173   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.714ns logic, 0.650ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk = PERIOD TIMEGRP "sys_clk" 83.333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.831ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLKFX
  Location pin: DCM_X1Y0.CLKFX
  Clock network: clk_wizard_instance/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 38.638ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 3.029ns (330.142MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------
Slack: 58.334ns (max period limit - period)
  Period: 41.666ns
  Max period limit: 100.000ns (10.000MHz) (Tdcmpco)
  Physical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Logical resource: clk_wizard_instance/DCM_SP_INST/CLK2X
  Location pin: DCM_X1Y0.CLK2X
  Clock network: clk_wizard_instance/CLK2X_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5577 paths analyzed, 856 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.080ns.
--------------------------------------------------------------------------------

Paths for end point fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9 (SLICE_X5Y4.CIN), 52 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.315ns (Levels of Logic = 7)
  Clock Path Skew:      -0.225ns (0.876 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X4Y0.G1        net (fanout=18)       0.765   _and0001
    SLICE_X4Y0.Y         Tilo                  0.707   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_1
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_1
    SLICE_X5Y0.BX        net (fanout=1)        0.426   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y0.COUT      Tbxcy                 0.876   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CLK       Tcinck                0.943   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<9>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.315ns (4.240ns logic, 2.075ns route)
                                                       (67.1% logic, 32.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.166ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.876 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X5Y0.F1        net (fanout=18)       1.430   _and0001
    SLICE_X5Y0.COUT      Topcyf                1.195   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CLK       Tcinck                0.943   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<9>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.166ns (3.852ns logic, 2.314ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.032ns (Levels of Logic = 5)
  Clock Path Skew:      -0.225ns (0.876 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X5Y1.G1        net (fanout=18)       1.443   _and0001
    SLICE_X5Y1.COUT      Topcyg                1.178   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CLK       Tcinck                0.943   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<9>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_9
    -------------------------------------------------  ---------------------------
    Total                                      6.032ns (3.705ns logic, 2.327ns route)
                                                       (61.4% logic, 38.6% route)

--------------------------------------------------------------------------------

Paths for end point fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10 (SLICE_X5Y5.CIN), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.185ns (Levels of Logic = 8)
  Clock Path Skew:      -0.225ns (0.876 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X4Y0.G1        net (fanout=18)       0.765   _and0001
    SLICE_X4Y0.Y         Tilo                  0.707   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_1
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_1
    SLICE_X5Y0.BX        net (fanout=1)        0.426   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y0.COUT      Tbxcy                 0.876   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<9>
    SLICE_X5Y5.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<9>
    SLICE_X5Y5.CLK       Tcinck                0.683   data_count<10>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<10>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (4.110ns logic, 2.075ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.036ns (Levels of Logic = 7)
  Clock Path Skew:      -0.225ns (0.876 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X5Y0.F1        net (fanout=18)       1.430   _and0001
    SLICE_X5Y0.COUT      Topcyf                1.195   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<9>
    SLICE_X5Y5.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<9>
    SLICE_X5Y5.CLK       Tcinck                0.683   data_count<10>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<10>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (3.722ns logic, 2.314ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.902ns (Levels of Logic = 6)
  Clock Path Skew:      -0.225ns (0.876 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X5Y1.G1        net (fanout=18)       1.443   _and0001
    SLICE_X5Y1.COUT      Topcyg                1.178   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<7>
    SLICE_X5Y4.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<8>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<9>
    SLICE_X5Y5.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<9>
    SLICE_X5Y5.CLK       Tcinck                0.683   data_count<10>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<10>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_10
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (3.575ns logic, 2.327ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Paths for end point fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7 (SLICE_X5Y3.CIN), 40 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.185ns (Levels of Logic = 6)
  Clock Path Skew:      -0.218ns (0.883 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X4Y0.G1        net (fanout=18)       0.765   _and0001
    SLICE_X4Y0.Y         Tilo                  0.707   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_1
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1_1
    SLICE_X5Y0.BX        net (fanout=1)        0.426   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1
    SLICE_X5Y0.COUT      Tbxcy                 0.876   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CLK       Tcinck                0.943   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<7>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.185ns (4.110ns logic, 2.075ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.579ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      6.036ns (Levels of Logic = 5)
  Clock Path Skew:      -0.218ns (0.883 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X5Y0.F1        net (fanout=18)       1.430   _and0001
    SLICE_X5Y0.COUT      Topcyf                1.195   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<0>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<1>
    SLICE_X5Y1.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CLK       Tcinck                0.943   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<7>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      6.036ns (3.722ns logic, 2.314ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      5.902ns (Levels of Logic = 4)
  Clock Path Skew:      -0.218ns (0.883 - 1.101)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_2xclk rising at 41.666ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y2.YQ        Tcko                  0.676   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff3
                                                       fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.G1        net (fanout=3)        0.884   fifo_spi_instance/fall_edge_fifo_instant/d_i_ff2
    SLICE_X7Y3.Y         Tilo                  0.648   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en
                                                       _and00011
    SLICE_X5Y1.G1        net (fanout=18)       1.443   _and0001
    SLICE_X5Y1.COUT      Topcyg                1.178   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<2>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<3>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<3>
    SLICE_X5Y2.COUT      Tbyp                  0.130   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<4>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CIN       net (fanout=1)        0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>
    SLICE_X5Y3.CLK       Tcinck                0.943   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<6>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<7>
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_7
    -------------------------------------------------  ---------------------------
    Total                                      5.902ns (3.575ns logic, 2.327ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (SLICE_X3Y2.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.896ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_2xclk rising at 0.000ns
  Destination Clock:    sys_2xclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y2.YQ        Tcko                  0.464   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X3Y2.BX        net (fanout=1)        0.343   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X3Y2.CLK       Tckdi       (-Th)    -0.089   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.553ns logic, 0.343ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------

Paths for end point fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram (RAMB16_X0Y0.DIA3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.897ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad7621_instance/ad7621_fifo_do_12 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.858ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (0.230 - 0.269)
  Source Clock:         sys_2xclk rising at 0.000ns
  Destination Clock:    sys_2xclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ad7621_instance/ad7621_fifo_do_12 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y1.YQ       Tcko                  0.464   ad7621_instance/ad7621_fifo_do<13>
                                                       ad7621_instance/ad7621_fifo_do_12
    RAMB16_X0Y0.DIA3     net (fanout=1)        0.394   ad7621_instance/ad7621_fifo_do<12>
    RAMB16_X0Y0.CLKA     Trckd_DIA   (-Th)     0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.858ns (0.464ns logic, 0.394ns route)
                                                       (54.1% logic, 45.9% route)

--------------------------------------------------------------------------------

Paths for end point fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram (RAMB16_X0Y0.DIA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.902ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ad7621_instance/ad7621_fifo_do_13 (FF)
  Destination:          fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.863ns (Levels of Logic = 0)
  Clock Path Skew:      -0.039ns (0.230 - 0.269)
  Source Clock:         sys_2xclk rising at 0.000ns
  Destination Clock:    sys_2xclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ad7621_instance/ad7621_fifo_do_13 to fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y1.XQ       Tcko                  0.473   ad7621_instance/ad7621_fifo_do<13>
                                                       ad7621_instance/ad7621_fifo_do_13
    RAMB16_X0Y0.DIA4     net (fanout=1)        0.390   ad7621_instance/ad7621_fifo_do<13>
    RAMB16_X0Y0.CLKA     Trckd_DIA   (-Th)     0.000   fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram
                                                       fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s3_noinit.ram/dpram.dp9x9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.863ns (0.473ns logic, 0.390ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLK2X_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLK2X_BUF" TS_sys_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X0Y0.SR
  Clock network: xreset_IBUF
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X0Y0.SR
  Clock network: xreset_IBUF
--------------------------------------------------------------------------------
Slack: 38.462ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.666ns
  Low pulse: 20.833ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>/SR
  Logical resource: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2/SR
  Location pin: SLICE_X6Y0.SR
  Clock network: fifo_ccd_instance/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP         
"clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2619 paths analyzed, 888 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.666ns.
--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/FPGA_INTCLOCK_15 (SLICE_X5Y22.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/wr_or_rd (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_15 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.264 - 0.273)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/wr_or_rd to fpga_spi_instance/FPGA_INTCLOCK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.YQ       Tcko                  0.676   fpga_spi_instance/wr_or_rd
                                                       fpga_spi_instance/wr_or_rd
    SLICE_X4Y12.F1       net (fanout=1)        1.013   fpga_spi_instance/wr_or_rd
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X5Y22.CE       net (fanout=8)        2.216   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X5Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<15>
                                                       fpga_spi_instance/FPGA_INTCLOCK_15
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (3.078ns logic, 4.579ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/Rx_Done (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_15 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.264 - 0.286)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/Rx_Done to fpga_spi_instance/FPGA_INTCLOCK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.YQ       Tcko                  0.676   fpga_spi_instance/Rx_Done
                                                       fpga_spi_instance/Rx_Done
    SLICE_X4Y12.F4       net (fanout=1)        0.642   fpga_spi_instance/Rx_Done
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X5Y22.CE       net (fanout=8)        2.216   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X5Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<15>
                                                       fpga_spi_instance/FPGA_INTCLOCK_15
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (3.078ns logic, 4.208ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/receive_data_23 (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_15 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.305ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.039 - 0.006)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/receive_data_23 to fpga_spi_instance/FPGA_INTCLOCK_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.XQ       Tcko                  0.631   fpga_spi_instance/receive_data<23>
                                                       fpga_spi_instance/receive_data_23
    SLICE_X4Y12.F2       net (fanout=1)        0.706   fpga_spi_instance/receive_data<23>
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X5Y22.CE       net (fanout=8)        2.216   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X5Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<15>
                                                       fpga_spi_instance/FPGA_INTCLOCK_15
    -------------------------------------------------  ---------------------------
    Total                                      7.305ns (3.033ns logic, 4.272ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/FPGA_INTCLOCK_14 (SLICE_X5Y22.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/wr_or_rd (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_14 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.657ns (Levels of Logic = 3)
  Clock Path Skew:      -0.009ns (0.264 - 0.273)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/wr_or_rd to fpga_spi_instance/FPGA_INTCLOCK_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.YQ       Tcko                  0.676   fpga_spi_instance/wr_or_rd
                                                       fpga_spi_instance/wr_or_rd
    SLICE_X4Y12.F1       net (fanout=1)        1.013   fpga_spi_instance/wr_or_rd
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X5Y22.CE       net (fanout=8)        2.216   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X5Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<15>
                                                       fpga_spi_instance/FPGA_INTCLOCK_14
    -------------------------------------------------  ---------------------------
    Total                                      7.657ns (3.078ns logic, 4.579ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/Rx_Done (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_14 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.286ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.264 - 0.286)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/Rx_Done to fpga_spi_instance/FPGA_INTCLOCK_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.YQ       Tcko                  0.676   fpga_spi_instance/Rx_Done
                                                       fpga_spi_instance/Rx_Done
    SLICE_X4Y12.F4       net (fanout=1)        0.642   fpga_spi_instance/Rx_Done
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X5Y22.CE       net (fanout=8)        2.216   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X5Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<15>
                                                       fpga_spi_instance/FPGA_INTCLOCK_14
    -------------------------------------------------  ---------------------------
    Total                                      7.286ns (3.078ns logic, 4.208ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/receive_data_23 (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_14 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.305ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.039 - 0.006)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/receive_data_23 to fpga_spi_instance/FPGA_INTCLOCK_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.XQ       Tcko                  0.631   fpga_spi_instance/receive_data<23>
                                                       fpga_spi_instance/receive_data_23
    SLICE_X4Y12.F2       net (fanout=1)        0.706   fpga_spi_instance/receive_data<23>
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X5Y22.CE       net (fanout=8)        2.216   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X5Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<15>
                                                       fpga_spi_instance/FPGA_INTCLOCK_14
    -------------------------------------------------  ---------------------------
    Total                                      7.305ns (3.033ns logic, 4.272ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point fpga_spi_instance/FPGA_INTCLOCK_9 (SLICE_X3Y22.CE), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/wr_or_rd (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.662ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.275 - 0.273)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/wr_or_rd to fpga_spi_instance/FPGA_INTCLOCK_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y12.YQ       Tcko                  0.676   fpga_spi_instance/wr_or_rd
                                                       fpga_spi_instance/wr_or_rd
    SLICE_X4Y12.F1       net (fanout=1)        1.013   fpga_spi_instance/wr_or_rd
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X3Y22.CE       net (fanout=8)        2.221   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X3Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<9>
                                                       fpga_spi_instance/FPGA_INTCLOCK_9
    -------------------------------------------------  ---------------------------
    Total                                      7.662ns (3.078ns logic, 4.584ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/receive_data_23 (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.310ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.275 - 0.271)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/receive_data_23 to fpga_spi_instance/FPGA_INTCLOCK_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y16.XQ       Tcko                  0.631   fpga_spi_instance/receive_data<23>
                                                       fpga_spi_instance/receive_data_23
    SLICE_X4Y12.F2       net (fanout=1)        0.706   fpga_spi_instance/receive_data<23>
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X3Y22.CE       net (fanout=8)        2.221   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X3Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<9>
                                                       fpga_spi_instance/FPGA_INTCLOCK_9
    -------------------------------------------------  ---------------------------
    Total                                      7.310ns (3.033ns logic, 4.277ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fpga_spi_instance/Rx_Done (FF)
  Destination:          fpga_spi_instance/FPGA_INTCLOCK_9 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.275 - 0.286)
  Source Clock:         sys_4xclk rising at 0.000ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: fpga_spi_instance/Rx_Done to fpga_spi_instance/FPGA_INTCLOCK_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.YQ       Tcko                  0.676   fpga_spi_instance/Rx_Done
                                                       fpga_spi_instance/Rx_Done
    SLICE_X4Y12.F4       net (fanout=1)        0.642   fpga_spi_instance/Rx_Done
    SLICE_X4Y12.X        Tilo                  0.692   fpga_spi_instance/N45
                                                       fpga_spi_instance/FPGA_LAMPENABLE_not000121
    SLICE_X4Y19.G1       net (fanout=2)        0.725   fpga_spi_instance/N45
    SLICE_X4Y19.Y        Tilo                  0.707   fpga_spi_instance/FPGA_STRBCOUNT_not0001
                                                       fpga_spi_instance/FPGA_COUNTBASE_not000111
    SLICE_X4Y20.F1       net (fanout=5)        0.625   fpga_spi_instance/N19
    SLICE_X4Y20.X        Tilo                  0.692   fpga_spi_instance/FPGA_INTCLOCK_not0001
                                                       fpga_spi_instance/FPGA_INTCLOCK_not00011
    SLICE_X3Y22.CE       net (fanout=8)        2.221   fpga_spi_instance/FPGA_INTCLOCK_not0001
    SLICE_X3Y22.CLK      Tceck                 0.311   fpga_spi_instance/FPGA_INTCLOCK<9>
                                                       fpga_spi_instance/FPGA_INTCLOCK_9
    -------------------------------------------------  ---------------------------
    Total                                      7.291ns (3.078ns logic, 4.213ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X14Y8.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.862ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.914ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.274 - 0.222)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y10.XQ      Tcko                  0.473   U_ila_pro_0/U0/iTRIG_IN<1>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[1].U_TQ
    SLICE_X14Y8.BX       net (fanout=2)        0.587   U_ila_pro_0/U0/iTRIG_IN<1>
    SLICE_X14Y8.CLK      Tdh         (-Th)     0.146   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.914ns (0.327ns logic, 0.587ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X19Y20.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.911ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.911ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y20.YQ      Tcko                  0.464   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    SLICE_X19Y20.BX      net (fanout=2)        0.358   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<0>
    SLICE_X19Y20.CLK     Tckdi       (-Th)    -0.089   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.911ns (0.553ns logic, 0.358ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E (SLICE_X12Y6.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.914ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.925ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.031 - 0.020)
  Source Clock:         sys_4xclk rising at 20.833ns
  Destination Clock:    sys_4xclk rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ to U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y10.XQ      Tcko                  0.505   U_ila_pro_0/U0/iTRIG_IN<2>
                                                       U_ila_pro_0/U0/I_TQ0.G_TW[2].U_TQ
    SLICE_X12Y6.BY       net (fanout=2)        0.546   U_ila_pro_0/U0/iTRIG_IN<2>
    SLICE_X12Y6.CLK      Tdh         (-Th)     0.126   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.925ns (0.379ns logic, 0.546ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wizard_instance_CLKFX_BUF = PERIOD TIMEGRP
        "clk_wizard_instance_CLKFX_BUF" TS_sys_clk / 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR
  Location pin: SLICE_X12Y8.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[5].U_IREG/SR
  Location pin: SLICE_X12Y8.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------
Slack: 17.629ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.833ns
  Low pulse: 10.416ns
  Low pulse limit: 1.602ns (Trpw)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/din_dly1<5>/SR
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_SRL16.U_GANDX_SRL16/I_YES_IREG.F_TW[4].U_IREG/SR
  Location pin: SLICE_X12Y8.SR
  Clock network: icon_control0<20>
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk                     |     83.333ns|     20.000ns|     30.664ns|            0|            0|            0|         8196|
| TS_clk_wizard_instance_CLK2X_B|     41.666ns|     13.080ns|          N/A|            0|            0|         5577|            0|
| UF                            |             |             |             |             |             |             |             |
| TS_clk_wizard_instance_CLKFX_B|     20.833ns|      7.666ns|          N/A|            0|            0|         2619|            0|
| UF                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    9.611|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8211 paths, 0 nets, and 2631 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:   1.874ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 30 01:52:25 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 384 MB



