# Single Instruction Execution Cycle Pipeline in Verilog for RISC-V RV32I
