
Erster_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b304  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000cc  0800b494  0800b494  0001b494  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b560  0800b560  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800b560  0800b560  0001b560  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b568  0800b568  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b568  0800b568  0001b568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b56c  0800b56c  0001b56c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800b570  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020094  2**0
                  CONTENTS
 10 .bss          000051dc  20000094  20000094  00020094  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20005270  20005270  00020094  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024d2f  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000051de  00000000  00000000  00044df3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e80  00000000  00000000  00049fd8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001c80  00000000  00000000  0004be58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00006d77  00000000  00000000  0004dad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002529b  00000000  00000000  0005484f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000de372  00000000  00000000  00079aea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00157e5c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000083d8  00000000  00000000  00157eac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000094 	.word	0x20000094
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b47c 	.word	0x0800b47c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000098 	.word	0x20000098
 80001cc:	0800b47c 	.word	0x0800b47c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 fcb0 	bl	8000e3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f000 f83a 	bl	8000554 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e0:	f000 f96c 	bl	80007bc <MX_GPIO_Init>
  MX_I2C1_Init();
 80004e4:	f000 f8a0 	bl	8000628 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004e8:	f000 f8cc 	bl	8000684 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004ec:	f000 f8fa 	bl	80006e4 <MX_SPI1_Init>
  MX_TIM7_Init();
 80004f0:	f000 f92e 	bl	8000750 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80004f4:	f007 fc38 	bl	8007d68 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80004f8:	4a0d      	ldr	r2, [pc, #52]	; (8000530 <main+0x5c>)
 80004fa:	2100      	movs	r1, #0
 80004fc:	480d      	ldr	r0, [pc, #52]	; (8000534 <main+0x60>)
 80004fe:	f007 fc7d 	bl	8007dfc <osThreadNew>
 8000502:	4603      	mov	r3, r0
 8000504:	4a0c      	ldr	r2, [pc, #48]	; (8000538 <main+0x64>)
 8000506:	6013      	str	r3, [r2, #0]

  /* creation of task1ms */
  task1msHandle = osThreadNew(StartTask02, NULL, &task1ms_attributes);
 8000508:	4a0c      	ldr	r2, [pc, #48]	; (800053c <main+0x68>)
 800050a:	2100      	movs	r1, #0
 800050c:	480c      	ldr	r0, [pc, #48]	; (8000540 <main+0x6c>)
 800050e:	f007 fc75 	bl	8007dfc <osThreadNew>
 8000512:	4603      	mov	r3, r0
 8000514:	4a0b      	ldr	r2, [pc, #44]	; (8000544 <main+0x70>)
 8000516:	6013      	str	r3, [r2, #0]

  /* creation of task10ms */
  task10msHandle = osThreadNew(StartTask03, NULL, &task10ms_attributes);
 8000518:	4a0b      	ldr	r2, [pc, #44]	; (8000548 <main+0x74>)
 800051a:	2100      	movs	r1, #0
 800051c:	480b      	ldr	r0, [pc, #44]	; (800054c <main+0x78>)
 800051e:	f007 fc6d 	bl	8007dfc <osThreadNew>
 8000522:	4603      	mov	r3, r0
 8000524:	4a0a      	ldr	r2, [pc, #40]	; (8000550 <main+0x7c>)
 8000526:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000528:	f007 fc42 	bl	8007db0 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800052c:	e7fe      	b.n	800052c <main+0x58>
 800052e:	bf00      	nop
 8000530:	0800b4dc 	.word	0x0800b4dc
 8000534:	080009b9 	.word	0x080009b9
 8000538:	200001ec 	.word	0x200001ec
 800053c:	0800b500 	.word	0x0800b500
 8000540:	08000a15 	.word	0x08000a15
 8000544:	200001f0 	.word	0x200001f0
 8000548:	0800b524 	.word	0x0800b524
 800054c:	08000a25 	.word	0x08000a25
 8000550:	200001f4 	.word	0x200001f4

08000554 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b094      	sub	sp, #80	; 0x50
 8000558:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055a:	f107 0320 	add.w	r3, r7, #32
 800055e:	2230      	movs	r2, #48	; 0x30
 8000560:	2100      	movs	r1, #0
 8000562:	4618      	mov	r0, r3
 8000564:	f00a fe84 	bl	800b270 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000568:	f107 030c 	add.w	r3, r7, #12
 800056c:	2200      	movs	r2, #0
 800056e:	601a      	str	r2, [r3, #0]
 8000570:	605a      	str	r2, [r3, #4]
 8000572:	609a      	str	r2, [r3, #8]
 8000574:	60da      	str	r2, [r3, #12]
 8000576:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000578:	2300      	movs	r3, #0
 800057a:	60bb      	str	r3, [r7, #8]
 800057c:	4b28      	ldr	r3, [pc, #160]	; (8000620 <SystemClock_Config+0xcc>)
 800057e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000580:	4a27      	ldr	r2, [pc, #156]	; (8000620 <SystemClock_Config+0xcc>)
 8000582:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000586:	6413      	str	r3, [r2, #64]	; 0x40
 8000588:	4b25      	ldr	r3, [pc, #148]	; (8000620 <SystemClock_Config+0xcc>)
 800058a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800058c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000590:	60bb      	str	r3, [r7, #8]
 8000592:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000594:	2300      	movs	r3, #0
 8000596:	607b      	str	r3, [r7, #4]
 8000598:	4b22      	ldr	r3, [pc, #136]	; (8000624 <SystemClock_Config+0xd0>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	4a21      	ldr	r2, [pc, #132]	; (8000624 <SystemClock_Config+0xd0>)
 800059e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80005a2:	6013      	str	r3, [r2, #0]
 80005a4:	4b1f      	ldr	r3, [pc, #124]	; (8000624 <SystemClock_Config+0xd0>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80005ac:	607b      	str	r3, [r7, #4]
 80005ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80005b0:	2301      	movs	r3, #1
 80005b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80005b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80005ba:	2302      	movs	r3, #2
 80005bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80005be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80005c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80005c4:	2308      	movs	r3, #8
 80005c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80005c8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80005cc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005ce:	2302      	movs	r3, #2
 80005d0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80005d2:	2307      	movs	r3, #7
 80005d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005d6:	f107 0320 	add.w	r3, r7, #32
 80005da:	4618      	mov	r0, r3
 80005dc:	f003 f9ac 	bl	8003938 <HAL_RCC_OscConfig>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b00      	cmp	r3, #0
 80005e4:	d001      	beq.n	80005ea <SystemClock_Config+0x96>
  {
    Error_Handler();
 80005e6:	f000 fa25 	bl	8000a34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ea:	230f      	movs	r3, #15
 80005ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ee:	2302      	movs	r3, #2
 80005f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005f2:	2300      	movs	r3, #0
 80005f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005f6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000600:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000602:	f107 030c 	add.w	r3, r7, #12
 8000606:	2105      	movs	r1, #5
 8000608:	4618      	mov	r0, r3
 800060a:	f003 fc0d 	bl	8003e28 <HAL_RCC_ClockConfig>
 800060e:	4603      	mov	r3, r0
 8000610:	2b00      	cmp	r3, #0
 8000612:	d001      	beq.n	8000618 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000614:	f000 fa0e 	bl	8000a34 <Error_Handler>
  }
}
 8000618:	bf00      	nop
 800061a:	3750      	adds	r7, #80	; 0x50
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}
 8000620:	40023800 	.word	0x40023800
 8000624:	40007000 	.word	0x40007000

08000628 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <MX_I2C1_Init+0x50>)
 800062e:	4a13      	ldr	r2, [pc, #76]	; (800067c <MX_I2C1_Init+0x54>)
 8000630:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000632:	4b11      	ldr	r3, [pc, #68]	; (8000678 <MX_I2C1_Init+0x50>)
 8000634:	4a12      	ldr	r2, [pc, #72]	; (8000680 <MX_I2C1_Init+0x58>)
 8000636:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000638:	4b0f      	ldr	r3, [pc, #60]	; (8000678 <MX_I2C1_Init+0x50>)
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800063e:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <MX_I2C1_Init+0x50>)
 8000640:	2200      	movs	r2, #0
 8000642:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <MX_I2C1_Init+0x50>)
 8000646:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800064a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800064c:	4b0a      	ldr	r3, [pc, #40]	; (8000678 <MX_I2C1_Init+0x50>)
 800064e:	2200      	movs	r2, #0
 8000650:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000652:	4b09      	ldr	r3, [pc, #36]	; (8000678 <MX_I2C1_Init+0x50>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000658:	4b07      	ldr	r3, [pc, #28]	; (8000678 <MX_I2C1_Init+0x50>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800065e:	4b06      	ldr	r3, [pc, #24]	; (8000678 <MX_I2C1_Init+0x50>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000664:	4804      	ldr	r0, [pc, #16]	; (8000678 <MX_I2C1_Init+0x50>)
 8000666:	f002 fb83 	bl	8002d70 <HAL_I2C_Init>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000670:	f000 f9e0 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}
 8000678:	200000b0 	.word	0x200000b0
 800067c:	40005400 	.word	0x40005400
 8000680:	000186a0 	.word	0x000186a0

08000684 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000688:	4b13      	ldr	r3, [pc, #76]	; (80006d8 <MX_I2S3_Init+0x54>)
 800068a:	4a14      	ldr	r2, [pc, #80]	; (80006dc <MX_I2S3_Init+0x58>)
 800068c:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800068e:	4b12      	ldr	r3, [pc, #72]	; (80006d8 <MX_I2S3_Init+0x54>)
 8000690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000694:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8000696:	4b10      	ldr	r3, [pc, #64]	; (80006d8 <MX_I2S3_Init+0x54>)
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 800069c:	4b0e      	ldr	r3, [pc, #56]	; (80006d8 <MX_I2S3_Init+0x54>)
 800069e:	2200      	movs	r2, #0
 80006a0:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006a2:	4b0d      	ldr	r3, [pc, #52]	; (80006d8 <MX_I2S3_Init+0x54>)
 80006a4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006a8:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006aa:	4b0b      	ldr	r3, [pc, #44]	; (80006d8 <MX_I2S3_Init+0x54>)
 80006ac:	4a0c      	ldr	r2, [pc, #48]	; (80006e0 <MX_I2S3_Init+0x5c>)
 80006ae:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80006b0:	4b09      	ldr	r3, [pc, #36]	; (80006d8 <MX_I2S3_Init+0x54>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80006b6:	4b08      	ldr	r3, [pc, #32]	; (80006d8 <MX_I2S3_Init+0x54>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80006bc:	4b06      	ldr	r3, [pc, #24]	; (80006d8 <MX_I2S3_Init+0x54>)
 80006be:	2200      	movs	r2, #0
 80006c0:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80006c2:	4805      	ldr	r0, [pc, #20]	; (80006d8 <MX_I2S3_Init+0x54>)
 80006c4:	f002 fc98 	bl	8002ff8 <HAL_I2S_Init>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d001      	beq.n	80006d2 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80006ce:	f000 f9b1 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000104 	.word	0x20000104
 80006dc:	40003c00 	.word	0x40003c00
 80006e0:	00017700 	.word	0x00017700

080006e4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80006e8:	4b17      	ldr	r3, [pc, #92]	; (8000748 <MX_SPI1_Init+0x64>)
 80006ea:	4a18      	ldr	r2, [pc, #96]	; (800074c <MX_SPI1_Init+0x68>)
 80006ec:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80006ee:	4b16      	ldr	r3, [pc, #88]	; (8000748 <MX_SPI1_Init+0x64>)
 80006f0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80006f4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80006f6:	4b14      	ldr	r3, [pc, #80]	; (8000748 <MX_SPI1_Init+0x64>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006fc:	4b12      	ldr	r3, [pc, #72]	; (8000748 <MX_SPI1_Init+0x64>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000702:	4b11      	ldr	r3, [pc, #68]	; (8000748 <MX_SPI1_Init+0x64>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000708:	4b0f      	ldr	r3, [pc, #60]	; (8000748 <MX_SPI1_Init+0x64>)
 800070a:	2200      	movs	r2, #0
 800070c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800070e:	4b0e      	ldr	r3, [pc, #56]	; (8000748 <MX_SPI1_Init+0x64>)
 8000710:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000714:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000716:	4b0c      	ldr	r3, [pc, #48]	; (8000748 <MX_SPI1_Init+0x64>)
 8000718:	2200      	movs	r2, #0
 800071a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800071c:	4b0a      	ldr	r3, [pc, #40]	; (8000748 <MX_SPI1_Init+0x64>)
 800071e:	2200      	movs	r2, #0
 8000720:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000722:	4b09      	ldr	r3, [pc, #36]	; (8000748 <MX_SPI1_Init+0x64>)
 8000724:	2200      	movs	r2, #0
 8000726:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000728:	4b07      	ldr	r3, [pc, #28]	; (8000748 <MX_SPI1_Init+0x64>)
 800072a:	2200      	movs	r2, #0
 800072c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800072e:	4b06      	ldr	r3, [pc, #24]	; (8000748 <MX_SPI1_Init+0x64>)
 8000730:	220a      	movs	r2, #10
 8000732:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000734:	4804      	ldr	r0, [pc, #16]	; (8000748 <MX_SPI1_Init+0x64>)
 8000736:	f003 fec3 	bl	80044c0 <HAL_SPI_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000740:	f000 f978 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000744:	bf00      	nop
 8000746:	bd80      	pop	{r7, pc}
 8000748:	2000014c 	.word	0x2000014c
 800074c:	40013000 	.word	0x40013000

08000750 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b082      	sub	sp, #8
 8000754:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000756:	463b      	mov	r3, r7
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800075e:	4b15      	ldr	r3, [pc, #84]	; (80007b4 <MX_TIM7_Init+0x64>)
 8000760:	4a15      	ldr	r2, [pc, #84]	; (80007b8 <MX_TIM7_Init+0x68>)
 8000762:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84;
 8000764:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <MX_TIM7_Init+0x64>)
 8000766:	2254      	movs	r2, #84	; 0x54
 8000768:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800076a:	4b12      	ldr	r3, [pc, #72]	; (80007b4 <MX_TIM7_Init+0x64>)
 800076c:	2200      	movs	r2, #0
 800076e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8000770:	4b10      	ldr	r3, [pc, #64]	; (80007b4 <MX_TIM7_Init+0x64>)
 8000772:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000776:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000778:	4b0e      	ldr	r3, [pc, #56]	; (80007b4 <MX_TIM7_Init+0x64>)
 800077a:	2200      	movs	r2, #0
 800077c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800077e:	480d      	ldr	r0, [pc, #52]	; (80007b4 <MX_TIM7_Init+0x64>)
 8000780:	f003 ff27 	bl	80045d2 <HAL_TIM_Base_Init>
 8000784:	4603      	mov	r3, r0
 8000786:	2b00      	cmp	r3, #0
 8000788:	d001      	beq.n	800078e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800078a:	f000 f953 	bl	8000a34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800078e:	2300      	movs	r3, #0
 8000790:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000792:	2300      	movs	r3, #0
 8000794:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000796:	463b      	mov	r3, r7
 8000798:	4619      	mov	r1, r3
 800079a:	4806      	ldr	r0, [pc, #24]	; (80007b4 <MX_TIM7_Init+0x64>)
 800079c:	f004 f808 	bl	80047b0 <HAL_TIMEx_MasterConfigSynchronization>
 80007a0:	4603      	mov	r3, r0
 80007a2:	2b00      	cmp	r3, #0
 80007a4:	d001      	beq.n	80007aa <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80007a6:	f000 f945 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80007aa:	bf00      	nop
 80007ac:	3708      	adds	r7, #8
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bd80      	pop	{r7, pc}
 80007b2:	bf00      	nop
 80007b4:	200001a4 	.word	0x200001a4
 80007b8:	40001400 	.word	0x40001400

080007bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b08c      	sub	sp, #48	; 0x30
 80007c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c2:	f107 031c 	add.w	r3, r7, #28
 80007c6:	2200      	movs	r2, #0
 80007c8:	601a      	str	r2, [r3, #0]
 80007ca:	605a      	str	r2, [r3, #4]
 80007cc:	609a      	str	r2, [r3, #8]
 80007ce:	60da      	str	r2, [r3, #12]
 80007d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]
 80007d6:	4b72      	ldr	r3, [pc, #456]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 80007d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007da:	4a71      	ldr	r2, [pc, #452]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 80007dc:	f043 0310 	orr.w	r3, r3, #16
 80007e0:	6313      	str	r3, [r2, #48]	; 0x30
 80007e2:	4b6f      	ldr	r3, [pc, #444]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	f003 0310 	and.w	r3, r3, #16
 80007ea:	61bb      	str	r3, [r7, #24]
 80007ec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ee:	2300      	movs	r3, #0
 80007f0:	617b      	str	r3, [r7, #20]
 80007f2:	4b6b      	ldr	r3, [pc, #428]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 80007f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f6:	4a6a      	ldr	r2, [pc, #424]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 80007f8:	f043 0304 	orr.w	r3, r3, #4
 80007fc:	6313      	str	r3, [r2, #48]	; 0x30
 80007fe:	4b68      	ldr	r3, [pc, #416]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	f003 0304 	and.w	r3, r3, #4
 8000806:	617b      	str	r3, [r7, #20]
 8000808:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080a:	2300      	movs	r3, #0
 800080c:	613b      	str	r3, [r7, #16]
 800080e:	4b64      	ldr	r3, [pc, #400]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	4a63      	ldr	r2, [pc, #396]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000814:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000818:	6313      	str	r3, [r2, #48]	; 0x30
 800081a:	4b61      	ldr	r3, [pc, #388]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000822:	613b      	str	r3, [r7, #16]
 8000824:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	4b5d      	ldr	r3, [pc, #372]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082e:	4a5c      	ldr	r2, [pc, #368]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000830:	f043 0301 	orr.w	r3, r3, #1
 8000834:	6313      	str	r3, [r2, #48]	; 0x30
 8000836:	4b5a      	ldr	r3, [pc, #360]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	60fb      	str	r3, [r7, #12]
 8000840:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000842:	2300      	movs	r3, #0
 8000844:	60bb      	str	r3, [r7, #8]
 8000846:	4b56      	ldr	r3, [pc, #344]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800084a:	4a55      	ldr	r2, [pc, #340]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 800084c:	f043 0302 	orr.w	r3, r3, #2
 8000850:	6313      	str	r3, [r2, #48]	; 0x30
 8000852:	4b53      	ldr	r3, [pc, #332]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f003 0302 	and.w	r3, r3, #2
 800085a:	60bb      	str	r3, [r7, #8]
 800085c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b4f      	ldr	r3, [pc, #316]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000866:	4a4e      	ldr	r2, [pc, #312]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000868:	f043 0308 	orr.w	r3, r3, #8
 800086c:	6313      	str	r3, [r2, #48]	; 0x30
 800086e:	4b4c      	ldr	r3, [pc, #304]	; (80009a0 <MX_GPIO_Init+0x1e4>)
 8000870:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000872:	f003 0308 	and.w	r3, r3, #8
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800087a:	2200      	movs	r2, #0
 800087c:	2108      	movs	r1, #8
 800087e:	4849      	ldr	r0, [pc, #292]	; (80009a4 <MX_GPIO_Init+0x1e8>)
 8000880:	f000 fe38 	bl	80014f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000884:	2201      	movs	r2, #1
 8000886:	2101      	movs	r1, #1
 8000888:	4847      	ldr	r0, [pc, #284]	; (80009a8 <MX_GPIO_Init+0x1ec>)
 800088a:	f000 fe33 	bl	80014f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, green_led_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800088e:	2200      	movs	r2, #0
 8000890:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000894:	4845      	ldr	r0, [pc, #276]	; (80009ac <MX_GPIO_Init+0x1f0>)
 8000896:	f000 fe2d 	bl	80014f4 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800089a:	2308      	movs	r3, #8
 800089c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089e:	2301      	movs	r3, #1
 80008a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a2:	2300      	movs	r3, #0
 80008a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a6:	2300      	movs	r3, #0
 80008a8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	4619      	mov	r1, r3
 80008b0:	483c      	ldr	r0, [pc, #240]	; (80009a4 <MX_GPIO_Init+0x1e8>)
 80008b2:	f000 fc6b 	bl	800118c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008b6:	2301      	movs	r3, #1
 80008b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	2301      	movs	r3, #1
 80008bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	4836      	ldr	r0, [pc, #216]	; (80009a8 <MX_GPIO_Init+0x1ec>)
 80008ce:	f000 fc5d 	bl	800118c <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008d2:	2308      	movs	r3, #8
 80008d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d6:	2302      	movs	r3, #2
 80008d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008da:	2300      	movs	r3, #0
 80008dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	2300      	movs	r3, #0
 80008e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008e2:	2305      	movs	r3, #5
 80008e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008e6:	f107 031c 	add.w	r3, r7, #28
 80008ea:	4619      	mov	r1, r3
 80008ec:	482e      	ldr	r0, [pc, #184]	; (80009a8 <MX_GPIO_Init+0x1ec>)
 80008ee:	f000 fc4d 	bl	800118c <HAL_GPIO_Init>

  /*Configure GPIO pin : blue_button_Pin */
  GPIO_InitStruct.Pin = blue_button_Pin;
 80008f2:	2301      	movs	r3, #1
 80008f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008f6:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(blue_button_GPIO_Port, &GPIO_InitStruct);
 8000900:	f107 031c 	add.w	r3, r7, #28
 8000904:	4619      	mov	r1, r3
 8000906:	482a      	ldr	r0, [pc, #168]	; (80009b0 <MX_GPIO_Init+0x1f4>)
 8000908:	f000 fc40 	bl	800118c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800090c:	2304      	movs	r3, #4
 800090e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000910:	2300      	movs	r3, #0
 8000912:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 031c 	add.w	r3, r7, #28
 800091c:	4619      	mov	r1, r3
 800091e:	4825      	ldr	r0, [pc, #148]	; (80009b4 <MX_GPIO_Init+0x1f8>)
 8000920:	f000 fc34 	bl	800118c <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000924:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092a:	2302      	movs	r3, #2
 800092c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092e:	2300      	movs	r3, #0
 8000930:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000932:	2300      	movs	r3, #0
 8000934:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000936:	2305      	movs	r3, #5
 8000938:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800093a:	f107 031c 	add.w	r3, r7, #28
 800093e:	4619      	mov	r1, r3
 8000940:	481c      	ldr	r0, [pc, #112]	; (80009b4 <MX_GPIO_Init+0x1f8>)
 8000942:	f000 fc23 	bl	800118c <HAL_GPIO_Init>

  /*Configure GPIO pins : green_led_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = green_led_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000946:	f24f 0310 	movw	r3, #61456	; 0xf010
 800094a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800094c:	2301      	movs	r3, #1
 800094e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000950:	2300      	movs	r3, #0
 8000952:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000954:	2300      	movs	r3, #0
 8000956:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000958:	f107 031c 	add.w	r3, r7, #28
 800095c:	4619      	mov	r1, r3
 800095e:	4813      	ldr	r0, [pc, #76]	; (80009ac <MX_GPIO_Init+0x1f0>)
 8000960:	f000 fc14 	bl	800118c <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8000964:	2320      	movs	r3, #32
 8000966:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000968:	2300      	movs	r3, #0
 800096a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 031c 	add.w	r3, r7, #28
 8000974:	4619      	mov	r1, r3
 8000976:	480d      	ldr	r0, [pc, #52]	; (80009ac <MX_GPIO_Init+0x1f0>)
 8000978:	f000 fc08 	bl	800118c <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 800097c:	2302      	movs	r3, #2
 800097e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000980:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000984:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	4804      	ldr	r0, [pc, #16]	; (80009a4 <MX_GPIO_Init+0x1e8>)
 8000992:	f000 fbfb 	bl	800118c <HAL_GPIO_Init>

}
 8000996:	bf00      	nop
 8000998:	3730      	adds	r7, #48	; 0x30
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	40023800 	.word	0x40023800
 80009a4:	40021000 	.word	0x40021000
 80009a8:	40020800 	.word	0x40020800
 80009ac:	40020c00 	.word	0x40020c00
 80009b0:	40020000 	.word	0x40020000
 80009b4:	40020400 	.word	0x40020400

080009b8 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b082      	sub	sp, #8
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 80009c0:	f00a f90c 	bl	800abdc <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;)
  {
	if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0)){
 80009c4:	2101      	movs	r1, #1
 80009c6:	4811      	ldr	r0, [pc, #68]	; (8000a0c <StartDefaultTask+0x54>)
 80009c8:	f000 fd7c 	bl	80014c4 <HAL_GPIO_ReadPin>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d012      	beq.n	80009f8 <StartDefaultTask+0x40>
		HAL_GPIO_WritePin(GPIOD,GPIO_PIN_12,GPIO_PIN_SET);
 80009d2:	2201      	movs	r2, #1
 80009d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009d8:	480d      	ldr	r0, [pc, #52]	; (8000a10 <StartDefaultTask+0x58>)
 80009da:	f000 fd8b 	bl	80014f4 <HAL_GPIO_WritePin>
		osDelay(500);
 80009de:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009e2:	f007 fa9d 	bl	8007f20 <osDelay>
		HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_12);
 80009e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ea:	4809      	ldr	r0, [pc, #36]	; (8000a10 <StartDefaultTask+0x58>)
 80009ec:	f000 fd9b 	bl	8001526 <HAL_GPIO_TogglePin>
		osDelay(500);
 80009f0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80009f4:	f007 fa94 	bl	8007f20 <osDelay>
	}
	HAL_GPIO_WritePin(GPIOD,GPIO_PIN_12,GPIO_PIN_RESET);
 80009f8:	2200      	movs	r2, #0
 80009fa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009fe:	4804      	ldr	r0, [pc, #16]	; (8000a10 <StartDefaultTask+0x58>)
 8000a00:	f000 fd78 	bl	80014f4 <HAL_GPIO_WritePin>

    osDelay(1);
 8000a04:	2001      	movs	r0, #1
 8000a06:	f007 fa8b 	bl	8007f20 <osDelay>
	if(HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_0)){
 8000a0a:	e7db      	b.n	80009c4 <StartDefaultTask+0xc>
 8000a0c:	40020000 	.word	0x40020000
 8000a10:	40020c00 	.word	0x40020c00

08000a14 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b082      	sub	sp, #8
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	f007 fa7f 	bl	8007f20 <osDelay>
 8000a22:	e7fb      	b.n	8000a1c <StartTask02+0x8>

08000a24 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void *argument)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000a2c:	2001      	movs	r0, #1
 8000a2e:	f007 fa77 	bl	8007f20 <osDelay>
 8000a32:	e7fb      	b.n	8000a2c <StartTask03+0x8>

08000a34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a38:	b672      	cpsid	i
}
 8000a3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <Error_Handler+0x8>
	...

08000a40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a46:	2300      	movs	r3, #0
 8000a48:	607b      	str	r3, [r7, #4]
 8000a4a:	4b12      	ldr	r3, [pc, #72]	; (8000a94 <HAL_MspInit+0x54>)
 8000a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4e:	4a11      	ldr	r2, [pc, #68]	; (8000a94 <HAL_MspInit+0x54>)
 8000a50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a54:	6453      	str	r3, [r2, #68]	; 0x44
 8000a56:	4b0f      	ldr	r3, [pc, #60]	; (8000a94 <HAL_MspInit+0x54>)
 8000a58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a5e:	607b      	str	r3, [r7, #4]
 8000a60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a62:	2300      	movs	r3, #0
 8000a64:	603b      	str	r3, [r7, #0]
 8000a66:	4b0b      	ldr	r3, [pc, #44]	; (8000a94 <HAL_MspInit+0x54>)
 8000a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a6a:	4a0a      	ldr	r2, [pc, #40]	; (8000a94 <HAL_MspInit+0x54>)
 8000a6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a70:	6413      	str	r3, [r2, #64]	; 0x40
 8000a72:	4b08      	ldr	r3, [pc, #32]	; (8000a94 <HAL_MspInit+0x54>)
 8000a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a7a:	603b      	str	r3, [r7, #0]
 8000a7c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000a7e:	2200      	movs	r2, #0
 8000a80:	210f      	movs	r1, #15
 8000a82:	f06f 0001 	mvn.w	r0, #1
 8000a86:	f000 fb4a 	bl	800111e <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a8a:	bf00      	nop
 8000a8c:	3708      	adds	r7, #8
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40023800 	.word	0x40023800

08000a98 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b08a      	sub	sp, #40	; 0x28
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa0:	f107 0314 	add.w	r3, r7, #20
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	601a      	str	r2, [r3, #0]
 8000aa8:	605a      	str	r2, [r3, #4]
 8000aaa:	609a      	str	r2, [r3, #8]
 8000aac:	60da      	str	r2, [r3, #12]
 8000aae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a19      	ldr	r2, [pc, #100]	; (8000b1c <HAL_I2C_MspInit+0x84>)
 8000ab6:	4293      	cmp	r3, r2
 8000ab8:	d12c      	bne.n	8000b14 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aba:	2300      	movs	r3, #0
 8000abc:	613b      	str	r3, [r7, #16]
 8000abe:	4b18      	ldr	r3, [pc, #96]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	4a17      	ldr	r2, [pc, #92]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000ac4:	f043 0302 	orr.w	r3, r3, #2
 8000ac8:	6313      	str	r3, [r2, #48]	; 0x30
 8000aca:	4b15      	ldr	r3, [pc, #84]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ace:	f003 0302 	and.w	r3, r3, #2
 8000ad2:	613b      	str	r3, [r7, #16]
 8000ad4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000ad6:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000ada:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000adc:	2312      	movs	r3, #18
 8000ade:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ae0:	2301      	movs	r3, #1
 8000ae2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ae8:	2304      	movs	r3, #4
 8000aea:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	4619      	mov	r1, r3
 8000af2:	480c      	ldr	r0, [pc, #48]	; (8000b24 <HAL_I2C_MspInit+0x8c>)
 8000af4:	f000 fb4a 	bl	800118c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000af8:	2300      	movs	r3, #0
 8000afa:	60fb      	str	r3, [r7, #12]
 8000afc:	4b08      	ldr	r3, [pc, #32]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b00:	4a07      	ldr	r2, [pc, #28]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000b02:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b06:	6413      	str	r3, [r2, #64]	; 0x40
 8000b08:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <HAL_I2C_MspInit+0x88>)
 8000b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b10:	60fb      	str	r3, [r7, #12]
 8000b12:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000b14:	bf00      	nop
 8000b16:	3728      	adds	r7, #40	; 0x28
 8000b18:	46bd      	mov	sp, r7
 8000b1a:	bd80      	pop	{r7, pc}
 8000b1c:	40005400 	.word	0x40005400
 8000b20:	40023800 	.word	0x40023800
 8000b24:	40020400 	.word	0x40020400

08000b28 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b08e      	sub	sp, #56	; 0x38
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b34:	2200      	movs	r2, #0
 8000b36:	601a      	str	r2, [r3, #0]
 8000b38:	605a      	str	r2, [r3, #4]
 8000b3a:	609a      	str	r2, [r3, #8]
 8000b3c:	60da      	str	r2, [r3, #12]
 8000b3e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b40:	f107 0314 	add.w	r3, r7, #20
 8000b44:	2200      	movs	r2, #0
 8000b46:	601a      	str	r2, [r3, #0]
 8000b48:	605a      	str	r2, [r3, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
 8000b4c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4a31      	ldr	r2, [pc, #196]	; (8000c18 <HAL_I2S_MspInit+0xf0>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d15a      	bne.n	8000c0e <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000b58:	2301      	movs	r3, #1
 8000b5a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000b5c:	23c0      	movs	r3, #192	; 0xc0
 8000b5e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000b60:	2302      	movs	r3, #2
 8000b62:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f003 fb69 	bl	8004240 <HAL_RCCEx_PeriphCLKConfig>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000b74:	f7ff ff5e 	bl	8000a34 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b78:	2300      	movs	r3, #0
 8000b7a:	613b      	str	r3, [r7, #16]
 8000b7c:	4b27      	ldr	r3, [pc, #156]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b80:	4a26      	ldr	r2, [pc, #152]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000b82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b86:	6413      	str	r3, [r2, #64]	; 0x40
 8000b88:	4b24      	ldr	r3, [pc, #144]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b94:	2300      	movs	r3, #0
 8000b96:	60fb      	str	r3, [r7, #12]
 8000b98:	4b20      	ldr	r3, [pc, #128]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9c:	4a1f      	ldr	r2, [pc, #124]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000b9e:	f043 0301 	orr.w	r3, r3, #1
 8000ba2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ba4:	4b1d      	ldr	r3, [pc, #116]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba8:	f003 0301 	and.w	r3, r3, #1
 8000bac:	60fb      	str	r3, [r7, #12]
 8000bae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60bb      	str	r3, [r7, #8]
 8000bb4:	4b19      	ldr	r3, [pc, #100]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb8:	4a18      	ldr	r2, [pc, #96]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000bba:	f043 0304 	orr.w	r3, r3, #4
 8000bbe:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc0:	4b16      	ldr	r3, [pc, #88]	; (8000c1c <HAL_I2S_MspInit+0xf4>)
 8000bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc4:	f003 0304 	and.w	r3, r3, #4
 8000bc8:	60bb      	str	r3, [r7, #8]
 8000bca:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000bcc:	2310      	movs	r3, #16
 8000bce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd0:	2302      	movs	r3, #2
 8000bd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd4:	2300      	movs	r3, #0
 8000bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bdc:	2306      	movs	r3, #6
 8000bde:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000be0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000be4:	4619      	mov	r1, r3
 8000be6:	480e      	ldr	r0, [pc, #56]	; (8000c20 <HAL_I2S_MspInit+0xf8>)
 8000be8:	f000 fad0 	bl	800118c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000bec:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000bf0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bfe:	2306      	movs	r3, #6
 8000c00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c06:	4619      	mov	r1, r3
 8000c08:	4806      	ldr	r0, [pc, #24]	; (8000c24 <HAL_I2S_MspInit+0xfc>)
 8000c0a:	f000 fabf 	bl	800118c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c0e:	bf00      	nop
 8000c10:	3738      	adds	r7, #56	; 0x38
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40003c00 	.word	0x40003c00
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	40020000 	.word	0x40020000
 8000c24:	40020800 	.word	0x40020800

08000c28 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b08a      	sub	sp, #40	; 0x28
 8000c2c:	af00      	add	r7, sp, #0
 8000c2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c30:	f107 0314 	add.w	r3, r7, #20
 8000c34:	2200      	movs	r2, #0
 8000c36:	601a      	str	r2, [r3, #0]
 8000c38:	605a      	str	r2, [r3, #4]
 8000c3a:	609a      	str	r2, [r3, #8]
 8000c3c:	60da      	str	r2, [r3, #12]
 8000c3e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a19      	ldr	r2, [pc, #100]	; (8000cac <HAL_SPI_MspInit+0x84>)
 8000c46:	4293      	cmp	r3, r2
 8000c48:	d12b      	bne.n	8000ca2 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	613b      	str	r3, [r7, #16]
 8000c4e:	4b18      	ldr	r3, [pc, #96]	; (8000cb0 <HAL_SPI_MspInit+0x88>)
 8000c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c52:	4a17      	ldr	r2, [pc, #92]	; (8000cb0 <HAL_SPI_MspInit+0x88>)
 8000c54:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c58:	6453      	str	r3, [r2, #68]	; 0x44
 8000c5a:	4b15      	ldr	r3, [pc, #84]	; (8000cb0 <HAL_SPI_MspInit+0x88>)
 8000c5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c5e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c62:	613b      	str	r3, [r7, #16]
 8000c64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	60fb      	str	r3, [r7, #12]
 8000c6a:	4b11      	ldr	r3, [pc, #68]	; (8000cb0 <HAL_SPI_MspInit+0x88>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a10      	ldr	r2, [pc, #64]	; (8000cb0 <HAL_SPI_MspInit+0x88>)
 8000c70:	f043 0301 	orr.w	r3, r3, #1
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b0e      	ldr	r3, [pc, #56]	; (8000cb0 <HAL_SPI_MspInit+0x88>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0301 	and.w	r3, r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
 8000c80:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c82:	23e0      	movs	r3, #224	; 0xe0
 8000c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c86:	2302      	movs	r3, #2
 8000c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c92:	2305      	movs	r3, #5
 8000c94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c96:	f107 0314 	add.w	r3, r7, #20
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4805      	ldr	r0, [pc, #20]	; (8000cb4 <HAL_SPI_MspInit+0x8c>)
 8000c9e:	f000 fa75 	bl	800118c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000ca2:	bf00      	nop
 8000ca4:	3728      	adds	r7, #40	; 0x28
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40013000 	.word	0x40013000
 8000cb0:	40023800 	.word	0x40023800
 8000cb4:	40020000 	.word	0x40020000

08000cb8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a0b      	ldr	r2, [pc, #44]	; (8000cf4 <HAL_TIM_Base_MspInit+0x3c>)
 8000cc6:	4293      	cmp	r3, r2
 8000cc8:	d10d      	bne.n	8000ce6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8000cca:	2300      	movs	r3, #0
 8000ccc:	60fb      	str	r3, [r7, #12]
 8000cce:	4b0a      	ldr	r3, [pc, #40]	; (8000cf8 <HAL_TIM_Base_MspInit+0x40>)
 8000cd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cd2:	4a09      	ldr	r2, [pc, #36]	; (8000cf8 <HAL_TIM_Base_MspInit+0x40>)
 8000cd4:	f043 0320 	orr.w	r3, r3, #32
 8000cd8:	6413      	str	r3, [r2, #64]	; 0x40
 8000cda:	4b07      	ldr	r3, [pc, #28]	; (8000cf8 <HAL_TIM_Base_MspInit+0x40>)
 8000cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cde:	f003 0320 	and.w	r3, r3, #32
 8000ce2:	60fb      	str	r3, [r7, #12]
 8000ce4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 8000ce6:	bf00      	nop
 8000ce8:	3714      	adds	r7, #20
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	40001400 	.word	0x40001400
 8000cf8:	40023800 	.word	0x40023800

08000cfc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000d00:	e7fe      	b.n	8000d00 <NMI_Handler+0x4>

08000d02 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d02:	b480      	push	{r7}
 8000d04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d06:	e7fe      	b.n	8000d06 <HardFault_Handler+0x4>

08000d08 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d0c:	e7fe      	b.n	8000d0c <MemManage_Handler+0x4>

08000d0e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d12:	e7fe      	b.n	8000d12 <BusFault_Handler+0x4>

08000d14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d18:	e7fe      	b.n	8000d18 <UsageFault_Handler+0x4>

08000d1a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d1a:	b480      	push	{r7}
 8000d1c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d1e:	bf00      	nop
 8000d20:	46bd      	mov	sp, r7
 8000d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d26:	4770      	bx	lr

08000d28 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d2c:	f000 f8d8 	bl	8000ee0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000d30:	f008 feee 	bl	8009b10 <xTaskGetSchedulerState>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b01      	cmp	r3, #1
 8000d38:	d001      	beq.n	8000d3e <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000d3a:	f009 fcd5 	bl	800a6e8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
	...

08000d44 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d48:	4802      	ldr	r0, [pc, #8]	; (8000d54 <OTG_FS_IRQHandler+0x10>)
 8000d4a:	f000 fe71 	bl	8001a30 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	20004f5c 	.word	0x20004f5c

08000d58 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b086      	sub	sp, #24
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d60:	4a14      	ldr	r2, [pc, #80]	; (8000db4 <_sbrk+0x5c>)
 8000d62:	4b15      	ldr	r3, [pc, #84]	; (8000db8 <_sbrk+0x60>)
 8000d64:	1ad3      	subs	r3, r2, r3
 8000d66:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d6c:	4b13      	ldr	r3, [pc, #76]	; (8000dbc <_sbrk+0x64>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d102      	bne.n	8000d7a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d74:	4b11      	ldr	r3, [pc, #68]	; (8000dbc <_sbrk+0x64>)
 8000d76:	4a12      	ldr	r2, [pc, #72]	; (8000dc0 <_sbrk+0x68>)
 8000d78:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d7a:	4b10      	ldr	r3, [pc, #64]	; (8000dbc <_sbrk+0x64>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4413      	add	r3, r2
 8000d82:	693a      	ldr	r2, [r7, #16]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	d207      	bcs.n	8000d98 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d88:	f00a fa2a 	bl	800b1e0 <__errno>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	220c      	movs	r2, #12
 8000d90:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d92:	f04f 33ff 	mov.w	r3, #4294967295
 8000d96:	e009      	b.n	8000dac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d98:	4b08      	ldr	r3, [pc, #32]	; (8000dbc <_sbrk+0x64>)
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d9e:	4b07      	ldr	r3, [pc, #28]	; (8000dbc <_sbrk+0x64>)
 8000da0:	681a      	ldr	r2, [r3, #0]
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	4413      	add	r3, r2
 8000da6:	4a05      	ldr	r2, [pc, #20]	; (8000dbc <_sbrk+0x64>)
 8000da8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000daa:	68fb      	ldr	r3, [r7, #12]
}
 8000dac:	4618      	mov	r0, r3
 8000dae:	3718      	adds	r7, #24
 8000db0:	46bd      	mov	sp, r7
 8000db2:	bd80      	pop	{r7, pc}
 8000db4:	20020000 	.word	0x20020000
 8000db8:	00000400 	.word	0x00000400
 8000dbc:	200001f8 	.word	0x200001f8
 8000dc0:	20005270 	.word	0x20005270

08000dc4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <SystemInit+0x20>)
 8000dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dce:	4a05      	ldr	r2, [pc, #20]	; (8000de4 <SystemInit+0x20>)
 8000dd0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dd4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000de8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e20 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dec:	480d      	ldr	r0, [pc, #52]	; (8000e24 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000dee:	490e      	ldr	r1, [pc, #56]	; (8000e28 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000df0:	4a0e      	ldr	r2, [pc, #56]	; (8000e2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000df2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000df4:	e002      	b.n	8000dfc <LoopCopyDataInit>

08000df6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000df6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000df8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dfa:	3304      	adds	r3, #4

08000dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e00:	d3f9      	bcc.n	8000df6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e02:	4a0b      	ldr	r2, [pc, #44]	; (8000e30 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000e04:	4c0b      	ldr	r4, [pc, #44]	; (8000e34 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000e06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e08:	e001      	b.n	8000e0e <LoopFillZerobss>

08000e0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e0c:	3204      	adds	r2, #4

08000e0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e10:	d3fb      	bcc.n	8000e0a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000e12:	f7ff ffd7 	bl	8000dc4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e16:	f00a f9e9 	bl	800b1ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e1a:	f7ff fb5b 	bl	80004d4 <main>
  bx  lr    
 8000e1e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e28:	20000094 	.word	0x20000094
  ldr r2, =_sidata
 8000e2c:	0800b570 	.word	0x0800b570
  ldr r2, =_sbss
 8000e30:	20000094 	.word	0x20000094
  ldr r4, =_ebss
 8000e34:	20005270 	.word	0x20005270

08000e38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e38:	e7fe      	b.n	8000e38 <ADC_IRQHandler>
	...

08000e3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e40:	4b0e      	ldr	r3, [pc, #56]	; (8000e7c <HAL_Init+0x40>)
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	4a0d      	ldr	r2, [pc, #52]	; (8000e7c <HAL_Init+0x40>)
 8000e46:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	; (8000e7c <HAL_Init+0x40>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
 8000e50:	4a0a      	ldr	r2, [pc, #40]	; (8000e7c <HAL_Init+0x40>)
 8000e52:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e58:	4b08      	ldr	r3, [pc, #32]	; (8000e7c <HAL_Init+0x40>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a07      	ldr	r2, [pc, #28]	; (8000e7c <HAL_Init+0x40>)
 8000e5e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e64:	2003      	movs	r0, #3
 8000e66:	f000 f94f 	bl	8001108 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e6a:	200f      	movs	r0, #15
 8000e6c:	f000 f808 	bl	8000e80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e70:	f7ff fde6 	bl	8000a40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e74:	2300      	movs	r3, #0
}
 8000e76:	4618      	mov	r0, r3
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40023c00 	.word	0x40023c00

08000e80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b082      	sub	sp, #8
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e88:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <HAL_InitTick+0x54>)
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	4b12      	ldr	r3, [pc, #72]	; (8000ed8 <HAL_InitTick+0x58>)
 8000e8e:	781b      	ldrb	r3, [r3, #0]
 8000e90:	4619      	mov	r1, r3
 8000e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 f967 	bl	8001172 <HAL_SYSTICK_Config>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	e00e      	b.n	8000ecc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	2b0f      	cmp	r3, #15
 8000eb2:	d80a      	bhi.n	8000eca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	6879      	ldr	r1, [r7, #4]
 8000eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8000ebc:	f000 f92f 	bl	800111e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ec0:	4a06      	ldr	r2, [pc, #24]	; (8000edc <HAL_InitTick+0x5c>)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	e000      	b.n	8000ecc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eca:	2301      	movs	r3, #1
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3708      	adds	r7, #8
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	20000000 	.word	0x20000000
 8000ed8:	20000008 	.word	0x20000008
 8000edc:	20000004 	.word	0x20000004

08000ee0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ee4:	4b06      	ldr	r3, [pc, #24]	; (8000f00 <HAL_IncTick+0x20>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	461a      	mov	r2, r3
 8000eea:	4b06      	ldr	r3, [pc, #24]	; (8000f04 <HAL_IncTick+0x24>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	4413      	add	r3, r2
 8000ef0:	4a04      	ldr	r2, [pc, #16]	; (8000f04 <HAL_IncTick+0x24>)
 8000ef2:	6013      	str	r3, [r2, #0]
}
 8000ef4:	bf00      	nop
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efc:	4770      	bx	lr
 8000efe:	bf00      	nop
 8000f00:	20000008 	.word	0x20000008
 8000f04:	200001fc 	.word	0x200001fc

08000f08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	af00      	add	r7, sp, #0
  return uwTick;
 8000f0c:	4b03      	ldr	r3, [pc, #12]	; (8000f1c <HAL_GetTick+0x14>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
}
 8000f10:	4618      	mov	r0, r3
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	200001fc 	.word	0x200001fc

08000f20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b084      	sub	sp, #16
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f28:	f7ff ffee 	bl	8000f08 <HAL_GetTick>
 8000f2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f38:	d005      	beq.n	8000f46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f3a:	4b0a      	ldr	r3, [pc, #40]	; (8000f64 <HAL_Delay+0x44>)
 8000f3c:	781b      	ldrb	r3, [r3, #0]
 8000f3e:	461a      	mov	r2, r3
 8000f40:	68fb      	ldr	r3, [r7, #12]
 8000f42:	4413      	add	r3, r2
 8000f44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f46:	bf00      	nop
 8000f48:	f7ff ffde 	bl	8000f08 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	68bb      	ldr	r3, [r7, #8]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	68fa      	ldr	r2, [r7, #12]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d8f7      	bhi.n	8000f48 <HAL_Delay+0x28>
  {
  }
}
 8000f58:	bf00      	nop
 8000f5a:	bf00      	nop
 8000f5c:	3710      	adds	r7, #16
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	20000008 	.word	0x20000008

08000f68 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	b085      	sub	sp, #20
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	f003 0307 	and.w	r3, r3, #7
 8000f76:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f78:	4b0c      	ldr	r3, [pc, #48]	; (8000fac <__NVIC_SetPriorityGrouping+0x44>)
 8000f7a:	68db      	ldr	r3, [r3, #12]
 8000f7c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f7e:	68ba      	ldr	r2, [r7, #8]
 8000f80:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f84:	4013      	ands	r3, r2
 8000f86:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f90:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f98:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f9a:	4a04      	ldr	r2, [pc, #16]	; (8000fac <__NVIC_SetPriorityGrouping+0x44>)
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	60d3      	str	r3, [r2, #12]
}
 8000fa0:	bf00      	nop
 8000fa2:	3714      	adds	r7, #20
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000faa:	4770      	bx	lr
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <__NVIC_GetPriorityGrouping+0x18>)
 8000fb6:	68db      	ldr	r3, [r3, #12]
 8000fb8:	0a1b      	lsrs	r3, r3, #8
 8000fba:	f003 0307 	and.w	r3, r3, #7
}
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000ed00 	.word	0xe000ed00

08000fcc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	db0b      	blt.n	8000ff6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fde:	79fb      	ldrb	r3, [r7, #7]
 8000fe0:	f003 021f 	and.w	r2, r3, #31
 8000fe4:	4907      	ldr	r1, [pc, #28]	; (8001004 <__NVIC_EnableIRQ+0x38>)
 8000fe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fea:	095b      	lsrs	r3, r3, #5
 8000fec:	2001      	movs	r0, #1
 8000fee:	fa00 f202 	lsl.w	r2, r0, r2
 8000ff2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	e000e100 	.word	0xe000e100

08001008 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	4603      	mov	r3, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001014:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001018:	2b00      	cmp	r3, #0
 800101a:	db0a      	blt.n	8001032 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	b2da      	uxtb	r2, r3
 8001020:	490c      	ldr	r1, [pc, #48]	; (8001054 <__NVIC_SetPriority+0x4c>)
 8001022:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001026:	0112      	lsls	r2, r2, #4
 8001028:	b2d2      	uxtb	r2, r2
 800102a:	440b      	add	r3, r1
 800102c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001030:	e00a      	b.n	8001048 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	b2da      	uxtb	r2, r3
 8001036:	4908      	ldr	r1, [pc, #32]	; (8001058 <__NVIC_SetPriority+0x50>)
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	f003 030f 	and.w	r3, r3, #15
 800103e:	3b04      	subs	r3, #4
 8001040:	0112      	lsls	r2, r2, #4
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	440b      	add	r3, r1
 8001046:	761a      	strb	r2, [r3, #24]
}
 8001048:	bf00      	nop
 800104a:	370c      	adds	r7, #12
 800104c:	46bd      	mov	sp, r7
 800104e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001052:	4770      	bx	lr
 8001054:	e000e100 	.word	0xe000e100
 8001058:	e000ed00 	.word	0xe000ed00

0800105c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800105c:	b480      	push	{r7}
 800105e:	b089      	sub	sp, #36	; 0x24
 8001060:	af00      	add	r7, sp, #0
 8001062:	60f8      	str	r0, [r7, #12]
 8001064:	60b9      	str	r1, [r7, #8]
 8001066:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001070:	69fb      	ldr	r3, [r7, #28]
 8001072:	f1c3 0307 	rsb	r3, r3, #7
 8001076:	2b04      	cmp	r3, #4
 8001078:	bf28      	it	cs
 800107a:	2304      	movcs	r3, #4
 800107c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800107e:	69fb      	ldr	r3, [r7, #28]
 8001080:	3304      	adds	r3, #4
 8001082:	2b06      	cmp	r3, #6
 8001084:	d902      	bls.n	800108c <NVIC_EncodePriority+0x30>
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3b03      	subs	r3, #3
 800108a:	e000      	b.n	800108e <NVIC_EncodePriority+0x32>
 800108c:	2300      	movs	r3, #0
 800108e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001090:	f04f 32ff 	mov.w	r2, #4294967295
 8001094:	69bb      	ldr	r3, [r7, #24]
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43da      	mvns	r2, r3
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	401a      	ands	r2, r3
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010a4:	f04f 31ff 	mov.w	r1, #4294967295
 80010a8:	697b      	ldr	r3, [r7, #20]
 80010aa:	fa01 f303 	lsl.w	r3, r1, r3
 80010ae:	43d9      	mvns	r1, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010b4:	4313      	orrs	r3, r2
         );
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	3724      	adds	r7, #36	; 0x24
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr
	...

080010c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	3b01      	subs	r3, #1
 80010d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010d4:	d301      	bcc.n	80010da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010d6:	2301      	movs	r3, #1
 80010d8:	e00f      	b.n	80010fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010da:	4a0a      	ldr	r2, [pc, #40]	; (8001104 <SysTick_Config+0x40>)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	3b01      	subs	r3, #1
 80010e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010e2:	210f      	movs	r1, #15
 80010e4:	f04f 30ff 	mov.w	r0, #4294967295
 80010e8:	f7ff ff8e 	bl	8001008 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010ec:	4b05      	ldr	r3, [pc, #20]	; (8001104 <SysTick_Config+0x40>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010f2:	4b04      	ldr	r3, [pc, #16]	; (8001104 <SysTick_Config+0x40>)
 80010f4:	2207      	movs	r2, #7
 80010f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010f8:	2300      	movs	r3, #0
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	e000e010 	.word	0xe000e010

08001108 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff ff29 	bl	8000f68 <__NVIC_SetPriorityGrouping>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800111e:	b580      	push	{r7, lr}
 8001120:	b086      	sub	sp, #24
 8001122:	af00      	add	r7, sp, #0
 8001124:	4603      	mov	r3, r0
 8001126:	60b9      	str	r1, [r7, #8]
 8001128:	607a      	str	r2, [r7, #4]
 800112a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800112c:	2300      	movs	r3, #0
 800112e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001130:	f7ff ff3e 	bl	8000fb0 <__NVIC_GetPriorityGrouping>
 8001134:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	68b9      	ldr	r1, [r7, #8]
 800113a:	6978      	ldr	r0, [r7, #20]
 800113c:	f7ff ff8e 	bl	800105c <NVIC_EncodePriority>
 8001140:	4602      	mov	r2, r0
 8001142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001146:	4611      	mov	r1, r2
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff ff5d 	bl	8001008 <__NVIC_SetPriority>
}
 800114e:	bf00      	nop
 8001150:	3718      	adds	r7, #24
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}

08001156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b082      	sub	sp, #8
 800115a:	af00      	add	r7, sp, #0
 800115c:	4603      	mov	r3, r0
 800115e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff ff31 	bl	8000fcc <__NVIC_EnableIRQ>
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b082      	sub	sp, #8
 8001176:	af00      	add	r7, sp, #0
 8001178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff ffa2 	bl	80010c4 <SysTick_Config>
 8001180:	4603      	mov	r3, r0
}
 8001182:	4618      	mov	r0, r3
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
	...

0800118c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800118c:	b480      	push	{r7}
 800118e:	b089      	sub	sp, #36	; 0x24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
 8001194:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001196:	2300      	movs	r3, #0
 8001198:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800119a:	2300      	movs	r3, #0
 800119c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800119e:	2300      	movs	r3, #0
 80011a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011a2:	2300      	movs	r3, #0
 80011a4:	61fb      	str	r3, [r7, #28]
 80011a6:	e16b      	b.n	8001480 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011a8:	2201      	movs	r2, #1
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011b2:	683b      	ldr	r3, [r7, #0]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	697a      	ldr	r2, [r7, #20]
 80011b8:	4013      	ands	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011bc:	693a      	ldr	r2, [r7, #16]
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	429a      	cmp	r2, r3
 80011c2:	f040 815a 	bne.w	800147a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f003 0303 	and.w	r3, r3, #3
 80011ce:	2b01      	cmp	r3, #1
 80011d0:	d005      	beq.n	80011de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	685b      	ldr	r3, [r3, #4]
 80011d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80011da:	2b02      	cmp	r3, #2
 80011dc:	d130      	bne.n	8001240 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80011e4:	69fb      	ldr	r3, [r7, #28]
 80011e6:	005b      	lsls	r3, r3, #1
 80011e8:	2203      	movs	r2, #3
 80011ea:	fa02 f303 	lsl.w	r3, r2, r3
 80011ee:	43db      	mvns	r3, r3
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	4013      	ands	r3, r2
 80011f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	68da      	ldr	r2, [r3, #12]
 80011fa:	69fb      	ldr	r3, [r7, #28]
 80011fc:	005b      	lsls	r3, r3, #1
 80011fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001202:	69ba      	ldr	r2, [r7, #24]
 8001204:	4313      	orrs	r3, r2
 8001206:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	69ba      	ldr	r2, [r7, #24]
 800120c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001214:	2201      	movs	r2, #1
 8001216:	69fb      	ldr	r3, [r7, #28]
 8001218:	fa02 f303 	lsl.w	r3, r2, r3
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	091b      	lsrs	r3, r3, #4
 800122a:	f003 0201 	and.w	r2, r3, #1
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	4313      	orrs	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0303 	and.w	r3, r3, #3
 8001248:	2b03      	cmp	r3, #3
 800124a:	d017      	beq.n	800127c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	68db      	ldr	r3, [r3, #12]
 8001250:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	2203      	movs	r2, #3
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	689a      	ldr	r2, [r3, #8]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	005b      	lsls	r3, r3, #1
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 0303 	and.w	r3, r3, #3
 8001284:	2b02      	cmp	r3, #2
 8001286:	d123      	bne.n	80012d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	08da      	lsrs	r2, r3, #3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	3208      	adds	r2, #8
 8001290:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001294:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001296:	69fb      	ldr	r3, [r7, #28]
 8001298:	f003 0307 	and.w	r3, r3, #7
 800129c:	009b      	lsls	r3, r3, #2
 800129e:	220f      	movs	r2, #15
 80012a0:	fa02 f303 	lsl.w	r3, r2, r3
 80012a4:	43db      	mvns	r3, r3
 80012a6:	69ba      	ldr	r2, [r7, #24]
 80012a8:	4013      	ands	r3, r2
 80012aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	691a      	ldr	r2, [r3, #16]
 80012b0:	69fb      	ldr	r3, [r7, #28]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	009b      	lsls	r3, r3, #2
 80012b8:	fa02 f303 	lsl.w	r3, r2, r3
 80012bc:	69ba      	ldr	r2, [r7, #24]
 80012be:	4313      	orrs	r3, r2
 80012c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80012c2:	69fb      	ldr	r3, [r7, #28]
 80012c4:	08da      	lsrs	r2, r3, #3
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	3208      	adds	r2, #8
 80012ca:	69b9      	ldr	r1, [r7, #24]
 80012cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	2203      	movs	r2, #3
 80012dc:	fa02 f303 	lsl.w	r3, r2, r3
 80012e0:	43db      	mvns	r3, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f003 0203 	and.w	r2, r3, #3
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	005b      	lsls	r3, r3, #1
 80012f4:	fa02 f303 	lsl.w	r3, r2, r3
 80012f8:	69ba      	ldr	r2, [r7, #24]
 80012fa:	4313      	orrs	r3, r2
 80012fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800130c:	2b00      	cmp	r3, #0
 800130e:	f000 80b4 	beq.w	800147a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	60fb      	str	r3, [r7, #12]
 8001316:	4b60      	ldr	r3, [pc, #384]	; (8001498 <HAL_GPIO_Init+0x30c>)
 8001318:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800131a:	4a5f      	ldr	r2, [pc, #380]	; (8001498 <HAL_GPIO_Init+0x30c>)
 800131c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001320:	6453      	str	r3, [r2, #68]	; 0x44
 8001322:	4b5d      	ldr	r3, [pc, #372]	; (8001498 <HAL_GPIO_Init+0x30c>)
 8001324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001326:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800132e:	4a5b      	ldr	r2, [pc, #364]	; (800149c <HAL_GPIO_Init+0x310>)
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	089b      	lsrs	r3, r3, #2
 8001334:	3302      	adds	r3, #2
 8001336:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800133c:	69fb      	ldr	r3, [r7, #28]
 800133e:	f003 0303 	and.w	r3, r3, #3
 8001342:	009b      	lsls	r3, r3, #2
 8001344:	220f      	movs	r2, #15
 8001346:	fa02 f303 	lsl.w	r3, r2, r3
 800134a:	43db      	mvns	r3, r3
 800134c:	69ba      	ldr	r2, [r7, #24]
 800134e:	4013      	ands	r3, r2
 8001350:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	4a52      	ldr	r2, [pc, #328]	; (80014a0 <HAL_GPIO_Init+0x314>)
 8001356:	4293      	cmp	r3, r2
 8001358:	d02b      	beq.n	80013b2 <HAL_GPIO_Init+0x226>
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	4a51      	ldr	r2, [pc, #324]	; (80014a4 <HAL_GPIO_Init+0x318>)
 800135e:	4293      	cmp	r3, r2
 8001360:	d025      	beq.n	80013ae <HAL_GPIO_Init+0x222>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4a50      	ldr	r2, [pc, #320]	; (80014a8 <HAL_GPIO_Init+0x31c>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d01f      	beq.n	80013aa <HAL_GPIO_Init+0x21e>
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	4a4f      	ldr	r2, [pc, #316]	; (80014ac <HAL_GPIO_Init+0x320>)
 800136e:	4293      	cmp	r3, r2
 8001370:	d019      	beq.n	80013a6 <HAL_GPIO_Init+0x21a>
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a4e      	ldr	r2, [pc, #312]	; (80014b0 <HAL_GPIO_Init+0x324>)
 8001376:	4293      	cmp	r3, r2
 8001378:	d013      	beq.n	80013a2 <HAL_GPIO_Init+0x216>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4a4d      	ldr	r2, [pc, #308]	; (80014b4 <HAL_GPIO_Init+0x328>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d00d      	beq.n	800139e <HAL_GPIO_Init+0x212>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	4a4c      	ldr	r2, [pc, #304]	; (80014b8 <HAL_GPIO_Init+0x32c>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d007      	beq.n	800139a <HAL_GPIO_Init+0x20e>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	4a4b      	ldr	r2, [pc, #300]	; (80014bc <HAL_GPIO_Init+0x330>)
 800138e:	4293      	cmp	r3, r2
 8001390:	d101      	bne.n	8001396 <HAL_GPIO_Init+0x20a>
 8001392:	2307      	movs	r3, #7
 8001394:	e00e      	b.n	80013b4 <HAL_GPIO_Init+0x228>
 8001396:	2308      	movs	r3, #8
 8001398:	e00c      	b.n	80013b4 <HAL_GPIO_Init+0x228>
 800139a:	2306      	movs	r3, #6
 800139c:	e00a      	b.n	80013b4 <HAL_GPIO_Init+0x228>
 800139e:	2305      	movs	r3, #5
 80013a0:	e008      	b.n	80013b4 <HAL_GPIO_Init+0x228>
 80013a2:	2304      	movs	r3, #4
 80013a4:	e006      	b.n	80013b4 <HAL_GPIO_Init+0x228>
 80013a6:	2303      	movs	r3, #3
 80013a8:	e004      	b.n	80013b4 <HAL_GPIO_Init+0x228>
 80013aa:	2302      	movs	r3, #2
 80013ac:	e002      	b.n	80013b4 <HAL_GPIO_Init+0x228>
 80013ae:	2301      	movs	r3, #1
 80013b0:	e000      	b.n	80013b4 <HAL_GPIO_Init+0x228>
 80013b2:	2300      	movs	r3, #0
 80013b4:	69fa      	ldr	r2, [r7, #28]
 80013b6:	f002 0203 	and.w	r2, r2, #3
 80013ba:	0092      	lsls	r2, r2, #2
 80013bc:	4093      	lsls	r3, r2
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013c4:	4935      	ldr	r1, [pc, #212]	; (800149c <HAL_GPIO_Init+0x310>)
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	089b      	lsrs	r3, r3, #2
 80013ca:	3302      	adds	r3, #2
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013d2:	4b3b      	ldr	r3, [pc, #236]	; (80014c0 <HAL_GPIO_Init+0x334>)
 80013d4:	689b      	ldr	r3, [r3, #8]
 80013d6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	43db      	mvns	r3, r3
 80013dc:	69ba      	ldr	r2, [r7, #24]
 80013de:	4013      	ands	r3, r2
 80013e0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80013e2:	683b      	ldr	r3, [r7, #0]
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d003      	beq.n	80013f6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	4313      	orrs	r3, r2
 80013f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013f6:	4a32      	ldr	r2, [pc, #200]	; (80014c0 <HAL_GPIO_Init+0x334>)
 80013f8:	69bb      	ldr	r3, [r7, #24]
 80013fa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013fc:	4b30      	ldr	r3, [pc, #192]	; (80014c0 <HAL_GPIO_Init+0x334>)
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	43db      	mvns	r3, r3
 8001406:	69ba      	ldr	r2, [r7, #24]
 8001408:	4013      	ands	r3, r2
 800140a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d003      	beq.n	8001420 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001418:	69ba      	ldr	r2, [r7, #24]
 800141a:	693b      	ldr	r3, [r7, #16]
 800141c:	4313      	orrs	r3, r2
 800141e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001420:	4a27      	ldr	r2, [pc, #156]	; (80014c0 <HAL_GPIO_Init+0x334>)
 8001422:	69bb      	ldr	r3, [r7, #24]
 8001424:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001426:	4b26      	ldr	r3, [pc, #152]	; (80014c0 <HAL_GPIO_Init+0x334>)
 8001428:	685b      	ldr	r3, [r3, #4]
 800142a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800142c:	693b      	ldr	r3, [r7, #16]
 800142e:	43db      	mvns	r3, r3
 8001430:	69ba      	ldr	r2, [r7, #24]
 8001432:	4013      	ands	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001442:	69ba      	ldr	r2, [r7, #24]
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	4313      	orrs	r3, r2
 8001448:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800144a:	4a1d      	ldr	r2, [pc, #116]	; (80014c0 <HAL_GPIO_Init+0x334>)
 800144c:	69bb      	ldr	r3, [r7, #24]
 800144e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001450:	4b1b      	ldr	r3, [pc, #108]	; (80014c0 <HAL_GPIO_Init+0x334>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001456:	693b      	ldr	r3, [r7, #16]
 8001458:	43db      	mvns	r3, r3
 800145a:	69ba      	ldr	r2, [r7, #24]
 800145c:	4013      	ands	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800146c:	69ba      	ldr	r2, [r7, #24]
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	4313      	orrs	r3, r2
 8001472:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001474:	4a12      	ldr	r2, [pc, #72]	; (80014c0 <HAL_GPIO_Init+0x334>)
 8001476:	69bb      	ldr	r3, [r7, #24]
 8001478:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800147a:	69fb      	ldr	r3, [r7, #28]
 800147c:	3301      	adds	r3, #1
 800147e:	61fb      	str	r3, [r7, #28]
 8001480:	69fb      	ldr	r3, [r7, #28]
 8001482:	2b0f      	cmp	r3, #15
 8001484:	f67f ae90 	bls.w	80011a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001488:	bf00      	nop
 800148a:	bf00      	nop
 800148c:	3724      	adds	r7, #36	; 0x24
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop
 8001498:	40023800 	.word	0x40023800
 800149c:	40013800 	.word	0x40013800
 80014a0:	40020000 	.word	0x40020000
 80014a4:	40020400 	.word	0x40020400
 80014a8:	40020800 	.word	0x40020800
 80014ac:	40020c00 	.word	0x40020c00
 80014b0:	40021000 	.word	0x40021000
 80014b4:	40021400 	.word	0x40021400
 80014b8:	40021800 	.word	0x40021800
 80014bc:	40021c00 	.word	0x40021c00
 80014c0:	40013c00 	.word	0x40013c00

080014c4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014c4:	b480      	push	{r7}
 80014c6:	b085      	sub	sp, #20
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	460b      	mov	r3, r1
 80014ce:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	691a      	ldr	r2, [r3, #16]
 80014d4:	887b      	ldrh	r3, [r7, #2]
 80014d6:	4013      	ands	r3, r2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d002      	beq.n	80014e2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80014dc:	2301      	movs	r3, #1
 80014de:	73fb      	strb	r3, [r7, #15]
 80014e0:	e001      	b.n	80014e6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80014e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	3714      	adds	r7, #20
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr

080014f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014f4:	b480      	push	{r7}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
 80014fc:	460b      	mov	r3, r1
 80014fe:	807b      	strh	r3, [r7, #2]
 8001500:	4613      	mov	r3, r2
 8001502:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001504:	787b      	ldrb	r3, [r7, #1]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d003      	beq.n	8001512 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800150a:	887a      	ldrh	r2, [r7, #2]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001510:	e003      	b.n	800151a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001512:	887b      	ldrh	r3, [r7, #2]
 8001514:	041a      	lsls	r2, r3, #16
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	619a      	str	r2, [r3, #24]
}
 800151a:	bf00      	nop
 800151c:	370c      	adds	r7, #12
 800151e:	46bd      	mov	sp, r7
 8001520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001524:	4770      	bx	lr

08001526 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001526:	b480      	push	{r7}
 8001528:	b085      	sub	sp, #20
 800152a:	af00      	add	r7, sp, #0
 800152c:	6078      	str	r0, [r7, #4]
 800152e:	460b      	mov	r3, r1
 8001530:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	695b      	ldr	r3, [r3, #20]
 8001536:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001538:	887a      	ldrh	r2, [r7, #2]
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	4013      	ands	r3, r2
 800153e:	041a      	lsls	r2, r3, #16
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	43d9      	mvns	r1, r3
 8001544:	887b      	ldrh	r3, [r7, #2]
 8001546:	400b      	ands	r3, r1
 8001548:	431a      	orrs	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	619a      	str	r2, [r3, #24]
}
 800154e:	bf00      	nop
 8001550:	3714      	adds	r7, #20
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800155a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800155c:	b08f      	sub	sp, #60	; 0x3c
 800155e:	af0a      	add	r7, sp, #40	; 0x28
 8001560:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2b00      	cmp	r3, #0
 8001566:	d101      	bne.n	800156c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001568:	2301      	movs	r3, #1
 800156a:	e054      	b.n	8001616 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 8001578:	b2db      	uxtb	r3, r3
 800157a:	2b00      	cmp	r3, #0
 800157c:	d106      	bne.n	800158c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8001586:	6878      	ldr	r0, [r7, #4]
 8001588:	f009 fb7c 	bl	800ac84 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2203      	movs	r2, #3
 8001590:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001594:	68fb      	ldr	r3, [r7, #12]
 8001596:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001598:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800159c:	2b00      	cmp	r3, #0
 800159e:	d102      	bne.n	80015a6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f003 f9ee 	bl	800498c <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	603b      	str	r3, [r7, #0]
 80015b6:	687e      	ldr	r6, [r7, #4]
 80015b8:	466d      	mov	r5, sp
 80015ba:	f106 0410 	add.w	r4, r6, #16
 80015be:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015c0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015c2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015c4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015c6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015ca:	e885 0003 	stmia.w	r5, {r0, r1}
 80015ce:	1d33      	adds	r3, r6, #4
 80015d0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80015d2:	6838      	ldr	r0, [r7, #0]
 80015d4:	f003 f968 	bl	80048a8 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2101      	movs	r1, #1
 80015de:	4618      	mov	r0, r3
 80015e0:	f003 f9e5 	bl	80049ae <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	603b      	str	r3, [r7, #0]
 80015ea:	687e      	ldr	r6, [r7, #4]
 80015ec:	466d      	mov	r5, sp
 80015ee:	f106 0410 	add.w	r4, r6, #16
 80015f2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015f6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015f8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80015fa:	e894 0003 	ldmia.w	r4, {r0, r1}
 80015fe:	e885 0003 	stmia.w	r5, {r0, r1}
 8001602:	1d33      	adds	r3, r6, #4
 8001604:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001606:	6838      	ldr	r0, [r7, #0]
 8001608:	f003 fb6e 	bl	8004ce8 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001614:	2300      	movs	r3, #0
}
 8001616:	4618      	mov	r0, r3
 8001618:	3714      	adds	r7, #20
 800161a:	46bd      	mov	sp, r7
 800161c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800161e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800161e:	b590      	push	{r4, r7, lr}
 8001620:	b089      	sub	sp, #36	; 0x24
 8001622:	af04      	add	r7, sp, #16
 8001624:	6078      	str	r0, [r7, #4]
 8001626:	4608      	mov	r0, r1
 8001628:	4611      	mov	r1, r2
 800162a:	461a      	mov	r2, r3
 800162c:	4603      	mov	r3, r0
 800162e:	70fb      	strb	r3, [r7, #3]
 8001630:	460b      	mov	r3, r1
 8001632:	70bb      	strb	r3, [r7, #2]
 8001634:	4613      	mov	r3, r2
 8001636:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800163e:	2b01      	cmp	r3, #1
 8001640:	d101      	bne.n	8001646 <HAL_HCD_HC_Init+0x28>
 8001642:	2302      	movs	r3, #2
 8001644:	e076      	b.n	8001734 <HAL_HCD_HC_Init+0x116>
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2201      	movs	r2, #1
 800164a:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 800164e:	78fb      	ldrb	r3, [r7, #3]
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	212c      	movs	r1, #44	; 0x2c
 8001654:	fb01 f303 	mul.w	r3, r1, r3
 8001658:	4413      	add	r3, r2
 800165a:	333d      	adds	r3, #61	; 0x3d
 800165c:	2200      	movs	r2, #0
 800165e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001660:	78fb      	ldrb	r3, [r7, #3]
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	212c      	movs	r1, #44	; 0x2c
 8001666:	fb01 f303 	mul.w	r3, r1, r3
 800166a:	4413      	add	r3, r2
 800166c:	3338      	adds	r3, #56	; 0x38
 800166e:	787a      	ldrb	r2, [r7, #1]
 8001670:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8001672:	78fb      	ldrb	r3, [r7, #3]
 8001674:	687a      	ldr	r2, [r7, #4]
 8001676:	212c      	movs	r1, #44	; 0x2c
 8001678:	fb01 f303 	mul.w	r3, r1, r3
 800167c:	4413      	add	r3, r2
 800167e:	3340      	adds	r3, #64	; 0x40
 8001680:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001682:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001684:	78fb      	ldrb	r3, [r7, #3]
 8001686:	687a      	ldr	r2, [r7, #4]
 8001688:	212c      	movs	r1, #44	; 0x2c
 800168a:	fb01 f303 	mul.w	r3, r1, r3
 800168e:	4413      	add	r3, r2
 8001690:	3339      	adds	r3, #57	; 0x39
 8001692:	78fa      	ldrb	r2, [r7, #3]
 8001694:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001696:	78fb      	ldrb	r3, [r7, #3]
 8001698:	687a      	ldr	r2, [r7, #4]
 800169a:	212c      	movs	r1, #44	; 0x2c
 800169c:	fb01 f303 	mul.w	r3, r1, r3
 80016a0:	4413      	add	r3, r2
 80016a2:	333f      	adds	r3, #63	; 0x3f
 80016a4:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80016a8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80016aa:	78fb      	ldrb	r3, [r7, #3]
 80016ac:	78ba      	ldrb	r2, [r7, #2]
 80016ae:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80016b2:	b2d0      	uxtb	r0, r2
 80016b4:	687a      	ldr	r2, [r7, #4]
 80016b6:	212c      	movs	r1, #44	; 0x2c
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	4413      	add	r3, r2
 80016be:	333a      	adds	r3, #58	; 0x3a
 80016c0:	4602      	mov	r2, r0
 80016c2:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80016c4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	da09      	bge.n	80016e0 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	212c      	movs	r1, #44	; 0x2c
 80016d2:	fb01 f303 	mul.w	r3, r1, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	333b      	adds	r3, #59	; 0x3b
 80016da:	2201      	movs	r2, #1
 80016dc:	701a      	strb	r2, [r3, #0]
 80016de:	e008      	b.n	80016f2 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80016e0:	78fb      	ldrb	r3, [r7, #3]
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	212c      	movs	r1, #44	; 0x2c
 80016e6:	fb01 f303 	mul.w	r3, r1, r3
 80016ea:	4413      	add	r3, r2
 80016ec:	333b      	adds	r3, #59	; 0x3b
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 80016f2:	78fb      	ldrb	r3, [r7, #3]
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	212c      	movs	r1, #44	; 0x2c
 80016f8:	fb01 f303 	mul.w	r3, r1, r3
 80016fc:	4413      	add	r3, r2
 80016fe:	333c      	adds	r3, #60	; 0x3c
 8001700:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001704:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	6818      	ldr	r0, [r3, #0]
 800170a:	787c      	ldrb	r4, [r7, #1]
 800170c:	78ba      	ldrb	r2, [r7, #2]
 800170e:	78f9      	ldrb	r1, [r7, #3]
 8001710:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001712:	9302      	str	r3, [sp, #8]
 8001714:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001718:	9301      	str	r3, [sp, #4]
 800171a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800171e:	9300      	str	r3, [sp, #0]
 8001720:	4623      	mov	r3, r4
 8001722:	f003 fc67 	bl	8004ff4 <USB_HC_Init>
 8001726:	4603      	mov	r3, r0
 8001728:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2200      	movs	r2, #0
 800172e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001732:	7bfb      	ldrb	r3, [r7, #15]
}
 8001734:	4618      	mov	r0, r3
 8001736:	3714      	adds	r7, #20
 8001738:	46bd      	mov	sp, r7
 800173a:	bd90      	pop	{r4, r7, pc}

0800173c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	460b      	mov	r3, r1
 8001746:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001748:	2300      	movs	r3, #0
 800174a:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001752:	2b01      	cmp	r3, #1
 8001754:	d101      	bne.n	800175a <HAL_HCD_HC_Halt+0x1e>
 8001756:	2302      	movs	r3, #2
 8001758:	e00f      	b.n	800177a <HAL_HCD_HC_Halt+0x3e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	2201      	movs	r2, #1
 800175e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	78fa      	ldrb	r2, [r7, #3]
 8001768:	4611      	mov	r1, r2
 800176a:	4618      	mov	r0, r3
 800176c:	f003 feb7 	bl	80054de <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2200      	movs	r2, #0
 8001774:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001778:	7bfb      	ldrb	r3, [r7, #15]
}
 800177a:	4618      	mov	r0, r3
 800177c:	3710      	adds	r7, #16
 800177e:	46bd      	mov	sp, r7
 8001780:	bd80      	pop	{r7, pc}
	...

08001784 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	4608      	mov	r0, r1
 800178e:	4611      	mov	r1, r2
 8001790:	461a      	mov	r2, r3
 8001792:	4603      	mov	r3, r0
 8001794:	70fb      	strb	r3, [r7, #3]
 8001796:	460b      	mov	r3, r1
 8001798:	70bb      	strb	r3, [r7, #2]
 800179a:	4613      	mov	r3, r2
 800179c:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 800179e:	78fb      	ldrb	r3, [r7, #3]
 80017a0:	687a      	ldr	r2, [r7, #4]
 80017a2:	212c      	movs	r1, #44	; 0x2c
 80017a4:	fb01 f303 	mul.w	r3, r1, r3
 80017a8:	4413      	add	r3, r2
 80017aa:	333b      	adds	r3, #59	; 0x3b
 80017ac:	78ba      	ldrb	r2, [r7, #2]
 80017ae:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80017b0:	78fb      	ldrb	r3, [r7, #3]
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	212c      	movs	r1, #44	; 0x2c
 80017b6:	fb01 f303 	mul.w	r3, r1, r3
 80017ba:	4413      	add	r3, r2
 80017bc:	333f      	adds	r3, #63	; 0x3f
 80017be:	787a      	ldrb	r2, [r7, #1]
 80017c0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80017c2:	7c3b      	ldrb	r3, [r7, #16]
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d112      	bne.n	80017ee <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80017c8:	78fb      	ldrb	r3, [r7, #3]
 80017ca:	687a      	ldr	r2, [r7, #4]
 80017cc:	212c      	movs	r1, #44	; 0x2c
 80017ce:	fb01 f303 	mul.w	r3, r1, r3
 80017d2:	4413      	add	r3, r2
 80017d4:	3342      	adds	r3, #66	; 0x42
 80017d6:	2203      	movs	r2, #3
 80017d8:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 80017da:	78fb      	ldrb	r3, [r7, #3]
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	212c      	movs	r1, #44	; 0x2c
 80017e0:	fb01 f303 	mul.w	r3, r1, r3
 80017e4:	4413      	add	r3, r2
 80017e6:	333d      	adds	r3, #61	; 0x3d
 80017e8:	7f3a      	ldrb	r2, [r7, #28]
 80017ea:	701a      	strb	r2, [r3, #0]
 80017ec:	e008      	b.n	8001800 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	212c      	movs	r1, #44	; 0x2c
 80017f4:	fb01 f303 	mul.w	r3, r1, r3
 80017f8:	4413      	add	r3, r2
 80017fa:	3342      	adds	r3, #66	; 0x42
 80017fc:	2202      	movs	r2, #2
 80017fe:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001800:	787b      	ldrb	r3, [r7, #1]
 8001802:	2b03      	cmp	r3, #3
 8001804:	f200 80c6 	bhi.w	8001994 <HAL_HCD_HC_SubmitRequest+0x210>
 8001808:	a201      	add	r2, pc, #4	; (adr r2, 8001810 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800180a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800180e:	bf00      	nop
 8001810:	08001821 	.word	0x08001821
 8001814:	08001981 	.word	0x08001981
 8001818:	08001885 	.word	0x08001885
 800181c:	08001903 	.word	0x08001903
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001820:	7c3b      	ldrb	r3, [r7, #16]
 8001822:	2b01      	cmp	r3, #1
 8001824:	f040 80b8 	bne.w	8001998 <HAL_HCD_HC_SubmitRequest+0x214>
 8001828:	78bb      	ldrb	r3, [r7, #2]
 800182a:	2b00      	cmp	r3, #0
 800182c:	f040 80b4 	bne.w	8001998 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001830:	8b3b      	ldrh	r3, [r7, #24]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d108      	bne.n	8001848 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001836:	78fb      	ldrb	r3, [r7, #3]
 8001838:	687a      	ldr	r2, [r7, #4]
 800183a:	212c      	movs	r1, #44	; 0x2c
 800183c:	fb01 f303 	mul.w	r3, r1, r3
 8001840:	4413      	add	r3, r2
 8001842:	3355      	adds	r3, #85	; 0x55
 8001844:	2201      	movs	r2, #1
 8001846:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001848:	78fb      	ldrb	r3, [r7, #3]
 800184a:	687a      	ldr	r2, [r7, #4]
 800184c:	212c      	movs	r1, #44	; 0x2c
 800184e:	fb01 f303 	mul.w	r3, r1, r3
 8001852:	4413      	add	r3, r2
 8001854:	3355      	adds	r3, #85	; 0x55
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d109      	bne.n	8001870 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800185c:	78fb      	ldrb	r3, [r7, #3]
 800185e:	687a      	ldr	r2, [r7, #4]
 8001860:	212c      	movs	r1, #44	; 0x2c
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	4413      	add	r3, r2
 8001868:	3342      	adds	r3, #66	; 0x42
 800186a:	2200      	movs	r2, #0
 800186c:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800186e:	e093      	b.n	8001998 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001870:	78fb      	ldrb	r3, [r7, #3]
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	212c      	movs	r1, #44	; 0x2c
 8001876:	fb01 f303 	mul.w	r3, r1, r3
 800187a:	4413      	add	r3, r2
 800187c:	3342      	adds	r3, #66	; 0x42
 800187e:	2202      	movs	r2, #2
 8001880:	701a      	strb	r2, [r3, #0]
      break;
 8001882:	e089      	b.n	8001998 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001884:	78bb      	ldrb	r3, [r7, #2]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d11d      	bne.n	80018c6 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800188a:	78fb      	ldrb	r3, [r7, #3]
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	212c      	movs	r1, #44	; 0x2c
 8001890:	fb01 f303 	mul.w	r3, r1, r3
 8001894:	4413      	add	r3, r2
 8001896:	3355      	adds	r3, #85	; 0x55
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d109      	bne.n	80018b2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800189e:	78fb      	ldrb	r3, [r7, #3]
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	212c      	movs	r1, #44	; 0x2c
 80018a4:	fb01 f303 	mul.w	r3, r1, r3
 80018a8:	4413      	add	r3, r2
 80018aa:	3342      	adds	r3, #66	; 0x42
 80018ac:	2200      	movs	r2, #0
 80018ae:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80018b0:	e073      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018b2:	78fb      	ldrb	r3, [r7, #3]
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	212c      	movs	r1, #44	; 0x2c
 80018b8:	fb01 f303 	mul.w	r3, r1, r3
 80018bc:	4413      	add	r3, r2
 80018be:	3342      	adds	r3, #66	; 0x42
 80018c0:	2202      	movs	r2, #2
 80018c2:	701a      	strb	r2, [r3, #0]
      break;
 80018c4:	e069      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80018c6:	78fb      	ldrb	r3, [r7, #3]
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	212c      	movs	r1, #44	; 0x2c
 80018cc:	fb01 f303 	mul.w	r3, r1, r3
 80018d0:	4413      	add	r3, r2
 80018d2:	3354      	adds	r3, #84	; 0x54
 80018d4:	781b      	ldrb	r3, [r3, #0]
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d109      	bne.n	80018ee <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018da:	78fb      	ldrb	r3, [r7, #3]
 80018dc:	687a      	ldr	r2, [r7, #4]
 80018de:	212c      	movs	r1, #44	; 0x2c
 80018e0:	fb01 f303 	mul.w	r3, r1, r3
 80018e4:	4413      	add	r3, r2
 80018e6:	3342      	adds	r3, #66	; 0x42
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]
      break;
 80018ec:	e055      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018ee:	78fb      	ldrb	r3, [r7, #3]
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	212c      	movs	r1, #44	; 0x2c
 80018f4:	fb01 f303 	mul.w	r3, r1, r3
 80018f8:	4413      	add	r3, r2
 80018fa:	3342      	adds	r3, #66	; 0x42
 80018fc:	2202      	movs	r2, #2
 80018fe:	701a      	strb	r2, [r3, #0]
      break;
 8001900:	e04b      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001902:	78bb      	ldrb	r3, [r7, #2]
 8001904:	2b00      	cmp	r3, #0
 8001906:	d11d      	bne.n	8001944 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001908:	78fb      	ldrb	r3, [r7, #3]
 800190a:	687a      	ldr	r2, [r7, #4]
 800190c:	212c      	movs	r1, #44	; 0x2c
 800190e:	fb01 f303 	mul.w	r3, r1, r3
 8001912:	4413      	add	r3, r2
 8001914:	3355      	adds	r3, #85	; 0x55
 8001916:	781b      	ldrb	r3, [r3, #0]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d109      	bne.n	8001930 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800191c:	78fb      	ldrb	r3, [r7, #3]
 800191e:	687a      	ldr	r2, [r7, #4]
 8001920:	212c      	movs	r1, #44	; 0x2c
 8001922:	fb01 f303 	mul.w	r3, r1, r3
 8001926:	4413      	add	r3, r2
 8001928:	3342      	adds	r3, #66	; 0x42
 800192a:	2200      	movs	r2, #0
 800192c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800192e:	e034      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001930:	78fb      	ldrb	r3, [r7, #3]
 8001932:	687a      	ldr	r2, [r7, #4]
 8001934:	212c      	movs	r1, #44	; 0x2c
 8001936:	fb01 f303 	mul.w	r3, r1, r3
 800193a:	4413      	add	r3, r2
 800193c:	3342      	adds	r3, #66	; 0x42
 800193e:	2202      	movs	r2, #2
 8001940:	701a      	strb	r2, [r3, #0]
      break;
 8001942:	e02a      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001944:	78fb      	ldrb	r3, [r7, #3]
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	212c      	movs	r1, #44	; 0x2c
 800194a:	fb01 f303 	mul.w	r3, r1, r3
 800194e:	4413      	add	r3, r2
 8001950:	3354      	adds	r3, #84	; 0x54
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d109      	bne.n	800196c <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001958:	78fb      	ldrb	r3, [r7, #3]
 800195a:	687a      	ldr	r2, [r7, #4]
 800195c:	212c      	movs	r1, #44	; 0x2c
 800195e:	fb01 f303 	mul.w	r3, r1, r3
 8001962:	4413      	add	r3, r2
 8001964:	3342      	adds	r3, #66	; 0x42
 8001966:	2200      	movs	r2, #0
 8001968:	701a      	strb	r2, [r3, #0]
      break;
 800196a:	e016      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800196c:	78fb      	ldrb	r3, [r7, #3]
 800196e:	687a      	ldr	r2, [r7, #4]
 8001970:	212c      	movs	r1, #44	; 0x2c
 8001972:	fb01 f303 	mul.w	r3, r1, r3
 8001976:	4413      	add	r3, r2
 8001978:	3342      	adds	r3, #66	; 0x42
 800197a:	2202      	movs	r2, #2
 800197c:	701a      	strb	r2, [r3, #0]
      break;
 800197e:	e00c      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001980:	78fb      	ldrb	r3, [r7, #3]
 8001982:	687a      	ldr	r2, [r7, #4]
 8001984:	212c      	movs	r1, #44	; 0x2c
 8001986:	fb01 f303 	mul.w	r3, r1, r3
 800198a:	4413      	add	r3, r2
 800198c:	3342      	adds	r3, #66	; 0x42
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
      break;
 8001992:	e002      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001994:	bf00      	nop
 8001996:	e000      	b.n	800199a <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001998:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 800199a:	78fb      	ldrb	r3, [r7, #3]
 800199c:	687a      	ldr	r2, [r7, #4]
 800199e:	212c      	movs	r1, #44	; 0x2c
 80019a0:	fb01 f303 	mul.w	r3, r1, r3
 80019a4:	4413      	add	r3, r2
 80019a6:	3344      	adds	r3, #68	; 0x44
 80019a8:	697a      	ldr	r2, [r7, #20]
 80019aa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80019ac:	78fb      	ldrb	r3, [r7, #3]
 80019ae:	8b3a      	ldrh	r2, [r7, #24]
 80019b0:	6879      	ldr	r1, [r7, #4]
 80019b2:	202c      	movs	r0, #44	; 0x2c
 80019b4:	fb00 f303 	mul.w	r3, r0, r3
 80019b8:	440b      	add	r3, r1
 80019ba:	334c      	adds	r3, #76	; 0x4c
 80019bc:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80019be:	78fb      	ldrb	r3, [r7, #3]
 80019c0:	687a      	ldr	r2, [r7, #4]
 80019c2:	212c      	movs	r1, #44	; 0x2c
 80019c4:	fb01 f303 	mul.w	r3, r1, r3
 80019c8:	4413      	add	r3, r2
 80019ca:	3360      	adds	r3, #96	; 0x60
 80019cc:	2200      	movs	r2, #0
 80019ce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80019d0:	78fb      	ldrb	r3, [r7, #3]
 80019d2:	687a      	ldr	r2, [r7, #4]
 80019d4:	212c      	movs	r1, #44	; 0x2c
 80019d6:	fb01 f303 	mul.w	r3, r1, r3
 80019da:	4413      	add	r3, r2
 80019dc:	3350      	adds	r3, #80	; 0x50
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80019e2:	78fb      	ldrb	r3, [r7, #3]
 80019e4:	687a      	ldr	r2, [r7, #4]
 80019e6:	212c      	movs	r1, #44	; 0x2c
 80019e8:	fb01 f303 	mul.w	r3, r1, r3
 80019ec:	4413      	add	r3, r2
 80019ee:	3339      	adds	r3, #57	; 0x39
 80019f0:	78fa      	ldrb	r2, [r7, #3]
 80019f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 80019f4:	78fb      	ldrb	r3, [r7, #3]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	212c      	movs	r1, #44	; 0x2c
 80019fa:	fb01 f303 	mul.w	r3, r1, r3
 80019fe:	4413      	add	r3, r2
 8001a00:	3361      	adds	r3, #97	; 0x61
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6818      	ldr	r0, [r3, #0]
 8001a0a:	78fb      	ldrb	r3, [r7, #3]
 8001a0c:	222c      	movs	r2, #44	; 0x2c
 8001a0e:	fb02 f303 	mul.w	r3, r2, r3
 8001a12:	3338      	adds	r3, #56	; 0x38
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	18d1      	adds	r1, r2, r3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	691b      	ldr	r3, [r3, #16]
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	461a      	mov	r2, r3
 8001a20:	f003 fc0a 	bl	8005238 <USB_HC_StartXfer>
 8001a24:	4603      	mov	r3, r0
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop

08001a30 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	4618      	mov	r0, r3
 8001a48:	f003 f90b 	bl	8004c62 <USB_GetMode>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b01      	cmp	r3, #1
 8001a50:	f040 80f6 	bne.w	8001c40 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f003 f8ef 	bl	8004c3c <USB_ReadInterrupts>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	f000 80ec 	beq.w	8001c3e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f003 f8e6 	bl	8004c3c <USB_ReadInterrupts>
 8001a70:	4603      	mov	r3, r0
 8001a72:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a76:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a7a:	d104      	bne.n	8001a86 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001a84:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	f003 f8d6 	bl	8004c3c <USB_ReadInterrupts>
 8001a90:	4603      	mov	r3, r0
 8001a92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001a96:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001a9a:	d104      	bne.n	8001aa6 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001aa4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f003 f8c6 	bl	8004c3c <USB_ReadInterrupts>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001ab6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001aba:	d104      	bne.n	8001ac6 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001ac4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4618      	mov	r0, r3
 8001acc:	f003 f8b6 	bl	8004c3c <USB_ReadInterrupts>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	f003 0302 	and.w	r3, r3, #2
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d103      	bne.n	8001ae2 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2202      	movs	r2, #2
 8001ae0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f003 f8a8 	bl	8004c3c <USB_ReadInterrupts>
 8001aec:	4603      	mov	r3, r0
 8001aee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001af2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001af6:	d11c      	bne.n	8001b32 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001b00:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10f      	bne.n	8001b32 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001b12:	2110      	movs	r1, #16
 8001b14:	6938      	ldr	r0, [r7, #16]
 8001b16:	f002 ff97 	bl	8004a48 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001b1a:	6938      	ldr	r0, [r7, #16]
 8001b1c:	f002 ffc8 	bl	8004ab0 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2101      	movs	r1, #1
 8001b26:	4618      	mov	r0, r3
 8001b28:	f003 f99e 	bl	8004e68 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001b2c:	6878      	ldr	r0, [r7, #4]
 8001b2e:	f009 f927 	bl	800ad80 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	4618      	mov	r0, r3
 8001b38:	f003 f880 	bl	8004c3c <USB_ReadInterrupts>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b42:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b46:	d102      	bne.n	8001b4e <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f001 f89e 	bl	8002c8a <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f003 f872 	bl	8004c3c <USB_ReadInterrupts>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	f003 0308 	and.w	r3, r3, #8
 8001b5e:	2b08      	cmp	r3, #8
 8001b60:	d106      	bne.n	8001b70 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001b62:	6878      	ldr	r0, [r7, #4]
 8001b64:	f009 f8f0 	bl	800ad48 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	2208      	movs	r2, #8
 8001b6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f003 f861 	bl	8004c3c <USB_ReadInterrupts>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	f003 0310 	and.w	r3, r3, #16
 8001b80:	2b10      	cmp	r3, #16
 8001b82:	d101      	bne.n	8001b88 <HAL_HCD_IRQHandler+0x158>
 8001b84:	2301      	movs	r3, #1
 8001b86:	e000      	b.n	8001b8a <HAL_HCD_IRQHandler+0x15a>
 8001b88:	2300      	movs	r3, #0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d012      	beq.n	8001bb4 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	699a      	ldr	r2, [r3, #24]
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f022 0210 	bic.w	r2, r2, #16
 8001b9c:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001b9e:	6878      	ldr	r0, [r7, #4]
 8001ba0:	f000 ffa1 	bl	8002ae6 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	699a      	ldr	r2, [r3, #24]
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f042 0210 	orr.w	r2, r2, #16
 8001bb2:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4618      	mov	r0, r3
 8001bba:	f003 f83f 	bl	8004c3c <USB_ReadInterrupts>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bc4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001bc8:	d13a      	bne.n	8001c40 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	681b      	ldr	r3, [r3, #0]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f003 fc74 	bl	80054bc <USB_HC_ReadInterrupt>
 8001bd4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	617b      	str	r3, [r7, #20]
 8001bda:	e025      	b.n	8001c28 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	f003 030f 	and.w	r3, r3, #15
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	fa22 f303 	lsr.w	r3, r2, r3
 8001be8:	f003 0301 	and.w	r3, r3, #1
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d018      	beq.n	8001c22 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	015a      	lsls	r2, r3, #5
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001c02:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c06:	d106      	bne.n	8001c16 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f8ab 	bl	8001d6a <HCD_HC_IN_IRQHandler>
 8001c14:	e005      	b.n	8001c22 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	b2db      	uxtb	r3, r3
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 fbf9 	bl	8002414 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	3301      	adds	r3, #1
 8001c26:	617b      	str	r3, [r7, #20]
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	689b      	ldr	r3, [r3, #8]
 8001c2c:	697a      	ldr	r2, [r7, #20]
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d3d4      	bcc.n	8001bdc <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c3a:	615a      	str	r2, [r3, #20]
 8001c3c:	e000      	b.n	8001c40 <HAL_HCD_IRQHandler+0x210>
      return;
 8001c3e:	bf00      	nop
    }
  }
}
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b082      	sub	sp, #8
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d101      	bne.n	8001c5c <HAL_HCD_Start+0x16>
 8001c58:	2302      	movs	r3, #2
 8001c5a:	e013      	b.n	8001c84 <HAL_HCD_Start+0x3e>
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2201      	movs	r2, #1
 8001c60:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2101      	movs	r1, #1
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f003 f960 	bl	8004f30 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f002 fe78 	bl	800496a <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001c82:	2300      	movs	r3, #0
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8001c9a:	2b01      	cmp	r3, #1
 8001c9c:	d101      	bne.n	8001ca2 <HAL_HCD_Stop+0x16>
 8001c9e:	2302      	movs	r3, #2
 8001ca0:	e00d      	b.n	8001cbe <HAL_HCD_Stop+0x32>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f003 fd4e 	bl	8005750 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001cbc:	2300      	movs	r3, #0
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3708      	adds	r7, #8
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001cc6:	b580      	push	{r7, lr}
 8001cc8:	b082      	sub	sp, #8
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f003 f902 	bl	8004edc <USB_ResetPort>
 8001cd8:	4603      	mov	r3, r0
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	b083      	sub	sp, #12
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
 8001cea:	460b      	mov	r3, r1
 8001cec:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001cee:	78fb      	ldrb	r3, [r7, #3]
 8001cf0:	687a      	ldr	r2, [r7, #4]
 8001cf2:	212c      	movs	r1, #44	; 0x2c
 8001cf4:	fb01 f303 	mul.w	r3, r1, r3
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3360      	adds	r3, #96	; 0x60
 8001cfc:	781b      	ldrb	r3, [r3, #0]
}
 8001cfe:	4618      	mov	r0, r3
 8001d00:	370c      	adds	r7, #12
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
 8001d12:	460b      	mov	r3, r1
 8001d14:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001d16:	78fb      	ldrb	r3, [r7, #3]
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	212c      	movs	r1, #44	; 0x2c
 8001d1c:	fb01 f303 	mul.w	r3, r1, r3
 8001d20:	4413      	add	r3, r2
 8001d22:	3350      	adds	r3, #80	; 0x50
 8001d24:	681b      	ldr	r3, [r3, #0]
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	370c      	adds	r7, #12
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d30:	4770      	bx	lr

08001d32 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f003 f946 	bl	8004fd0 <USB_GetCurrentFrame>
 8001d44:	4603      	mov	r3, r0
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3708      	adds	r7, #8
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f003 f921 	bl	8004fa2 <USB_GetHostSpeed>
 8001d60:	4603      	mov	r3, r0
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}

08001d6a <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001d6a:	b580      	push	{r7, lr}
 8001d6c:	b086      	sub	sp, #24
 8001d6e:	af00      	add	r7, sp, #0
 8001d70:	6078      	str	r0, [r7, #4]
 8001d72:	460b      	mov	r3, r1
 8001d74:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001d80:	78fb      	ldrb	r3, [r7, #3]
 8001d82:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	015a      	lsls	r2, r3, #5
 8001d88:	693b      	ldr	r3, [r7, #16]
 8001d8a:	4413      	add	r3, r2
 8001d8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 0304 	and.w	r3, r3, #4
 8001d96:	2b04      	cmp	r3, #4
 8001d98:	d11a      	bne.n	8001dd0 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	015a      	lsls	r2, r3, #5
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	4413      	add	r3, r2
 8001da2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001da6:	461a      	mov	r2, r3
 8001da8:	2304      	movs	r3, #4
 8001daa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001dac:	687a      	ldr	r2, [r7, #4]
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	212c      	movs	r1, #44	; 0x2c
 8001db2:	fb01 f303 	mul.w	r3, r1, r3
 8001db6:	4413      	add	r3, r2
 8001db8:	3361      	adds	r3, #97	; 0x61
 8001dba:	2206      	movs	r2, #6
 8001dbc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	68fa      	ldr	r2, [r7, #12]
 8001dc4:	b2d2      	uxtb	r2, r2
 8001dc6:	4611      	mov	r1, r2
 8001dc8:	4618      	mov	r0, r3
 8001dca:	f003 fb88 	bl	80054de <USB_HC_Halt>
 8001dce:	e0af      	b.n	8001f30 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	015a      	lsls	r2, r3, #5
 8001dd4:	693b      	ldr	r3, [r7, #16]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ddc:	689b      	ldr	r3, [r3, #8]
 8001dde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001de2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001de6:	d11b      	bne.n	8001e20 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	015a      	lsls	r2, r3, #5
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	4413      	add	r3, r2
 8001df0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001df4:	461a      	mov	r2, r3
 8001df6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001dfa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001dfc:	687a      	ldr	r2, [r7, #4]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	212c      	movs	r1, #44	; 0x2c
 8001e02:	fb01 f303 	mul.w	r3, r1, r3
 8001e06:	4413      	add	r3, r2
 8001e08:	3361      	adds	r3, #97	; 0x61
 8001e0a:	2207      	movs	r2, #7
 8001e0c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	68fa      	ldr	r2, [r7, #12]
 8001e14:	b2d2      	uxtb	r2, r2
 8001e16:	4611      	mov	r1, r2
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f003 fb60 	bl	80054de <USB_HC_Halt>
 8001e1e:	e087      	b.n	8001f30 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	015a      	lsls	r2, r3, #5
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	4413      	add	r3, r2
 8001e28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f003 0320 	and.w	r3, r3, #32
 8001e32:	2b20      	cmp	r3, #32
 8001e34:	d109      	bne.n	8001e4a <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	015a      	lsls	r2, r3, #5
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e42:	461a      	mov	r2, r3
 8001e44:	2320      	movs	r3, #32
 8001e46:	6093      	str	r3, [r2, #8]
 8001e48:	e072      	b.n	8001f30 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	015a      	lsls	r2, r3, #5
 8001e4e:	693b      	ldr	r3, [r7, #16]
 8001e50:	4413      	add	r3, r2
 8001e52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e56:	689b      	ldr	r3, [r3, #8]
 8001e58:	f003 0308 	and.w	r3, r3, #8
 8001e5c:	2b08      	cmp	r3, #8
 8001e5e:	d11a      	bne.n	8001e96 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	015a      	lsls	r2, r3, #5
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	4413      	add	r3, r2
 8001e68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e6c:	461a      	mov	r2, r3
 8001e6e:	2308      	movs	r3, #8
 8001e70:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	212c      	movs	r1, #44	; 0x2c
 8001e78:	fb01 f303 	mul.w	r3, r1, r3
 8001e7c:	4413      	add	r3, r2
 8001e7e:	3361      	adds	r3, #97	; 0x61
 8001e80:	2205      	movs	r2, #5
 8001e82:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	68fa      	ldr	r2, [r7, #12]
 8001e8a:	b2d2      	uxtb	r2, r2
 8001e8c:	4611      	mov	r1, r2
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f003 fb25 	bl	80054de <USB_HC_Halt>
 8001e94:	e04c      	b.n	8001f30 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	015a      	lsls	r2, r3, #5
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001ea8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001eac:	d11b      	bne.n	8001ee6 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	015a      	lsls	r2, r3, #5
 8001eb2:	693b      	ldr	r3, [r7, #16]
 8001eb4:	4413      	add	r3, r2
 8001eb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eba:	461a      	mov	r2, r3
 8001ebc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ec0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	212c      	movs	r1, #44	; 0x2c
 8001ec8:	fb01 f303 	mul.w	r3, r1, r3
 8001ecc:	4413      	add	r3, r2
 8001ece:	3361      	adds	r3, #97	; 0x61
 8001ed0:	2208      	movs	r2, #8
 8001ed2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68fa      	ldr	r2, [r7, #12]
 8001eda:	b2d2      	uxtb	r2, r2
 8001edc:	4611      	mov	r1, r2
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f003 fafd 	bl	80054de <USB_HC_Halt>
 8001ee4:	e024      	b.n	8001f30 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	015a      	lsls	r2, r3, #5
 8001eea:	693b      	ldr	r3, [r7, #16]
 8001eec:	4413      	add	r3, r2
 8001eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ef2:	689b      	ldr	r3, [r3, #8]
 8001ef4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ef8:	2b80      	cmp	r3, #128	; 0x80
 8001efa:	d119      	bne.n	8001f30 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	015a      	lsls	r2, r3, #5
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	4413      	add	r3, r2
 8001f04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f08:	461a      	mov	r2, r3
 8001f0a:	2380      	movs	r3, #128	; 0x80
 8001f0c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	212c      	movs	r1, #44	; 0x2c
 8001f14:	fb01 f303 	mul.w	r3, r1, r3
 8001f18:	4413      	add	r3, r2
 8001f1a:	3361      	adds	r3, #97	; 0x61
 8001f1c:	2206      	movs	r2, #6
 8001f1e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	68fa      	ldr	r2, [r7, #12]
 8001f26:	b2d2      	uxtb	r2, r2
 8001f28:	4611      	mov	r1, r2
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f003 fad7 	bl	80054de <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001f30:	68fb      	ldr	r3, [r7, #12]
 8001f32:	015a      	lsls	r2, r3, #5
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	4413      	add	r3, r2
 8001f38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f42:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001f46:	d112      	bne.n	8001f6e <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	b2d2      	uxtb	r2, r2
 8001f50:	4611      	mov	r1, r2
 8001f52:	4618      	mov	r0, r3
 8001f54:	f003 fac3 	bl	80054de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	015a      	lsls	r2, r3, #5
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	4413      	add	r3, r2
 8001f60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f64:	461a      	mov	r2, r3
 8001f66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001f6a:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001f6c:	e24e      	b.n	800240c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	015a      	lsls	r2, r3, #5
 8001f72:	693b      	ldr	r3, [r7, #16]
 8001f74:	4413      	add	r3, r2
 8001f76:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f003 0301 	and.w	r3, r3, #1
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	f040 80df 	bne.w	8002144 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	691b      	ldr	r3, [r3, #16]
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d019      	beq.n	8001fc2 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001f8e:	687a      	ldr	r2, [r7, #4]
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	212c      	movs	r1, #44	; 0x2c
 8001f94:	fb01 f303 	mul.w	r3, r1, r3
 8001f98:	4413      	add	r3, r2
 8001f9a:	3348      	adds	r3, #72	; 0x48
 8001f9c:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	0159      	lsls	r1, r3, #5
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	440b      	add	r3, r1
 8001fa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001faa:	691b      	ldr	r3, [r3, #16]
 8001fac:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001fb0:	1ad2      	subs	r2, r2, r3
 8001fb2:	6879      	ldr	r1, [r7, #4]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	202c      	movs	r0, #44	; 0x2c
 8001fb8:	fb00 f303 	mul.w	r3, r0, r3
 8001fbc:	440b      	add	r3, r1
 8001fbe:	3350      	adds	r3, #80	; 0x50
 8001fc0:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001fc2:	687a      	ldr	r2, [r7, #4]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	212c      	movs	r1, #44	; 0x2c
 8001fc8:	fb01 f303 	mul.w	r3, r1, r3
 8001fcc:	4413      	add	r3, r2
 8001fce:	3361      	adds	r3, #97	; 0x61
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001fd4:	687a      	ldr	r2, [r7, #4]
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	212c      	movs	r1, #44	; 0x2c
 8001fda:	fb01 f303 	mul.w	r3, r1, r3
 8001fde:	4413      	add	r3, r2
 8001fe0:	335c      	adds	r3, #92	; 0x5c
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	015a      	lsls	r2, r3, #5
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	4413      	add	r3, r2
 8001fee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001ff8:	687a      	ldr	r2, [r7, #4]
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	212c      	movs	r1, #44	; 0x2c
 8001ffe:	fb01 f303 	mul.w	r3, r1, r3
 8002002:	4413      	add	r3, r2
 8002004:	333f      	adds	r3, #63	; 0x3f
 8002006:	781b      	ldrb	r3, [r3, #0]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d009      	beq.n	8002020 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	212c      	movs	r1, #44	; 0x2c
 8002012:	fb01 f303 	mul.w	r3, r1, r3
 8002016:	4413      	add	r3, r2
 8002018:	333f      	adds	r3, #63	; 0x3f
 800201a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800201c:	2b02      	cmp	r3, #2
 800201e:	d111      	bne.n	8002044 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	68fa      	ldr	r2, [r7, #12]
 8002026:	b2d2      	uxtb	r2, r2
 8002028:	4611      	mov	r1, r2
 800202a:	4618      	mov	r0, r3
 800202c:	f003 fa57 	bl	80054de <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	015a      	lsls	r2, r3, #5
 8002034:	693b      	ldr	r3, [r7, #16]
 8002036:	4413      	add	r3, r2
 8002038:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800203c:	461a      	mov	r2, r3
 800203e:	2310      	movs	r3, #16
 8002040:	6093      	str	r3, [r2, #8]
 8002042:	e03a      	b.n	80020ba <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	212c      	movs	r1, #44	; 0x2c
 800204a:	fb01 f303 	mul.w	r3, r1, r3
 800204e:	4413      	add	r3, r2
 8002050:	333f      	adds	r3, #63	; 0x3f
 8002052:	781b      	ldrb	r3, [r3, #0]
 8002054:	2b03      	cmp	r3, #3
 8002056:	d009      	beq.n	800206c <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	212c      	movs	r1, #44	; 0x2c
 800205e:	fb01 f303 	mul.w	r3, r1, r3
 8002062:	4413      	add	r3, r2
 8002064:	333f      	adds	r3, #63	; 0x3f
 8002066:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8002068:	2b01      	cmp	r3, #1
 800206a:	d126      	bne.n	80020ba <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	015a      	lsls	r2, r3, #5
 8002070:	693b      	ldr	r3, [r7, #16]
 8002072:	4413      	add	r3, r2
 8002074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	0151      	lsls	r1, r2, #5
 800207e:	693a      	ldr	r2, [r7, #16]
 8002080:	440a      	add	r2, r1
 8002082:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002086:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800208a:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	212c      	movs	r1, #44	; 0x2c
 8002092:	fb01 f303 	mul.w	r3, r1, r3
 8002096:	4413      	add	r3, r2
 8002098:	3360      	adds	r3, #96	; 0x60
 800209a:	2201      	movs	r2, #1
 800209c:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	b2d9      	uxtb	r1, r3
 80020a2:	687a      	ldr	r2, [r7, #4]
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	202c      	movs	r0, #44	; 0x2c
 80020a8:	fb00 f303 	mul.w	r3, r0, r3
 80020ac:	4413      	add	r3, r2
 80020ae:	3360      	adds	r3, #96	; 0x60
 80020b0:	781b      	ldrb	r3, [r3, #0]
 80020b2:	461a      	mov	r2, r3
 80020b4:	6878      	ldr	r0, [r7, #4]
 80020b6:	f008 fe71 	bl	800ad9c <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	2b01      	cmp	r3, #1
 80020c0:	d12b      	bne.n	800211a <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	212c      	movs	r1, #44	; 0x2c
 80020c8:	fb01 f303 	mul.w	r3, r1, r3
 80020cc:	4413      	add	r3, r2
 80020ce:	3348      	adds	r3, #72	; 0x48
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	6879      	ldr	r1, [r7, #4]
 80020d4:	68fa      	ldr	r2, [r7, #12]
 80020d6:	202c      	movs	r0, #44	; 0x2c
 80020d8:	fb00 f202 	mul.w	r2, r0, r2
 80020dc:	440a      	add	r2, r1
 80020de:	3240      	adds	r2, #64	; 0x40
 80020e0:	8812      	ldrh	r2, [r2, #0]
 80020e2:	fbb3 f3f2 	udiv	r3, r3, r2
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	f000 818e 	beq.w	800240c <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	212c      	movs	r1, #44	; 0x2c
 80020f6:	fb01 f303 	mul.w	r3, r1, r3
 80020fa:	4413      	add	r3, r2
 80020fc:	3354      	adds	r3, #84	; 0x54
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	f083 0301 	eor.w	r3, r3, #1
 8002104:	b2d8      	uxtb	r0, r3
 8002106:	687a      	ldr	r2, [r7, #4]
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	212c      	movs	r1, #44	; 0x2c
 800210c:	fb01 f303 	mul.w	r3, r1, r3
 8002110:	4413      	add	r3, r2
 8002112:	3354      	adds	r3, #84	; 0x54
 8002114:	4602      	mov	r2, r0
 8002116:	701a      	strb	r2, [r3, #0]
}
 8002118:	e178      	b.n	800240c <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 800211a:	687a      	ldr	r2, [r7, #4]
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	212c      	movs	r1, #44	; 0x2c
 8002120:	fb01 f303 	mul.w	r3, r1, r3
 8002124:	4413      	add	r3, r2
 8002126:	3354      	adds	r3, #84	; 0x54
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	f083 0301 	eor.w	r3, r3, #1
 800212e:	b2d8      	uxtb	r0, r3
 8002130:	687a      	ldr	r2, [r7, #4]
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	212c      	movs	r1, #44	; 0x2c
 8002136:	fb01 f303 	mul.w	r3, r1, r3
 800213a:	4413      	add	r3, r2
 800213c:	3354      	adds	r3, #84	; 0x54
 800213e:	4602      	mov	r2, r0
 8002140:	701a      	strb	r2, [r3, #0]
}
 8002142:	e163      	b.n	800240c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	015a      	lsls	r2, r3, #5
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	4413      	add	r3, r2
 800214c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f003 0302 	and.w	r3, r3, #2
 8002156:	2b02      	cmp	r3, #2
 8002158:	f040 80f6 	bne.w	8002348 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 800215c:	687a      	ldr	r2, [r7, #4]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	212c      	movs	r1, #44	; 0x2c
 8002162:	fb01 f303 	mul.w	r3, r1, r3
 8002166:	4413      	add	r3, r2
 8002168:	3361      	adds	r3, #97	; 0x61
 800216a:	781b      	ldrb	r3, [r3, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d109      	bne.n	8002184 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	212c      	movs	r1, #44	; 0x2c
 8002176:	fb01 f303 	mul.w	r3, r1, r3
 800217a:	4413      	add	r3, r2
 800217c:	3360      	adds	r3, #96	; 0x60
 800217e:	2201      	movs	r2, #1
 8002180:	701a      	strb	r2, [r3, #0]
 8002182:	e0c9      	b.n	8002318 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	212c      	movs	r1, #44	; 0x2c
 800218a:	fb01 f303 	mul.w	r3, r1, r3
 800218e:	4413      	add	r3, r2
 8002190:	3361      	adds	r3, #97	; 0x61
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	2b05      	cmp	r3, #5
 8002196:	d109      	bne.n	80021ac <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	212c      	movs	r1, #44	; 0x2c
 800219e:	fb01 f303 	mul.w	r3, r1, r3
 80021a2:	4413      	add	r3, r2
 80021a4:	3360      	adds	r3, #96	; 0x60
 80021a6:	2205      	movs	r2, #5
 80021a8:	701a      	strb	r2, [r3, #0]
 80021aa:	e0b5      	b.n	8002318 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	212c      	movs	r1, #44	; 0x2c
 80021b2:	fb01 f303 	mul.w	r3, r1, r3
 80021b6:	4413      	add	r3, r2
 80021b8:	3361      	adds	r3, #97	; 0x61
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b06      	cmp	r3, #6
 80021be:	d009      	beq.n	80021d4 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80021c0:	687a      	ldr	r2, [r7, #4]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	212c      	movs	r1, #44	; 0x2c
 80021c6:	fb01 f303 	mul.w	r3, r1, r3
 80021ca:	4413      	add	r3, r2
 80021cc:	3361      	adds	r3, #97	; 0x61
 80021ce:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80021d0:	2b08      	cmp	r3, #8
 80021d2:	d150      	bne.n	8002276 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 80021d4:	687a      	ldr	r2, [r7, #4]
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	212c      	movs	r1, #44	; 0x2c
 80021da:	fb01 f303 	mul.w	r3, r1, r3
 80021de:	4413      	add	r3, r2
 80021e0:	335c      	adds	r3, #92	; 0x5c
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	1c5a      	adds	r2, r3, #1
 80021e6:	6879      	ldr	r1, [r7, #4]
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	202c      	movs	r0, #44	; 0x2c
 80021ec:	fb00 f303 	mul.w	r3, r0, r3
 80021f0:	440b      	add	r3, r1
 80021f2:	335c      	adds	r3, #92	; 0x5c
 80021f4:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	212c      	movs	r1, #44	; 0x2c
 80021fc:	fb01 f303 	mul.w	r3, r1, r3
 8002200:	4413      	add	r3, r2
 8002202:	335c      	adds	r3, #92	; 0x5c
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	2b02      	cmp	r3, #2
 8002208:	d912      	bls.n	8002230 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	212c      	movs	r1, #44	; 0x2c
 8002210:	fb01 f303 	mul.w	r3, r1, r3
 8002214:	4413      	add	r3, r2
 8002216:	335c      	adds	r3, #92	; 0x5c
 8002218:	2200      	movs	r2, #0
 800221a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 800221c:	687a      	ldr	r2, [r7, #4]
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	212c      	movs	r1, #44	; 0x2c
 8002222:	fb01 f303 	mul.w	r3, r1, r3
 8002226:	4413      	add	r3, r2
 8002228:	3360      	adds	r3, #96	; 0x60
 800222a:	2204      	movs	r2, #4
 800222c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800222e:	e073      	b.n	8002318 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002230:	687a      	ldr	r2, [r7, #4]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	212c      	movs	r1, #44	; 0x2c
 8002236:	fb01 f303 	mul.w	r3, r1, r3
 800223a:	4413      	add	r3, r2
 800223c:	3360      	adds	r3, #96	; 0x60
 800223e:	2202      	movs	r2, #2
 8002240:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	015a      	lsls	r2, r3, #5
 8002246:	693b      	ldr	r3, [r7, #16]
 8002248:	4413      	add	r3, r2
 800224a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002252:	68bb      	ldr	r3, [r7, #8]
 8002254:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002258:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002260:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	015a      	lsls	r2, r3, #5
 8002266:	693b      	ldr	r3, [r7, #16]
 8002268:	4413      	add	r3, r2
 800226a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800226e:	461a      	mov	r2, r3
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002274:	e050      	b.n	8002318 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002276:	687a      	ldr	r2, [r7, #4]
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	212c      	movs	r1, #44	; 0x2c
 800227c:	fb01 f303 	mul.w	r3, r1, r3
 8002280:	4413      	add	r3, r2
 8002282:	3361      	adds	r3, #97	; 0x61
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b03      	cmp	r3, #3
 8002288:	d122      	bne.n	80022d0 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	212c      	movs	r1, #44	; 0x2c
 8002290:	fb01 f303 	mul.w	r3, r1, r3
 8002294:	4413      	add	r3, r2
 8002296:	3360      	adds	r3, #96	; 0x60
 8002298:	2202      	movs	r2, #2
 800229a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	015a      	lsls	r2, r3, #5
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	4413      	add	r3, r2
 80022a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80022b2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80022ba:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	015a      	lsls	r2, r3, #5
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	4413      	add	r3, r2
 80022c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022c8:	461a      	mov	r2, r3
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	e023      	b.n	8002318 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 80022d0:	687a      	ldr	r2, [r7, #4]
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	212c      	movs	r1, #44	; 0x2c
 80022d6:	fb01 f303 	mul.w	r3, r1, r3
 80022da:	4413      	add	r3, r2
 80022dc:	3361      	adds	r3, #97	; 0x61
 80022de:	781b      	ldrb	r3, [r3, #0]
 80022e0:	2b07      	cmp	r3, #7
 80022e2:	d119      	bne.n	8002318 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 80022e4:	687a      	ldr	r2, [r7, #4]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	212c      	movs	r1, #44	; 0x2c
 80022ea:	fb01 f303 	mul.w	r3, r1, r3
 80022ee:	4413      	add	r3, r2
 80022f0:	335c      	adds	r3, #92	; 0x5c
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	1c5a      	adds	r2, r3, #1
 80022f6:	6879      	ldr	r1, [r7, #4]
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	202c      	movs	r0, #44	; 0x2c
 80022fc:	fb00 f303 	mul.w	r3, r0, r3
 8002300:	440b      	add	r3, r1
 8002302:	335c      	adds	r3, #92	; 0x5c
 8002304:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	212c      	movs	r1, #44	; 0x2c
 800230c:	fb01 f303 	mul.w	r3, r1, r3
 8002310:	4413      	add	r3, r2
 8002312:	3360      	adds	r3, #96	; 0x60
 8002314:	2204      	movs	r2, #4
 8002316:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	015a      	lsls	r2, r3, #5
 800231c:	693b      	ldr	r3, [r7, #16]
 800231e:	4413      	add	r3, r2
 8002320:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002324:	461a      	mov	r2, r3
 8002326:	2302      	movs	r3, #2
 8002328:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	b2d9      	uxtb	r1, r3
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	202c      	movs	r0, #44	; 0x2c
 8002334:	fb00 f303 	mul.w	r3, r0, r3
 8002338:	4413      	add	r3, r2
 800233a:	3360      	adds	r3, #96	; 0x60
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	461a      	mov	r2, r3
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f008 fd2b 	bl	800ad9c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002346:	e061      	b.n	800240c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	015a      	lsls	r2, r3, #5
 800234c:	693b      	ldr	r3, [r7, #16]
 800234e:	4413      	add	r3, r2
 8002350:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	f003 0310 	and.w	r3, r3, #16
 800235a:	2b10      	cmp	r3, #16
 800235c:	d156      	bne.n	800240c <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	212c      	movs	r1, #44	; 0x2c
 8002364:	fb01 f303 	mul.w	r3, r1, r3
 8002368:	4413      	add	r3, r2
 800236a:	333f      	adds	r3, #63	; 0x3f
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	2b03      	cmp	r3, #3
 8002370:	d111      	bne.n	8002396 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	212c      	movs	r1, #44	; 0x2c
 8002378:	fb01 f303 	mul.w	r3, r1, r3
 800237c:	4413      	add	r3, r2
 800237e:	335c      	adds	r3, #92	; 0x5c
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68fa      	ldr	r2, [r7, #12]
 800238a:	b2d2      	uxtb	r2, r2
 800238c:	4611      	mov	r1, r2
 800238e:	4618      	mov	r0, r3
 8002390:	f003 f8a5 	bl	80054de <USB_HC_Halt>
 8002394:	e031      	b.n	80023fa <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8002396:	687a      	ldr	r2, [r7, #4]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	212c      	movs	r1, #44	; 0x2c
 800239c:	fb01 f303 	mul.w	r3, r1, r3
 80023a0:	4413      	add	r3, r2
 80023a2:	333f      	adds	r3, #63	; 0x3f
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d009      	beq.n	80023be <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	212c      	movs	r1, #44	; 0x2c
 80023b0:	fb01 f303 	mul.w	r3, r1, r3
 80023b4:	4413      	add	r3, r2
 80023b6:	333f      	adds	r3, #63	; 0x3f
 80023b8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d11d      	bne.n	80023fa <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80023be:	687a      	ldr	r2, [r7, #4]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	212c      	movs	r1, #44	; 0x2c
 80023c4:	fb01 f303 	mul.w	r3, r1, r3
 80023c8:	4413      	add	r3, r2
 80023ca:	335c      	adds	r3, #92	; 0x5c
 80023cc:	2200      	movs	r2, #0
 80023ce:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	691b      	ldr	r3, [r3, #16]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d110      	bne.n	80023fa <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	212c      	movs	r1, #44	; 0x2c
 80023de:	fb01 f303 	mul.w	r3, r1, r3
 80023e2:	4413      	add	r3, r2
 80023e4:	3361      	adds	r3, #97	; 0x61
 80023e6:	2203      	movs	r2, #3
 80023e8:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68fa      	ldr	r2, [r7, #12]
 80023f0:	b2d2      	uxtb	r2, r2
 80023f2:	4611      	mov	r1, r2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f003 f872 	bl	80054de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	015a      	lsls	r2, r3, #5
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	4413      	add	r3, r2
 8002402:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002406:	461a      	mov	r2, r3
 8002408:	2310      	movs	r3, #16
 800240a:	6093      	str	r3, [r2, #8]
}
 800240c:	bf00      	nop
 800240e:	3718      	adds	r7, #24
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}

08002414 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b088      	sub	sp, #32
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
 800241c:	460b      	mov	r3, r1
 800241e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800242a:	78fb      	ldrb	r3, [r7, #3]
 800242c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	015a      	lsls	r2, r3, #5
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	4413      	add	r3, r2
 8002436:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f003 0304 	and.w	r3, r3, #4
 8002440:	2b04      	cmp	r3, #4
 8002442:	d11a      	bne.n	800247a <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	015a      	lsls	r2, r3, #5
 8002448:	69bb      	ldr	r3, [r7, #24]
 800244a:	4413      	add	r3, r2
 800244c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002450:	461a      	mov	r2, r3
 8002452:	2304      	movs	r3, #4
 8002454:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8002456:	687a      	ldr	r2, [r7, #4]
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	212c      	movs	r1, #44	; 0x2c
 800245c:	fb01 f303 	mul.w	r3, r1, r3
 8002460:	4413      	add	r3, r2
 8002462:	3361      	adds	r3, #97	; 0x61
 8002464:	2206      	movs	r2, #6
 8002466:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	697a      	ldr	r2, [r7, #20]
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	4611      	mov	r1, r2
 8002472:	4618      	mov	r0, r3
 8002474:	f003 f833 	bl	80054de <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 8002478:	e331      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	015a      	lsls	r2, r3, #5
 800247e:	69bb      	ldr	r3, [r7, #24]
 8002480:	4413      	add	r3, r2
 8002482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	f003 0320 	and.w	r3, r3, #32
 800248c:	2b20      	cmp	r3, #32
 800248e:	d12e      	bne.n	80024ee <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	015a      	lsls	r2, r3, #5
 8002494:	69bb      	ldr	r3, [r7, #24]
 8002496:	4413      	add	r3, r2
 8002498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800249c:	461a      	mov	r2, r3
 800249e:	2320      	movs	r3, #32
 80024a0:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	697b      	ldr	r3, [r7, #20]
 80024a6:	212c      	movs	r1, #44	; 0x2c
 80024a8:	fb01 f303 	mul.w	r3, r1, r3
 80024ac:	4413      	add	r3, r2
 80024ae:	333d      	adds	r3, #61	; 0x3d
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	f040 8313 	bne.w	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 80024b8:	687a      	ldr	r2, [r7, #4]
 80024ba:	697b      	ldr	r3, [r7, #20]
 80024bc:	212c      	movs	r1, #44	; 0x2c
 80024be:	fb01 f303 	mul.w	r3, r1, r3
 80024c2:	4413      	add	r3, r2
 80024c4:	333d      	adds	r3, #61	; 0x3d
 80024c6:	2200      	movs	r2, #0
 80024c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80024ca:	687a      	ldr	r2, [r7, #4]
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	212c      	movs	r1, #44	; 0x2c
 80024d0:	fb01 f303 	mul.w	r3, r1, r3
 80024d4:	4413      	add	r3, r2
 80024d6:	3360      	adds	r3, #96	; 0x60
 80024d8:	2202      	movs	r2, #2
 80024da:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	697a      	ldr	r2, [r7, #20]
 80024e2:	b2d2      	uxtb	r2, r2
 80024e4:	4611      	mov	r1, r2
 80024e6:	4618      	mov	r0, r3
 80024e8:	f002 fff9 	bl	80054de <USB_HC_Halt>
}
 80024ec:	e2f7      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80024ee:	697b      	ldr	r3, [r7, #20]
 80024f0:	015a      	lsls	r2, r3, #5
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	4413      	add	r3, r2
 80024f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002500:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002504:	d112      	bne.n	800252c <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002506:	697b      	ldr	r3, [r7, #20]
 8002508:	015a      	lsls	r2, r3, #5
 800250a:	69bb      	ldr	r3, [r7, #24]
 800250c:	4413      	add	r3, r2
 800250e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002512:	461a      	mov	r2, r3
 8002514:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002518:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	697a      	ldr	r2, [r7, #20]
 8002520:	b2d2      	uxtb	r2, r2
 8002522:	4611      	mov	r1, r2
 8002524:	4618      	mov	r0, r3
 8002526:	f002 ffda 	bl	80054de <USB_HC_Halt>
}
 800252a:	e2d8      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800252c:	697b      	ldr	r3, [r7, #20]
 800252e:	015a      	lsls	r2, r3, #5
 8002530:	69bb      	ldr	r3, [r7, #24]
 8002532:	4413      	add	r3, r2
 8002534:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002538:	689b      	ldr	r3, [r3, #8]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b01      	cmp	r3, #1
 8002540:	d140      	bne.n	80025c4 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002542:	687a      	ldr	r2, [r7, #4]
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	212c      	movs	r1, #44	; 0x2c
 8002548:	fb01 f303 	mul.w	r3, r1, r3
 800254c:	4413      	add	r3, r2
 800254e:	335c      	adds	r3, #92	; 0x5c
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	015a      	lsls	r2, r3, #5
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	4413      	add	r3, r2
 800255c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002560:	689b      	ldr	r3, [r3, #8]
 8002562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002566:	2b40      	cmp	r3, #64	; 0x40
 8002568:	d111      	bne.n	800258e <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	212c      	movs	r1, #44	; 0x2c
 8002570:	fb01 f303 	mul.w	r3, r1, r3
 8002574:	4413      	add	r3, r2
 8002576:	333d      	adds	r3, #61	; 0x3d
 8002578:	2201      	movs	r2, #1
 800257a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	015a      	lsls	r2, r3, #5
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	4413      	add	r3, r2
 8002584:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002588:	461a      	mov	r2, r3
 800258a:	2340      	movs	r3, #64	; 0x40
 800258c:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	015a      	lsls	r2, r3, #5
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	4413      	add	r3, r2
 8002596:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800259a:	461a      	mov	r2, r3
 800259c:	2301      	movs	r3, #1
 800259e:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80025a0:	687a      	ldr	r2, [r7, #4]
 80025a2:	697b      	ldr	r3, [r7, #20]
 80025a4:	212c      	movs	r1, #44	; 0x2c
 80025a6:	fb01 f303 	mul.w	r3, r1, r3
 80025aa:	4413      	add	r3, r2
 80025ac:	3361      	adds	r3, #97	; 0x61
 80025ae:	2201      	movs	r2, #1
 80025b0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	697a      	ldr	r2, [r7, #20]
 80025b8:	b2d2      	uxtb	r2, r2
 80025ba:	4611      	mov	r1, r2
 80025bc:	4618      	mov	r0, r3
 80025be:	f002 ff8e 	bl	80054de <USB_HC_Halt>
}
 80025c2:	e28c      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80025c4:	697b      	ldr	r3, [r7, #20]
 80025c6:	015a      	lsls	r2, r3, #5
 80025c8:	69bb      	ldr	r3, [r7, #24]
 80025ca:	4413      	add	r3, r2
 80025cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80025d6:	2b40      	cmp	r3, #64	; 0x40
 80025d8:	d12c      	bne.n	8002634 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	212c      	movs	r1, #44	; 0x2c
 80025e0:	fb01 f303 	mul.w	r3, r1, r3
 80025e4:	4413      	add	r3, r2
 80025e6:	3361      	adds	r3, #97	; 0x61
 80025e8:	2204      	movs	r2, #4
 80025ea:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	697b      	ldr	r3, [r7, #20]
 80025f0:	212c      	movs	r1, #44	; 0x2c
 80025f2:	fb01 f303 	mul.w	r3, r1, r3
 80025f6:	4413      	add	r3, r2
 80025f8:	333d      	adds	r3, #61	; 0x3d
 80025fa:	2201      	movs	r2, #1
 80025fc:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 80025fe:	687a      	ldr	r2, [r7, #4]
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	212c      	movs	r1, #44	; 0x2c
 8002604:	fb01 f303 	mul.w	r3, r1, r3
 8002608:	4413      	add	r3, r2
 800260a:	335c      	adds	r3, #92	; 0x5c
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	b2d2      	uxtb	r2, r2
 8002618:	4611      	mov	r1, r2
 800261a:	4618      	mov	r0, r3
 800261c:	f002 ff5f 	bl	80054de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	015a      	lsls	r2, r3, #5
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	4413      	add	r3, r2
 8002628:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800262c:	461a      	mov	r2, r3
 800262e:	2340      	movs	r3, #64	; 0x40
 8002630:	6093      	str	r3, [r2, #8]
}
 8002632:	e254      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	015a      	lsls	r2, r3, #5
 8002638:	69bb      	ldr	r3, [r7, #24]
 800263a:	4413      	add	r3, r2
 800263c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 0308 	and.w	r3, r3, #8
 8002646:	2b08      	cmp	r3, #8
 8002648:	d11a      	bne.n	8002680 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	015a      	lsls	r2, r3, #5
 800264e:	69bb      	ldr	r3, [r7, #24]
 8002650:	4413      	add	r3, r2
 8002652:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002656:	461a      	mov	r2, r3
 8002658:	2308      	movs	r3, #8
 800265a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	212c      	movs	r1, #44	; 0x2c
 8002662:	fb01 f303 	mul.w	r3, r1, r3
 8002666:	4413      	add	r3, r2
 8002668:	3361      	adds	r3, #97	; 0x61
 800266a:	2205      	movs	r2, #5
 800266c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	b2d2      	uxtb	r2, r2
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f002 ff30 	bl	80054de <USB_HC_Halt>
}
 800267e:	e22e      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	015a      	lsls	r2, r3, #5
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	4413      	add	r3, r2
 8002688:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800268c:	689b      	ldr	r3, [r3, #8]
 800268e:	f003 0310 	and.w	r3, r3, #16
 8002692:	2b10      	cmp	r3, #16
 8002694:	d140      	bne.n	8002718 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	212c      	movs	r1, #44	; 0x2c
 800269c:	fb01 f303 	mul.w	r3, r1, r3
 80026a0:	4413      	add	r3, r2
 80026a2:	335c      	adds	r3, #92	; 0x5c
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	212c      	movs	r1, #44	; 0x2c
 80026ae:	fb01 f303 	mul.w	r3, r1, r3
 80026b2:	4413      	add	r3, r2
 80026b4:	3361      	adds	r3, #97	; 0x61
 80026b6:	2203      	movs	r2, #3
 80026b8:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	212c      	movs	r1, #44	; 0x2c
 80026c0:	fb01 f303 	mul.w	r3, r1, r3
 80026c4:	4413      	add	r3, r2
 80026c6:	333d      	adds	r3, #61	; 0x3d
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d112      	bne.n	80026f4 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 80026ce:	687a      	ldr	r2, [r7, #4]
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	212c      	movs	r1, #44	; 0x2c
 80026d4:	fb01 f303 	mul.w	r3, r1, r3
 80026d8:	4413      	add	r3, r2
 80026da:	333c      	adds	r3, #60	; 0x3c
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d108      	bne.n	80026f4 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 80026e2:	687a      	ldr	r2, [r7, #4]
 80026e4:	697b      	ldr	r3, [r7, #20]
 80026e6:	212c      	movs	r1, #44	; 0x2c
 80026e8:	fb01 f303 	mul.w	r3, r1, r3
 80026ec:	4413      	add	r3, r2
 80026ee:	333d      	adds	r3, #61	; 0x3d
 80026f0:	2201      	movs	r2, #1
 80026f2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	697a      	ldr	r2, [r7, #20]
 80026fa:	b2d2      	uxtb	r2, r2
 80026fc:	4611      	mov	r1, r2
 80026fe:	4618      	mov	r0, r3
 8002700:	f002 feed 	bl	80054de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	015a      	lsls	r2, r3, #5
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	4413      	add	r3, r2
 800270c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002710:	461a      	mov	r2, r3
 8002712:	2310      	movs	r3, #16
 8002714:	6093      	str	r3, [r2, #8]
}
 8002716:	e1e2      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	015a      	lsls	r2, r3, #5
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	4413      	add	r3, r2
 8002720:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272a:	2b80      	cmp	r3, #128	; 0x80
 800272c:	d164      	bne.n	80027f8 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d111      	bne.n	800275a <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002736:	687a      	ldr	r2, [r7, #4]
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	212c      	movs	r1, #44	; 0x2c
 800273c:	fb01 f303 	mul.w	r3, r1, r3
 8002740:	4413      	add	r3, r2
 8002742:	3361      	adds	r3, #97	; 0x61
 8002744:	2206      	movs	r2, #6
 8002746:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	697a      	ldr	r2, [r7, #20]
 800274e:	b2d2      	uxtb	r2, r2
 8002750:	4611      	mov	r1, r2
 8002752:	4618      	mov	r0, r3
 8002754:	f002 fec3 	bl	80054de <USB_HC_Halt>
 8002758:	e044      	b.n	80027e4 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 800275a:	687a      	ldr	r2, [r7, #4]
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	212c      	movs	r1, #44	; 0x2c
 8002760:	fb01 f303 	mul.w	r3, r1, r3
 8002764:	4413      	add	r3, r2
 8002766:	335c      	adds	r3, #92	; 0x5c
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	1c5a      	adds	r2, r3, #1
 800276c:	6879      	ldr	r1, [r7, #4]
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	202c      	movs	r0, #44	; 0x2c
 8002772:	fb00 f303 	mul.w	r3, r0, r3
 8002776:	440b      	add	r3, r1
 8002778:	335c      	adds	r3, #92	; 0x5c
 800277a:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800277c:	687a      	ldr	r2, [r7, #4]
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	212c      	movs	r1, #44	; 0x2c
 8002782:	fb01 f303 	mul.w	r3, r1, r3
 8002786:	4413      	add	r3, r2
 8002788:	335c      	adds	r3, #92	; 0x5c
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	2b02      	cmp	r3, #2
 800278e:	d920      	bls.n	80027d2 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002790:	687a      	ldr	r2, [r7, #4]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	212c      	movs	r1, #44	; 0x2c
 8002796:	fb01 f303 	mul.w	r3, r1, r3
 800279a:	4413      	add	r3, r2
 800279c:	335c      	adds	r3, #92	; 0x5c
 800279e:	2200      	movs	r2, #0
 80027a0:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	212c      	movs	r1, #44	; 0x2c
 80027a8:	fb01 f303 	mul.w	r3, r1, r3
 80027ac:	4413      	add	r3, r2
 80027ae:	3360      	adds	r3, #96	; 0x60
 80027b0:	2204      	movs	r2, #4
 80027b2:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80027b4:	697b      	ldr	r3, [r7, #20]
 80027b6:	b2d9      	uxtb	r1, r3
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	202c      	movs	r0, #44	; 0x2c
 80027be:	fb00 f303 	mul.w	r3, r0, r3
 80027c2:	4413      	add	r3, r2
 80027c4:	3360      	adds	r3, #96	; 0x60
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	461a      	mov	r2, r3
 80027ca:	6878      	ldr	r0, [r7, #4]
 80027cc:	f008 fae6 	bl	800ad9c <HAL_HCD_HC_NotifyURBChange_Callback>
 80027d0:	e008      	b.n	80027e4 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	212c      	movs	r1, #44	; 0x2c
 80027d8:	fb01 f303 	mul.w	r3, r1, r3
 80027dc:	4413      	add	r3, r2
 80027de:	3360      	adds	r3, #96	; 0x60
 80027e0:	2202      	movs	r2, #2
 80027e2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	015a      	lsls	r2, r3, #5
 80027e8:	69bb      	ldr	r3, [r7, #24]
 80027ea:	4413      	add	r3, r2
 80027ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027f0:	461a      	mov	r2, r3
 80027f2:	2380      	movs	r3, #128	; 0x80
 80027f4:	6093      	str	r3, [r2, #8]
}
 80027f6:	e172      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	015a      	lsls	r2, r3, #5
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	4413      	add	r3, r2
 8002800:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800280a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800280e:	d11b      	bne.n	8002848 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	212c      	movs	r1, #44	; 0x2c
 8002816:	fb01 f303 	mul.w	r3, r1, r3
 800281a:	4413      	add	r3, r2
 800281c:	3361      	adds	r3, #97	; 0x61
 800281e:	2208      	movs	r2, #8
 8002820:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	697a      	ldr	r2, [r7, #20]
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	4611      	mov	r1, r2
 800282c:	4618      	mov	r0, r3
 800282e:	f002 fe56 	bl	80054de <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	015a      	lsls	r2, r3, #5
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	4413      	add	r3, r2
 800283a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800283e:	461a      	mov	r2, r3
 8002840:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002844:	6093      	str	r3, [r2, #8]
}
 8002846:	e14a      	b.n	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8002848:	697b      	ldr	r3, [r7, #20]
 800284a:	015a      	lsls	r2, r3, #5
 800284c:	69bb      	ldr	r3, [r7, #24]
 800284e:	4413      	add	r3, r2
 8002850:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002854:	689b      	ldr	r3, [r3, #8]
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	2b02      	cmp	r3, #2
 800285c:	f040 813f 	bne.w	8002ade <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	697b      	ldr	r3, [r7, #20]
 8002864:	212c      	movs	r1, #44	; 0x2c
 8002866:	fb01 f303 	mul.w	r3, r1, r3
 800286a:	4413      	add	r3, r2
 800286c:	3361      	adds	r3, #97	; 0x61
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	2b01      	cmp	r3, #1
 8002872:	d17d      	bne.n	8002970 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	697b      	ldr	r3, [r7, #20]
 8002878:	212c      	movs	r1, #44	; 0x2c
 800287a:	fb01 f303 	mul.w	r3, r1, r3
 800287e:	4413      	add	r3, r2
 8002880:	3360      	adds	r3, #96	; 0x60
 8002882:	2201      	movs	r2, #1
 8002884:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8002886:	687a      	ldr	r2, [r7, #4]
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	212c      	movs	r1, #44	; 0x2c
 800288c:	fb01 f303 	mul.w	r3, r1, r3
 8002890:	4413      	add	r3, r2
 8002892:	333f      	adds	r3, #63	; 0x3f
 8002894:	781b      	ldrb	r3, [r3, #0]
 8002896:	2b02      	cmp	r3, #2
 8002898:	d00a      	beq.n	80028b0 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800289a:	687a      	ldr	r2, [r7, #4]
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	212c      	movs	r1, #44	; 0x2c
 80028a0:	fb01 f303 	mul.w	r3, r1, r3
 80028a4:	4413      	add	r3, r2
 80028a6:	333f      	adds	r3, #63	; 0x3f
 80028a8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80028aa:	2b03      	cmp	r3, #3
 80028ac:	f040 8100 	bne.w	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	691b      	ldr	r3, [r3, #16]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d113      	bne.n	80028e0 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	697b      	ldr	r3, [r7, #20]
 80028bc:	212c      	movs	r1, #44	; 0x2c
 80028be:	fb01 f303 	mul.w	r3, r1, r3
 80028c2:	4413      	add	r3, r2
 80028c4:	3355      	adds	r3, #85	; 0x55
 80028c6:	781b      	ldrb	r3, [r3, #0]
 80028c8:	f083 0301 	eor.w	r3, r3, #1
 80028cc:	b2d8      	uxtb	r0, r3
 80028ce:	687a      	ldr	r2, [r7, #4]
 80028d0:	697b      	ldr	r3, [r7, #20]
 80028d2:	212c      	movs	r1, #44	; 0x2c
 80028d4:	fb01 f303 	mul.w	r3, r1, r3
 80028d8:	4413      	add	r3, r2
 80028da:	3355      	adds	r3, #85	; 0x55
 80028dc:	4602      	mov	r2, r0
 80028de:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	691b      	ldr	r3, [r3, #16]
 80028e4:	2b01      	cmp	r3, #1
 80028e6:	f040 80e3 	bne.w	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
 80028ea:	687a      	ldr	r2, [r7, #4]
 80028ec:	697b      	ldr	r3, [r7, #20]
 80028ee:	212c      	movs	r1, #44	; 0x2c
 80028f0:	fb01 f303 	mul.w	r3, r1, r3
 80028f4:	4413      	add	r3, r2
 80028f6:	334c      	adds	r3, #76	; 0x4c
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	f000 80d8 	beq.w	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	697b      	ldr	r3, [r7, #20]
 8002904:	212c      	movs	r1, #44	; 0x2c
 8002906:	fb01 f303 	mul.w	r3, r1, r3
 800290a:	4413      	add	r3, r2
 800290c:	334c      	adds	r3, #76	; 0x4c
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	6879      	ldr	r1, [r7, #4]
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	202c      	movs	r0, #44	; 0x2c
 8002916:	fb00 f202 	mul.w	r2, r0, r2
 800291a:	440a      	add	r2, r1
 800291c:	3240      	adds	r2, #64	; 0x40
 800291e:	8812      	ldrh	r2, [r2, #0]
 8002920:	4413      	add	r3, r2
 8002922:	3b01      	subs	r3, #1
 8002924:	6879      	ldr	r1, [r7, #4]
 8002926:	697a      	ldr	r2, [r7, #20]
 8002928:	202c      	movs	r0, #44	; 0x2c
 800292a:	fb00 f202 	mul.w	r2, r0, r2
 800292e:	440a      	add	r2, r1
 8002930:	3240      	adds	r2, #64	; 0x40
 8002932:	8812      	ldrh	r2, [r2, #0]
 8002934:	fbb3 f3f2 	udiv	r3, r3, r2
 8002938:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b00      	cmp	r3, #0
 8002942:	f000 80b5 	beq.w	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	697b      	ldr	r3, [r7, #20]
 800294a:	212c      	movs	r1, #44	; 0x2c
 800294c:	fb01 f303 	mul.w	r3, r1, r3
 8002950:	4413      	add	r3, r2
 8002952:	3355      	adds	r3, #85	; 0x55
 8002954:	781b      	ldrb	r3, [r3, #0]
 8002956:	f083 0301 	eor.w	r3, r3, #1
 800295a:	b2d8      	uxtb	r0, r3
 800295c:	687a      	ldr	r2, [r7, #4]
 800295e:	697b      	ldr	r3, [r7, #20]
 8002960:	212c      	movs	r1, #44	; 0x2c
 8002962:	fb01 f303 	mul.w	r3, r1, r3
 8002966:	4413      	add	r3, r2
 8002968:	3355      	adds	r3, #85	; 0x55
 800296a:	4602      	mov	r2, r0
 800296c:	701a      	strb	r2, [r3, #0]
 800296e:	e09f      	b.n	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8002970:	687a      	ldr	r2, [r7, #4]
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	212c      	movs	r1, #44	; 0x2c
 8002976:	fb01 f303 	mul.w	r3, r1, r3
 800297a:	4413      	add	r3, r2
 800297c:	3361      	adds	r3, #97	; 0x61
 800297e:	781b      	ldrb	r3, [r3, #0]
 8002980:	2b03      	cmp	r3, #3
 8002982:	d109      	bne.n	8002998 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	212c      	movs	r1, #44	; 0x2c
 800298a:	fb01 f303 	mul.w	r3, r1, r3
 800298e:	4413      	add	r3, r2
 8002990:	3360      	adds	r3, #96	; 0x60
 8002992:	2202      	movs	r2, #2
 8002994:	701a      	strb	r2, [r3, #0]
 8002996:	e08b      	b.n	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8002998:	687a      	ldr	r2, [r7, #4]
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	212c      	movs	r1, #44	; 0x2c
 800299e:	fb01 f303 	mul.w	r3, r1, r3
 80029a2:	4413      	add	r3, r2
 80029a4:	3361      	adds	r3, #97	; 0x61
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	2b04      	cmp	r3, #4
 80029aa:	d109      	bne.n	80029c0 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	697b      	ldr	r3, [r7, #20]
 80029b0:	212c      	movs	r1, #44	; 0x2c
 80029b2:	fb01 f303 	mul.w	r3, r1, r3
 80029b6:	4413      	add	r3, r2
 80029b8:	3360      	adds	r3, #96	; 0x60
 80029ba:	2202      	movs	r2, #2
 80029bc:	701a      	strb	r2, [r3, #0]
 80029be:	e077      	b.n	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80029c0:	687a      	ldr	r2, [r7, #4]
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	212c      	movs	r1, #44	; 0x2c
 80029c6:	fb01 f303 	mul.w	r3, r1, r3
 80029ca:	4413      	add	r3, r2
 80029cc:	3361      	adds	r3, #97	; 0x61
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	2b05      	cmp	r3, #5
 80029d2:	d109      	bne.n	80029e8 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	212c      	movs	r1, #44	; 0x2c
 80029da:	fb01 f303 	mul.w	r3, r1, r3
 80029de:	4413      	add	r3, r2
 80029e0:	3360      	adds	r3, #96	; 0x60
 80029e2:	2205      	movs	r2, #5
 80029e4:	701a      	strb	r2, [r3, #0]
 80029e6:	e063      	b.n	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80029e8:	687a      	ldr	r2, [r7, #4]
 80029ea:	697b      	ldr	r3, [r7, #20]
 80029ec:	212c      	movs	r1, #44	; 0x2c
 80029ee:	fb01 f303 	mul.w	r3, r1, r3
 80029f2:	4413      	add	r3, r2
 80029f4:	3361      	adds	r3, #97	; 0x61
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b06      	cmp	r3, #6
 80029fa:	d009      	beq.n	8002a10 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	697b      	ldr	r3, [r7, #20]
 8002a00:	212c      	movs	r1, #44	; 0x2c
 8002a02:	fb01 f303 	mul.w	r3, r1, r3
 8002a06:	4413      	add	r3, r2
 8002a08:	3361      	adds	r3, #97	; 0x61
 8002a0a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002a0c:	2b08      	cmp	r3, #8
 8002a0e:	d14f      	bne.n	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002a10:	687a      	ldr	r2, [r7, #4]
 8002a12:	697b      	ldr	r3, [r7, #20]
 8002a14:	212c      	movs	r1, #44	; 0x2c
 8002a16:	fb01 f303 	mul.w	r3, r1, r3
 8002a1a:	4413      	add	r3, r2
 8002a1c:	335c      	adds	r3, #92	; 0x5c
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	1c5a      	adds	r2, r3, #1
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	202c      	movs	r0, #44	; 0x2c
 8002a28:	fb00 f303 	mul.w	r3, r0, r3
 8002a2c:	440b      	add	r3, r1
 8002a2e:	335c      	adds	r3, #92	; 0x5c
 8002a30:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	212c      	movs	r1, #44	; 0x2c
 8002a38:	fb01 f303 	mul.w	r3, r1, r3
 8002a3c:	4413      	add	r3, r2
 8002a3e:	335c      	adds	r3, #92	; 0x5c
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	2b02      	cmp	r3, #2
 8002a44:	d912      	bls.n	8002a6c <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	212c      	movs	r1, #44	; 0x2c
 8002a4c:	fb01 f303 	mul.w	r3, r1, r3
 8002a50:	4413      	add	r3, r2
 8002a52:	335c      	adds	r3, #92	; 0x5c
 8002a54:	2200      	movs	r2, #0
 8002a56:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	212c      	movs	r1, #44	; 0x2c
 8002a5e:	fb01 f303 	mul.w	r3, r1, r3
 8002a62:	4413      	add	r3, r2
 8002a64:	3360      	adds	r3, #96	; 0x60
 8002a66:	2204      	movs	r2, #4
 8002a68:	701a      	strb	r2, [r3, #0]
 8002a6a:	e021      	b.n	8002ab0 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002a6c:	687a      	ldr	r2, [r7, #4]
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	212c      	movs	r1, #44	; 0x2c
 8002a72:	fb01 f303 	mul.w	r3, r1, r3
 8002a76:	4413      	add	r3, r2
 8002a78:	3360      	adds	r3, #96	; 0x60
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	015a      	lsls	r2, r3, #5
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	4413      	add	r3, r2
 8002a86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002a94:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002a96:	693b      	ldr	r3, [r7, #16]
 8002a98:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002a9c:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	015a      	lsls	r2, r3, #5
 8002aa2:	69bb      	ldr	r3, [r7, #24]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002aaa:	461a      	mov	r2, r3
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	015a      	lsls	r2, r3, #5
 8002ab4:	69bb      	ldr	r3, [r7, #24]
 8002ab6:	4413      	add	r3, r2
 8002ab8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002abc:	461a      	mov	r2, r3
 8002abe:	2302      	movs	r3, #2
 8002ac0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	b2d9      	uxtb	r1, r3
 8002ac6:	687a      	ldr	r2, [r7, #4]
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	202c      	movs	r0, #44	; 0x2c
 8002acc:	fb00 f303 	mul.w	r3, r0, r3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	3360      	adds	r3, #96	; 0x60
 8002ad4:	781b      	ldrb	r3, [r3, #0]
 8002ad6:	461a      	mov	r2, r3
 8002ad8:	6878      	ldr	r0, [r7, #4]
 8002ada:	f008 f95f 	bl	800ad9c <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8002ade:	bf00      	nop
 8002ae0:	3720      	adds	r7, #32
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}

08002ae6 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002ae6:	b580      	push	{r7, lr}
 8002ae8:	b08a      	sub	sp, #40	; 0x28
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af6:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6a1b      	ldr	r3, [r3, #32]
 8002afe:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f003 030f 	and.w	r3, r3, #15
 8002b06:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002b08:	69fb      	ldr	r3, [r7, #28]
 8002b0a:	0c5b      	lsrs	r3, r3, #17
 8002b0c:	f003 030f 	and.w	r3, r3, #15
 8002b10:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	091b      	lsrs	r3, r3, #4
 8002b16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002b1a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002b1c:	697b      	ldr	r3, [r7, #20]
 8002b1e:	2b02      	cmp	r3, #2
 8002b20:	d004      	beq.n	8002b2c <HCD_RXQLVL_IRQHandler+0x46>
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	2b05      	cmp	r3, #5
 8002b26:	f000 80a9 	beq.w	8002c7c <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002b2a:	e0aa      	b.n	8002c82 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	f000 80a6 	beq.w	8002c80 <HCD_RXQLVL_IRQHandler+0x19a>
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	212c      	movs	r1, #44	; 0x2c
 8002b3a:	fb01 f303 	mul.w	r3, r1, r3
 8002b3e:	4413      	add	r3, r2
 8002b40:	3344      	adds	r3, #68	; 0x44
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	f000 809b 	beq.w	8002c80 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8002b4a:	687a      	ldr	r2, [r7, #4]
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	212c      	movs	r1, #44	; 0x2c
 8002b50:	fb01 f303 	mul.w	r3, r1, r3
 8002b54:	4413      	add	r3, r2
 8002b56:	3350      	adds	r3, #80	; 0x50
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	441a      	add	r2, r3
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	69bb      	ldr	r3, [r7, #24]
 8002b62:	202c      	movs	r0, #44	; 0x2c
 8002b64:	fb00 f303 	mul.w	r3, r0, r3
 8002b68:	440b      	add	r3, r1
 8002b6a:	334c      	adds	r3, #76	; 0x4c
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d87a      	bhi.n	8002c68 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6818      	ldr	r0, [r3, #0]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	69bb      	ldr	r3, [r7, #24]
 8002b7a:	212c      	movs	r1, #44	; 0x2c
 8002b7c:	fb01 f303 	mul.w	r3, r1, r3
 8002b80:	4413      	add	r3, r2
 8002b82:	3344      	adds	r3, #68	; 0x44
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	693a      	ldr	r2, [r7, #16]
 8002b88:	b292      	uxth	r2, r2
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	f001 fffe 	bl	8004b8c <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8002b90:	687a      	ldr	r2, [r7, #4]
 8002b92:	69bb      	ldr	r3, [r7, #24]
 8002b94:	212c      	movs	r1, #44	; 0x2c
 8002b96:	fb01 f303 	mul.w	r3, r1, r3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3344      	adds	r3, #68	; 0x44
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	441a      	add	r2, r3
 8002ba4:	6879      	ldr	r1, [r7, #4]
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	202c      	movs	r0, #44	; 0x2c
 8002baa:	fb00 f303 	mul.w	r3, r0, r3
 8002bae:	440b      	add	r3, r1
 8002bb0:	3344      	adds	r3, #68	; 0x44
 8002bb2:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002bb4:	687a      	ldr	r2, [r7, #4]
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	212c      	movs	r1, #44	; 0x2c
 8002bba:	fb01 f303 	mul.w	r3, r1, r3
 8002bbe:	4413      	add	r3, r2
 8002bc0:	3350      	adds	r3, #80	; 0x50
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	441a      	add	r2, r3
 8002bc8:	6879      	ldr	r1, [r7, #4]
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	202c      	movs	r0, #44	; 0x2c
 8002bce:	fb00 f303 	mul.w	r3, r0, r3
 8002bd2:	440b      	add	r3, r1
 8002bd4:	3350      	adds	r3, #80	; 0x50
 8002bd6:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002bd8:	69bb      	ldr	r3, [r7, #24]
 8002bda:	015a      	lsls	r2, r3, #5
 8002bdc:	6a3b      	ldr	r3, [r7, #32]
 8002bde:	4413      	add	r3, r2
 8002be0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	0cdb      	lsrs	r3, r3, #19
 8002be8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bec:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	212c      	movs	r1, #44	; 0x2c
 8002bf4:	fb01 f303 	mul.w	r3, r1, r3
 8002bf8:	4413      	add	r3, r2
 8002bfa:	3340      	adds	r3, #64	; 0x40
 8002bfc:	881b      	ldrh	r3, [r3, #0]
 8002bfe:	461a      	mov	r2, r3
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d13c      	bne.n	8002c80 <HCD_RXQLVL_IRQHandler+0x19a>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d039      	beq.n	8002c80 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8002c0c:	69bb      	ldr	r3, [r7, #24]
 8002c0e:	015a      	lsls	r2, r3, #5
 8002c10:	6a3b      	ldr	r3, [r7, #32]
 8002c12:	4413      	add	r3, r2
 8002c14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c22:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c24:	68bb      	ldr	r3, [r7, #8]
 8002c26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c2a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	015a      	lsls	r2, r3, #5
 8002c30:	6a3b      	ldr	r3, [r7, #32]
 8002c32:	4413      	add	r3, r2
 8002c34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c38:	461a      	mov	r2, r3
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8002c3e:	687a      	ldr	r2, [r7, #4]
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	212c      	movs	r1, #44	; 0x2c
 8002c44:	fb01 f303 	mul.w	r3, r1, r3
 8002c48:	4413      	add	r3, r2
 8002c4a:	3354      	adds	r3, #84	; 0x54
 8002c4c:	781b      	ldrb	r3, [r3, #0]
 8002c4e:	f083 0301 	eor.w	r3, r3, #1
 8002c52:	b2d8      	uxtb	r0, r3
 8002c54:	687a      	ldr	r2, [r7, #4]
 8002c56:	69bb      	ldr	r3, [r7, #24]
 8002c58:	212c      	movs	r1, #44	; 0x2c
 8002c5a:	fb01 f303 	mul.w	r3, r1, r3
 8002c5e:	4413      	add	r3, r2
 8002c60:	3354      	adds	r3, #84	; 0x54
 8002c62:	4602      	mov	r2, r0
 8002c64:	701a      	strb	r2, [r3, #0]
      break;
 8002c66:	e00b      	b.n	8002c80 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	69bb      	ldr	r3, [r7, #24]
 8002c6c:	212c      	movs	r1, #44	; 0x2c
 8002c6e:	fb01 f303 	mul.w	r3, r1, r3
 8002c72:	4413      	add	r3, r2
 8002c74:	3360      	adds	r3, #96	; 0x60
 8002c76:	2204      	movs	r2, #4
 8002c78:	701a      	strb	r2, [r3, #0]
      break;
 8002c7a:	e001      	b.n	8002c80 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002c7c:	bf00      	nop
 8002c7e:	e000      	b.n	8002c82 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002c80:	bf00      	nop
  }
}
 8002c82:	bf00      	nop
 8002c84:	3728      	adds	r7, #40	; 0x28
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b086      	sub	sp, #24
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c98:	697b      	ldr	r3, [r7, #20]
 8002c9a:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002cb6:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	f003 0302 	and.w	r3, r3, #2
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d10b      	bne.n	8002cda <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	f003 0301 	and.w	r3, r3, #1
 8002cc8:	2b01      	cmp	r3, #1
 8002cca:	d102      	bne.n	8002cd2 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002ccc:	6878      	ldr	r0, [r7, #4]
 8002cce:	f008 f849 	bl	800ad64 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002cd2:	68bb      	ldr	r3, [r7, #8]
 8002cd4:	f043 0302 	orr.w	r3, r3, #2
 8002cd8:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	f003 0308 	and.w	r3, r3, #8
 8002ce0:	2b08      	cmp	r3, #8
 8002ce2:	d132      	bne.n	8002d4a <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002ce4:	68bb      	ldr	r3, [r7, #8]
 8002ce6:	f043 0308 	orr.w	r3, r3, #8
 8002cea:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f003 0304 	and.w	r3, r3, #4
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	d126      	bne.n	8002d44 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	699b      	ldr	r3, [r3, #24]
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d113      	bne.n	8002d26 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002d04:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002d08:	d106      	bne.n	8002d18 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2102      	movs	r1, #2
 8002d10:	4618      	mov	r0, r3
 8002d12:	f002 f8a9 	bl	8004e68 <USB_InitFSLSPClkSel>
 8002d16:	e011      	b.n	8002d3c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	2101      	movs	r1, #1
 8002d1e:	4618      	mov	r0, r3
 8002d20:	f002 f8a2 	bl	8004e68 <USB_InitFSLSPClkSel>
 8002d24:	e00a      	b.n	8002d3c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68db      	ldr	r3, [r3, #12]
 8002d2a:	2b01      	cmp	r3, #1
 8002d2c:	d106      	bne.n	8002d3c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002d34:	461a      	mov	r2, r3
 8002d36:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002d3a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002d3c:	6878      	ldr	r0, [r7, #4]
 8002d3e:	f008 f83f 	bl	800adc0 <HAL_HCD_PortEnabled_Callback>
 8002d42:	e002      	b.n	8002d4a <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f008 f849 	bl	800addc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f003 0320 	and.w	r3, r3, #32
 8002d50:	2b20      	cmp	r3, #32
 8002d52:	d103      	bne.n	8002d5c <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002d54:	68bb      	ldr	r3, [r7, #8]
 8002d56:	f043 0320 	orr.w	r3, r3, #32
 8002d5a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002d62:	461a      	mov	r2, r3
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	6013      	str	r3, [r2, #0]
}
 8002d68:	bf00      	nop
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}

08002d70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d101      	bne.n	8002d82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e12b      	b.n	8002fda <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d88:	b2db      	uxtb	r3, r3
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d106      	bne.n	8002d9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f7fd fe7e 	bl	8000a98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2224      	movs	r2, #36	; 0x24
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	681a      	ldr	r2, [r3, #0]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f022 0201 	bic.w	r2, r2, #1
 8002db2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dc2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002dd2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002dd4:	f001 fa20 	bl	8004218 <HAL_RCC_GetPCLK1Freq>
 8002dd8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	4a81      	ldr	r2, [pc, #516]	; (8002fe4 <HAL_I2C_Init+0x274>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d807      	bhi.n	8002df4 <HAL_I2C_Init+0x84>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	4a80      	ldr	r2, [pc, #512]	; (8002fe8 <HAL_I2C_Init+0x278>)
 8002de8:	4293      	cmp	r3, r2
 8002dea:	bf94      	ite	ls
 8002dec:	2301      	movls	r3, #1
 8002dee:	2300      	movhi	r3, #0
 8002df0:	b2db      	uxtb	r3, r3
 8002df2:	e006      	b.n	8002e02 <HAL_I2C_Init+0x92>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	4a7d      	ldr	r2, [pc, #500]	; (8002fec <HAL_I2C_Init+0x27c>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	bf94      	ite	ls
 8002dfc:	2301      	movls	r3, #1
 8002dfe:	2300      	movhi	r3, #0
 8002e00:	b2db      	uxtb	r3, r3
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d001      	beq.n	8002e0a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e06:	2301      	movs	r3, #1
 8002e08:	e0e7      	b.n	8002fda <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	4a78      	ldr	r2, [pc, #480]	; (8002ff0 <HAL_I2C_Init+0x280>)
 8002e0e:	fba2 2303 	umull	r2, r3, r2, r3
 8002e12:	0c9b      	lsrs	r3, r3, #18
 8002e14:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	68ba      	ldr	r2, [r7, #8]
 8002e26:	430a      	orrs	r2, r1
 8002e28:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	6a1b      	ldr	r3, [r3, #32]
 8002e30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	4a6a      	ldr	r2, [pc, #424]	; (8002fe4 <HAL_I2C_Init+0x274>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d802      	bhi.n	8002e44 <HAL_I2C_Init+0xd4>
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	3301      	adds	r3, #1
 8002e42:	e009      	b.n	8002e58 <HAL_I2C_Init+0xe8>
 8002e44:	68bb      	ldr	r3, [r7, #8]
 8002e46:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e4a:	fb02 f303 	mul.w	r3, r2, r3
 8002e4e:	4a69      	ldr	r2, [pc, #420]	; (8002ff4 <HAL_I2C_Init+0x284>)
 8002e50:	fba2 2303 	umull	r2, r3, r2, r3
 8002e54:	099b      	lsrs	r3, r3, #6
 8002e56:	3301      	adds	r3, #1
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	6812      	ldr	r2, [r2, #0]
 8002e5c:	430b      	orrs	r3, r1
 8002e5e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	69db      	ldr	r3, [r3, #28]
 8002e66:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002e6a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	495c      	ldr	r1, [pc, #368]	; (8002fe4 <HAL_I2C_Init+0x274>)
 8002e74:	428b      	cmp	r3, r1
 8002e76:	d819      	bhi.n	8002eac <HAL_I2C_Init+0x13c>
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	1e59      	subs	r1, r3, #1
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	005b      	lsls	r3, r3, #1
 8002e82:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e86:	1c59      	adds	r1, r3, #1
 8002e88:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002e8c:	400b      	ands	r3, r1
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d00a      	beq.n	8002ea8 <HAL_I2C_Init+0x138>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	1e59      	subs	r1, r3, #1
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ea0:	3301      	adds	r3, #1
 8002ea2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea6:	e051      	b.n	8002f4c <HAL_I2C_Init+0x1dc>
 8002ea8:	2304      	movs	r3, #4
 8002eaa:	e04f      	b.n	8002f4c <HAL_I2C_Init+0x1dc>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d111      	bne.n	8002ed8 <HAL_I2C_Init+0x168>
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	1e58      	subs	r0, r3, #1
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6859      	ldr	r1, [r3, #4]
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	005b      	lsls	r3, r3, #1
 8002ec0:	440b      	add	r3, r1
 8002ec2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	bf0c      	ite	eq
 8002ed0:	2301      	moveq	r3, #1
 8002ed2:	2300      	movne	r3, #0
 8002ed4:	b2db      	uxtb	r3, r3
 8002ed6:	e012      	b.n	8002efe <HAL_I2C_Init+0x18e>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	1e58      	subs	r0, r3, #1
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6859      	ldr	r1, [r3, #4]
 8002ee0:	460b      	mov	r3, r1
 8002ee2:	009b      	lsls	r3, r3, #2
 8002ee4:	440b      	add	r3, r1
 8002ee6:	0099      	lsls	r1, r3, #2
 8002ee8:	440b      	add	r3, r1
 8002eea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eee:	3301      	adds	r3, #1
 8002ef0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	bf0c      	ite	eq
 8002ef8:	2301      	moveq	r3, #1
 8002efa:	2300      	movne	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d001      	beq.n	8002f06 <HAL_I2C_Init+0x196>
 8002f02:	2301      	movs	r3, #1
 8002f04:	e022      	b.n	8002f4c <HAL_I2C_Init+0x1dc>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d10e      	bne.n	8002f2c <HAL_I2C_Init+0x1bc>
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	1e58      	subs	r0, r3, #1
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6859      	ldr	r1, [r3, #4]
 8002f16:	460b      	mov	r3, r1
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	440b      	add	r3, r1
 8002f1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f20:	3301      	adds	r3, #1
 8002f22:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f2a:	e00f      	b.n	8002f4c <HAL_I2C_Init+0x1dc>
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1e58      	subs	r0, r3, #1
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6859      	ldr	r1, [r3, #4]
 8002f34:	460b      	mov	r3, r1
 8002f36:	009b      	lsls	r3, r3, #2
 8002f38:	440b      	add	r3, r1
 8002f3a:	0099      	lsls	r1, r3, #2
 8002f3c:	440b      	add	r3, r1
 8002f3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f42:	3301      	adds	r3, #1
 8002f44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f48:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f4c:	6879      	ldr	r1, [r7, #4]
 8002f4e:	6809      	ldr	r1, [r1, #0]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	69da      	ldr	r2, [r3, #28]
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6a1b      	ldr	r3, [r3, #32]
 8002f66:	431a      	orrs	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	689b      	ldr	r3, [r3, #8]
 8002f76:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f7a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f7e:	687a      	ldr	r2, [r7, #4]
 8002f80:	6911      	ldr	r1, [r2, #16]
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	68d2      	ldr	r2, [r2, #12]
 8002f86:	4311      	orrs	r1, r2
 8002f88:	687a      	ldr	r2, [r7, #4]
 8002f8a:	6812      	ldr	r2, [r2, #0]
 8002f8c:	430b      	orrs	r3, r1
 8002f8e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	68db      	ldr	r3, [r3, #12]
 8002f96:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	695a      	ldr	r2, [r3, #20]
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	430a      	orrs	r2, r1
 8002faa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f042 0201 	orr.w	r2, r2, #1
 8002fba:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002fd8:	2300      	movs	r3, #0
}
 8002fda:	4618      	mov	r0, r3
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	000186a0 	.word	0x000186a0
 8002fe8:	001e847f 	.word	0x001e847f
 8002fec:	003d08ff 	.word	0x003d08ff
 8002ff0:	431bde83 	.word	0x431bde83
 8002ff4:	10624dd3 	.word	0x10624dd3

08002ff8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b088      	sub	sp, #32
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d101      	bne.n	800300a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	e128      	b.n	800325c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003010:	b2db      	uxtb	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d109      	bne.n	800302a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	4a90      	ldr	r2, [pc, #576]	; (8003264 <HAL_I2S_Init+0x26c>)
 8003022:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003024:	6878      	ldr	r0, [r7, #4]
 8003026:	f7fd fd7f 	bl	8000b28 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2202      	movs	r2, #2
 800302e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	69db      	ldr	r3, [r3, #28]
 8003038:	687a      	ldr	r2, [r7, #4]
 800303a:	6812      	ldr	r2, [r2, #0]
 800303c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003040:	f023 030f 	bic.w	r3, r3, #15
 8003044:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2202      	movs	r2, #2
 800304c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	695b      	ldr	r3, [r3, #20]
 8003052:	2b02      	cmp	r3, #2
 8003054:	d060      	beq.n	8003118 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	68db      	ldr	r3, [r3, #12]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d102      	bne.n	8003064 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800305e:	2310      	movs	r3, #16
 8003060:	617b      	str	r3, [r7, #20]
 8003062:	e001      	b.n	8003068 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003064:	2320      	movs	r3, #32
 8003066:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	2b20      	cmp	r3, #32
 800306e:	d802      	bhi.n	8003076 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003076:	2001      	movs	r0, #1
 8003078:	f001 f9c4 	bl	8004404 <HAL_RCCEx_GetPeriphCLKFreq>
 800307c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	691b      	ldr	r3, [r3, #16]
 8003082:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003086:	d125      	bne.n	80030d4 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d010      	beq.n	80030b2 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	009b      	lsls	r3, r3, #2
 8003094:	68fa      	ldr	r2, [r7, #12]
 8003096:	fbb2 f2f3 	udiv	r2, r2, r3
 800309a:	4613      	mov	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4413      	add	r3, r2
 80030a0:	005b      	lsls	r3, r3, #1
 80030a2:	461a      	mov	r2, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	695b      	ldr	r3, [r3, #20]
 80030a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ac:	3305      	adds	r3, #5
 80030ae:	613b      	str	r3, [r7, #16]
 80030b0:	e01f      	b.n	80030f2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	68fa      	ldr	r2, [r7, #12]
 80030b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80030bc:	4613      	mov	r3, r2
 80030be:	009b      	lsls	r3, r3, #2
 80030c0:	4413      	add	r3, r2
 80030c2:	005b      	lsls	r3, r3, #1
 80030c4:	461a      	mov	r2, r3
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ce:	3305      	adds	r3, #5
 80030d0:	613b      	str	r3, [r7, #16]
 80030d2:	e00e      	b.n	80030f2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80030d4:	68fa      	ldr	r2, [r7, #12]
 80030d6:	697b      	ldr	r3, [r7, #20]
 80030d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80030dc:	4613      	mov	r3, r2
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	4413      	add	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	461a      	mov	r2, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	695b      	ldr	r3, [r3, #20]
 80030ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ee:	3305      	adds	r3, #5
 80030f0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	4a5c      	ldr	r2, [pc, #368]	; (8003268 <HAL_I2S_Init+0x270>)
 80030f6:	fba2 2303 	umull	r2, r3, r2, r3
 80030fa:	08db      	lsrs	r3, r3, #3
 80030fc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	f003 0301 	and.w	r3, r3, #1
 8003104:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003106:	693a      	ldr	r2, [r7, #16]
 8003108:	69bb      	ldr	r3, [r7, #24]
 800310a:	1ad3      	subs	r3, r2, r3
 800310c:	085b      	lsrs	r3, r3, #1
 800310e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	021b      	lsls	r3, r3, #8
 8003114:	61bb      	str	r3, [r7, #24]
 8003116:	e003      	b.n	8003120 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003118:	2302      	movs	r3, #2
 800311a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800311c:	2300      	movs	r3, #0
 800311e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003120:	69fb      	ldr	r3, [r7, #28]
 8003122:	2b01      	cmp	r3, #1
 8003124:	d902      	bls.n	800312c <HAL_I2S_Init+0x134>
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	2bff      	cmp	r3, #255	; 0xff
 800312a:	d907      	bls.n	800313c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003130:	f043 0210 	orr.w	r2, r3, #16
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e08f      	b.n	800325c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691a      	ldr	r2, [r3, #16]
 8003140:	69bb      	ldr	r3, [r7, #24]
 8003142:	ea42 0103 	orr.w	r1, r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	69fa      	ldr	r2, [r7, #28]
 800314c:	430a      	orrs	r2, r1
 800314e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800315a:	f023 030f 	bic.w	r3, r3, #15
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	6851      	ldr	r1, [r2, #4]
 8003162:	687a      	ldr	r2, [r7, #4]
 8003164:	6892      	ldr	r2, [r2, #8]
 8003166:	4311      	orrs	r1, r2
 8003168:	687a      	ldr	r2, [r7, #4]
 800316a:	68d2      	ldr	r2, [r2, #12]
 800316c:	4311      	orrs	r1, r2
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6992      	ldr	r2, [r2, #24]
 8003172:	430a      	orrs	r2, r1
 8003174:	431a      	orrs	r2, r3
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800317e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	2b01      	cmp	r3, #1
 8003186:	d161      	bne.n	800324c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	4a38      	ldr	r2, [pc, #224]	; (800326c <HAL_I2S_Init+0x274>)
 800318c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a37      	ldr	r2, [pc, #220]	; (8003270 <HAL_I2S_Init+0x278>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d101      	bne.n	800319c <HAL_I2S_Init+0x1a4>
 8003198:	4b36      	ldr	r3, [pc, #216]	; (8003274 <HAL_I2S_Init+0x27c>)
 800319a:	e001      	b.n	80031a0 <HAL_I2S_Init+0x1a8>
 800319c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031a0:	69db      	ldr	r3, [r3, #28]
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	6812      	ldr	r2, [r2, #0]
 80031a6:	4932      	ldr	r1, [pc, #200]	; (8003270 <HAL_I2S_Init+0x278>)
 80031a8:	428a      	cmp	r2, r1
 80031aa:	d101      	bne.n	80031b0 <HAL_I2S_Init+0x1b8>
 80031ac:	4a31      	ldr	r2, [pc, #196]	; (8003274 <HAL_I2S_Init+0x27c>)
 80031ae:	e001      	b.n	80031b4 <HAL_I2S_Init+0x1bc>
 80031b0:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80031b4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80031b8:	f023 030f 	bic.w	r3, r3, #15
 80031bc:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a2b      	ldr	r2, [pc, #172]	; (8003270 <HAL_I2S_Init+0x278>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d101      	bne.n	80031cc <HAL_I2S_Init+0x1d4>
 80031c8:	4b2a      	ldr	r3, [pc, #168]	; (8003274 <HAL_I2S_Init+0x27c>)
 80031ca:	e001      	b.n	80031d0 <HAL_I2S_Init+0x1d8>
 80031cc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031d0:	2202      	movs	r2, #2
 80031d2:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	4a25      	ldr	r2, [pc, #148]	; (8003270 <HAL_I2S_Init+0x278>)
 80031da:	4293      	cmp	r3, r2
 80031dc:	d101      	bne.n	80031e2 <HAL_I2S_Init+0x1ea>
 80031de:	4b25      	ldr	r3, [pc, #148]	; (8003274 <HAL_I2S_Init+0x27c>)
 80031e0:	e001      	b.n	80031e6 <HAL_I2S_Init+0x1ee>
 80031e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80031e6:	69db      	ldr	r3, [r3, #28]
 80031e8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685b      	ldr	r3, [r3, #4]
 80031ee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80031f2:	d003      	beq.n	80031fc <HAL_I2S_Init+0x204>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d103      	bne.n	8003204 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80031fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	e001      	b.n	8003208 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003204:	2300      	movs	r3, #0
 8003206:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003212:	4313      	orrs	r3, r2
 8003214:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800321c:	4313      	orrs	r3, r2
 800321e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	699b      	ldr	r3, [r3, #24]
 8003224:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003226:	4313      	orrs	r3, r2
 8003228:	b29a      	uxth	r2, r3
 800322a:	897b      	ldrh	r3, [r7, #10]
 800322c:	4313      	orrs	r3, r2
 800322e:	b29b      	uxth	r3, r3
 8003230:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003234:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4a0d      	ldr	r2, [pc, #52]	; (8003270 <HAL_I2S_Init+0x278>)
 800323c:	4293      	cmp	r3, r2
 800323e:	d101      	bne.n	8003244 <HAL_I2S_Init+0x24c>
 8003240:	4b0c      	ldr	r3, [pc, #48]	; (8003274 <HAL_I2S_Init+0x27c>)
 8003242:	e001      	b.n	8003248 <HAL_I2S_Init+0x250>
 8003244:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003248:	897a      	ldrh	r2, [r7, #10]
 800324a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	2201      	movs	r2, #1
 8003256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800325a:	2300      	movs	r3, #0
}
 800325c:	4618      	mov	r0, r3
 800325e:	3720      	adds	r7, #32
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	0800336f 	.word	0x0800336f
 8003268:	cccccccd 	.word	0xcccccccd
 800326c:	08003485 	.word	0x08003485
 8003270:	40003800 	.word	0x40003800
 8003274:	40003400 	.word	0x40003400

08003278 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003278:	b480      	push	{r7}
 800327a:	b083      	sub	sp, #12
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003280:	bf00      	nop
 8003282:	370c      	adds	r7, #12
 8003284:	46bd      	mov	sp, r7
 8003286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328a:	4770      	bx	lr

0800328c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800328c:	b480      	push	{r7}
 800328e:	b083      	sub	sp, #12
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003294:	bf00      	nop
 8003296:	370c      	adds	r7, #12
 8003298:	46bd      	mov	sp, r7
 800329a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329e:	4770      	bx	lr

080032a0 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b2:	4770      	bx	lr

080032b4 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b082      	sub	sp, #8
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c0:	881a      	ldrh	r2, [r3, #0]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032cc:	1c9a      	adds	r2, r3, #2
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d6:	b29b      	uxth	r3, r3
 80032d8:	3b01      	subs	r3, #1
 80032da:	b29a      	uxth	r2, r3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d10e      	bne.n	8003308 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	685a      	ldr	r2, [r3, #4]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80032f8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2201      	movs	r2, #1
 80032fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff ffb8 	bl	8003278 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003308:	bf00      	nop
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	68da      	ldr	r2, [r3, #12]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003322:	b292      	uxth	r2, r2
 8003324:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	1c9a      	adds	r2, r3, #2
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003334:	b29b      	uxth	r3, r3
 8003336:	3b01      	subs	r3, #1
 8003338:	b29a      	uxth	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003342:	b29b      	uxth	r3, r3
 8003344:	2b00      	cmp	r3, #0
 8003346:	d10e      	bne.n	8003366 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003356:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2201      	movs	r2, #1
 800335c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7ff ff93 	bl	800328c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003366:	bf00      	nop
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800336e:	b580      	push	{r7, lr}
 8003370:	b086      	sub	sp, #24
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	689b      	ldr	r3, [r3, #8]
 800337c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003384:	b2db      	uxtb	r3, r3
 8003386:	2b04      	cmp	r3, #4
 8003388:	d13a      	bne.n	8003400 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f003 0301 	and.w	r3, r3, #1
 8003390:	2b01      	cmp	r3, #1
 8003392:	d109      	bne.n	80033a8 <I2S_IRQHandler+0x3a>
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685b      	ldr	r3, [r3, #4]
 800339a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800339e:	2b40      	cmp	r3, #64	; 0x40
 80033a0:	d102      	bne.n	80033a8 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 80033a2:	6878      	ldr	r0, [r7, #4]
 80033a4:	f7ff ffb4 	bl	8003310 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033ae:	2b40      	cmp	r3, #64	; 0x40
 80033b0:	d126      	bne.n	8003400 <I2S_IRQHandler+0x92>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 0320 	and.w	r3, r3, #32
 80033bc:	2b20      	cmp	r3, #32
 80033be:	d11f      	bne.n	8003400 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	685a      	ldr	r2, [r3, #4]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033ce:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80033d0:	2300      	movs	r3, #0
 80033d2:	613b      	str	r3, [r7, #16]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	68db      	ldr	r3, [r3, #12]
 80033da:	613b      	str	r3, [r7, #16]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	689b      	ldr	r3, [r3, #8]
 80033e2:	613b      	str	r3, [r7, #16]
 80033e4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	2201      	movs	r2, #1
 80033ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f2:	f043 0202 	orr.w	r2, r3, #2
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80033fa:	6878      	ldr	r0, [r7, #4]
 80033fc:	f7ff ff50 	bl	80032a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003406:	b2db      	uxtb	r3, r3
 8003408:	2b03      	cmp	r3, #3
 800340a:	d136      	bne.n	800347a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f003 0302 	and.w	r3, r3, #2
 8003412:	2b02      	cmp	r3, #2
 8003414:	d109      	bne.n	800342a <I2S_IRQHandler+0xbc>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003420:	2b80      	cmp	r3, #128	; 0x80
 8003422:	d102      	bne.n	800342a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003424:	6878      	ldr	r0, [r7, #4]
 8003426:	f7ff ff45 	bl	80032b4 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b08      	cmp	r3, #8
 8003432:	d122      	bne.n	800347a <I2S_IRQHandler+0x10c>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	f003 0320 	and.w	r3, r3, #32
 800343e:	2b20      	cmp	r3, #32
 8003440:	d11b      	bne.n	800347a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	685a      	ldr	r2, [r3, #4]
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003450:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003452:	2300      	movs	r3, #0
 8003454:	60fb      	str	r3, [r7, #12]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	60fb      	str	r3, [r7, #12]
 800345e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346c:	f043 0204 	orr.w	r2, r3, #4
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003474:	6878      	ldr	r0, [r7, #4]
 8003476:	f7ff ff13 	bl	80032a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800347a:	bf00      	nop
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
	...

08003484 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	b088      	sub	sp, #32
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4a92      	ldr	r2, [pc, #584]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800349a:	4293      	cmp	r3, r2
 800349c:	d101      	bne.n	80034a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800349e:	4b92      	ldr	r3, [pc, #584]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034a0:	e001      	b.n	80034a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80034a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	685b      	ldr	r3, [r3, #4]
 80034b0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a8b      	ldr	r2, [pc, #556]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d101      	bne.n	80034c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80034bc:	4b8a      	ldr	r3, [pc, #552]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80034be:	e001      	b.n	80034c4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80034c0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80034d0:	d004      	beq.n	80034dc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	f040 8099 	bne.w	800360e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	f003 0302 	and.w	r3, r3, #2
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d107      	bne.n	80034f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d002      	beq.n	80034f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f000 f925 	bl	8003740 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80034f6:	69bb      	ldr	r3, [r7, #24]
 80034f8:	f003 0301 	and.w	r3, r3, #1
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d107      	bne.n	8003510 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003506:	2b00      	cmp	r3, #0
 8003508:	d002      	beq.n	8003510 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f000 f9c8 	bl	80038a0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003510:	69bb      	ldr	r3, [r7, #24]
 8003512:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003516:	2b40      	cmp	r3, #64	; 0x40
 8003518:	d13a      	bne.n	8003590 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	f003 0320 	and.w	r3, r3, #32
 8003520:	2b00      	cmp	r3, #0
 8003522:	d035      	beq.n	8003590 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a6e      	ldr	r2, [pc, #440]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800352a:	4293      	cmp	r3, r2
 800352c:	d101      	bne.n	8003532 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800352e:	4b6e      	ldr	r3, [pc, #440]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003530:	e001      	b.n	8003536 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003532:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003536:	685a      	ldr	r2, [r3, #4]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4969      	ldr	r1, [pc, #420]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800353e:	428b      	cmp	r3, r1
 8003540:	d101      	bne.n	8003546 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003542:	4b69      	ldr	r3, [pc, #420]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003544:	e001      	b.n	800354a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003546:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800354a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800354e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800355e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003560:	2300      	movs	r3, #0
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	60fb      	str	r3, [r7, #12]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003582:	f043 0202 	orr.w	r2, r3, #2
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800358a:	6878      	ldr	r0, [r7, #4]
 800358c:	f7ff fe88 	bl	80032a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	f003 0308 	and.w	r3, r3, #8
 8003596:	2b08      	cmp	r3, #8
 8003598:	f040 80c3 	bne.w	8003722 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	f003 0320 	and.w	r3, r3, #32
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	f000 80bd 	beq.w	8003722 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685a      	ldr	r2, [r3, #4]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80035b6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	4a49      	ldr	r2, [pc, #292]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035be:	4293      	cmp	r3, r2
 80035c0:	d101      	bne.n	80035c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80035c2:	4b49      	ldr	r3, [pc, #292]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035c4:	e001      	b.n	80035ca <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80035c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4944      	ldr	r1, [pc, #272]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80035d2:	428b      	cmp	r3, r1
 80035d4:	d101      	bne.n	80035da <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80035d6:	4b44      	ldr	r3, [pc, #272]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80035d8:	e001      	b.n	80035de <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80035da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80035de:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80035e2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80035e4:	2300      	movs	r3, #0
 80035e6:	60bb      	str	r3, [r7, #8]
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	689b      	ldr	r3, [r3, #8]
 80035ee:	60bb      	str	r3, [r7, #8]
 80035f0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	2201      	movs	r2, #1
 80035f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035fe:	f043 0204 	orr.w	r2, r3, #4
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003606:	6878      	ldr	r0, [r7, #4]
 8003608:	f7ff fe4a 	bl	80032a0 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800360c:	e089      	b.n	8003722 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b02      	cmp	r3, #2
 8003616:	d107      	bne.n	8003628 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003618:	693b      	ldr	r3, [r7, #16]
 800361a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800361e:	2b00      	cmp	r3, #0
 8003620:	d002      	beq.n	8003628 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003622:	6878      	ldr	r0, [r7, #4]
 8003624:	f000 f8be 	bl	80037a4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003628:	69fb      	ldr	r3, [r7, #28]
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b01      	cmp	r3, #1
 8003630:	d107      	bne.n	8003642 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003638:	2b00      	cmp	r3, #0
 800363a:	d002      	beq.n	8003642 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f000 f8fd 	bl	800383c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003642:	69fb      	ldr	r3, [r7, #28]
 8003644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003648:	2b40      	cmp	r3, #64	; 0x40
 800364a:	d12f      	bne.n	80036ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800364c:	697b      	ldr	r3, [r7, #20]
 800364e:	f003 0320 	and.w	r3, r3, #32
 8003652:	2b00      	cmp	r3, #0
 8003654:	d02a      	beq.n	80036ac <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	685a      	ldr	r2, [r3, #4]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003664:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a1e      	ldr	r2, [pc, #120]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800366c:	4293      	cmp	r3, r2
 800366e:	d101      	bne.n	8003674 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003670:	4b1d      	ldr	r3, [pc, #116]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003672:	e001      	b.n	8003678 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003674:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003678:	685a      	ldr	r2, [r3, #4]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4919      	ldr	r1, [pc, #100]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003680:	428b      	cmp	r3, r1
 8003682:	d101      	bne.n	8003688 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003684:	4b18      	ldr	r3, [pc, #96]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003686:	e001      	b.n	800368c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003688:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800368c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003690:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	2201      	movs	r2, #1
 8003696:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800369e:	f043 0202 	orr.w	r2, r3, #2
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f7ff fdfa 	bl	80032a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80036ac:	69bb      	ldr	r3, [r7, #24]
 80036ae:	f003 0308 	and.w	r3, r3, #8
 80036b2:	2b08      	cmp	r3, #8
 80036b4:	d136      	bne.n	8003724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80036b6:	693b      	ldr	r3, [r7, #16]
 80036b8:	f003 0320 	and.w	r3, r3, #32
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d031      	beq.n	8003724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4a07      	ldr	r2, [pc, #28]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036c6:	4293      	cmp	r3, r2
 80036c8:	d101      	bne.n	80036ce <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80036ca:	4b07      	ldr	r3, [pc, #28]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036cc:	e001      	b.n	80036d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80036ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036d2:	685a      	ldr	r2, [r3, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4902      	ldr	r1, [pc, #8]	; (80036e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80036da:	428b      	cmp	r3, r1
 80036dc:	d106      	bne.n	80036ec <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80036de:	4b02      	ldr	r3, [pc, #8]	; (80036e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80036e0:	e006      	b.n	80036f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80036e2:	bf00      	nop
 80036e4:	40003800 	.word	0x40003800
 80036e8:	40003400 	.word	0x40003400
 80036ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80036f0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80036f4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	685a      	ldr	r2, [r3, #4]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003704:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003712:	f043 0204 	orr.w	r2, r3, #4
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f7ff fdc0 	bl	80032a0 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003720:	e000      	b.n	8003724 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003722:	bf00      	nop
}
 8003724:	bf00      	nop
 8003726:	3720      	adds	r7, #32
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b082      	sub	sp, #8
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	1c99      	adds	r1, r3, #2
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6251      	str	r1, [r2, #36]	; 0x24
 8003752:	881a      	ldrh	r2, [r3, #0]
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800375e:	b29b      	uxth	r3, r3
 8003760:	3b01      	subs	r3, #1
 8003762:	b29a      	uxth	r2, r3
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800376c:	b29b      	uxth	r3, r3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d113      	bne.n	800379a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685a      	ldr	r2, [r3, #4]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003780:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003786:	b29b      	uxth	r3, r3
 8003788:	2b00      	cmp	r3, #0
 800378a:	d106      	bne.n	800379a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	2201      	movs	r2, #1
 8003790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003794:	6878      	ldr	r0, [r7, #4]
 8003796:	f7ff ffc9 	bl	800372c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800379a:	bf00      	nop
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
	...

080037a4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b082      	sub	sp, #8
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b0:	1c99      	adds	r1, r3, #2
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	6251      	str	r1, [r2, #36]	; 0x24
 80037b6:	8819      	ldrh	r1, [r3, #0]
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a1d      	ldr	r2, [pc, #116]	; (8003834 <I2SEx_TxISR_I2SExt+0x90>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d101      	bne.n	80037c6 <I2SEx_TxISR_I2SExt+0x22>
 80037c2:	4b1d      	ldr	r3, [pc, #116]	; (8003838 <I2SEx_TxISR_I2SExt+0x94>)
 80037c4:	e001      	b.n	80037ca <I2SEx_TxISR_I2SExt+0x26>
 80037c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037ca:	460a      	mov	r2, r1
 80037cc:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	3b01      	subs	r3, #1
 80037d6:	b29a      	uxth	r2, r3
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d121      	bne.n	800382a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a12      	ldr	r2, [pc, #72]	; (8003834 <I2SEx_TxISR_I2SExt+0x90>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d101      	bne.n	80037f4 <I2SEx_TxISR_I2SExt+0x50>
 80037f0:	4b11      	ldr	r3, [pc, #68]	; (8003838 <I2SEx_TxISR_I2SExt+0x94>)
 80037f2:	e001      	b.n	80037f8 <I2SEx_TxISR_I2SExt+0x54>
 80037f4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80037f8:	685a      	ldr	r2, [r3, #4]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	490d      	ldr	r1, [pc, #52]	; (8003834 <I2SEx_TxISR_I2SExt+0x90>)
 8003800:	428b      	cmp	r3, r1
 8003802:	d101      	bne.n	8003808 <I2SEx_TxISR_I2SExt+0x64>
 8003804:	4b0c      	ldr	r3, [pc, #48]	; (8003838 <I2SEx_TxISR_I2SExt+0x94>)
 8003806:	e001      	b.n	800380c <I2SEx_TxISR_I2SExt+0x68>
 8003808:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800380c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003810:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003816:	b29b      	uxth	r3, r3
 8003818:	2b00      	cmp	r3, #0
 800381a:	d106      	bne.n	800382a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2201      	movs	r2, #1
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003824:	6878      	ldr	r0, [r7, #4]
 8003826:	f7ff ff81 	bl	800372c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800382a:	bf00      	nop
 800382c:	3708      	adds	r7, #8
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40003800 	.word	0x40003800
 8003838:	40003400 	.word	0x40003400

0800383c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68d8      	ldr	r0, [r3, #12]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800384e:	1c99      	adds	r1, r3, #2
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003854:	b282      	uxth	r2, r0
 8003856:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800385c:	b29b      	uxth	r3, r3
 800385e:	3b01      	subs	r3, #1
 8003860:	b29a      	uxth	r2, r3
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800386a:	b29b      	uxth	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	d113      	bne.n	8003898 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	685a      	ldr	r2, [r3, #4]
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800387e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003884:	b29b      	uxth	r3, r3
 8003886:	2b00      	cmp	r3, #0
 8003888:	d106      	bne.n	8003898 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	2201      	movs	r2, #1
 800388e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ff4a 	bl	800372c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003898:	bf00      	nop
 800389a:	3708      	adds	r7, #8
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}

080038a0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b082      	sub	sp, #8
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a20      	ldr	r2, [pc, #128]	; (8003930 <I2SEx_RxISR_I2SExt+0x90>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d101      	bne.n	80038b6 <I2SEx_RxISR_I2SExt+0x16>
 80038b2:	4b20      	ldr	r3, [pc, #128]	; (8003934 <I2SEx_RxISR_I2SExt+0x94>)
 80038b4:	e001      	b.n	80038ba <I2SEx_RxISR_I2SExt+0x1a>
 80038b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038ba:	68d8      	ldr	r0, [r3, #12]
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c0:	1c99      	adds	r1, r3, #2
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	62d1      	str	r1, [r2, #44]	; 0x2c
 80038c6:	b282      	uxth	r2, r0
 80038c8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	3b01      	subs	r3, #1
 80038d2:	b29a      	uxth	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80038dc:	b29b      	uxth	r3, r3
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d121      	bne.n	8003926 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a12      	ldr	r2, [pc, #72]	; (8003930 <I2SEx_RxISR_I2SExt+0x90>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d101      	bne.n	80038f0 <I2SEx_RxISR_I2SExt+0x50>
 80038ec:	4b11      	ldr	r3, [pc, #68]	; (8003934 <I2SEx_RxISR_I2SExt+0x94>)
 80038ee:	e001      	b.n	80038f4 <I2SEx_RxISR_I2SExt+0x54>
 80038f0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80038f4:	685a      	ldr	r2, [r3, #4]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	490d      	ldr	r1, [pc, #52]	; (8003930 <I2SEx_RxISR_I2SExt+0x90>)
 80038fc:	428b      	cmp	r3, r1
 80038fe:	d101      	bne.n	8003904 <I2SEx_RxISR_I2SExt+0x64>
 8003900:	4b0c      	ldr	r3, [pc, #48]	; (8003934 <I2SEx_RxISR_I2SExt+0x94>)
 8003902:	e001      	b.n	8003908 <I2SEx_RxISR_I2SExt+0x68>
 8003904:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003908:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800390c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003912:	b29b      	uxth	r3, r3
 8003914:	2b00      	cmp	r3, #0
 8003916:	d106      	bne.n	8003926 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f7ff ff03 	bl	800372c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003926:	bf00      	nop
 8003928:	3708      	adds	r7, #8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	40003800 	.word	0x40003800
 8003934:	40003400 	.word	0x40003400

08003938 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b086      	sub	sp, #24
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e267      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0301 	and.w	r3, r3, #1
 8003952:	2b00      	cmp	r3, #0
 8003954:	d075      	beq.n	8003a42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003956:	4b88      	ldr	r3, [pc, #544]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	f003 030c 	and.w	r3, r3, #12
 800395e:	2b04      	cmp	r3, #4
 8003960:	d00c      	beq.n	800397c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003962:	4b85      	ldr	r3, [pc, #532]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003964:	689b      	ldr	r3, [r3, #8]
 8003966:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800396a:	2b08      	cmp	r3, #8
 800396c:	d112      	bne.n	8003994 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800396e:	4b82      	ldr	r3, [pc, #520]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003976:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800397a:	d10b      	bne.n	8003994 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800397c:	4b7e      	ldr	r3, [pc, #504]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003984:	2b00      	cmp	r3, #0
 8003986:	d05b      	beq.n	8003a40 <HAL_RCC_OscConfig+0x108>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d157      	bne.n	8003a40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003990:	2301      	movs	r3, #1
 8003992:	e242      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800399c:	d106      	bne.n	80039ac <HAL_RCC_OscConfig+0x74>
 800399e:	4b76      	ldr	r3, [pc, #472]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	4a75      	ldr	r2, [pc, #468]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039a4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039a8:	6013      	str	r3, [r2, #0]
 80039aa:	e01d      	b.n	80039e8 <HAL_RCC_OscConfig+0xb0>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039b4:	d10c      	bne.n	80039d0 <HAL_RCC_OscConfig+0x98>
 80039b6:	4b70      	ldr	r3, [pc, #448]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a6f      	ldr	r2, [pc, #444]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039bc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039c0:	6013      	str	r3, [r2, #0]
 80039c2:	4b6d      	ldr	r3, [pc, #436]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	4a6c      	ldr	r2, [pc, #432]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039cc:	6013      	str	r3, [r2, #0]
 80039ce:	e00b      	b.n	80039e8 <HAL_RCC_OscConfig+0xb0>
 80039d0:	4b69      	ldr	r3, [pc, #420]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4a68      	ldr	r2, [pc, #416]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80039da:	6013      	str	r3, [r2, #0]
 80039dc:	4b66      	ldr	r3, [pc, #408]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a65      	ldr	r2, [pc, #404]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 80039e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80039e6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d013      	beq.n	8003a18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039f0:	f7fd fa8a 	bl	8000f08 <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039f6:	e008      	b.n	8003a0a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80039f8:	f7fd fa86 	bl	8000f08 <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	2b64      	cmp	r3, #100	; 0x64
 8003a04:	d901      	bls.n	8003a0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a06:	2303      	movs	r3, #3
 8003a08:	e207      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a0a:	4b5b      	ldr	r3, [pc, #364]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d0f0      	beq.n	80039f8 <HAL_RCC_OscConfig+0xc0>
 8003a16:	e014      	b.n	8003a42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a18:	f7fd fa76 	bl	8000f08 <HAL_GetTick>
 8003a1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a1e:	e008      	b.n	8003a32 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a20:	f7fd fa72 	bl	8000f08 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b64      	cmp	r3, #100	; 0x64
 8003a2c:	d901      	bls.n	8003a32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	e1f3      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a32:	4b51      	ldr	r3, [pc, #324]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d1f0      	bne.n	8003a20 <HAL_RCC_OscConfig+0xe8>
 8003a3e:	e000      	b.n	8003a42 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f003 0302 	and.w	r3, r3, #2
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d063      	beq.n	8003b16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a4e:	4b4a      	ldr	r3, [pc, #296]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003a50:	689b      	ldr	r3, [r3, #8]
 8003a52:	f003 030c 	and.w	r3, r3, #12
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d00b      	beq.n	8003a72 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a5a:	4b47      	ldr	r3, [pc, #284]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a62:	2b08      	cmp	r3, #8
 8003a64:	d11c      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a66:	4b44      	ldr	r3, [pc, #272]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003a68:	685b      	ldr	r3, [r3, #4]
 8003a6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d116      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a72:	4b41      	ldr	r3, [pc, #260]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d005      	beq.n	8003a8a <HAL_RCC_OscConfig+0x152>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68db      	ldr	r3, [r3, #12]
 8003a82:	2b01      	cmp	r3, #1
 8003a84:	d001      	beq.n	8003a8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a86:	2301      	movs	r3, #1
 8003a88:	e1c7      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a8a:	4b3b      	ldr	r3, [pc, #236]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	00db      	lsls	r3, r3, #3
 8003a98:	4937      	ldr	r1, [pc, #220]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a9e:	e03a      	b.n	8003b16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d020      	beq.n	8003aea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003aa8:	4b34      	ldr	r3, [pc, #208]	; (8003b7c <HAL_RCC_OscConfig+0x244>)
 8003aaa:	2201      	movs	r2, #1
 8003aac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aae:	f7fd fa2b 	bl	8000f08 <HAL_GetTick>
 8003ab2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ab4:	e008      	b.n	8003ac8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003ab6:	f7fd fa27 	bl	8000f08 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d901      	bls.n	8003ac8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	e1a8      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ac8:	4b2b      	ldr	r3, [pc, #172]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f003 0302 	and.w	r3, r3, #2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d0f0      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ad4:	4b28      	ldr	r3, [pc, #160]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	00db      	lsls	r3, r3, #3
 8003ae2:	4925      	ldr	r1, [pc, #148]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	600b      	str	r3, [r1, #0]
 8003ae8:	e015      	b.n	8003b16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003aea:	4b24      	ldr	r3, [pc, #144]	; (8003b7c <HAL_RCC_OscConfig+0x244>)
 8003aec:	2200      	movs	r2, #0
 8003aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003af0:	f7fd fa0a 	bl	8000f08 <HAL_GetTick>
 8003af4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003af6:	e008      	b.n	8003b0a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003af8:	f7fd fa06 	bl	8000f08 <HAL_GetTick>
 8003afc:	4602      	mov	r2, r0
 8003afe:	693b      	ldr	r3, [r7, #16]
 8003b00:	1ad3      	subs	r3, r2, r3
 8003b02:	2b02      	cmp	r3, #2
 8003b04:	d901      	bls.n	8003b0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e187      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b0a:	4b1b      	ldr	r3, [pc, #108]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f003 0302 	and.w	r3, r3, #2
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d1f0      	bne.n	8003af8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f003 0308 	and.w	r3, r3, #8
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d036      	beq.n	8003b90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d016      	beq.n	8003b58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b2a:	4b15      	ldr	r3, [pc, #84]	; (8003b80 <HAL_RCC_OscConfig+0x248>)
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b30:	f7fd f9ea 	bl	8000f08 <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b38:	f7fd f9e6 	bl	8000f08 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e167      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b4a:	4b0b      	ldr	r3, [pc, #44]	; (8003b78 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d0f0      	beq.n	8003b38 <HAL_RCC_OscConfig+0x200>
 8003b56:	e01b      	b.n	8003b90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b58:	4b09      	ldr	r3, [pc, #36]	; (8003b80 <HAL_RCC_OscConfig+0x248>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b5e:	f7fd f9d3 	bl	8000f08 <HAL_GetTick>
 8003b62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b64:	e00e      	b.n	8003b84 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b66:	f7fd f9cf 	bl	8000f08 <HAL_GetTick>
 8003b6a:	4602      	mov	r2, r0
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	1ad3      	subs	r3, r2, r3
 8003b70:	2b02      	cmp	r3, #2
 8003b72:	d907      	bls.n	8003b84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b74:	2303      	movs	r3, #3
 8003b76:	e150      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
 8003b78:	40023800 	.word	0x40023800
 8003b7c:	42470000 	.word	0x42470000
 8003b80:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b84:	4b88      	ldr	r3, [pc, #544]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003b86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1ea      	bne.n	8003b66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 8097 	beq.w	8003ccc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b9e:	2300      	movs	r3, #0
 8003ba0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003ba2:	4b81      	ldr	r3, [pc, #516]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d10f      	bne.n	8003bce <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60bb      	str	r3, [r7, #8]
 8003bb2:	4b7d      	ldr	r3, [pc, #500]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb6:	4a7c      	ldr	r2, [pc, #496]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003bb8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8003bbe:	4b7a      	ldr	r3, [pc, #488]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bc6:	60bb      	str	r3, [r7, #8]
 8003bc8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bce:	4b77      	ldr	r3, [pc, #476]	; (8003dac <HAL_RCC_OscConfig+0x474>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d118      	bne.n	8003c0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bda:	4b74      	ldr	r3, [pc, #464]	; (8003dac <HAL_RCC_OscConfig+0x474>)
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	4a73      	ldr	r2, [pc, #460]	; (8003dac <HAL_RCC_OscConfig+0x474>)
 8003be0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003be4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003be6:	f7fd f98f 	bl	8000f08 <HAL_GetTick>
 8003bea:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bec:	e008      	b.n	8003c00 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bee:	f7fd f98b 	bl	8000f08 <HAL_GetTick>
 8003bf2:	4602      	mov	r2, r0
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	1ad3      	subs	r3, r2, r3
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	d901      	bls.n	8003c00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003bfc:	2303      	movs	r3, #3
 8003bfe:	e10c      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c00:	4b6a      	ldr	r3, [pc, #424]	; (8003dac <HAL_RCC_OscConfig+0x474>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d0f0      	beq.n	8003bee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d106      	bne.n	8003c22 <HAL_RCC_OscConfig+0x2ea>
 8003c14:	4b64      	ldr	r3, [pc, #400]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c18:	4a63      	ldr	r2, [pc, #396]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c1a:	f043 0301 	orr.w	r3, r3, #1
 8003c1e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c20:	e01c      	b.n	8003c5c <HAL_RCC_OscConfig+0x324>
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	689b      	ldr	r3, [r3, #8]
 8003c26:	2b05      	cmp	r3, #5
 8003c28:	d10c      	bne.n	8003c44 <HAL_RCC_OscConfig+0x30c>
 8003c2a:	4b5f      	ldr	r3, [pc, #380]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c2e:	4a5e      	ldr	r2, [pc, #376]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c30:	f043 0304 	orr.w	r3, r3, #4
 8003c34:	6713      	str	r3, [r2, #112]	; 0x70
 8003c36:	4b5c      	ldr	r3, [pc, #368]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c3a:	4a5b      	ldr	r2, [pc, #364]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c3c:	f043 0301 	orr.w	r3, r3, #1
 8003c40:	6713      	str	r3, [r2, #112]	; 0x70
 8003c42:	e00b      	b.n	8003c5c <HAL_RCC_OscConfig+0x324>
 8003c44:	4b58      	ldr	r3, [pc, #352]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c48:	4a57      	ldr	r2, [pc, #348]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c4a:	f023 0301 	bic.w	r3, r3, #1
 8003c4e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c50:	4b55      	ldr	r3, [pc, #340]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c54:	4a54      	ldr	r2, [pc, #336]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c56:	f023 0304 	bic.w	r3, r3, #4
 8003c5a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d015      	beq.n	8003c90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c64:	f7fd f950 	bl	8000f08 <HAL_GetTick>
 8003c68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c6a:	e00a      	b.n	8003c82 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c6c:	f7fd f94c 	bl	8000f08 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d901      	bls.n	8003c82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	e0cb      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c82:	4b49      	ldr	r3, [pc, #292]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003c84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d0ee      	beq.n	8003c6c <HAL_RCC_OscConfig+0x334>
 8003c8e:	e014      	b.n	8003cba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c90:	f7fd f93a 	bl	8000f08 <HAL_GetTick>
 8003c94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c96:	e00a      	b.n	8003cae <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003c98:	f7fd f936 	bl	8000f08 <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e0b5      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cae:	4b3e      	ldr	r3, [pc, #248]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003cb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cb2:	f003 0302 	and.w	r3, r3, #2
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1ee      	bne.n	8003c98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cba:	7dfb      	ldrb	r3, [r7, #23]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d105      	bne.n	8003ccc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cc0:	4b39      	ldr	r3, [pc, #228]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc4:	4a38      	ldr	r2, [pc, #224]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003cc6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003cca:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	699b      	ldr	r3, [r3, #24]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 80a1 	beq.w	8003e18 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003cd6:	4b34      	ldr	r3, [pc, #208]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f003 030c 	and.w	r3, r3, #12
 8003cde:	2b08      	cmp	r3, #8
 8003ce0:	d05c      	beq.n	8003d9c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	2b02      	cmp	r3, #2
 8003ce8:	d141      	bne.n	8003d6e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003cea:	4b31      	ldr	r3, [pc, #196]	; (8003db0 <HAL_RCC_OscConfig+0x478>)
 8003cec:	2200      	movs	r2, #0
 8003cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cf0:	f7fd f90a 	bl	8000f08 <HAL_GetTick>
 8003cf4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cf6:	e008      	b.n	8003d0a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003cf8:	f7fd f906 	bl	8000f08 <HAL_GetTick>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	693b      	ldr	r3, [r7, #16]
 8003d00:	1ad3      	subs	r3, r2, r3
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d901      	bls.n	8003d0a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d06:	2303      	movs	r3, #3
 8003d08:	e087      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d0a:	4b27      	ldr	r3, [pc, #156]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d1f0      	bne.n	8003cf8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	69da      	ldr	r2, [r3, #28]
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	431a      	orrs	r2, r3
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d24:	019b      	lsls	r3, r3, #6
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d2c:	085b      	lsrs	r3, r3, #1
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	041b      	lsls	r3, r3, #16
 8003d32:	431a      	orrs	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d38:	061b      	lsls	r3, r3, #24
 8003d3a:	491b      	ldr	r1, [pc, #108]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d40:	4b1b      	ldr	r3, [pc, #108]	; (8003db0 <HAL_RCC_OscConfig+0x478>)
 8003d42:	2201      	movs	r2, #1
 8003d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d46:	f7fd f8df 	bl	8000f08 <HAL_GetTick>
 8003d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d4c:	e008      	b.n	8003d60 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d4e:	f7fd f8db 	bl	8000f08 <HAL_GetTick>
 8003d52:	4602      	mov	r2, r0
 8003d54:	693b      	ldr	r3, [r7, #16]
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d901      	bls.n	8003d60 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	e05c      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d60:	4b11      	ldr	r3, [pc, #68]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d0f0      	beq.n	8003d4e <HAL_RCC_OscConfig+0x416>
 8003d6c:	e054      	b.n	8003e18 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d6e:	4b10      	ldr	r3, [pc, #64]	; (8003db0 <HAL_RCC_OscConfig+0x478>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d74:	f7fd f8c8 	bl	8000f08 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d7c:	f7fd f8c4 	bl	8000f08 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e045      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d8e:	4b06      	ldr	r3, [pc, #24]	; (8003da8 <HAL_RCC_OscConfig+0x470>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d1f0      	bne.n	8003d7c <HAL_RCC_OscConfig+0x444>
 8003d9a:	e03d      	b.n	8003e18 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	699b      	ldr	r3, [r3, #24]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d107      	bne.n	8003db4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003da4:	2301      	movs	r3, #1
 8003da6:	e038      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
 8003da8:	40023800 	.word	0x40023800
 8003dac:	40007000 	.word	0x40007000
 8003db0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003db4:	4b1b      	ldr	r3, [pc, #108]	; (8003e24 <HAL_RCC_OscConfig+0x4ec>)
 8003db6:	685b      	ldr	r3, [r3, #4]
 8003db8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d028      	beq.n	8003e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d121      	bne.n	8003e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d11a      	bne.n	8003e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003dde:	68fa      	ldr	r2, [r7, #12]
 8003de0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003de4:	4013      	ands	r3, r2
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003dea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d111      	bne.n	8003e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dfa:	085b      	lsrs	r3, r3, #1
 8003dfc:	3b01      	subs	r3, #1
 8003dfe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d107      	bne.n	8003e14 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e0e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d001      	beq.n	8003e18 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e000      	b.n	8003e1a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3718      	adds	r7, #24
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	40023800 	.word	0x40023800

08003e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e28:	b580      	push	{r7, lr}
 8003e2a:	b084      	sub	sp, #16
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d101      	bne.n	8003e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e0cc      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e3c:	4b68      	ldr	r3, [pc, #416]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0307 	and.w	r3, r3, #7
 8003e44:	683a      	ldr	r2, [r7, #0]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d90c      	bls.n	8003e64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e4a:	4b65      	ldr	r3, [pc, #404]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	b2d2      	uxtb	r2, r2
 8003e50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e52:	4b63      	ldr	r3, [pc, #396]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0307 	and.w	r3, r3, #7
 8003e5a:	683a      	ldr	r2, [r7, #0]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	d001      	beq.n	8003e64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0b8      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f003 0302 	and.w	r3, r3, #2
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d020      	beq.n	8003eb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0304 	and.w	r3, r3, #4
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d005      	beq.n	8003e88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e7c:	4b59      	ldr	r3, [pc, #356]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	4a58      	ldr	r2, [pc, #352]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f003 0308 	and.w	r3, r3, #8
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d005      	beq.n	8003ea0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e94:	4b53      	ldr	r3, [pc, #332]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	4a52      	ldr	r2, [pc, #328]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003e9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ea0:	4b50      	ldr	r3, [pc, #320]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea2:	689b      	ldr	r3, [r3, #8]
 8003ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	689b      	ldr	r3, [r3, #8]
 8003eac:	494d      	ldr	r1, [pc, #308]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d044      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	685b      	ldr	r3, [r3, #4]
 8003ec2:	2b01      	cmp	r3, #1
 8003ec4:	d107      	bne.n	8003ed6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ec6:	4b47      	ldr	r3, [pc, #284]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d119      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e07f      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	2b02      	cmp	r3, #2
 8003edc:	d003      	beq.n	8003ee6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ee2:	2b03      	cmp	r3, #3
 8003ee4:	d107      	bne.n	8003ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ee6:	4b3f      	ldr	r3, [pc, #252]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d109      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e06f      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ef6:	4b3b      	ldr	r3, [pc, #236]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 0302 	and.w	r3, r3, #2
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d101      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e067      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f06:	4b37      	ldr	r3, [pc, #220]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f08:	689b      	ldr	r3, [r3, #8]
 8003f0a:	f023 0203 	bic.w	r2, r3, #3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	4934      	ldr	r1, [pc, #208]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f18:	f7fc fff6 	bl	8000f08 <HAL_GetTick>
 8003f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f1e:	e00a      	b.n	8003f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f20:	f7fc fff2 	bl	8000f08 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f2e:	4293      	cmp	r3, r2
 8003f30:	d901      	bls.n	8003f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e04f      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f36:	4b2b      	ldr	r3, [pc, #172]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f38:	689b      	ldr	r3, [r3, #8]
 8003f3a:	f003 020c 	and.w	r2, r3, #12
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	009b      	lsls	r3, r3, #2
 8003f44:	429a      	cmp	r2, r3
 8003f46:	d1eb      	bne.n	8003f20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f48:	4b25      	ldr	r3, [pc, #148]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0307 	and.w	r3, r3, #7
 8003f50:	683a      	ldr	r2, [r7, #0]
 8003f52:	429a      	cmp	r2, r3
 8003f54:	d20c      	bcs.n	8003f70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f56:	4b22      	ldr	r3, [pc, #136]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f58:	683a      	ldr	r2, [r7, #0]
 8003f5a:	b2d2      	uxtb	r2, r2
 8003f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f5e:	4b20      	ldr	r3, [pc, #128]	; (8003fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	683a      	ldr	r2, [r7, #0]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d001      	beq.n	8003f70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e032      	b.n	8003fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d008      	beq.n	8003f8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f7c:	4b19      	ldr	r3, [pc, #100]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	68db      	ldr	r3, [r3, #12]
 8003f88:	4916      	ldr	r1, [pc, #88]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8a:	4313      	orrs	r3, r2
 8003f8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f003 0308 	and.w	r3, r3, #8
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d009      	beq.n	8003fae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f9a:	4b12      	ldr	r3, [pc, #72]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	00db      	lsls	r3, r3, #3
 8003fa8:	490e      	ldr	r1, [pc, #56]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003faa:	4313      	orrs	r3, r2
 8003fac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fae:	f000 f821 	bl	8003ff4 <HAL_RCC_GetSysClockFreq>
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	4b0b      	ldr	r3, [pc, #44]	; (8003fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	091b      	lsrs	r3, r3, #4
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	490a      	ldr	r1, [pc, #40]	; (8003fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8003fc0:	5ccb      	ldrb	r3, [r1, r3]
 8003fc2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fc6:	4a09      	ldr	r2, [pc, #36]	; (8003fec <HAL_RCC_ClockConfig+0x1c4>)
 8003fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003fca:	4b09      	ldr	r3, [pc, #36]	; (8003ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fc ff56 	bl	8000e80 <HAL_InitTick>

  return HAL_OK;
 8003fd4:	2300      	movs	r3, #0
}
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	3710      	adds	r7, #16
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	bd80      	pop	{r7, pc}
 8003fde:	bf00      	nop
 8003fe0:	40023c00 	.word	0x40023c00
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	0800b548 	.word	0x0800b548
 8003fec:	20000000 	.word	0x20000000
 8003ff0:	20000004 	.word	0x20000004

08003ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003ff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ff8:	b094      	sub	sp, #80	; 0x50
 8003ffa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	647b      	str	r3, [r7, #68]	; 0x44
 8004000:	2300      	movs	r3, #0
 8004002:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004004:	2300      	movs	r3, #0
 8004006:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800400c:	4b79      	ldr	r3, [pc, #484]	; (80041f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	f003 030c 	and.w	r3, r3, #12
 8004014:	2b08      	cmp	r3, #8
 8004016:	d00d      	beq.n	8004034 <HAL_RCC_GetSysClockFreq+0x40>
 8004018:	2b08      	cmp	r3, #8
 800401a:	f200 80e1 	bhi.w	80041e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800401e:	2b00      	cmp	r3, #0
 8004020:	d002      	beq.n	8004028 <HAL_RCC_GetSysClockFreq+0x34>
 8004022:	2b04      	cmp	r3, #4
 8004024:	d003      	beq.n	800402e <HAL_RCC_GetSysClockFreq+0x3a>
 8004026:	e0db      	b.n	80041e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004028:	4b73      	ldr	r3, [pc, #460]	; (80041f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800402a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800402c:	e0db      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800402e:	4b73      	ldr	r3, [pc, #460]	; (80041fc <HAL_RCC_GetSysClockFreq+0x208>)
 8004030:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004032:	e0d8      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004034:	4b6f      	ldr	r3, [pc, #444]	; (80041f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800403c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800403e:	4b6d      	ldr	r3, [pc, #436]	; (80041f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d063      	beq.n	8004112 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800404a:	4b6a      	ldr	r3, [pc, #424]	; (80041f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	099b      	lsrs	r3, r3, #6
 8004050:	2200      	movs	r2, #0
 8004052:	63bb      	str	r3, [r7, #56]	; 0x38
 8004054:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004056:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004058:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800405c:	633b      	str	r3, [r7, #48]	; 0x30
 800405e:	2300      	movs	r3, #0
 8004060:	637b      	str	r3, [r7, #52]	; 0x34
 8004062:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004066:	4622      	mov	r2, r4
 8004068:	462b      	mov	r3, r5
 800406a:	f04f 0000 	mov.w	r0, #0
 800406e:	f04f 0100 	mov.w	r1, #0
 8004072:	0159      	lsls	r1, r3, #5
 8004074:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004078:	0150      	lsls	r0, r2, #5
 800407a:	4602      	mov	r2, r0
 800407c:	460b      	mov	r3, r1
 800407e:	4621      	mov	r1, r4
 8004080:	1a51      	subs	r1, r2, r1
 8004082:	6139      	str	r1, [r7, #16]
 8004084:	4629      	mov	r1, r5
 8004086:	eb63 0301 	sbc.w	r3, r3, r1
 800408a:	617b      	str	r3, [r7, #20]
 800408c:	f04f 0200 	mov.w	r2, #0
 8004090:	f04f 0300 	mov.w	r3, #0
 8004094:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004098:	4659      	mov	r1, fp
 800409a:	018b      	lsls	r3, r1, #6
 800409c:	4651      	mov	r1, sl
 800409e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040a2:	4651      	mov	r1, sl
 80040a4:	018a      	lsls	r2, r1, #6
 80040a6:	4651      	mov	r1, sl
 80040a8:	ebb2 0801 	subs.w	r8, r2, r1
 80040ac:	4659      	mov	r1, fp
 80040ae:	eb63 0901 	sbc.w	r9, r3, r1
 80040b2:	f04f 0200 	mov.w	r2, #0
 80040b6:	f04f 0300 	mov.w	r3, #0
 80040ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80040c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80040c6:	4690      	mov	r8, r2
 80040c8:	4699      	mov	r9, r3
 80040ca:	4623      	mov	r3, r4
 80040cc:	eb18 0303 	adds.w	r3, r8, r3
 80040d0:	60bb      	str	r3, [r7, #8]
 80040d2:	462b      	mov	r3, r5
 80040d4:	eb49 0303 	adc.w	r3, r9, r3
 80040d8:	60fb      	str	r3, [r7, #12]
 80040da:	f04f 0200 	mov.w	r2, #0
 80040de:	f04f 0300 	mov.w	r3, #0
 80040e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80040e6:	4629      	mov	r1, r5
 80040e8:	024b      	lsls	r3, r1, #9
 80040ea:	4621      	mov	r1, r4
 80040ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040f0:	4621      	mov	r1, r4
 80040f2:	024a      	lsls	r2, r1, #9
 80040f4:	4610      	mov	r0, r2
 80040f6:	4619      	mov	r1, r3
 80040f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040fa:	2200      	movs	r2, #0
 80040fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80040fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004100:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004104:	f7fc f864 	bl	80001d0 <__aeabi_uldivmod>
 8004108:	4602      	mov	r2, r0
 800410a:	460b      	mov	r3, r1
 800410c:	4613      	mov	r3, r2
 800410e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004110:	e058      	b.n	80041c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004112:	4b38      	ldr	r3, [pc, #224]	; (80041f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	099b      	lsrs	r3, r3, #6
 8004118:	2200      	movs	r2, #0
 800411a:	4618      	mov	r0, r3
 800411c:	4611      	mov	r1, r2
 800411e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004122:	623b      	str	r3, [r7, #32]
 8004124:	2300      	movs	r3, #0
 8004126:	627b      	str	r3, [r7, #36]	; 0x24
 8004128:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800412c:	4642      	mov	r2, r8
 800412e:	464b      	mov	r3, r9
 8004130:	f04f 0000 	mov.w	r0, #0
 8004134:	f04f 0100 	mov.w	r1, #0
 8004138:	0159      	lsls	r1, r3, #5
 800413a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800413e:	0150      	lsls	r0, r2, #5
 8004140:	4602      	mov	r2, r0
 8004142:	460b      	mov	r3, r1
 8004144:	4641      	mov	r1, r8
 8004146:	ebb2 0a01 	subs.w	sl, r2, r1
 800414a:	4649      	mov	r1, r9
 800414c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004150:	f04f 0200 	mov.w	r2, #0
 8004154:	f04f 0300 	mov.w	r3, #0
 8004158:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800415c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004160:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004164:	ebb2 040a 	subs.w	r4, r2, sl
 8004168:	eb63 050b 	sbc.w	r5, r3, fp
 800416c:	f04f 0200 	mov.w	r2, #0
 8004170:	f04f 0300 	mov.w	r3, #0
 8004174:	00eb      	lsls	r3, r5, #3
 8004176:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800417a:	00e2      	lsls	r2, r4, #3
 800417c:	4614      	mov	r4, r2
 800417e:	461d      	mov	r5, r3
 8004180:	4643      	mov	r3, r8
 8004182:	18e3      	adds	r3, r4, r3
 8004184:	603b      	str	r3, [r7, #0]
 8004186:	464b      	mov	r3, r9
 8004188:	eb45 0303 	adc.w	r3, r5, r3
 800418c:	607b      	str	r3, [r7, #4]
 800418e:	f04f 0200 	mov.w	r2, #0
 8004192:	f04f 0300 	mov.w	r3, #0
 8004196:	e9d7 4500 	ldrd	r4, r5, [r7]
 800419a:	4629      	mov	r1, r5
 800419c:	028b      	lsls	r3, r1, #10
 800419e:	4621      	mov	r1, r4
 80041a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041a4:	4621      	mov	r1, r4
 80041a6:	028a      	lsls	r2, r1, #10
 80041a8:	4610      	mov	r0, r2
 80041aa:	4619      	mov	r1, r3
 80041ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041ae:	2200      	movs	r2, #0
 80041b0:	61bb      	str	r3, [r7, #24]
 80041b2:	61fa      	str	r2, [r7, #28]
 80041b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041b8:	f7fc f80a 	bl	80001d0 <__aeabi_uldivmod>
 80041bc:	4602      	mov	r2, r0
 80041be:	460b      	mov	r3, r1
 80041c0:	4613      	mov	r3, r2
 80041c2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80041c4:	4b0b      	ldr	r3, [pc, #44]	; (80041f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	0c1b      	lsrs	r3, r3, #16
 80041ca:	f003 0303 	and.w	r3, r3, #3
 80041ce:	3301      	adds	r3, #1
 80041d0:	005b      	lsls	r3, r3, #1
 80041d2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80041d4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80041d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80041d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041dc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80041de:	e002      	b.n	80041e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041e0:	4b05      	ldr	r3, [pc, #20]	; (80041f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80041e2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80041e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041e6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3750      	adds	r7, #80	; 0x50
 80041ec:	46bd      	mov	sp, r7
 80041ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041f2:	bf00      	nop
 80041f4:	40023800 	.word	0x40023800
 80041f8:	00f42400 	.word	0x00f42400
 80041fc:	007a1200 	.word	0x007a1200

08004200 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004200:	b480      	push	{r7}
 8004202:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004204:	4b03      	ldr	r3, [pc, #12]	; (8004214 <HAL_RCC_GetHCLKFreq+0x14>)
 8004206:	681b      	ldr	r3, [r3, #0]
}
 8004208:	4618      	mov	r0, r3
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop
 8004214:	20000000 	.word	0x20000000

08004218 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800421c:	f7ff fff0 	bl	8004200 <HAL_RCC_GetHCLKFreq>
 8004220:	4602      	mov	r2, r0
 8004222:	4b05      	ldr	r3, [pc, #20]	; (8004238 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004224:	689b      	ldr	r3, [r3, #8]
 8004226:	0a9b      	lsrs	r3, r3, #10
 8004228:	f003 0307 	and.w	r3, r3, #7
 800422c:	4903      	ldr	r1, [pc, #12]	; (800423c <HAL_RCC_GetPCLK1Freq+0x24>)
 800422e:	5ccb      	ldrb	r3, [r1, r3]
 8004230:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004234:	4618      	mov	r0, r3
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40023800 	.word	0x40023800
 800423c:	0800b558 	.word	0x0800b558

08004240 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b086      	sub	sp, #24
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800424c:	2300      	movs	r3, #0
 800424e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	f003 0301 	and.w	r3, r3, #1
 8004258:	2b00      	cmp	r3, #0
 800425a:	d105      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004264:	2b00      	cmp	r3, #0
 8004266:	d035      	beq.n	80042d4 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004268:	4b62      	ldr	r3, [pc, #392]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800426a:	2200      	movs	r2, #0
 800426c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800426e:	f7fc fe4b 	bl	8000f08 <HAL_GetTick>
 8004272:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004274:	e008      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004276:	f7fc fe47 	bl	8000f08 <HAL_GetTick>
 800427a:	4602      	mov	r2, r0
 800427c:	697b      	ldr	r3, [r7, #20]
 800427e:	1ad3      	subs	r3, r2, r3
 8004280:	2b02      	cmp	r3, #2
 8004282:	d901      	bls.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004284:	2303      	movs	r3, #3
 8004286:	e0b0      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004288:	4b5b      	ldr	r3, [pc, #364]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004290:	2b00      	cmp	r3, #0
 8004292:	d1f0      	bne.n	8004276 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	685b      	ldr	r3, [r3, #4]
 8004298:	019a      	lsls	r2, r3, #6
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	071b      	lsls	r3, r3, #28
 80042a0:	4955      	ldr	r1, [pc, #340]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042a2:	4313      	orrs	r3, r2
 80042a4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80042a8:	4b52      	ldr	r3, [pc, #328]	; (80043f4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80042aa:	2201      	movs	r2, #1
 80042ac:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80042ae:	f7fc fe2b 	bl	8000f08 <HAL_GetTick>
 80042b2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042b4:	e008      	b.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80042b6:	f7fc fe27 	bl	8000f08 <HAL_GetTick>
 80042ba:	4602      	mov	r2, r0
 80042bc:	697b      	ldr	r3, [r7, #20]
 80042be:	1ad3      	subs	r3, r2, r3
 80042c0:	2b02      	cmp	r3, #2
 80042c2:	d901      	bls.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80042c4:	2303      	movs	r3, #3
 80042c6:	e090      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80042c8:	4b4b      	ldr	r3, [pc, #300]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d0f0      	beq.n	80042b6 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 0302 	and.w	r3, r3, #2
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f000 8083 	beq.w	80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042e2:	2300      	movs	r3, #0
 80042e4:	60fb      	str	r3, [r7, #12]
 80042e6:	4b44      	ldr	r3, [pc, #272]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ea:	4a43      	ldr	r2, [pc, #268]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042f0:	6413      	str	r3, [r2, #64]	; 0x40
 80042f2:	4b41      	ldr	r3, [pc, #260]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042fa:	60fb      	str	r3, [r7, #12]
 80042fc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80042fe:	4b3f      	ldr	r3, [pc, #252]	; (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a3e      	ldr	r2, [pc, #248]	; (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004304:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004308:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800430a:	f7fc fdfd 	bl	8000f08 <HAL_GetTick>
 800430e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004310:	e008      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004312:	f7fc fdf9 	bl	8000f08 <HAL_GetTick>
 8004316:	4602      	mov	r2, r0
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	1ad3      	subs	r3, r2, r3
 800431c:	2b02      	cmp	r3, #2
 800431e:	d901      	bls.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004320:	2303      	movs	r3, #3
 8004322:	e062      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004324:	4b35      	ldr	r3, [pc, #212]	; (80043fc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800432c:	2b00      	cmp	r3, #0
 800432e:	d0f0      	beq.n	8004312 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004330:	4b31      	ldr	r3, [pc, #196]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004332:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004334:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004338:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d02f      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004348:	693a      	ldr	r2, [r7, #16]
 800434a:	429a      	cmp	r2, r3
 800434c:	d028      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800434e:	4b2a      	ldr	r3, [pc, #168]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004352:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004356:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004358:	4b29      	ldr	r3, [pc, #164]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800435a:	2201      	movs	r2, #1
 800435c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800435e:	4b28      	ldr	r3, [pc, #160]	; (8004400 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004360:	2200      	movs	r2, #0
 8004362:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004364:	4a24      	ldr	r2, [pc, #144]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800436a:	4b23      	ldr	r3, [pc, #140]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800436c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436e:	f003 0301 	and.w	r3, r3, #1
 8004372:	2b01      	cmp	r3, #1
 8004374:	d114      	bne.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004376:	f7fc fdc7 	bl	8000f08 <HAL_GetTick>
 800437a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800437c:	e00a      	b.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800437e:	f7fc fdc3 	bl	8000f08 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	f241 3288 	movw	r2, #5000	; 0x1388
 800438c:	4293      	cmp	r3, r2
 800438e:	d901      	bls.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8004390:	2303      	movs	r3, #3
 8004392:	e02a      	b.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004394:	4b18      	ldr	r3, [pc, #96]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004396:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004398:	f003 0302 	and.w	r3, r3, #2
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0ee      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	68db      	ldr	r3, [r3, #12]
 80043a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043a8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043ac:	d10d      	bne.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80043ae:	4b12      	ldr	r3, [pc, #72]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043b0:	689b      	ldr	r3, [r3, #8]
 80043b2:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043c2:	490d      	ldr	r1, [pc, #52]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043c4:	4313      	orrs	r3, r2
 80043c6:	608b      	str	r3, [r1, #8]
 80043c8:	e005      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x196>
 80043ca:	4b0b      	ldr	r3, [pc, #44]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043cc:	689b      	ldr	r3, [r3, #8]
 80043ce:	4a0a      	ldr	r2, [pc, #40]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043d4:	6093      	str	r3, [r2, #8]
 80043d6:	4b08      	ldr	r3, [pc, #32]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043d8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	68db      	ldr	r3, [r3, #12]
 80043de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043e2:	4905      	ldr	r1, [pc, #20]	; (80043f8 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80043e4:	4313      	orrs	r3, r2
 80043e6:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80043e8:	2300      	movs	r3, #0
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	3718      	adds	r7, #24
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}
 80043f2:	bf00      	nop
 80043f4:	42470068 	.word	0x42470068
 80043f8:	40023800 	.word	0x40023800
 80043fc:	40007000 	.word	0x40007000
 8004400:	42470e40 	.word	0x42470e40

08004404 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004404:	b480      	push	{r7}
 8004406:	b087      	sub	sp, #28
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004410:	2300      	movs	r3, #0
 8004412:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004414:	2300      	movs	r3, #0
 8004416:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004418:	2300      	movs	r3, #0
 800441a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2b01      	cmp	r3, #1
 8004420:	d13e      	bne.n	80044a0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004422:	4b23      	ldr	r3, [pc, #140]	; (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800442a:	60fb      	str	r3, [r7, #12]
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d005      	beq.n	800443e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d12f      	bne.n	8004498 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004438:	4b1e      	ldr	r3, [pc, #120]	; (80044b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800443a:	617b      	str	r3, [r7, #20]
          break;
 800443c:	e02f      	b.n	800449e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800443e:	4b1c      	ldr	r3, [pc, #112]	; (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004440:	685b      	ldr	r3, [r3, #4]
 8004442:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004446:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800444a:	d108      	bne.n	800445e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800444c:	4b18      	ldr	r3, [pc, #96]	; (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004454:	4a18      	ldr	r2, [pc, #96]	; (80044b8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004456:	fbb2 f3f3 	udiv	r3, r2, r3
 800445a:	613b      	str	r3, [r7, #16]
 800445c:	e007      	b.n	800446e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800445e:	4b14      	ldr	r3, [pc, #80]	; (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004466:	4a15      	ldr	r2, [pc, #84]	; (80044bc <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004468:	fbb2 f3f3 	udiv	r3, r2, r3
 800446c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800446e:	4b10      	ldr	r3, [pc, #64]	; (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004470:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004474:	099b      	lsrs	r3, r3, #6
 8004476:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004482:	4b0b      	ldr	r3, [pc, #44]	; (80044b0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004484:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004488:	0f1b      	lsrs	r3, r3, #28
 800448a:	f003 0307 	and.w	r3, r3, #7
 800448e:	68ba      	ldr	r2, [r7, #8]
 8004490:	fbb2 f3f3 	udiv	r3, r2, r3
 8004494:	617b      	str	r3, [r7, #20]
          break;
 8004496:	e002      	b.n	800449e <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004498:	2300      	movs	r3, #0
 800449a:	617b      	str	r3, [r7, #20]
          break;
 800449c:	bf00      	nop
        }
      }
      break;
 800449e:	bf00      	nop
    }
  }
  return frequency;
 80044a0:	697b      	ldr	r3, [r7, #20]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	371c      	adds	r7, #28
 80044a6:	46bd      	mov	sp, r7
 80044a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ac:	4770      	bx	lr
 80044ae:	bf00      	nop
 80044b0:	40023800 	.word	0x40023800
 80044b4:	00bb8000 	.word	0x00bb8000
 80044b8:	007a1200 	.word	0x007a1200
 80044bc:	00f42400 	.word	0x00f42400

080044c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e07b      	b.n	80045ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d108      	bne.n	80044ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044e2:	d009      	beq.n	80044f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	61da      	str	r2, [r3, #28]
 80044ea:	e005      	b.n	80044f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2200      	movs	r2, #0
 80044f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004504:	b2db      	uxtb	r3, r3
 8004506:	2b00      	cmp	r3, #0
 8004508:	d106      	bne.n	8004518 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2200      	movs	r2, #0
 800450e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7fc fb88 	bl	8000c28 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2202      	movs	r2, #2
 800451c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800452e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004540:	431a      	orrs	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800454a:	431a      	orrs	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	f003 0302 	and.w	r3, r3, #2
 8004554:	431a      	orrs	r2, r3
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	695b      	ldr	r3, [r3, #20]
 800455a:	f003 0301 	and.w	r3, r3, #1
 800455e:	431a      	orrs	r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004568:	431a      	orrs	r2, r3
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	69db      	ldr	r3, [r3, #28]
 800456e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004572:	431a      	orrs	r2, r3
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800457c:	ea42 0103 	orr.w	r1, r2, r3
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004584:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	430a      	orrs	r2, r1
 800458e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	0c1b      	lsrs	r3, r3, #16
 8004596:	f003 0104 	and.w	r1, r3, #4
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800459e:	f003 0210 	and.w	r2, r3, #16
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	430a      	orrs	r2, r1
 80045a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	69da      	ldr	r2, [r3, #28]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	2200      	movs	r2, #0
 80045be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2201      	movs	r2, #1
 80045c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80045c8:	2300      	movs	r3, #0
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}

080045d2 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045d2:	b580      	push	{r7, lr}
 80045d4:	b082      	sub	sp, #8
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d101      	bne.n	80045e4 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e041      	b.n	8004668 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d106      	bne.n	80045fe <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2200      	movs	r2, #0
 80045f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f7fc fb5d 	bl	8000cb8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2202      	movs	r2, #2
 8004602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	3304      	adds	r3, #4
 800460e:	4619      	mov	r1, r3
 8004610:	4610      	mov	r0, r2
 8004612:	f000 f82d 	bl	8004670 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2201      	movs	r2, #1
 800461a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	2201      	movs	r2, #1
 8004622:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	2201      	movs	r2, #1
 800462a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2201      	movs	r2, #1
 8004632:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	2201      	movs	r2, #1
 800463a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2201      	movs	r2, #1
 8004642:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2201      	movs	r2, #1
 8004652:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2201      	movs	r2, #1
 800465a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004666:	2300      	movs	r3, #0
}
 8004668:	4618      	mov	r0, r3
 800466a:	3708      	adds	r7, #8
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004670:	b480      	push	{r7}
 8004672:	b085      	sub	sp, #20
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
 8004678:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	4a40      	ldr	r2, [pc, #256]	; (8004784 <TIM_Base_SetConfig+0x114>)
 8004684:	4293      	cmp	r3, r2
 8004686:	d013      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800468e:	d00f      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a3d      	ldr	r2, [pc, #244]	; (8004788 <TIM_Base_SetConfig+0x118>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d00b      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	4a3c      	ldr	r2, [pc, #240]	; (800478c <TIM_Base_SetConfig+0x11c>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d007      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a3b      	ldr	r2, [pc, #236]	; (8004790 <TIM_Base_SetConfig+0x120>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d003      	beq.n	80046b0 <TIM_Base_SetConfig+0x40>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a3a      	ldr	r2, [pc, #232]	; (8004794 <TIM_Base_SetConfig+0x124>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d108      	bne.n	80046c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	68fa      	ldr	r2, [r7, #12]
 80046be:	4313      	orrs	r3, r2
 80046c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a2f      	ldr	r2, [pc, #188]	; (8004784 <TIM_Base_SetConfig+0x114>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d02b      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046d0:	d027      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a2c      	ldr	r2, [pc, #176]	; (8004788 <TIM_Base_SetConfig+0x118>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d023      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a2b      	ldr	r2, [pc, #172]	; (800478c <TIM_Base_SetConfig+0x11c>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d01f      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a2a      	ldr	r2, [pc, #168]	; (8004790 <TIM_Base_SetConfig+0x120>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d01b      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a29      	ldr	r2, [pc, #164]	; (8004794 <TIM_Base_SetConfig+0x124>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d017      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a28      	ldr	r2, [pc, #160]	; (8004798 <TIM_Base_SetConfig+0x128>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d013      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a27      	ldr	r2, [pc, #156]	; (800479c <TIM_Base_SetConfig+0x12c>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d00f      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a26      	ldr	r2, [pc, #152]	; (80047a0 <TIM_Base_SetConfig+0x130>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d00b      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a25      	ldr	r2, [pc, #148]	; (80047a4 <TIM_Base_SetConfig+0x134>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d007      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a24      	ldr	r2, [pc, #144]	; (80047a8 <TIM_Base_SetConfig+0x138>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d003      	beq.n	8004722 <TIM_Base_SetConfig+0xb2>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a23      	ldr	r2, [pc, #140]	; (80047ac <TIM_Base_SetConfig+0x13c>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d108      	bne.n	8004734 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004728:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	68db      	ldr	r3, [r3, #12]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	4313      	orrs	r3, r2
 8004732:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	4313      	orrs	r3, r2
 8004740:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	68fa      	ldr	r2, [r7, #12]
 8004746:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004748:	683b      	ldr	r3, [r7, #0]
 800474a:	689a      	ldr	r2, [r3, #8]
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	4a0a      	ldr	r2, [pc, #40]	; (8004784 <TIM_Base_SetConfig+0x114>)
 800475c:	4293      	cmp	r3, r2
 800475e:	d003      	beq.n	8004768 <TIM_Base_SetConfig+0xf8>
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	4a0c      	ldr	r2, [pc, #48]	; (8004794 <TIM_Base_SetConfig+0x124>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d103      	bne.n	8004770 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	691a      	ldr	r2, [r3, #16]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	615a      	str	r2, [r3, #20]
}
 8004776:	bf00      	nop
 8004778:	3714      	adds	r7, #20
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	40010000 	.word	0x40010000
 8004788:	40000400 	.word	0x40000400
 800478c:	40000800 	.word	0x40000800
 8004790:	40000c00 	.word	0x40000c00
 8004794:	40010400 	.word	0x40010400
 8004798:	40014000 	.word	0x40014000
 800479c:	40014400 	.word	0x40014400
 80047a0:	40014800 	.word	0x40014800
 80047a4:	40001800 	.word	0x40001800
 80047a8:	40001c00 	.word	0x40001c00
 80047ac:	40002000 	.word	0x40002000

080047b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b085      	sub	sp, #20
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
 80047b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d101      	bne.n	80047c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047c4:	2302      	movs	r3, #2
 80047c6:	e05a      	b.n	800487e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2201      	movs	r2, #1
 80047cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2202      	movs	r2, #2
 80047d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	689b      	ldr	r3, [r3, #8]
 80047e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	68fa      	ldr	r2, [r7, #12]
 80047f6:	4313      	orrs	r3, r2
 80047f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	4a21      	ldr	r2, [pc, #132]	; (800488c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d022      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004814:	d01d      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a1d      	ldr	r2, [pc, #116]	; (8004890 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d018      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a1b      	ldr	r2, [pc, #108]	; (8004894 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d013      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a1a      	ldr	r2, [pc, #104]	; (8004898 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d00e      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a18      	ldr	r2, [pc, #96]	; (800489c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d009      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a17      	ldr	r2, [pc, #92]	; (80048a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d004      	beq.n	8004852 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	4a15      	ldr	r2, [pc, #84]	; (80048a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800484e:	4293      	cmp	r3, r2
 8004850:	d10c      	bne.n	800486c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004858:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800485a:	683b      	ldr	r3, [r7, #0]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	68ba      	ldr	r2, [r7, #8]
 8004860:	4313      	orrs	r3, r2
 8004862:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	68ba      	ldr	r2, [r7, #8]
 800486a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	2201      	movs	r2, #1
 8004870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	40010000 	.word	0x40010000
 8004890:	40000400 	.word	0x40000400
 8004894:	40000800 	.word	0x40000800
 8004898:	40000c00 	.word	0x40000c00
 800489c:	40010400 	.word	0x40010400
 80048a0:	40014000 	.word	0x40014000
 80048a4:	40001800 	.word	0x40001800

080048a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80048a8:	b084      	sub	sp, #16
 80048aa:	b580      	push	{r7, lr}
 80048ac:	b084      	sub	sp, #16
 80048ae:	af00      	add	r7, sp, #0
 80048b0:	6078      	str	r0, [r7, #4]
 80048b2:	f107 001c 	add.w	r0, r7, #28
 80048b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80048ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d122      	bne.n	8004906 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80048d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80048e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d105      	bne.n	80048fa <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80048fa:	6878      	ldr	r0, [r7, #4]
 80048fc:	f000 f9c0 	bl	8004c80 <USB_CoreReset>
 8004900:	4603      	mov	r3, r0
 8004902:	73fb      	strb	r3, [r7, #15]
 8004904:	e01a      	b.n	800493c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	68db      	ldr	r3, [r3, #12]
 800490a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004912:	6878      	ldr	r0, [r7, #4]
 8004914:	f000 f9b4 	bl	8004c80 <USB_CoreReset>
 8004918:	4603      	mov	r3, r0
 800491a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800491c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800491e:	2b00      	cmp	r3, #0
 8004920:	d106      	bne.n	8004930 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004926:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	639a      	str	r2, [r3, #56]	; 0x38
 800492e:	e005      	b.n	800493c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004934:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800493c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800493e:	2b01      	cmp	r3, #1
 8004940:	d10b      	bne.n	800495a <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f043 0206 	orr.w	r2, r3, #6
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	689b      	ldr	r3, [r3, #8]
 8004952:	f043 0220 	orr.w	r2, r3, #32
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800495a:	7bfb      	ldrb	r3, [r7, #15]
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004966:	b004      	add	sp, #16
 8004968:	4770      	bx	lr

0800496a <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800496a:	b480      	push	{r7}
 800496c:	b083      	sub	sp, #12
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	f043 0201 	orr.w	r2, r3, #1
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800497e:	2300      	movs	r3, #0
}
 8004980:	4618      	mov	r0, r3
 8004982:	370c      	adds	r7, #12
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr

0800498c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800498c:	b480      	push	{r7}
 800498e:	b083      	sub	sp, #12
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	f023 0201 	bic.w	r2, r3, #1
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	370c      	adds	r7, #12
 80049a6:	46bd      	mov	sp, r7
 80049a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ac:	4770      	bx	lr

080049ae <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b084      	sub	sp, #16
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	460b      	mov	r3, r1
 80049b8:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80049ba:	2300      	movs	r3, #0
 80049bc:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	68db      	ldr	r3, [r3, #12]
 80049c2:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80049ca:	78fb      	ldrb	r3, [r7, #3]
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d115      	bne.n	80049fc <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	68db      	ldr	r3, [r3, #12]
 80049d4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80049dc:	2001      	movs	r0, #1
 80049de:	f7fc fa9f 	bl	8000f20 <HAL_Delay>
      ms++;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	3301      	adds	r3, #1
 80049e6:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f000 f93a 	bl	8004c62 <USB_GetMode>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b01      	cmp	r3, #1
 80049f2:	d01e      	beq.n	8004a32 <USB_SetCurrentMode+0x84>
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	2b31      	cmp	r3, #49	; 0x31
 80049f8:	d9f0      	bls.n	80049dc <USB_SetCurrentMode+0x2e>
 80049fa:	e01a      	b.n	8004a32 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80049fc:	78fb      	ldrb	r3, [r7, #3]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d115      	bne.n	8004a2e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004a0e:	2001      	movs	r0, #1
 8004a10:	f7fc fa86 	bl	8000f20 <HAL_Delay>
      ms++;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	3301      	adds	r3, #1
 8004a18:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f000 f921 	bl	8004c62 <USB_GetMode>
 8004a20:	4603      	mov	r3, r0
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d005      	beq.n	8004a32 <USB_SetCurrentMode+0x84>
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	2b31      	cmp	r3, #49	; 0x31
 8004a2a:	d9f0      	bls.n	8004a0e <USB_SetCurrentMode+0x60>
 8004a2c:	e001      	b.n	8004a32 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004a2e:	2301      	movs	r3, #1
 8004a30:	e005      	b.n	8004a3e <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2b32      	cmp	r3, #50	; 0x32
 8004a36:	d101      	bne.n	8004a3c <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e000      	b.n	8004a3e <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004a3c:	2300      	movs	r3, #0
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}
	...

08004a48 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004a52:	2300      	movs	r3, #0
 8004a54:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	3301      	adds	r3, #1
 8004a5a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	4a13      	ldr	r2, [pc, #76]	; (8004aac <USB_FlushTxFifo+0x64>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d901      	bls.n	8004a68 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004a64:	2303      	movs	r3, #3
 8004a66:	e01b      	b.n	8004aa0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	691b      	ldr	r3, [r3, #16]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	daf2      	bge.n	8004a56 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004a70:	2300      	movs	r3, #0
 8004a72:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	019b      	lsls	r3, r3, #6
 8004a78:	f043 0220 	orr.w	r2, r3, #32
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	3301      	adds	r3, #1
 8004a84:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	4a08      	ldr	r2, [pc, #32]	; (8004aac <USB_FlushTxFifo+0x64>)
 8004a8a:	4293      	cmp	r3, r2
 8004a8c:	d901      	bls.n	8004a92 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004a8e:	2303      	movs	r3, #3
 8004a90:	e006      	b.n	8004aa0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	691b      	ldr	r3, [r3, #16]
 8004a96:	f003 0320 	and.w	r3, r3, #32
 8004a9a:	2b20      	cmp	r3, #32
 8004a9c:	d0f0      	beq.n	8004a80 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004a9e:	2300      	movs	r3, #0
}
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	3714      	adds	r7, #20
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aaa:	4770      	bx	lr
 8004aac:	00030d40 	.word	0x00030d40

08004ab0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	3301      	adds	r3, #1
 8004ac0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	4a11      	ldr	r2, [pc, #68]	; (8004b0c <USB_FlushRxFifo+0x5c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d901      	bls.n	8004ace <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004aca:	2303      	movs	r3, #3
 8004acc:	e018      	b.n	8004b00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	691b      	ldr	r3, [r3, #16]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	daf2      	bge.n	8004abc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2210      	movs	r2, #16
 8004ade:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	4a08      	ldr	r2, [pc, #32]	; (8004b0c <USB_FlushRxFifo+0x5c>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d901      	bls.n	8004af2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e006      	b.n	8004b00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	691b      	ldr	r3, [r3, #16]
 8004af6:	f003 0310 	and.w	r3, r3, #16
 8004afa:	2b10      	cmp	r3, #16
 8004afc:	d0f0      	beq.n	8004ae0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004afe:	2300      	movs	r3, #0
}
 8004b00:	4618      	mov	r0, r3
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr
 8004b0c:	00030d40 	.word	0x00030d40

08004b10 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b089      	sub	sp, #36	; 0x24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	4611      	mov	r1, r2
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	460b      	mov	r3, r1
 8004b20:	71fb      	strb	r3, [r7, #7]
 8004b22:	4613      	mov	r3, r2
 8004b24:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8004b2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d123      	bne.n	8004b7e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8004b36:	88bb      	ldrh	r3, [r7, #4]
 8004b38:	3303      	adds	r3, #3
 8004b3a:	089b      	lsrs	r3, r3, #2
 8004b3c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8004b3e:	2300      	movs	r3, #0
 8004b40:	61bb      	str	r3, [r7, #24]
 8004b42:	e018      	b.n	8004b76 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8004b44:	79fb      	ldrb	r3, [r7, #7]
 8004b46:	031a      	lsls	r2, r3, #12
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	4413      	add	r3, r2
 8004b4c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b50:	461a      	mov	r2, r3
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	6013      	str	r3, [r2, #0]
      pSrc++;
 8004b58:	69fb      	ldr	r3, [r7, #28]
 8004b5a:	3301      	adds	r3, #1
 8004b5c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004b5e:	69fb      	ldr	r3, [r7, #28]
 8004b60:	3301      	adds	r3, #1
 8004b62:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004b64:	69fb      	ldr	r3, [r7, #28]
 8004b66:	3301      	adds	r3, #1
 8004b68:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	3301      	adds	r3, #1
 8004b74:	61bb      	str	r3, [r7, #24]
 8004b76:	69ba      	ldr	r2, [r7, #24]
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d3e2      	bcc.n	8004b44 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004b7e:	2300      	movs	r3, #0
}
 8004b80:	4618      	mov	r0, r3
 8004b82:	3724      	adds	r7, #36	; 0x24
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b08b      	sub	sp, #44	; 0x2c
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	4613      	mov	r3, r2
 8004b98:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8004ba2:	88fb      	ldrh	r3, [r7, #6]
 8004ba4:	089b      	lsrs	r3, r3, #2
 8004ba6:	b29b      	uxth	r3, r3
 8004ba8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004baa:	88fb      	ldrh	r3, [r7, #6]
 8004bac:	f003 0303 	and.w	r3, r3, #3
 8004bb0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	623b      	str	r3, [r7, #32]
 8004bb6:	e014      	b.n	8004be2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004bb8:	69bb      	ldr	r3, [r7, #24]
 8004bba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bbe:	681a      	ldr	r2, [r3, #0]
 8004bc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc2:	601a      	str	r2, [r3, #0]
    pDest++;
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc6:	3301      	adds	r3, #1
 8004bc8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004bca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bcc:	3301      	adds	r3, #1
 8004bce:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd2:	3301      	adds	r3, #1
 8004bd4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd8:	3301      	adds	r3, #1
 8004bda:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	3301      	adds	r3, #1
 8004be0:	623b      	str	r3, [r7, #32]
 8004be2:	6a3a      	ldr	r2, [r7, #32]
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d3e6      	bcc.n	8004bb8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004bea:	8bfb      	ldrh	r3, [r7, #30]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d01e      	beq.n	8004c2e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004bf0:	2300      	movs	r3, #0
 8004bf2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8004bf4:	69bb      	ldr	r3, [r7, #24]
 8004bf6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	f107 0310 	add.w	r3, r7, #16
 8004c00:	6812      	ldr	r2, [r2, #0]
 8004c02:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8004c04:	693a      	ldr	r2, [r7, #16]
 8004c06:	6a3b      	ldr	r3, [r7, #32]
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	00db      	lsls	r3, r3, #3
 8004c0c:	fa22 f303 	lsr.w	r3, r2, r3
 8004c10:	b2da      	uxtb	r2, r3
 8004c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c14:	701a      	strb	r2, [r3, #0]
      i++;
 8004c16:	6a3b      	ldr	r3, [r7, #32]
 8004c18:	3301      	adds	r3, #1
 8004c1a:	623b      	str	r3, [r7, #32]
      pDest++;
 8004c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1e:	3301      	adds	r3, #1
 8004c20:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8004c22:	8bfb      	ldrh	r3, [r7, #30]
 8004c24:	3b01      	subs	r3, #1
 8004c26:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004c28:	8bfb      	ldrh	r3, [r7, #30]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d1ea      	bne.n	8004c04 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004c30:	4618      	mov	r0, r3
 8004c32:	372c      	adds	r7, #44	; 0x2c
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b085      	sub	sp, #20
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	695b      	ldr	r3, [r3, #20]
 8004c48:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	699b      	ldr	r3, [r3, #24]
 8004c4e:	68fa      	ldr	r2, [r7, #12]
 8004c50:	4013      	ands	r3, r2
 8004c52:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8004c54:	68fb      	ldr	r3, [r7, #12]
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr

08004c62 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	695b      	ldr	r3, [r3, #20]
 8004c6e:	f003 0301 	and.w	r3, r3, #1
}
 8004c72:	4618      	mov	r0, r3
 8004c74:	370c      	adds	r7, #12
 8004c76:	46bd      	mov	sp, r7
 8004c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7c:	4770      	bx	lr
	...

08004c80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b085      	sub	sp, #20
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	3301      	adds	r3, #1
 8004c90:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	4a13      	ldr	r2, [pc, #76]	; (8004ce4 <USB_CoreReset+0x64>)
 8004c96:	4293      	cmp	r3, r2
 8004c98:	d901      	bls.n	8004c9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004c9a:	2303      	movs	r3, #3
 8004c9c:	e01b      	b.n	8004cd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	691b      	ldr	r3, [r3, #16]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	daf2      	bge.n	8004c8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	691b      	ldr	r3, [r3, #16]
 8004cae:	f043 0201 	orr.w	r2, r3, #1
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	3301      	adds	r3, #1
 8004cba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	4a09      	ldr	r2, [pc, #36]	; (8004ce4 <USB_CoreReset+0x64>)
 8004cc0:	4293      	cmp	r3, r2
 8004cc2:	d901      	bls.n	8004cc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e006      	b.n	8004cd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	d0f0      	beq.n	8004cb6 <USB_CoreReset+0x36>

  return HAL_OK;
 8004cd4:	2300      	movs	r3, #0
}
 8004cd6:	4618      	mov	r0, r3
 8004cd8:	3714      	adds	r7, #20
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
 8004ce2:	bf00      	nop
 8004ce4:	00030d40 	.word	0x00030d40

08004ce8 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004ce8:	b084      	sub	sp, #16
 8004cea:	b580      	push	{r7, lr}
 8004cec:	b086      	sub	sp, #24
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
 8004cf2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8004cf6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004d08:	461a      	mov	r2, r3
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d12:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d1e:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d2a:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d018      	beq.n	8004d70 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8004d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d10a      	bne.n	8004d5a <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	68fa      	ldr	r2, [r7, #12]
 8004d4e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d52:	f043 0304 	orr.w	r3, r3, #4
 8004d56:	6013      	str	r3, [r2, #0]
 8004d58:	e014      	b.n	8004d84 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68fa      	ldr	r2, [r7, #12]
 8004d64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d68:	f023 0304 	bic.w	r3, r3, #4
 8004d6c:	6013      	str	r3, [r2, #0]
 8004d6e:	e009      	b.n	8004d84 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	68fa      	ldr	r2, [r7, #12]
 8004d7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004d7e:	f023 0304 	bic.w	r3, r3, #4
 8004d82:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004d84:	2110      	movs	r1, #16
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f7ff fe5e 	bl	8004a48 <USB_FlushTxFifo>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d001      	beq.n	8004d96 <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 8004d92:	2301      	movs	r3, #1
 8004d94:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004d96:	6878      	ldr	r0, [r7, #4]
 8004d98:	f7ff fe8a 	bl	8004ab0 <USB_FlushRxFifo>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d001      	beq.n	8004da6 <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8004da6:	2300      	movs	r3, #0
 8004da8:	613b      	str	r3, [r7, #16]
 8004daa:	e015      	b.n	8004dd8 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004dac:	693b      	ldr	r3, [r7, #16]
 8004dae:	015a      	lsls	r2, r3, #5
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	4413      	add	r3, r2
 8004db4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004db8:	461a      	mov	r2, r3
 8004dba:	f04f 33ff 	mov.w	r3, #4294967295
 8004dbe:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004dc0:	693b      	ldr	r3, [r7, #16]
 8004dc2:	015a      	lsls	r2, r3, #5
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	4413      	add	r3, r2
 8004dc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004dcc:	461a      	mov	r2, r3
 8004dce:	2300      	movs	r3, #0
 8004dd0:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8004dd2:	693b      	ldr	r3, [r7, #16]
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	613b      	str	r3, [r7, #16]
 8004dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004dda:	693a      	ldr	r2, [r7, #16]
 8004ddc:	429a      	cmp	r2, r3
 8004dde:	d3e5      	bcc.n	8004dac <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	2200      	movs	r2, #0
 8004de4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	f04f 32ff 	mov.w	r2, #4294967295
 8004dec:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004df2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00b      	beq.n	8004e12 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e00:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4a13      	ldr	r2, [pc, #76]	; (8004e54 <USB_HostInit+0x16c>)
 8004e06:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4a13      	ldr	r2, [pc, #76]	; (8004e58 <USB_HostInit+0x170>)
 8004e0c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004e10:	e009      	b.n	8004e26 <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2280      	movs	r2, #128	; 0x80
 8004e16:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	4a10      	ldr	r2, [pc, #64]	; (8004e5c <USB_HostInit+0x174>)
 8004e1c:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a0f      	ldr	r2, [pc, #60]	; (8004e60 <USB_HostInit+0x178>)
 8004e22:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004e26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d105      	bne.n	8004e38 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	699b      	ldr	r3, [r3, #24]
 8004e30:	f043 0210 	orr.w	r2, r3, #16
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	699a      	ldr	r2, [r3, #24]
 8004e3c:	4b09      	ldr	r3, [pc, #36]	; (8004e64 <USB_HostInit+0x17c>)
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	687a      	ldr	r2, [r7, #4]
 8004e42:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3718      	adds	r7, #24
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004e50:	b004      	add	sp, #16
 8004e52:	4770      	bx	lr
 8004e54:	01000200 	.word	0x01000200
 8004e58:	00e00300 	.word	0x00e00300
 8004e5c:	00600080 	.word	0x00600080
 8004e60:	004000e0 	.word	0x004000e0
 8004e64:	a3200008 	.word	0xa3200008

08004e68 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b085      	sub	sp, #20
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	6078      	str	r0, [r7, #4]
 8004e70:	460b      	mov	r3, r1
 8004e72:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004e86:	f023 0303 	bic.w	r3, r3, #3
 8004e8a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004e92:	681a      	ldr	r2, [r3, #0]
 8004e94:	78fb      	ldrb	r3, [r7, #3]
 8004e96:	f003 0303 	and.w	r3, r3, #3
 8004e9a:	68f9      	ldr	r1, [r7, #12]
 8004e9c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004ea4:	78fb      	ldrb	r3, [r7, #3]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d107      	bne.n	8004eba <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8004eb6:	6053      	str	r3, [r2, #4]
 8004eb8:	e009      	b.n	8004ece <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004eba:	78fb      	ldrb	r3, [r7, #3]
 8004ebc:	2b02      	cmp	r3, #2
 8004ebe:	d106      	bne.n	8004ece <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	f241 7370 	movw	r3, #6000	; 0x1770
 8004ecc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004ece:	2300      	movs	r3, #0
}
 8004ed0:	4618      	mov	r0, r3
 8004ed2:	3714      	adds	r7, #20
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eda:	4770      	bx	lr

08004edc <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b084      	sub	sp, #16
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004ee8:	2300      	movs	r3, #0
 8004eea:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004efc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004efe:	68bb      	ldr	r3, [r7, #8]
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004f06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f0a:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004f0c:	2064      	movs	r0, #100	; 0x64
 8004f0e:	f7fc f807 	bl	8000f20 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004f12:	68bb      	ldr	r3, [r7, #8]
 8004f14:	68fa      	ldr	r2, [r7, #12]
 8004f16:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004f1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f1e:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004f20:	200a      	movs	r0, #10
 8004f22:	f7fb fffd 	bl	8000f20 <HAL_Delay>

  return HAL_OK;
 8004f26:	2300      	movs	r3, #0
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3710      	adds	r7, #16
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}

08004f30 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004f30:	b480      	push	{r7}
 8004f32:	b085      	sub	sp, #20
 8004f34:	af00      	add	r7, sp, #0
 8004f36:	6078      	str	r0, [r7, #4]
 8004f38:	460b      	mov	r3, r1
 8004f3a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004f54:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004f56:	68bb      	ldr	r3, [r7, #8]
 8004f58:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d109      	bne.n	8004f74 <USB_DriveVbus+0x44>
 8004f60:	78fb      	ldrb	r3, [r7, #3]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d106      	bne.n	8004f74 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	68fa      	ldr	r2, [r7, #12]
 8004f6a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004f6e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004f72:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004f74:	68bb      	ldr	r3, [r7, #8]
 8004f76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f7e:	d109      	bne.n	8004f94 <USB_DriveVbus+0x64>
 8004f80:	78fb      	ldrb	r3, [r7, #3]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d106      	bne.n	8004f94 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004f86:	68bb      	ldr	r3, [r7, #8]
 8004f88:	68fa      	ldr	r2, [r7, #12]
 8004f8a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004f8e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004f92:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004f94:	2300      	movs	r3, #0
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	3714      	adds	r7, #20
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr

08004fa2 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	b085      	sub	sp, #20
 8004fa6:	af00      	add	r7, sp, #0
 8004fa8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004fae:	2300      	movs	r3, #0
 8004fb0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	0c5b      	lsrs	r3, r3, #17
 8004fc0:	f003 0303 	and.w	r3, r3, #3
}
 8004fc4:	4618      	mov	r0, r3
 8004fc6:	3714      	adds	r7, #20
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr

08004fd0 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004fd0:	b480      	push	{r7}
 8004fd2:	b085      	sub	sp, #20
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	b29b      	uxth	r3, r3
}
 8004fe6:	4618      	mov	r0, r3
 8004fe8:	3714      	adds	r7, #20
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr
	...

08004ff4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b088      	sub	sp, #32
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
 8004ffc:	4608      	mov	r0, r1
 8004ffe:	4611      	mov	r1, r2
 8005000:	461a      	mov	r2, r3
 8005002:	4603      	mov	r3, r0
 8005004:	70fb      	strb	r3, [r7, #3]
 8005006:	460b      	mov	r3, r1
 8005008:	70bb      	strb	r3, [r7, #2]
 800500a:	4613      	mov	r3, r2
 800500c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800500e:	2300      	movs	r3, #0
 8005010:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8005016:	78fb      	ldrb	r3, [r7, #3]
 8005018:	015a      	lsls	r2, r3, #5
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	4413      	add	r3, r2
 800501e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005022:	461a      	mov	r2, r3
 8005024:	f04f 33ff 	mov.w	r3, #4294967295
 8005028:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800502a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800502e:	2b03      	cmp	r3, #3
 8005030:	d87e      	bhi.n	8005130 <USB_HC_Init+0x13c>
 8005032:	a201      	add	r2, pc, #4	; (adr r2, 8005038 <USB_HC_Init+0x44>)
 8005034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005038:	08005049 	.word	0x08005049
 800503c:	080050f3 	.word	0x080050f3
 8005040:	08005049 	.word	0x08005049
 8005044:	080050b5 	.word	0x080050b5
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005048:	78fb      	ldrb	r3, [r7, #3]
 800504a:	015a      	lsls	r2, r3, #5
 800504c:	693b      	ldr	r3, [r7, #16]
 800504e:	4413      	add	r3, r2
 8005050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005054:	461a      	mov	r2, r3
 8005056:	f240 439d 	movw	r3, #1181	; 0x49d
 800505a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800505c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005060:	2b00      	cmp	r3, #0
 8005062:	da10      	bge.n	8005086 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005064:	78fb      	ldrb	r3, [r7, #3]
 8005066:	015a      	lsls	r2, r3, #5
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	4413      	add	r3, r2
 800506c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	78fa      	ldrb	r2, [r7, #3]
 8005074:	0151      	lsls	r1, r2, #5
 8005076:	693a      	ldr	r2, [r7, #16]
 8005078:	440a      	add	r2, r1
 800507a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800507e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005082:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8005084:	e057      	b.n	8005136 <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800508a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800508e:	2b00      	cmp	r3, #0
 8005090:	d051      	beq.n	8005136 <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005092:	78fb      	ldrb	r3, [r7, #3]
 8005094:	015a      	lsls	r2, r3, #5
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	4413      	add	r3, r2
 800509a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800509e:	68db      	ldr	r3, [r3, #12]
 80050a0:	78fa      	ldrb	r2, [r7, #3]
 80050a2:	0151      	lsls	r1, r2, #5
 80050a4:	693a      	ldr	r2, [r7, #16]
 80050a6:	440a      	add	r2, r1
 80050a8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050ac:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80050b0:	60d3      	str	r3, [r2, #12]
      break;
 80050b2:	e040      	b.n	8005136 <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80050b4:	78fb      	ldrb	r3, [r7, #3]
 80050b6:	015a      	lsls	r2, r3, #5
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	4413      	add	r3, r2
 80050bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050c0:	461a      	mov	r2, r3
 80050c2:	f240 639d 	movw	r3, #1693	; 0x69d
 80050c6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 80050c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	da34      	bge.n	800513a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 80050d0:	78fb      	ldrb	r3, [r7, #3]
 80050d2:	015a      	lsls	r2, r3, #5
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	4413      	add	r3, r2
 80050d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	78fa      	ldrb	r2, [r7, #3]
 80050e0:	0151      	lsls	r1, r2, #5
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	440a      	add	r2, r1
 80050e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050ee:	60d3      	str	r3, [r2, #12]
      }

      break;
 80050f0:	e023      	b.n	800513a <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80050f2:	78fb      	ldrb	r3, [r7, #3]
 80050f4:	015a      	lsls	r2, r3, #5
 80050f6:	693b      	ldr	r3, [r7, #16]
 80050f8:	4413      	add	r3, r2
 80050fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050fe:	461a      	mov	r2, r3
 8005100:	f240 2325 	movw	r3, #549	; 0x225
 8005104:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005106:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800510a:	2b00      	cmp	r3, #0
 800510c:	da17      	bge.n	800513e <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800510e:	78fb      	ldrb	r3, [r7, #3]
 8005110:	015a      	lsls	r2, r3, #5
 8005112:	693b      	ldr	r3, [r7, #16]
 8005114:	4413      	add	r3, r2
 8005116:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800511a:	68db      	ldr	r3, [r3, #12]
 800511c:	78fa      	ldrb	r2, [r7, #3]
 800511e:	0151      	lsls	r1, r2, #5
 8005120:	693a      	ldr	r2, [r7, #16]
 8005122:	440a      	add	r2, r1
 8005124:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005128:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800512c:	60d3      	str	r3, [r2, #12]
      }
      break;
 800512e:	e006      	b.n	800513e <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8005130:	2301      	movs	r3, #1
 8005132:	77fb      	strb	r3, [r7, #31]
      break;
 8005134:	e004      	b.n	8005140 <USB_HC_Init+0x14c>
      break;
 8005136:	bf00      	nop
 8005138:	e002      	b.n	8005140 <USB_HC_Init+0x14c>
      break;
 800513a:	bf00      	nop
 800513c:	e000      	b.n	8005140 <USB_HC_Init+0x14c>
      break;
 800513e:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005140:	78fb      	ldrb	r3, [r7, #3]
 8005142:	015a      	lsls	r2, r3, #5
 8005144:	693b      	ldr	r3, [r7, #16]
 8005146:	4413      	add	r3, r2
 8005148:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	78fa      	ldrb	r2, [r7, #3]
 8005150:	0151      	lsls	r1, r2, #5
 8005152:	693a      	ldr	r2, [r7, #16]
 8005154:	440a      	add	r2, r1
 8005156:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800515a:	f043 0302 	orr.w	r3, r3, #2
 800515e:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005160:	693b      	ldr	r3, [r7, #16]
 8005162:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005166:	699a      	ldr	r2, [r3, #24]
 8005168:	78fb      	ldrb	r3, [r7, #3]
 800516a:	f003 030f 	and.w	r3, r3, #15
 800516e:	2101      	movs	r1, #1
 8005170:	fa01 f303 	lsl.w	r3, r1, r3
 8005174:	6939      	ldr	r1, [r7, #16]
 8005176:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800517a:	4313      	orrs	r3, r2
 800517c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	699b      	ldr	r3, [r3, #24]
 8005182:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800518a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800518e:	2b00      	cmp	r3, #0
 8005190:	da03      	bge.n	800519a <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005192:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005196:	61bb      	str	r3, [r7, #24]
 8005198:	e001      	b.n	800519e <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800519a:	2300      	movs	r3, #0
 800519c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800519e:	6878      	ldr	r0, [r7, #4]
 80051a0:	f7ff feff 	bl	8004fa2 <USB_GetHostSpeed>
 80051a4:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 80051a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d106      	bne.n	80051bc <USB_HC_Init+0x1c8>
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2b02      	cmp	r3, #2
 80051b2:	d003      	beq.n	80051bc <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 80051b4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80051b8:	617b      	str	r3, [r7, #20]
 80051ba:	e001      	b.n	80051c0 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 80051bc:	2300      	movs	r3, #0
 80051be:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051c0:	787b      	ldrb	r3, [r7, #1]
 80051c2:	059b      	lsls	r3, r3, #22
 80051c4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80051c8:	78bb      	ldrb	r3, [r7, #2]
 80051ca:	02db      	lsls	r3, r3, #11
 80051cc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051d0:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80051d2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80051d6:	049b      	lsls	r3, r3, #18
 80051d8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 80051dc:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80051de:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80051e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 80051e4:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051ea:	78fb      	ldrb	r3, [r7, #3]
 80051ec:	0159      	lsls	r1, r3, #5
 80051ee:	693b      	ldr	r3, [r7, #16]
 80051f0:	440b      	add	r3, r1
 80051f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051f6:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 80051fc:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 80051fe:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005202:	2b03      	cmp	r3, #3
 8005204:	d003      	beq.n	800520e <USB_HC_Init+0x21a>
 8005206:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800520a:	2b01      	cmp	r3, #1
 800520c:	d10f      	bne.n	800522e <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800520e:	78fb      	ldrb	r3, [r7, #3]
 8005210:	015a      	lsls	r2, r3, #5
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	4413      	add	r3, r2
 8005216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	78fa      	ldrb	r2, [r7, #3]
 800521e:	0151      	lsls	r1, r2, #5
 8005220:	693a      	ldr	r2, [r7, #16]
 8005222:	440a      	add	r2, r1
 8005224:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005228:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800522c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800522e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3720      	adds	r7, #32
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b08c      	sub	sp, #48	; 0x30
 800523c:	af02      	add	r7, sp, #8
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	60b9      	str	r1, [r7, #8]
 8005242:	4613      	mov	r3, r2
 8005244:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800524a:	68bb      	ldr	r3, [r7, #8]
 800524c:	785b      	ldrb	r3, [r3, #1]
 800524e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8005250:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005254:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800525a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800525e:	2b00      	cmp	r3, #0
 8005260:	d02d      	beq.n	80052be <USB_HC_StartXfer+0x86>
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	791b      	ldrb	r3, [r3, #4]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d129      	bne.n	80052be <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800526a:	79fb      	ldrb	r3, [r7, #7]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d117      	bne.n	80052a0 <USB_HC_StartXfer+0x68>
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	79db      	ldrb	r3, [r3, #7]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d003      	beq.n	8005280 <USB_HC_StartXfer+0x48>
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	79db      	ldrb	r3, [r3, #7]
 800527c:	2b02      	cmp	r3, #2
 800527e:	d10f      	bne.n	80052a0 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005280:	69fb      	ldr	r3, [r7, #28]
 8005282:	015a      	lsls	r2, r3, #5
 8005284:	6a3b      	ldr	r3, [r7, #32]
 8005286:	4413      	add	r3, r2
 8005288:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	69fa      	ldr	r2, [r7, #28]
 8005290:	0151      	lsls	r1, r2, #5
 8005292:	6a3a      	ldr	r2, [r7, #32]
 8005294:	440a      	add	r2, r1
 8005296:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800529a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800529e:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 80052a0:	79fb      	ldrb	r3, [r7, #7]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d10b      	bne.n	80052be <USB_HC_StartXfer+0x86>
 80052a6:	68bb      	ldr	r3, [r7, #8]
 80052a8:	795b      	ldrb	r3, [r3, #5]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d107      	bne.n	80052be <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 80052ae:	68bb      	ldr	r3, [r7, #8]
 80052b0:	785b      	ldrb	r3, [r3, #1]
 80052b2:	4619      	mov	r1, r3
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f000 fa0f 	bl	80056d8 <USB_DoPing>
      return HAL_OK;
 80052ba:	2300      	movs	r3, #0
 80052bc:	e0f8      	b.n	80054b0 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	695b      	ldr	r3, [r3, #20]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d018      	beq.n	80052f8 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	695b      	ldr	r3, [r3, #20]
 80052ca:	68ba      	ldr	r2, [r7, #8]
 80052cc:	8912      	ldrh	r2, [r2, #8]
 80052ce:	4413      	add	r3, r2
 80052d0:	3b01      	subs	r3, #1
 80052d2:	68ba      	ldr	r2, [r7, #8]
 80052d4:	8912      	ldrh	r2, [r2, #8]
 80052d6:	fbb3 f3f2 	udiv	r3, r3, r2
 80052da:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 80052dc:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80052de:	8b7b      	ldrh	r3, [r7, #26]
 80052e0:	429a      	cmp	r2, r3
 80052e2:	d90b      	bls.n	80052fc <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 80052e4:	8b7b      	ldrh	r3, [r7, #26]
 80052e6:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80052e8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80052ea:	68ba      	ldr	r2, [r7, #8]
 80052ec:	8912      	ldrh	r2, [r2, #8]
 80052ee:	fb03 f202 	mul.w	r2, r3, r2
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	611a      	str	r2, [r3, #16]
 80052f6:	e001      	b.n	80052fc <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 80052f8:	2301      	movs	r3, #1
 80052fa:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	78db      	ldrb	r3, [r3, #3]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d007      	beq.n	8005314 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005304:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	8912      	ldrh	r2, [r2, #8]
 800530a:	fb03 f202 	mul.w	r2, r3, r2
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	611a      	str	r2, [r3, #16]
 8005312:	e003      	b.n	800531c <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	695a      	ldr	r2, [r3, #20]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005324:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005326:	04d9      	lsls	r1, r3, #19
 8005328:	4b63      	ldr	r3, [pc, #396]	; (80054b8 <USB_HC_StartXfer+0x280>)
 800532a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800532c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	7a9b      	ldrb	r3, [r3, #10]
 8005332:	075b      	lsls	r3, r3, #29
 8005334:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005338:	69f9      	ldr	r1, [r7, #28]
 800533a:	0148      	lsls	r0, r1, #5
 800533c:	6a39      	ldr	r1, [r7, #32]
 800533e:	4401      	add	r1, r0
 8005340:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005344:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005346:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005348:	79fb      	ldrb	r3, [r7, #7]
 800534a:	2b00      	cmp	r3, #0
 800534c:	d009      	beq.n	8005362 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800534e:	68bb      	ldr	r3, [r7, #8]
 8005350:	68d9      	ldr	r1, [r3, #12]
 8005352:	69fb      	ldr	r3, [r7, #28]
 8005354:	015a      	lsls	r2, r3, #5
 8005356:	6a3b      	ldr	r3, [r7, #32]
 8005358:	4413      	add	r3, r2
 800535a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800535e:	460a      	mov	r2, r1
 8005360:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005362:	6a3b      	ldr	r3, [r7, #32]
 8005364:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	2b00      	cmp	r3, #0
 8005370:	bf0c      	ite	eq
 8005372:	2301      	moveq	r3, #1
 8005374:	2300      	movne	r3, #0
 8005376:	b2db      	uxtb	r3, r3
 8005378:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800537a:	69fb      	ldr	r3, [r7, #28]
 800537c:	015a      	lsls	r2, r3, #5
 800537e:	6a3b      	ldr	r3, [r7, #32]
 8005380:	4413      	add	r3, r2
 8005382:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	69fa      	ldr	r2, [r7, #28]
 800538a:	0151      	lsls	r1, r2, #5
 800538c:	6a3a      	ldr	r2, [r7, #32]
 800538e:	440a      	add	r2, r1
 8005390:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005394:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005398:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	015a      	lsls	r2, r3, #5
 800539e:	6a3b      	ldr	r3, [r7, #32]
 80053a0:	4413      	add	r3, r2
 80053a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	7e7b      	ldrb	r3, [r7, #25]
 80053aa:	075b      	lsls	r3, r3, #29
 80053ac:	69f9      	ldr	r1, [r7, #28]
 80053ae:	0148      	lsls	r0, r1, #5
 80053b0:	6a39      	ldr	r1, [r7, #32]
 80053b2:	4401      	add	r1, r0
 80053b4:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 80053b8:	4313      	orrs	r3, r2
 80053ba:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	015a      	lsls	r2, r3, #5
 80053c0:	6a3b      	ldr	r3, [r7, #32]
 80053c2:	4413      	add	r3, r2
 80053c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80053d2:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	78db      	ldrb	r3, [r3, #3]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d004      	beq.n	80053e6 <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80053e2:	613b      	str	r3, [r7, #16]
 80053e4:	e003      	b.n	80053ee <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80053e6:	693b      	ldr	r3, [r7, #16]
 80053e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80053ec:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80053ee:	693b      	ldr	r3, [r7, #16]
 80053f0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80053f4:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80053f6:	69fb      	ldr	r3, [r7, #28]
 80053f8:	015a      	lsls	r2, r3, #5
 80053fa:	6a3b      	ldr	r3, [r7, #32]
 80053fc:	4413      	add	r3, r2
 80053fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005402:	461a      	mov	r2, r3
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005408:	79fb      	ldrb	r3, [r7, #7]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800540e:	2300      	movs	r3, #0
 8005410:	e04e      	b.n	80054b0 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	78db      	ldrb	r3, [r3, #3]
 8005416:	2b00      	cmp	r3, #0
 8005418:	d149      	bne.n	80054ae <USB_HC_StartXfer+0x276>
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d045      	beq.n	80054ae <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	79db      	ldrb	r3, [r3, #7]
 8005426:	2b03      	cmp	r3, #3
 8005428:	d830      	bhi.n	800548c <USB_HC_StartXfer+0x254>
 800542a:	a201      	add	r2, pc, #4	; (adr r2, 8005430 <USB_HC_StartXfer+0x1f8>)
 800542c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005430:	08005441 	.word	0x08005441
 8005434:	08005465 	.word	0x08005465
 8005438:	08005441 	.word	0x08005441
 800543c:	08005465 	.word	0x08005465
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	695b      	ldr	r3, [r3, #20]
 8005444:	3303      	adds	r3, #3
 8005446:	089b      	lsrs	r3, r3, #2
 8005448:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800544a:	8afa      	ldrh	r2, [r7, #22]
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005450:	b29b      	uxth	r3, r3
 8005452:	429a      	cmp	r2, r3
 8005454:	d91c      	bls.n	8005490 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	699b      	ldr	r3, [r3, #24]
 800545a:	f043 0220 	orr.w	r2, r3, #32
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	619a      	str	r2, [r3, #24]
        }
        break;
 8005462:	e015      	b.n	8005490 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	695b      	ldr	r3, [r3, #20]
 8005468:	3303      	adds	r3, #3
 800546a:	089b      	lsrs	r3, r3, #2
 800546c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800546e:	8afa      	ldrh	r2, [r7, #22]
 8005470:	6a3b      	ldr	r3, [r7, #32]
 8005472:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005476:	691b      	ldr	r3, [r3, #16]
 8005478:	b29b      	uxth	r3, r3
 800547a:	429a      	cmp	r2, r3
 800547c:	d90a      	bls.n	8005494 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	699b      	ldr	r3, [r3, #24]
 8005482:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	619a      	str	r2, [r3, #24]
        }
        break;
 800548a:	e003      	b.n	8005494 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800548c:	bf00      	nop
 800548e:	e002      	b.n	8005496 <USB_HC_StartXfer+0x25e>
        break;
 8005490:	bf00      	nop
 8005492:	e000      	b.n	8005496 <USB_HC_StartXfer+0x25e>
        break;
 8005494:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	68d9      	ldr	r1, [r3, #12]
 800549a:	68bb      	ldr	r3, [r7, #8]
 800549c:	785a      	ldrb	r2, [r3, #1]
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	b29b      	uxth	r3, r3
 80054a4:	2000      	movs	r0, #0
 80054a6:	9000      	str	r0, [sp, #0]
 80054a8:	68f8      	ldr	r0, [r7, #12]
 80054aa:	f7ff fb31 	bl	8004b10 <USB_WritePacket>
  }

  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3728      	adds	r7, #40	; 0x28
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	1ff80000 	.word	0x1ff80000

080054bc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80054bc:	b480      	push	{r7}
 80054be:	b085      	sub	sp, #20
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054ce:	695b      	ldr	r3, [r3, #20]
 80054d0:	b29b      	uxth	r3, r3
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr

080054de <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80054de:	b480      	push	{r7}
 80054e0:	b089      	sub	sp, #36	; 0x24
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
 80054e6:	460b      	mov	r3, r1
 80054e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80054ee:	78fb      	ldrb	r3, [r7, #3]
 80054f0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80054f2:	2300      	movs	r3, #0
 80054f4:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80054f6:	69bb      	ldr	r3, [r7, #24]
 80054f8:	015a      	lsls	r2, r3, #5
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	4413      	add	r3, r2
 80054fe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	0c9b      	lsrs	r3, r3, #18
 8005506:	f003 0303 	and.w	r3, r3, #3
 800550a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800550c:	69bb      	ldr	r3, [r7, #24]
 800550e:	015a      	lsls	r2, r3, #5
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	4413      	add	r3, r2
 8005514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	0fdb      	lsrs	r3, r3, #31
 800551c:	f003 0301 	and.w	r3, r3, #1
 8005520:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	689b      	ldr	r3, [r3, #8]
 8005526:	f003 0320 	and.w	r3, r3, #32
 800552a:	2b20      	cmp	r3, #32
 800552c:	d104      	bne.n	8005538 <USB_HC_Halt+0x5a>
 800552e:	693b      	ldr	r3, [r7, #16]
 8005530:	2b00      	cmp	r3, #0
 8005532:	d101      	bne.n	8005538 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8005534:	2300      	movs	r3, #0
 8005536:	e0c8      	b.n	80056ca <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005538:	697b      	ldr	r3, [r7, #20]
 800553a:	2b00      	cmp	r3, #0
 800553c:	d002      	beq.n	8005544 <USB_HC_Halt+0x66>
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	2b02      	cmp	r3, #2
 8005542:	d163      	bne.n	800560c <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	015a      	lsls	r2, r3, #5
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	4413      	add	r3, r2
 800554c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	69ba      	ldr	r2, [r7, #24]
 8005554:	0151      	lsls	r1, r2, #5
 8005556:	69fa      	ldr	r2, [r7, #28]
 8005558:	440a      	add	r2, r1
 800555a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800555e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005562:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	689b      	ldr	r3, [r3, #8]
 8005568:	f003 0320 	and.w	r3, r3, #32
 800556c:	2b00      	cmp	r3, #0
 800556e:	f040 80ab 	bne.w	80056c8 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005576:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800557a:	2b00      	cmp	r3, #0
 800557c:	d133      	bne.n	80055e6 <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800557e:	69bb      	ldr	r3, [r7, #24]
 8005580:	015a      	lsls	r2, r3, #5
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	4413      	add	r3, r2
 8005586:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	69ba      	ldr	r2, [r7, #24]
 800558e:	0151      	lsls	r1, r2, #5
 8005590:	69fa      	ldr	r2, [r7, #28]
 8005592:	440a      	add	r2, r1
 8005594:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800559c:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	015a      	lsls	r2, r3, #5
 80055a2:	69fb      	ldr	r3, [r7, #28]
 80055a4:	4413      	add	r3, r2
 80055a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	69ba      	ldr	r2, [r7, #24]
 80055ae:	0151      	lsls	r1, r2, #5
 80055b0:	69fa      	ldr	r2, [r7, #28]
 80055b2:	440a      	add	r2, r1
 80055b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80055b8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80055bc:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	3301      	adds	r3, #1
 80055c2:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055ca:	d81d      	bhi.n	8005608 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80055cc:	69bb      	ldr	r3, [r7, #24]
 80055ce:	015a      	lsls	r2, r3, #5
 80055d0:	69fb      	ldr	r3, [r7, #28]
 80055d2:	4413      	add	r3, r2
 80055d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80055de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80055e2:	d0ec      	beq.n	80055be <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80055e4:	e070      	b.n	80056c8 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	015a      	lsls	r2, r3, #5
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	4413      	add	r3, r2
 80055ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	69ba      	ldr	r2, [r7, #24]
 80055f6:	0151      	lsls	r1, r2, #5
 80055f8:	69fa      	ldr	r2, [r7, #28]
 80055fa:	440a      	add	r2, r1
 80055fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005600:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005604:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005606:	e05f      	b.n	80056c8 <USB_HC_Halt+0x1ea>
            break;
 8005608:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800560a:	e05d      	b.n	80056c8 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800560c:	69bb      	ldr	r3, [r7, #24]
 800560e:	015a      	lsls	r2, r3, #5
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	4413      	add	r3, r2
 8005614:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69ba      	ldr	r2, [r7, #24]
 800561c:	0151      	lsls	r1, r2, #5
 800561e:	69fa      	ldr	r2, [r7, #28]
 8005620:	440a      	add	r2, r1
 8005622:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005626:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800562a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800562c:	69fb      	ldr	r3, [r7, #28]
 800562e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005632:	691b      	ldr	r3, [r3, #16]
 8005634:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005638:	2b00      	cmp	r3, #0
 800563a:	d133      	bne.n	80056a4 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	015a      	lsls	r2, r3, #5
 8005640:	69fb      	ldr	r3, [r7, #28]
 8005642:	4413      	add	r3, r2
 8005644:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	69ba      	ldr	r2, [r7, #24]
 800564c:	0151      	lsls	r1, r2, #5
 800564e:	69fa      	ldr	r2, [r7, #28]
 8005650:	440a      	add	r2, r1
 8005652:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005656:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800565a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800565c:	69bb      	ldr	r3, [r7, #24]
 800565e:	015a      	lsls	r2, r3, #5
 8005660:	69fb      	ldr	r3, [r7, #28]
 8005662:	4413      	add	r3, r2
 8005664:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	69ba      	ldr	r2, [r7, #24]
 800566c:	0151      	lsls	r1, r2, #5
 800566e:	69fa      	ldr	r2, [r7, #28]
 8005670:	440a      	add	r2, r1
 8005672:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005676:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800567a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	3301      	adds	r3, #1
 8005680:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005688:	d81d      	bhi.n	80056c6 <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800568a:	69bb      	ldr	r3, [r7, #24]
 800568c:	015a      	lsls	r2, r3, #5
 800568e:	69fb      	ldr	r3, [r7, #28]
 8005690:	4413      	add	r3, r2
 8005692:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800569c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80056a0:	d0ec      	beq.n	800567c <USB_HC_Halt+0x19e>
 80056a2:	e011      	b.n	80056c8 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80056a4:	69bb      	ldr	r3, [r7, #24]
 80056a6:	015a      	lsls	r2, r3, #5
 80056a8:	69fb      	ldr	r3, [r7, #28]
 80056aa:	4413      	add	r3, r2
 80056ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	69ba      	ldr	r2, [r7, #24]
 80056b4:	0151      	lsls	r1, r2, #5
 80056b6:	69fa      	ldr	r2, [r7, #28]
 80056b8:	440a      	add	r2, r1
 80056ba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80056be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80056c2:	6013      	str	r3, [r2, #0]
 80056c4:	e000      	b.n	80056c8 <USB_HC_Halt+0x1ea>
          break;
 80056c6:	bf00      	nop
    }
  }

  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3724      	adds	r7, #36	; 0x24
 80056ce:	46bd      	mov	sp, r7
 80056d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d4:	4770      	bx	lr
	...

080056d8 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80056d8:	b480      	push	{r7}
 80056da:	b087      	sub	sp, #28
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
 80056e0:	460b      	mov	r3, r1
 80056e2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80056e8:	78fb      	ldrb	r3, [r7, #3]
 80056ea:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80056ec:	2301      	movs	r3, #1
 80056ee:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	04da      	lsls	r2, r3, #19
 80056f4:	4b15      	ldr	r3, [pc, #84]	; (800574c <USB_DoPing+0x74>)
 80056f6:	4013      	ands	r3, r2
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	0151      	lsls	r1, r2, #5
 80056fc:	697a      	ldr	r2, [r7, #20]
 80056fe:	440a      	add	r2, r1
 8005700:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005704:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005708:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	015a      	lsls	r2, r3, #5
 800570e:	697b      	ldr	r3, [r7, #20]
 8005710:	4413      	add	r3, r2
 8005712:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005720:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005728:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800572a:	693b      	ldr	r3, [r7, #16]
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	4413      	add	r3, r2
 8005732:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005736:	461a      	mov	r2, r3
 8005738:	68bb      	ldr	r3, [r7, #8]
 800573a:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800573c:	2300      	movs	r3, #0
}
 800573e:	4618      	mov	r0, r3
 8005740:	371c      	adds	r7, #28
 8005742:	46bd      	mov	sp, r7
 8005744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005748:	4770      	bx	lr
 800574a:	bf00      	nop
 800574c:	1ff80000 	.word	0x1ff80000

08005750 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b088      	sub	sp, #32
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005760:	2300      	movs	r3, #0
 8005762:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7ff f911 	bl	800498c <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800576a:	2110      	movs	r1, #16
 800576c:	6878      	ldr	r0, [r7, #4]
 800576e:	f7ff f96b 	bl	8004a48 <USB_FlushTxFifo>
 8005772:	4603      	mov	r3, r0
 8005774:	2b00      	cmp	r3, #0
 8005776:	d001      	beq.n	800577c <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f7ff f997 	bl	8004ab0 <USB_FlushRxFifo>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d001      	beq.n	800578c <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800578c:	2300      	movs	r3, #0
 800578e:	61bb      	str	r3, [r7, #24]
 8005790:	e01f      	b.n	80057d2 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	015a      	lsls	r2, r3, #5
 8005796:	697b      	ldr	r3, [r7, #20]
 8005798:	4413      	add	r3, r2
 800579a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057a8:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80057b0:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80057b2:	693b      	ldr	r3, [r7, #16]
 80057b4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80057b8:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	015a      	lsls	r2, r3, #5
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	4413      	add	r3, r2
 80057c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057c6:	461a      	mov	r2, r3
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80057cc:	69bb      	ldr	r3, [r7, #24]
 80057ce:	3301      	adds	r3, #1
 80057d0:	61bb      	str	r3, [r7, #24]
 80057d2:	69bb      	ldr	r3, [r7, #24]
 80057d4:	2b0f      	cmp	r3, #15
 80057d6:	d9dc      	bls.n	8005792 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80057d8:	2300      	movs	r3, #0
 80057da:	61bb      	str	r3, [r7, #24]
 80057dc:	e034      	b.n	8005848 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	015a      	lsls	r2, r3, #5
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	4413      	add	r3, r2
 80057e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80057ee:	693b      	ldr	r3, [r7, #16]
 80057f0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80057f4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80057fc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80057fe:	693b      	ldr	r3, [r7, #16]
 8005800:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005804:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005806:	69bb      	ldr	r3, [r7, #24]
 8005808:	015a      	lsls	r2, r3, #5
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	4413      	add	r3, r2
 800580e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005812:	461a      	mov	r2, r3
 8005814:	693b      	ldr	r3, [r7, #16]
 8005816:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	3301      	adds	r3, #1
 800581c:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005824:	d80c      	bhi.n	8005840 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	015a      	lsls	r2, r3, #5
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	4413      	add	r3, r2
 800582e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005838:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800583c:	d0ec      	beq.n	8005818 <USB_StopHost+0xc8>
 800583e:	e000      	b.n	8005842 <USB_StopHost+0xf2>
        break;
 8005840:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	3301      	adds	r3, #1
 8005846:	61bb      	str	r3, [r7, #24]
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	2b0f      	cmp	r3, #15
 800584c:	d9c7      	bls.n	80057de <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005854:	461a      	mov	r2, r3
 8005856:	f04f 33ff 	mov.w	r3, #4294967295
 800585a:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	f04f 32ff 	mov.w	r2, #4294967295
 8005862:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005864:	6878      	ldr	r0, [r7, #4]
 8005866:	f7ff f880 	bl	800496a <USB_EnableGlobalInt>

  return ret;
 800586a:	7ffb      	ldrb	r3, [r7, #31]
}
 800586c:	4618      	mov	r0, r3
 800586e:	3720      	adds	r7, #32
 8005870:	46bd      	mov	sp, r7
 8005872:	bd80      	pop	{r7, pc}

08005874 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8005874:	b590      	push	{r4, r7, lr}
 8005876:	b089      	sub	sp, #36	; 0x24
 8005878:	af04      	add	r7, sp, #16
 800587a:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 800587c:	2301      	movs	r3, #1
 800587e:	2202      	movs	r2, #2
 8005880:	2102      	movs	r1, #2
 8005882:	6878      	ldr	r0, [r7, #4]
 8005884:	f000 fcb2 	bl	80061ec <USBH_FindInterface>
 8005888:	4603      	mov	r3, r0
 800588a:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800588c:	7bfb      	ldrb	r3, [r7, #15]
 800588e:	2bff      	cmp	r3, #255	; 0xff
 8005890:	d002      	beq.n	8005898 <USBH_CDC_InterfaceInit+0x24>
 8005892:	7bfb      	ldrb	r3, [r7, #15]
 8005894:	2b01      	cmp	r3, #1
 8005896:	d901      	bls.n	800589c <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005898:	2302      	movs	r3, #2
 800589a:	e13d      	b.n	8005b18 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 800589c:	7bfb      	ldrb	r3, [r7, #15]
 800589e:	4619      	mov	r1, r3
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f000 fc87 	bl	80061b4 <USBH_SelectInterface>
 80058a6:	4603      	mov	r3, r0
 80058a8:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80058aa:	7bbb      	ldrb	r3, [r7, #14]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d001      	beq.n	80058b4 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80058b0:	2302      	movs	r3, #2
 80058b2:	e131      	b.n	8005b18 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80058ba:	2050      	movs	r0, #80	; 0x50
 80058bc:	f005 fcba 	bl	800b234 <malloc>
 80058c0:	4603      	mov	r3, r0
 80058c2:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80058ca:	69db      	ldr	r3, [r3, #28]
 80058cc:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d101      	bne.n	80058d8 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 80058d4:	2302      	movs	r3, #2
 80058d6:	e11f      	b.n	8005b18 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 80058d8:	2250      	movs	r2, #80	; 0x50
 80058da:	2100      	movs	r1, #0
 80058dc:	68b8      	ldr	r0, [r7, #8]
 80058de:	f005 fcc7 	bl	800b270 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80058e2:	7bfb      	ldrb	r3, [r7, #15]
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	211a      	movs	r1, #26
 80058e8:	fb01 f303 	mul.w	r3, r1, r3
 80058ec:	4413      	add	r3, r2
 80058ee:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	b25b      	sxtb	r3, r3
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	da15      	bge.n	8005926 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80058fa:	7bfb      	ldrb	r3, [r7, #15]
 80058fc:	687a      	ldr	r2, [r7, #4]
 80058fe:	211a      	movs	r1, #26
 8005900:	fb01 f303 	mul.w	r3, r1, r3
 8005904:	4413      	add	r3, r2
 8005906:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800590a:	781a      	ldrb	r2, [r3, #0]
 800590c:	68bb      	ldr	r3, [r7, #8]
 800590e:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005910:	7bfb      	ldrb	r3, [r7, #15]
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	211a      	movs	r1, #26
 8005916:	fb01 f303 	mul.w	r3, r1, r3
 800591a:	4413      	add	r3, r2
 800591c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005920:	881a      	ldrh	r2, [r3, #0]
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	785b      	ldrb	r3, [r3, #1]
 800592a:	4619      	mov	r1, r3
 800592c:	6878      	ldr	r0, [r7, #4]
 800592e:	f002 f984 	bl	8007c3a <USBH_AllocPipe>
 8005932:	4603      	mov	r3, r0
 8005934:	461a      	mov	r2, r3
 8005936:	68bb      	ldr	r3, [r7, #8]
 8005938:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800593a:	68bb      	ldr	r3, [r7, #8]
 800593c:	7819      	ldrb	r1, [r3, #0]
 800593e:	68bb      	ldr	r3, [r7, #8]
 8005940:	7858      	ldrb	r0, [r3, #1]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	8952      	ldrh	r2, [r2, #10]
 8005952:	9202      	str	r2, [sp, #8]
 8005954:	2203      	movs	r2, #3
 8005956:	9201      	str	r2, [sp, #4]
 8005958:	9300      	str	r3, [sp, #0]
 800595a:	4623      	mov	r3, r4
 800595c:	4602      	mov	r2, r0
 800595e:	6878      	ldr	r0, [r7, #4]
 8005960:	f002 f93c 	bl	8007bdc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	2200      	movs	r2, #0
 800596a:	4619      	mov	r1, r3
 800596c:	6878      	ldr	r0, [r7, #4]
 800596e:	f005 fbb3 	bl	800b0d8 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8005972:	2300      	movs	r3, #0
 8005974:	2200      	movs	r2, #0
 8005976:	210a      	movs	r1, #10
 8005978:	6878      	ldr	r0, [r7, #4]
 800597a:	f000 fc37 	bl	80061ec <USBH_FindInterface>
 800597e:	4603      	mov	r3, r0
 8005980:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005982:	7bfb      	ldrb	r3, [r7, #15]
 8005984:	2bff      	cmp	r3, #255	; 0xff
 8005986:	d002      	beq.n	800598e <USBH_CDC_InterfaceInit+0x11a>
 8005988:	7bfb      	ldrb	r3, [r7, #15]
 800598a:	2b01      	cmp	r3, #1
 800598c:	d901      	bls.n	8005992 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 800598e:	2302      	movs	r3, #2
 8005990:	e0c2      	b.n	8005b18 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8005992:	7bfb      	ldrb	r3, [r7, #15]
 8005994:	687a      	ldr	r2, [r7, #4]
 8005996:	211a      	movs	r1, #26
 8005998:	fb01 f303 	mul.w	r3, r1, r3
 800599c:	4413      	add	r3, r2
 800599e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	b25b      	sxtb	r3, r3
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	da16      	bge.n	80059d8 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80059aa:	7bfb      	ldrb	r3, [r7, #15]
 80059ac:	687a      	ldr	r2, [r7, #4]
 80059ae:	211a      	movs	r1, #26
 80059b0:	fb01 f303 	mul.w	r3, r1, r3
 80059b4:	4413      	add	r3, r2
 80059b6:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80059ba:	781a      	ldrb	r2, [r3, #0]
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80059c0:	7bfb      	ldrb	r3, [r7, #15]
 80059c2:	687a      	ldr	r2, [r7, #4]
 80059c4:	211a      	movs	r1, #26
 80059c6:	fb01 f303 	mul.w	r3, r1, r3
 80059ca:	4413      	add	r3, r2
 80059cc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80059d0:	881a      	ldrh	r2, [r3, #0]
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	835a      	strh	r2, [r3, #26]
 80059d6:	e015      	b.n	8005a04 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	211a      	movs	r1, #26
 80059de:	fb01 f303 	mul.w	r3, r1, r3
 80059e2:	4413      	add	r3, r2
 80059e4:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80059e8:	781a      	ldrb	r2, [r3, #0]
 80059ea:	68bb      	ldr	r3, [r7, #8]
 80059ec:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80059ee:	7bfb      	ldrb	r3, [r7, #15]
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	211a      	movs	r1, #26
 80059f4:	fb01 f303 	mul.w	r3, r1, r3
 80059f8:	4413      	add	r3, r2
 80059fa:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80059fe:	881a      	ldrh	r2, [r3, #0]
 8005a00:	68bb      	ldr	r3, [r7, #8]
 8005a02:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8005a04:	7bfb      	ldrb	r3, [r7, #15]
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	211a      	movs	r1, #26
 8005a0a:	fb01 f303 	mul.w	r3, r1, r3
 8005a0e:	4413      	add	r3, r2
 8005a10:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005a14:	781b      	ldrb	r3, [r3, #0]
 8005a16:	b25b      	sxtb	r3, r3
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	da16      	bge.n	8005a4a <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005a1c:	7bfb      	ldrb	r3, [r7, #15]
 8005a1e:	687a      	ldr	r2, [r7, #4]
 8005a20:	211a      	movs	r1, #26
 8005a22:	fb01 f303 	mul.w	r3, r1, r3
 8005a26:	4413      	add	r3, r2
 8005a28:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005a2c:	781a      	ldrb	r2, [r3, #0]
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005a32:	7bfb      	ldrb	r3, [r7, #15]
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	211a      	movs	r1, #26
 8005a38:	fb01 f303 	mul.w	r3, r1, r3
 8005a3c:	4413      	add	r3, r2
 8005a3e:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005a42:	881a      	ldrh	r2, [r3, #0]
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	835a      	strh	r2, [r3, #26]
 8005a48:	e015      	b.n	8005a76 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	687a      	ldr	r2, [r7, #4]
 8005a4e:	211a      	movs	r1, #26
 8005a50:	fb01 f303 	mul.w	r3, r1, r3
 8005a54:	4413      	add	r3, r2
 8005a56:	f203 3356 	addw	r3, r3, #854	; 0x356
 8005a5a:	781a      	ldrb	r2, [r3, #0]
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8005a60:	7bfb      	ldrb	r3, [r7, #15]
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	211a      	movs	r1, #26
 8005a66:	fb01 f303 	mul.w	r3, r1, r3
 8005a6a:	4413      	add	r3, r2
 8005a6c:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8005a70:	881a      	ldrh	r2, [r3, #0]
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8005a76:	68bb      	ldr	r3, [r7, #8]
 8005a78:	7b9b      	ldrb	r3, [r3, #14]
 8005a7a:	4619      	mov	r1, r3
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f002 f8dc 	bl	8007c3a <USBH_AllocPipe>
 8005a82:	4603      	mov	r3, r0
 8005a84:	461a      	mov	r2, r3
 8005a86:	68bb      	ldr	r3, [r7, #8]
 8005a88:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	7bdb      	ldrb	r3, [r3, #15]
 8005a8e:	4619      	mov	r1, r3
 8005a90:	6878      	ldr	r0, [r7, #4]
 8005a92:	f002 f8d2 	bl	8007c3a <USBH_AllocPipe>
 8005a96:	4603      	mov	r3, r0
 8005a98:	461a      	mov	r2, r3
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	7b59      	ldrb	r1, [r3, #13]
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	7b98      	ldrb	r0, [r3, #14]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	8b12      	ldrh	r2, [r2, #24]
 8005ab6:	9202      	str	r2, [sp, #8]
 8005ab8:	2202      	movs	r2, #2
 8005aba:	9201      	str	r2, [sp, #4]
 8005abc:	9300      	str	r3, [sp, #0]
 8005abe:	4623      	mov	r3, r4
 8005ac0:	4602      	mov	r2, r0
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f002 f88a 	bl	8007bdc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	7b19      	ldrb	r1, [r3, #12]
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	7bd8      	ldrb	r0, [r3, #15]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005adc:	68ba      	ldr	r2, [r7, #8]
 8005ade:	8b52      	ldrh	r2, [r2, #26]
 8005ae0:	9202      	str	r2, [sp, #8]
 8005ae2:	2202      	movs	r2, #2
 8005ae4:	9201      	str	r2, [sp, #4]
 8005ae6:	9300      	str	r3, [sp, #0]
 8005ae8:	4623      	mov	r3, r4
 8005aea:	4602      	mov	r2, r0
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f002 f875 	bl	8007bdc <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	2200      	movs	r2, #0
 8005af6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8005afa:	68bb      	ldr	r3, [r7, #8]
 8005afc:	7b5b      	ldrb	r3, [r3, #13]
 8005afe:	2200      	movs	r2, #0
 8005b00:	4619      	mov	r1, r3
 8005b02:	6878      	ldr	r0, [r7, #4]
 8005b04:	f005 fae8 	bl	800b0d8 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8005b08:	68bb      	ldr	r3, [r7, #8]
 8005b0a:	7b1b      	ldrb	r3, [r3, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	4619      	mov	r1, r3
 8005b10:	6878      	ldr	r0, [r7, #4]
 8005b12:	f005 fae1 	bl	800b0d8 <USBH_LL_SetToggle>

  return USBH_OK;
 8005b16:	2300      	movs	r3, #0
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3714      	adds	r7, #20
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd90      	pop	{r4, r7, pc}

08005b20 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005b2e:	69db      	ldr	r3, [r3, #28]
 8005b30:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8005b32:	68fb      	ldr	r3, [r7, #12]
 8005b34:	781b      	ldrb	r3, [r3, #0]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d00e      	beq.n	8005b58 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	781b      	ldrb	r3, [r3, #0]
 8005b3e:	4619      	mov	r1, r3
 8005b40:	6878      	ldr	r0, [r7, #4]
 8005b42:	f002 f86a 	bl	8007c1a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	781b      	ldrb	r3, [r3, #0]
 8005b4a:	4619      	mov	r1, r3
 8005b4c:	6878      	ldr	r0, [r7, #4]
 8005b4e:	f002 f895 	bl	8007c7c <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	2200      	movs	r2, #0
 8005b56:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	7b1b      	ldrb	r3, [r3, #12]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d00e      	beq.n	8005b7e <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	7b1b      	ldrb	r3, [r3, #12]
 8005b64:	4619      	mov	r1, r3
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f002 f857 	bl	8007c1a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	7b1b      	ldrb	r3, [r3, #12]
 8005b70:	4619      	mov	r1, r3
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f002 f882 	bl	8007c7c <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	7b5b      	ldrb	r3, [r3, #13]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d00e      	beq.n	8005ba4 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	7b5b      	ldrb	r3, [r3, #13]
 8005b8a:	4619      	mov	r1, r3
 8005b8c:	6878      	ldr	r0, [r7, #4]
 8005b8e:	f002 f844 	bl	8007c1a <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	7b5b      	ldrb	r3, [r3, #13]
 8005b96:	4619      	mov	r1, r3
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f002 f86f 	bl	8007c7c <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	2200      	movs	r2, #0
 8005ba2:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005baa:	69db      	ldr	r3, [r3, #28]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d00b      	beq.n	8005bc8 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bb6:	69db      	ldr	r3, [r3, #28]
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f005 fb43 	bl	800b244 <free>
    phost->pActiveClass->pData = 0U;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005bc8:	2300      	movs	r3, #0
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}

08005bd2 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8005bd2:	b580      	push	{r7, lr}
 8005bd4:	b084      	sub	sp, #16
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	3340      	adds	r3, #64	; 0x40
 8005be8:	4619      	mov	r1, r3
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f8b1 	bl	8005d52 <GetLineCoding>
 8005bf0:	4603      	mov	r3, r0
 8005bf2:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8005bf4:	7afb      	ldrb	r3, [r7, #11]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d105      	bne.n	8005c06 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005c00:	2102      	movs	r1, #2
 8005c02:	6878      	ldr	r0, [r7, #4]
 8005c04:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8005c06:	7afb      	ldrb	r3, [r7, #11]
}
 8005c08:	4618      	mov	r0, r3
 8005c0a:	3710      	adds	r7, #16
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	bd80      	pop	{r7, pc}

08005c10 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b084      	sub	sp, #16
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005c26:	69db      	ldr	r3, [r3, #28]
 8005c28:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8005c2a:	68bb      	ldr	r3, [r7, #8]
 8005c2c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005c30:	2b04      	cmp	r3, #4
 8005c32:	d877      	bhi.n	8005d24 <USBH_CDC_Process+0x114>
 8005c34:	a201      	add	r2, pc, #4	; (adr r2, 8005c3c <USBH_CDC_Process+0x2c>)
 8005c36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c3a:	bf00      	nop
 8005c3c:	08005c51 	.word	0x08005c51
 8005c40:	08005c57 	.word	0x08005c57
 8005c44:	08005c87 	.word	0x08005c87
 8005c48:	08005cfb 	.word	0x08005cfb
 8005c4c:	08005d09 	.word	0x08005d09
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8005c50:	2300      	movs	r3, #0
 8005c52:	73fb      	strb	r3, [r7, #15]
      break;
 8005c54:	e06d      	b.n	8005d32 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8005c56:	68bb      	ldr	r3, [r7, #8]
 8005c58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	6878      	ldr	r0, [r7, #4]
 8005c5e:	f000 f897 	bl	8005d90 <SetLineCoding>
 8005c62:	4603      	mov	r3, r0
 8005c64:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005c66:	7bbb      	ldrb	r3, [r7, #14]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d104      	bne.n	8005c76 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8005c6c:	68bb      	ldr	r3, [r7, #8]
 8005c6e:	2202      	movs	r2, #2
 8005c70:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005c74:	e058      	b.n	8005d28 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8005c76:	7bbb      	ldrb	r3, [r7, #14]
 8005c78:	2b01      	cmp	r3, #1
 8005c7a:	d055      	beq.n	8005d28 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005c7c:	68bb      	ldr	r3, [r7, #8]
 8005c7e:	2204      	movs	r2, #4
 8005c80:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005c84:	e050      	b.n	8005d28 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8005c86:	68bb      	ldr	r3, [r7, #8]
 8005c88:	3340      	adds	r3, #64	; 0x40
 8005c8a:	4619      	mov	r1, r3
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f860 	bl	8005d52 <GetLineCoding>
 8005c92:	4603      	mov	r3, r0
 8005c94:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005c96:	7bbb      	ldrb	r3, [r7, #14]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d126      	bne.n	8005cea <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005c9c:	68bb      	ldr	r3, [r7, #8]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cae:	791b      	ldrb	r3, [r3, #4]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d13b      	bne.n	8005d2c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cbe:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d133      	bne.n	8005d2c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005cc4:	68bb      	ldr	r3, [r7, #8]
 8005cc6:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005cca:	68bb      	ldr	r3, [r7, #8]
 8005ccc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cce:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d12b      	bne.n	8005d2c <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8005cd4:	68bb      	ldr	r3, [r7, #8]
 8005cd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005cd8:	68bb      	ldr	r3, [r7, #8]
 8005cda:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005cdc:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d124      	bne.n	8005d2c <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f000 f982 	bl	8005fec <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005ce8:	e020      	b.n	8005d2c <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005cea:	7bbb      	ldrb	r3, [r7, #14]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d01d      	beq.n	8005d2c <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	2204      	movs	r2, #4
 8005cf4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005cf8:	e018      	b.n	8005d2c <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 f867 	bl	8005dce <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 f8f6 	bl	8005ef2 <CDC_ProcessReception>
      break;
 8005d06:	e014      	b.n	8005d32 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005d08:	2100      	movs	r1, #0
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f001 f957 	bl	8006fbe <USBH_ClrFeature>
 8005d10:	4603      	mov	r3, r0
 8005d12:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8005d14:	7bbb      	ldrb	r3, [r7, #14]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10a      	bne.n	8005d30 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8005d1a:	68bb      	ldr	r3, [r7, #8]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8005d22:	e005      	b.n	8005d30 <USBH_CDC_Process+0x120>

    default:
      break;
 8005d24:	bf00      	nop
 8005d26:	e004      	b.n	8005d32 <USBH_CDC_Process+0x122>
      break;
 8005d28:	bf00      	nop
 8005d2a:	e002      	b.n	8005d32 <USBH_CDC_Process+0x122>
      break;
 8005d2c:	bf00      	nop
 8005d2e:	e000      	b.n	8005d32 <USBH_CDC_Process+0x122>
      break;
 8005d30:	bf00      	nop

  }

  return status;
 8005d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3710      	adds	r7, #16
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}

08005d3c <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8005d44:	2300      	movs	r3, #0
}
 8005d46:	4618      	mov	r0, r3
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr

08005d52 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8005d52:	b580      	push	{r7, lr}
 8005d54:	b082      	sub	sp, #8
 8005d56:	af00      	add	r7, sp, #0
 8005d58:	6078      	str	r0, [r7, #4]
 8005d5a:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	22a1      	movs	r2, #161	; 0xa1
 8005d60:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	2221      	movs	r2, #33	; 0x21
 8005d66:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2207      	movs	r2, #7
 8005d78:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2207      	movs	r2, #7
 8005d7e:	4619      	mov	r1, r3
 8005d80:	6878      	ldr	r0, [r7, #4]
 8005d82:	f001 fbe9 	bl	8007558 <USBH_CtlReq>
 8005d86:	4603      	mov	r3, r0
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3708      	adds	r7, #8
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b082      	sub	sp, #8
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
 8005d98:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2221      	movs	r2, #33	; 0x21
 8005d9e:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	2220      	movs	r2, #32
 8005da4:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2207      	movs	r2, #7
 8005db6:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005db8:	683b      	ldr	r3, [r7, #0]
 8005dba:	2207      	movs	r2, #7
 8005dbc:	4619      	mov	r1, r3
 8005dbe:	6878      	ldr	r0, [r7, #4]
 8005dc0:	f001 fbca 	bl	8007558 <USBH_CtlReq>
 8005dc4:	4603      	mov	r3, r0
}
 8005dc6:	4618      	mov	r0, r3
 8005dc8:	3708      	adds	r7, #8
 8005dca:	46bd      	mov	sp, r7
 8005dcc:	bd80      	pop	{r7, pc}

08005dce <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005dce:	b580      	push	{r7, lr}
 8005dd0:	b086      	sub	sp, #24
 8005dd2:	af02      	add	r7, sp, #8
 8005dd4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005ddc:	69db      	ldr	r3, [r3, #28]
 8005dde:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005de0:	2300      	movs	r3, #0
 8005de2:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d002      	beq.n	8005df4 <CDC_ProcessTransmission+0x26>
 8005dee:	2b02      	cmp	r3, #2
 8005df0:	d023      	beq.n	8005e3a <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8005df2:	e07a      	b.n	8005eea <CDC_ProcessTransmission+0x11c>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005df8:	68fa      	ldr	r2, [r7, #12]
 8005dfa:	8b12      	ldrh	r2, [r2, #24]
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d90b      	bls.n	8005e18 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	69d9      	ldr	r1, [r3, #28]
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	8b1a      	ldrh	r2, [r3, #24]
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	7b5b      	ldrb	r3, [r3, #13]
 8005e0c:	2001      	movs	r0, #1
 8005e0e:	9000      	str	r0, [sp, #0]
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f001 fea0 	bl	8007b56 <USBH_BulkSendData>
 8005e16:	e00b      	b.n	8005e30 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8005e20:	b29a      	uxth	r2, r3
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	7b5b      	ldrb	r3, [r3, #13]
 8005e26:	2001      	movs	r0, #1
 8005e28:	9000      	str	r0, [sp, #0]
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f001 fe93 	bl	8007b56 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	2202      	movs	r2, #2
 8005e34:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005e38:	e057      	b.n	8005eea <CDC_ProcessTransmission+0x11c>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	7b5b      	ldrb	r3, [r3, #13]
 8005e3e:	4619      	mov	r1, r3
 8005e40:	6878      	ldr	r0, [r7, #4]
 8005e42:	f005 f91f 	bl	800b084 <USBH_LL_GetURBState>
 8005e46:	4603      	mov	r3, r0
 8005e48:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8005e4a:	7afb      	ldrb	r3, [r7, #11]
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d136      	bne.n	8005ebe <CDC_ProcessTransmission+0xf0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e54:	68fa      	ldr	r2, [r7, #12]
 8005e56:	8b12      	ldrh	r2, [r2, #24]
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d90e      	bls.n	8005e7a <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e60:	68fa      	ldr	r2, [r7, #12]
 8005e62:	8b12      	ldrh	r2, [r2, #24]
 8005e64:	1a9a      	subs	r2, r3, r2
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	69db      	ldr	r3, [r3, #28]
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	8b12      	ldrh	r2, [r2, #24]
 8005e72:	441a      	add	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	61da      	str	r2, [r3, #28]
 8005e78:	e002      	b.n	8005e80 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	2200      	movs	r2, #0
 8005e7e:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d004      	beq.n	8005e92 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2201      	movs	r2, #1
 8005e8c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
 8005e90:	e006      	b.n	8005ea0 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005e9a:	6878      	ldr	r0, [r7, #4]
 8005e9c:	f000 f892 	bl	8005fc4 <USBH_CDC_TransmitCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	2204      	movs	r2, #4
 8005ea4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f002 f8c0 	bl	800803c <osMessageQueuePut>
      break;
 8005ebc:	e014      	b.n	8005ee8 <CDC_ProcessTransmission+0x11a>
        if (URB_Status == USBH_URB_NOTREADY)
 8005ebe:	7afb      	ldrb	r3, [r7, #11]
 8005ec0:	2b02      	cmp	r3, #2
 8005ec2:	d111      	bne.n	8005ee8 <CDC_ProcessTransmission+0x11a>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2204      	movs	r2, #4
 8005ed0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f002 f8aa 	bl	800803c <osMessageQueuePut>
      break;
 8005ee8:	bf00      	nop
  }
}
 8005eea:	bf00      	nop
 8005eec:	3710      	adds	r7, #16
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bd80      	pop	{r7, pc}

08005ef2 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005ef2:	b580      	push	{r7, lr}
 8005ef4:	b086      	sub	sp, #24
 8005ef6:	af00      	add	r7, sp, #0
 8005ef8:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f00:	69db      	ldr	r3, [r3, #28]
 8005f02:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005f04:	2300      	movs	r3, #0
 8005f06:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8005f0e:	2b03      	cmp	r3, #3
 8005f10:	d002      	beq.n	8005f18 <CDC_ProcessReception+0x26>
 8005f12:	2b04      	cmp	r3, #4
 8005f14:	d00e      	beq.n	8005f34 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005f16:	e051      	b.n	8005fbc <CDC_ProcessReception+0xca>
      (void)USBH_BulkReceiveData(phost,
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	6a19      	ldr	r1, [r3, #32]
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	8b5a      	ldrh	r2, [r3, #26]
 8005f20:	697b      	ldr	r3, [r7, #20]
 8005f22:	7b1b      	ldrb	r3, [r3, #12]
 8005f24:	6878      	ldr	r0, [r7, #4]
 8005f26:	f001 fe3b 	bl	8007ba0 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8005f2a:	697b      	ldr	r3, [r7, #20]
 8005f2c:	2204      	movs	r2, #4
 8005f2e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005f32:	e043      	b.n	8005fbc <CDC_ProcessReception+0xca>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005f34:	697b      	ldr	r3, [r7, #20]
 8005f36:	7b1b      	ldrb	r3, [r3, #12]
 8005f38:	4619      	mov	r1, r3
 8005f3a:	6878      	ldr	r0, [r7, #4]
 8005f3c:	f005 f8a2 	bl	800b084 <USBH_LL_GetURBState>
 8005f40:	4603      	mov	r3, r0
 8005f42:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005f44:	7cfb      	ldrb	r3, [r7, #19]
 8005f46:	2b01      	cmp	r3, #1
 8005f48:	d137      	bne.n	8005fba <CDC_ProcessReception+0xc8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	7b1b      	ldrb	r3, [r3, #12]
 8005f4e:	4619      	mov	r1, r3
 8005f50:	6878      	ldr	r0, [r7, #4]
 8005f52:	f005 f805 	bl	800af60 <USBH_LL_GetLastXferSize>
 8005f56:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f5c:	68fa      	ldr	r2, [r7, #12]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	d016      	beq.n	8005f90 <CDC_ProcessReception+0x9e>
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	8b5b      	ldrh	r3, [r3, #26]
 8005f66:	461a      	mov	r2, r3
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d910      	bls.n	8005f90 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	1ad2      	subs	r2, r2, r3
 8005f76:	697b      	ldr	r3, [r7, #20]
 8005f78:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	6a1a      	ldr	r2, [r3, #32]
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	441a      	add	r2, r3
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	2203      	movs	r2, #3
 8005f8a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
 8005f8e:	e006      	b.n	8005f9e <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8005f90:	697b      	ldr	r3, [r7, #20]
 8005f92:	2200      	movs	r2, #0
 8005f94:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 f81d 	bl	8005fd8 <USBH_CDC_ReceiveCallback>
        phost->os_msg = (uint32_t)USBH_CLASS_EVENT;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2204      	movs	r2, #4
 8005fa2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8005fb2:	2300      	movs	r3, #0
 8005fb4:	2200      	movs	r2, #0
 8005fb6:	f002 f841 	bl	800803c <osMessageQueuePut>
      break;
 8005fba:	bf00      	nop
  }
}
 8005fbc:	bf00      	nop
 8005fbe:	3718      	adds	r7, #24
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}

08005fc4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b083      	sub	sp, #12
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005fcc:	bf00      	nop
 8005fce:	370c      	adds	r7, #12
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b083      	sub	sp, #12
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005fe0:	bf00      	nop
 8005fe2:	370c      	adds	r7, #12
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fea:	4770      	bx	lr

08005fec <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005fec:	b480      	push	{r7}
 8005fee:	b083      	sub	sp, #12
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005ff4:	bf00      	nop
 8005ff6:	370c      	adds	r7, #12
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffe:	4770      	bx	lr

08006000 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	60f8      	str	r0, [r7, #12]
 8006008:	60b9      	str	r1, [r7, #8]
 800600a:	4613      	mov	r3, r2
 800600c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d101      	bne.n	8006018 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006014:	2302      	movs	r3, #2
 8006016:	e044      	b.n	80060a2 <USBH_Init+0xa2>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	79fa      	ldrb	r2, [r7, #7]
 800601c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	2200      	movs	r2, #0
 8006024:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006030:	68f8      	ldr	r0, [r7, #12]
 8006032:	f000 f841 	bl	80060b8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2200      	movs	r2, #0
 8006052:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d003      	beq.n	8006064 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	68ba      	ldr	r2, [r7, #8]
 8006060:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4
  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);

#else

  /* Create USB Host Queue */
  phost->os_event = osMessageQueueNew(MSGQUEUE_OBJECTS, sizeof(uint32_t), NULL);
 8006064:	2200      	movs	r2, #0
 8006066:	2104      	movs	r1, #4
 8006068:	2010      	movs	r0, #16
 800606a:	f001 ff74 	bl	8007f56 <osMessageQueueNew>
 800606e:	4602      	mov	r2, r0
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f8c3 23d8 	str.w	r2, [r3, #984]	; 0x3d8

  /* Create USB Host Task */
  USBH_Thread_Atrr.name = "USBH_Queue";
 8006076:	4b0d      	ldr	r3, [pc, #52]	; (80060ac <USBH_Init+0xac>)
 8006078:	4a0d      	ldr	r2, [pc, #52]	; (80060b0 <USBH_Init+0xb0>)
 800607a:	601a      	str	r2, [r3, #0]

#if defined (USBH_PROCESS_STACK_SIZE)
  USBH_Thread_Atrr.stack_size = USBH_PROCESS_STACK_SIZE;
 800607c:	4b0b      	ldr	r3, [pc, #44]	; (80060ac <USBH_Init+0xac>)
 800607e:	2280      	movs	r2, #128	; 0x80
 8006080:	615a      	str	r2, [r3, #20]
#else
  USBH_Thread_Atrr.stack_size = (8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  USBH_Thread_Atrr.priority = USBH_PROCESS_PRIO;
 8006082:	4b0a      	ldr	r3, [pc, #40]	; (80060ac <USBH_Init+0xac>)
 8006084:	2218      	movs	r2, #24
 8006086:	619a      	str	r2, [r3, #24]
  phost->thread = osThreadNew(USBH_Process_OS, phost, &USBH_Thread_Atrr);
 8006088:	4a08      	ldr	r2, [pc, #32]	; (80060ac <USBH_Init+0xac>)
 800608a:	68f9      	ldr	r1, [r7, #12]
 800608c:	4809      	ldr	r0, [pc, #36]	; (80060b4 <USBH_Init+0xb4>)
 800608e:	f001 feb5 	bl	8007dfc <osThreadNew>
 8006092:	4602      	mov	r2, r0
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f8c3 23dc 	str.w	r2, [r3, #988]	; 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800609a:	68f8      	ldr	r0, [r7, #12]
 800609c:	f004 feac 	bl	800adf8 <USBH_LL_Init>

  return USBH_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3710      	adds	r7, #16
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	20000200 	.word	0x20000200
 80060b0:	0800b4b8 	.word	0x0800b4b8
 80060b4:	08006d35 	.word	0x08006d35

080060b8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 80060c0:	2300      	movs	r3, #0
 80060c2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80060c4:	2300      	movs	r3, #0
 80060c6:	60fb      	str	r3, [r7, #12]
 80060c8:	e009      	b.n	80060de <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 80060ca:	687a      	ldr	r2, [r7, #4]
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	33e0      	adds	r3, #224	; 0xe0
 80060d0:	009b      	lsls	r3, r3, #2
 80060d2:	4413      	add	r3, r2
 80060d4:	2200      	movs	r2, #0
 80060d6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	3301      	adds	r3, #1
 80060dc:	60fb      	str	r3, [r7, #12]
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b0f      	cmp	r3, #15
 80060e2:	d9f2      	bls.n	80060ca <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80060e4:	2300      	movs	r3, #0
 80060e6:	60fb      	str	r3, [r7, #12]
 80060e8:	e009      	b.n	80060fe <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80060ea:	687a      	ldr	r2, [r7, #4]
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	4413      	add	r3, r2
 80060f0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80060f4:	2200      	movs	r2, #0
 80060f6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	3301      	adds	r3, #1
 80060fc:	60fb      	str	r3, [r7, #12]
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006104:	d3f1      	bcc.n	80060ea <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2200      	movs	r2, #0
 800610a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2200      	movs	r2, #0
 8006110:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2200      	movs	r2, #0
 800611c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2201      	movs	r2, #1
 8006124:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2240      	movs	r2, #64	; 0x40
 800612a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2201      	movs	r2, #1
 800613e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3714      	adds	r7, #20
 8006158:	46bd      	mov	sp, r7
 800615a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800615e:	4770      	bx	lr

08006160 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006160:	b480      	push	{r7}
 8006162:	b085      	sub	sp, #20
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800616a:	2300      	movs	r3, #0
 800616c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800616e:	683b      	ldr	r3, [r7, #0]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d016      	beq.n	80061a2 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 800617a:	2b00      	cmp	r3, #0
 800617c:	d10e      	bne.n	800619c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006184:	1c59      	adds	r1, r3, #1
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800618c:	687a      	ldr	r2, [r7, #4]
 800618e:	33de      	adds	r3, #222	; 0xde
 8006190:	6839      	ldr	r1, [r7, #0]
 8006192:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006196:	2300      	movs	r3, #0
 8006198:	73fb      	strb	r3, [r7, #15]
 800619a:	e004      	b.n	80061a6 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800619c:	2302      	movs	r3, #2
 800619e:	73fb      	strb	r3, [r7, #15]
 80061a0:	e001      	b.n	80061a6 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80061a2:	2302      	movs	r3, #2
 80061a4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80061a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061a8:	4618      	mov	r0, r3
 80061aa:	3714      	adds	r7, #20
 80061ac:	46bd      	mov	sp, r7
 80061ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061b2:	4770      	bx	lr

080061b4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	460b      	mov	r3, r1
 80061be:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80061c0:	2300      	movs	r3, #0
 80061c2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80061ca:	78fa      	ldrb	r2, [r7, #3]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d204      	bcs.n	80061da <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	78fa      	ldrb	r2, [r7, #3]
 80061d4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80061d8:	e001      	b.n	80061de <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80061da:	2302      	movs	r3, #2
 80061dc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80061de:	7bfb      	ldrb	r3, [r7, #15]
}
 80061e0:	4618      	mov	r0, r3
 80061e2:	3714      	adds	r7, #20
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b087      	sub	sp, #28
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	4608      	mov	r0, r1
 80061f6:	4611      	mov	r1, r2
 80061f8:	461a      	mov	r2, r3
 80061fa:	4603      	mov	r3, r0
 80061fc:	70fb      	strb	r3, [r7, #3]
 80061fe:	460b      	mov	r3, r1
 8006200:	70bb      	strb	r3, [r7, #2]
 8006202:	4613      	mov	r3, r2
 8006204:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006206:	2300      	movs	r3, #0
 8006208:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800620a:	2300      	movs	r3, #0
 800620c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006214:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006216:	e025      	b.n	8006264 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006218:	7dfb      	ldrb	r3, [r7, #23]
 800621a:	221a      	movs	r2, #26
 800621c:	fb02 f303 	mul.w	r3, r2, r3
 8006220:	3308      	adds	r3, #8
 8006222:	68fa      	ldr	r2, [r7, #12]
 8006224:	4413      	add	r3, r2
 8006226:	3302      	adds	r3, #2
 8006228:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800622a:	693b      	ldr	r3, [r7, #16]
 800622c:	795b      	ldrb	r3, [r3, #5]
 800622e:	78fa      	ldrb	r2, [r7, #3]
 8006230:	429a      	cmp	r2, r3
 8006232:	d002      	beq.n	800623a <USBH_FindInterface+0x4e>
 8006234:	78fb      	ldrb	r3, [r7, #3]
 8006236:	2bff      	cmp	r3, #255	; 0xff
 8006238:	d111      	bne.n	800625e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800623e:	78ba      	ldrb	r2, [r7, #2]
 8006240:	429a      	cmp	r2, r3
 8006242:	d002      	beq.n	800624a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006244:	78bb      	ldrb	r3, [r7, #2]
 8006246:	2bff      	cmp	r3, #255	; 0xff
 8006248:	d109      	bne.n	800625e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800624e:	787a      	ldrb	r2, [r7, #1]
 8006250:	429a      	cmp	r2, r3
 8006252:	d002      	beq.n	800625a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006254:	787b      	ldrb	r3, [r7, #1]
 8006256:	2bff      	cmp	r3, #255	; 0xff
 8006258:	d101      	bne.n	800625e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800625a:	7dfb      	ldrb	r3, [r7, #23]
 800625c:	e006      	b.n	800626c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800625e:	7dfb      	ldrb	r3, [r7, #23]
 8006260:	3301      	adds	r3, #1
 8006262:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006264:	7dfb      	ldrb	r3, [r7, #23]
 8006266:	2b01      	cmp	r3, #1
 8006268:	d9d6      	bls.n	8006218 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800626a:	23ff      	movs	r3, #255	; 0xff
}
 800626c:	4618      	mov	r0, r3
 800626e:	371c      	adds	r7, #28
 8006270:	46bd      	mov	sp, r7
 8006272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006276:	4770      	bx	lr

08006278 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b082      	sub	sp, #8
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	f004 fdf5 	bl	800ae70 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006286:	2101      	movs	r1, #1
 8006288:	6878      	ldr	r0, [r7, #4]
 800628a:	f004 ff0e 	bl	800b0aa <USBH_LL_DriverVBUS>

  return USBH_OK;
 800628e:	2300      	movs	r3, #0
}
 8006290:	4618      	mov	r0, r3
 8006292:	3708      	adds	r7, #8
 8006294:	46bd      	mov	sp, r7
 8006296:	bd80      	pop	{r7, pc}

08006298 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b088      	sub	sp, #32
 800629c:	af04      	add	r7, sp, #16
 800629e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 80062a0:	2302      	movs	r3, #2
 80062a2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 80062a4:	2300      	movs	r3, #0
 80062a6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 80062ae:	b2db      	uxtb	r3, r3
 80062b0:	2b01      	cmp	r3, #1
 80062b2:	d102      	bne.n	80062ba <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2203      	movs	r2, #3
 80062b8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	781b      	ldrb	r3, [r3, #0]
 80062be:	b2db      	uxtb	r3, r3
 80062c0:	2b0b      	cmp	r3, #11
 80062c2:	f200 8247 	bhi.w	8006754 <USBH_Process+0x4bc>
 80062c6:	a201      	add	r2, pc, #4	; (adr r2, 80062cc <USBH_Process+0x34>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	080062fd 	.word	0x080062fd
 80062d0:	0800634b 	.word	0x0800634b
 80062d4:	080063cf 	.word	0x080063cf
 80062d8:	080066d3 	.word	0x080066d3
 80062dc:	08006755 	.word	0x08006755
 80062e0:	0800648f 	.word	0x0800648f
 80062e4:	0800665d 	.word	0x0800665d
 80062e8:	080064e1 	.word	0x080064e1
 80062ec:	0800651d 	.word	0x0800651d
 80062f0:	08006557 	.word	0x08006557
 80062f4:	080065b5 	.word	0x080065b5
 80062f8:	080066bb 	.word	0x080066bb
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006302:	b2db      	uxtb	r3, r3
 8006304:	2b00      	cmp	r3, #0
 8006306:	f000 8227 	beq.w	8006758 <USBH_Process+0x4c0>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	2201      	movs	r2, #1
 800630e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006310:	20c8      	movs	r0, #200	; 0xc8
 8006312:	f004 ff11 	bl	800b138 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8006316:	6878      	ldr	r0, [r7, #4]
 8006318:	f004 fe07 	bl	800af2a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	2200      	movs	r2, #0
 8006320:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2200      	movs	r2, #0
 8006328:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006340:	2300      	movs	r3, #0
 8006342:	2200      	movs	r2, #0
 8006344:	f001 fe7a 	bl	800803c <osMessageQueuePut>
#endif
#endif
      }
      break;
 8006348:	e206      	b.n	8006758 <USBH_Process+0x4c0>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006350:	2b01      	cmp	r3, #1
 8006352:	d107      	bne.n	8006364 <USBH_Process+0xcc>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2200      	movs	r2, #0
 8006358:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2202      	movs	r2, #2
 8006360:	701a      	strb	r2, [r3, #0]
 8006362:	e025      	b.n	80063b0 <USBH_Process+0x118>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800636a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800636e:	d914      	bls.n	800639a <USBH_Process+0x102>
        {
          phost->device.RstCnt++;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006376:	3301      	adds	r3, #1
 8006378:	b2da      	uxtb	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006386:	2b03      	cmp	r3, #3
 8006388:	d903      	bls.n	8006392 <USBH_Process+0xfa>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	220d      	movs	r2, #13
 800638e:	701a      	strb	r2, [r3, #0]
 8006390:	e00e      	b.n	80063b0 <USBH_Process+0x118>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2200      	movs	r2, #0
 8006396:	701a      	strb	r2, [r3, #0]
 8006398:	e00a      	b.n	80063b0 <USBH_Process+0x118>
          }
        }
        else
        {
          phost->Timeout += 10U;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 80063a0:	f103 020a 	add.w	r2, r3, #10
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 80063aa:	200a      	movs	r0, #10
 80063ac:	f004 fec4 	bl	800b138 <USBH_Delay>
        }
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2201      	movs	r2, #1
 80063b4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80063c4:	2300      	movs	r3, #0
 80063c6:	2200      	movs	r2, #0
 80063c8:	f001 fe38 	bl	800803c <osMessageQueuePut>
#endif
#endif
      break;
 80063cc:	e1cb      	b.n	8006766 <USBH_Process+0x4ce>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d005      	beq.n	80063e4 <USBH_Process+0x14c>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80063de:	2104      	movs	r1, #4
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80063e4:	2064      	movs	r0, #100	; 0x64
 80063e6:	f004 fea7 	bl	800b138 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f004 fd76 	bl	800aedc <USBH_LL_GetSpeed>
 80063f0:	4603      	mov	r3, r0
 80063f2:	461a      	mov	r2, r3
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2205      	movs	r2, #5
 80063fe:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006400:	2100      	movs	r1, #0
 8006402:	6878      	ldr	r0, [r7, #4]
 8006404:	f001 fc19 	bl	8007c3a <USBH_AllocPipe>
 8006408:	4603      	mov	r3, r0
 800640a:	461a      	mov	r2, r3
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006410:	2180      	movs	r1, #128	; 0x80
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f001 fc11 	bl	8007c3a <USBH_AllocPipe>
 8006418:	4603      	mov	r3, r0
 800641a:	461a      	mov	r2, r3
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	7919      	ldrb	r1, [r3, #4]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006430:	687a      	ldr	r2, [r7, #4]
 8006432:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006434:	b292      	uxth	r2, r2
 8006436:	9202      	str	r2, [sp, #8]
 8006438:	2200      	movs	r2, #0
 800643a:	9201      	str	r2, [sp, #4]
 800643c:	9300      	str	r3, [sp, #0]
 800643e:	4603      	mov	r3, r0
 8006440:	2280      	movs	r2, #128	; 0x80
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	f001 fbca 	bl	8007bdc <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	7959      	ldrb	r1, [r3, #5]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800645c:	b292      	uxth	r2, r2
 800645e:	9202      	str	r2, [sp, #8]
 8006460:	2200      	movs	r2, #0
 8006462:	9201      	str	r2, [sp, #4]
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	4603      	mov	r3, r0
 8006468:	2200      	movs	r2, #0
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f001 fbb6 	bl	8007bdc <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006484:	2300      	movs	r3, #0
 8006486:	2200      	movs	r2, #0
 8006488:	f001 fdd8 	bl	800803c <osMessageQueuePut>
#endif
#endif
      break;
 800648c:	e16b      	b.n	8006766 <USBH_Process+0x4ce>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	f000 f96e 	bl	8006770 <USBH_HandleEnum>
 8006494:	4603      	mov	r3, r0
 8006496:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006498:	7bbb      	ldrb	r3, [r7, #14]
 800649a:	b2db      	uxtb	r3, r3
 800649c:	2b00      	cmp	r3, #0
 800649e:	f040 815d 	bne.w	800675c <USBH_Process+0x4c4>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2200      	movs	r2, #0
 80064a6:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d103      	bne.n	80064bc <USBH_Process+0x224>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2208      	movs	r2, #8
 80064b8:	701a      	strb	r2, [r3, #0]
 80064ba:	e002      	b.n	80064c2 <USBH_Process+0x22a>
        }
        else
        {
          phost->gState = HOST_INPUT;
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	2207      	movs	r2, #7
 80064c0:	701a      	strb	r2, [r3, #0]
        }
#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2205      	movs	r2, #5
 80064c6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80064d6:	2300      	movs	r3, #0
 80064d8:	2200      	movs	r2, #0
 80064da:	f001 fdaf 	bl	800803c <osMessageQueuePut>
#endif
#endif
      }
      break;
 80064de:	e13d      	b.n	800675c <USBH_Process+0x4c4>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	f000 813a 	beq.w	8006760 <USBH_Process+0x4c8>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80064f2:	2101      	movs	r1, #1
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2208      	movs	r2, #8
 80064fc:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	2205      	movs	r2, #5
 8006502:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006512:	2300      	movs	r3, #0
 8006514:	2200      	movs	r2, #0
 8006516:	f001 fd91 	bl	800803c <osMessageQueuePut>
#endif
#endif
      }
    }
    break;
 800651a:	e121      	b.n	8006760 <USBH_Process+0x4c8>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006522:	b29b      	uxth	r3, r3
 8006524:	4619      	mov	r1, r3
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 fd02 	bl	8006f30 <USBH_SetCfg>
 800652c:	4603      	mov	r3, r0
 800652e:	2b00      	cmp	r3, #0
 8006530:	d102      	bne.n	8006538 <USBH_Process+0x2a0>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	2209      	movs	r2, #9
 8006536:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800654c:	2300      	movs	r3, #0
 800654e:	2200      	movs	r2, #0
 8006550:	f001 fd74 	bl	800803c <osMessageQueuePut>
#endif
#endif
      break;
 8006554:	e107      	b.n	8006766 <USBH_Process+0x4ce>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800655c:	f003 0320 	and.w	r3, r3, #32
 8006560:	2b00      	cmp	r3, #0
 8006562:	d015      	beq.n	8006590 <USBH_Process+0x2f8>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006564:	2101      	movs	r1, #1
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 fd05 	bl	8006f76 <USBH_SetFeature>
 800656c:	4603      	mov	r3, r0
 800656e:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006570:	7bbb      	ldrb	r3, [r7, #14]
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b00      	cmp	r3, #0
 8006576:	d103      	bne.n	8006580 <USBH_Process+0x2e8>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	220a      	movs	r2, #10
 800657c:	701a      	strb	r2, [r3, #0]
 800657e:	e00a      	b.n	8006596 <USBH_Process+0x2fe>
        }
        else if (status == USBH_NOT_SUPPORTED)
 8006580:	7bbb      	ldrb	r3, [r7, #14]
 8006582:	b2db      	uxtb	r3, r3
 8006584:	2b03      	cmp	r3, #3
 8006586:	d106      	bne.n	8006596 <USBH_Process+0x2fe>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	220a      	movs	r2, #10
 800658c:	701a      	strb	r2, [r3, #0]
 800658e:	e002      	b.n	8006596 <USBH_Process+0x2fe>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	220a      	movs	r2, #10
 8006594:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2201      	movs	r2, #1
 800659a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80065aa:	2300      	movs	r3, #0
 80065ac:	2200      	movs	r2, #0
 80065ae:	f001 fd45 	bl	800803c <osMessageQueuePut>
#endif
#endif
      break;
 80065b2:	e0d8      	b.n	8006766 <USBH_Process+0x4ce>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d03f      	beq.n	800663e <USBH_Process+0x3a6>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80065c6:	2300      	movs	r3, #0
 80065c8:	73fb      	strb	r3, [r7, #15]
 80065ca:	e016      	b.n	80065fa <USBH_Process+0x362>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80065cc:	7bfa      	ldrb	r2, [r7, #15]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	32de      	adds	r2, #222	; 0xde
 80065d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065d6:	791a      	ldrb	r2, [r3, #4]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80065de:	429a      	cmp	r2, r3
 80065e0:	d108      	bne.n	80065f4 <USBH_Process+0x35c>
          {
            phost->pActiveClass = phost->pClass[idx];
 80065e2:	7bfa      	ldrb	r2, [r7, #15]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	32de      	adds	r2, #222	; 0xde
 80065e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 80065f2:	e005      	b.n	8006600 <USBH_Process+0x368>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80065f4:	7bfb      	ldrb	r3, [r7, #15]
 80065f6:	3301      	adds	r3, #1
 80065f8:	73fb      	strb	r3, [r7, #15]
 80065fa:	7bfb      	ldrb	r3, [r7, #15]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d0e5      	beq.n	80065cc <USBH_Process+0x334>
          }
        }

        if (phost->pActiveClass != NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006606:	2b00      	cmp	r3, #0
 8006608:	d016      	beq.n	8006638 <USBH_Process+0x3a0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	6878      	ldr	r0, [r7, #4]
 8006614:	4798      	blx	r3
 8006616:	4603      	mov	r3, r0
 8006618:	2b00      	cmp	r3, #0
 800661a:	d109      	bne.n	8006630 <USBH_Process+0x398>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2206      	movs	r2, #6
 8006620:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006628:	2103      	movs	r1, #3
 800662a:	6878      	ldr	r0, [r7, #4]
 800662c:	4798      	blx	r3
 800662e:	e006      	b.n	800663e <USBH_Process+0x3a6>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	220d      	movs	r2, #13
 8006634:	701a      	strb	r2, [r3, #0]
 8006636:	e002      	b.n	800663e <USBH_Process+0x3a6>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	220d      	movs	r2, #13
 800663c:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2205      	movs	r2, #5
 8006642:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006652:	2300      	movs	r3, #0
 8006654:	2200      	movs	r2, #0
 8006656:	f001 fcf1 	bl	800803c <osMessageQueuePut>
#endif
#endif
      break;
 800665a:	e084      	b.n	8006766 <USBH_Process+0x4ce>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006662:	2b00      	cmp	r3, #0
 8006664:	d017      	beq.n	8006696 <USBH_Process+0x3fe>
      {
        status = phost->pActiveClass->Requests(phost);
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800666c:	691b      	ldr	r3, [r3, #16]
 800666e:	6878      	ldr	r0, [r7, #4]
 8006670:	4798      	blx	r3
 8006672:	4603      	mov	r3, r0
 8006674:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006676:	7bbb      	ldrb	r3, [r7, #14]
 8006678:	b2db      	uxtb	r3, r3
 800667a:	2b00      	cmp	r3, #0
 800667c:	d103      	bne.n	8006686 <USBH_Process+0x3ee>
        {
          phost->gState = HOST_CLASS;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	220b      	movs	r2, #11
 8006682:	701a      	strb	r2, [r3, #0]
 8006684:	e00a      	b.n	800669c <USBH_Process+0x404>
        }
        else if (status == USBH_FAIL)
 8006686:	7bbb      	ldrb	r3, [r7, #14]
 8006688:	b2db      	uxtb	r3, r3
 800668a:	2b02      	cmp	r3, #2
 800668c:	d106      	bne.n	800669c <USBH_Process+0x404>
        {
          phost->gState = HOST_ABORT_STATE;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	220d      	movs	r2, #13
 8006692:	701a      	strb	r2, [r3, #0]
 8006694:	e002      	b.n	800669c <USBH_Process+0x404>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	220d      	movs	r2, #13
 800669a:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }
#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2205      	movs	r2, #5
 80066a0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80066b0:	2300      	movs	r3, #0
 80066b2:	2200      	movs	r2, #0
 80066b4:	f001 fcc2 	bl	800803c <osMessageQueuePut>
#endif
#endif
      break;
 80066b8:	e055      	b.n	8006766 <USBH_Process+0x4ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d04f      	beq.n	8006764 <USBH_Process+0x4cc>
      {
        phost->pActiveClass->BgndProcess(phost);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066ca:	695b      	ldr	r3, [r3, #20]
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	4798      	blx	r3
      }
      break;
 80066d0:	e048      	b.n	8006764 <USBH_Process+0x4cc>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	f7ff fcec 	bl	80060b8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d009      	beq.n	80066fe <USBH_Process+0x466>
      {
        phost->pActiveClass->DeInit(phost);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066f0:	68db      	ldr	r3, [r3, #12]
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2200      	movs	r2, #0
 80066fa:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006704:	2b00      	cmp	r3, #0
 8006706:	d005      	beq.n	8006714 <USBH_Process+0x47c>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800670e:	2105      	movs	r1, #5
 8006710:	6878      	ldr	r0, [r7, #4]
 8006712:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800671a:	b2db      	uxtb	r3, r3
 800671c:	2b01      	cmp	r3, #1
 800671e:	d107      	bne.n	8006730 <USBH_Process+0x498>
      {
        phost->device.is_ReEnumerated = 0U;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006728:	6878      	ldr	r0, [r7, #4]
 800672a:	f7ff fda5 	bl	8006278 <USBH_Start>
 800672e:	e002      	b.n	8006736 <USBH_Process+0x49e>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 8006730:	6878      	ldr	r0, [r7, #4]
 8006732:	f004 fb9d 	bl	800ae70 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800674a:	2300      	movs	r3, #0
 800674c:	2200      	movs	r2, #0
 800674e:	f001 fc75 	bl	800803c <osMessageQueuePut>
#endif
#endif
      break;
 8006752:	e008      	b.n	8006766 <USBH_Process+0x4ce>

    case HOST_ABORT_STATE:
    default :
      break;
 8006754:	bf00      	nop
 8006756:	e006      	b.n	8006766 <USBH_Process+0x4ce>
      break;
 8006758:	bf00      	nop
 800675a:	e004      	b.n	8006766 <USBH_Process+0x4ce>
      break;
 800675c:	bf00      	nop
 800675e:	e002      	b.n	8006766 <USBH_Process+0x4ce>
    break;
 8006760:	bf00      	nop
 8006762:	e000      	b.n	8006766 <USBH_Process+0x4ce>
      break;
 8006764:	bf00      	nop
  }
  return USBH_OK;
 8006766:	2300      	movs	r3, #0
}
 8006768:	4618      	mov	r0, r3
 800676a:	3710      	adds	r7, #16
 800676c:	46bd      	mov	sp, r7
 800676e:	bd80      	pop	{r7, pc}

08006770 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006770:	b580      	push	{r7, lr}
 8006772:	b088      	sub	sp, #32
 8006774:	af04      	add	r7, sp, #16
 8006776:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006778:	2301      	movs	r3, #1
 800677a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800677c:	2301      	movs	r3, #1
 800677e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	785b      	ldrb	r3, [r3, #1]
 8006784:	2b07      	cmp	r3, #7
 8006786:	f200 8208 	bhi.w	8006b9a <USBH_HandleEnum+0x42a>
 800678a:	a201      	add	r2, pc, #4	; (adr r2, 8006790 <USBH_HandleEnum+0x20>)
 800678c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006790:	080067b1 	.word	0x080067b1
 8006794:	0800686f 	.word	0x0800686f
 8006798:	080068d9 	.word	0x080068d9
 800679c:	08006967 	.word	0x08006967
 80067a0:	080069d1 	.word	0x080069d1
 80067a4:	08006a41 	.word	0x08006a41
 80067a8:	08006add 	.word	0x08006add
 80067ac:	08006b5b 	.word	0x08006b5b
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80067b0:	2108      	movs	r1, #8
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 faec 	bl	8006d90 <USBH_Get_DevDesc>
 80067b8:	4603      	mov	r3, r0
 80067ba:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80067bc:	7bbb      	ldrb	r3, [r7, #14]
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d130      	bne.n	8006824 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	7919      	ldrb	r1, [r3, #4]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80067e2:	687a      	ldr	r2, [r7, #4]
 80067e4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80067e6:	b292      	uxth	r2, r2
 80067e8:	9202      	str	r2, [sp, #8]
 80067ea:	2200      	movs	r2, #0
 80067ec:	9201      	str	r2, [sp, #4]
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	4603      	mov	r3, r0
 80067f2:	2280      	movs	r2, #128	; 0x80
 80067f4:	6878      	ldr	r0, [r7, #4]
 80067f6:	f001 f9f1 	bl	8007bdc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	7959      	ldrb	r1, [r3, #5]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800680e:	b292      	uxth	r2, r2
 8006810:	9202      	str	r2, [sp, #8]
 8006812:	2200      	movs	r2, #0
 8006814:	9201      	str	r2, [sp, #4]
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	4603      	mov	r3, r0
 800681a:	2200      	movs	r2, #0
 800681c:	6878      	ldr	r0, [r7, #4]
 800681e:	f001 f9dd 	bl	8007bdc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006822:	e1bc      	b.n	8006b9e <USBH_HandleEnum+0x42e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006824:	7bbb      	ldrb	r3, [r7, #14]
 8006826:	2b03      	cmp	r3, #3
 8006828:	f040 81b9 	bne.w	8006b9e <USBH_HandleEnum+0x42e>
        phost->device.EnumCnt++;
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006832:	3301      	adds	r3, #1
 8006834:	b2da      	uxtb	r2, r3
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006842:	2b03      	cmp	r3, #3
 8006844:	d903      	bls.n	800684e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	220d      	movs	r2, #13
 800684a:	701a      	strb	r2, [r3, #0]
      break;
 800684c:	e1a7      	b.n	8006b9e <USBH_HandleEnum+0x42e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	795b      	ldrb	r3, [r3, #5]
 8006852:	4619      	mov	r1, r3
 8006854:	6878      	ldr	r0, [r7, #4]
 8006856:	f001 fa11 	bl	8007c7c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	791b      	ldrb	r3, [r3, #4]
 800685e:	4619      	mov	r1, r3
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f001 fa0b 	bl	8007c7c <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	2200      	movs	r2, #0
 800686a:	701a      	strb	r2, [r3, #0]
      break;
 800686c:	e197      	b.n	8006b9e <USBH_HandleEnum+0x42e>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800686e:	2112      	movs	r1, #18
 8006870:	6878      	ldr	r0, [r7, #4]
 8006872:	f000 fa8d 	bl	8006d90 <USBH_Get_DevDesc>
 8006876:	4603      	mov	r3, r0
 8006878:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800687a:	7bbb      	ldrb	r3, [r7, #14]
 800687c:	2b00      	cmp	r3, #0
 800687e:	d103      	bne.n	8006888 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2202      	movs	r2, #2
 8006884:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006886:	e18c      	b.n	8006ba2 <USBH_HandleEnum+0x432>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006888:	7bbb      	ldrb	r3, [r7, #14]
 800688a:	2b03      	cmp	r3, #3
 800688c:	f040 8189 	bne.w	8006ba2 <USBH_HandleEnum+0x432>
        phost->device.EnumCnt++;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006896:	3301      	adds	r3, #1
 8006898:	b2da      	uxtb	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d903      	bls.n	80068b2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	220d      	movs	r2, #13
 80068ae:	701a      	strb	r2, [r3, #0]
      break;
 80068b0:	e177      	b.n	8006ba2 <USBH_HandleEnum+0x432>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	795b      	ldrb	r3, [r3, #5]
 80068b6:	4619      	mov	r1, r3
 80068b8:	6878      	ldr	r0, [r7, #4]
 80068ba:	f001 f9df 	bl	8007c7c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	791b      	ldrb	r3, [r3, #4]
 80068c2:	4619      	mov	r1, r3
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f001 f9d9 	bl	8007c7c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	2200      	movs	r2, #0
 80068ce:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	2200      	movs	r2, #0
 80068d4:	701a      	strb	r2, [r3, #0]
      break;
 80068d6:	e164      	b.n	8006ba2 <USBH_HandleEnum+0x432>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80068d8:	2101      	movs	r1, #1
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 fb04 	bl	8006ee8 <USBH_SetAddress>
 80068e0:	4603      	mov	r3, r0
 80068e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80068e4:	7bbb      	ldrb	r3, [r7, #14]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d132      	bne.n	8006950 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80068ea:	2002      	movs	r0, #2
 80068ec:	f004 fc24 	bl	800b138 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2203      	movs	r2, #3
 80068fc:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	7919      	ldrb	r1, [r3, #4]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800690e:	687a      	ldr	r2, [r7, #4]
 8006910:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006912:	b292      	uxth	r2, r2
 8006914:	9202      	str	r2, [sp, #8]
 8006916:	2200      	movs	r2, #0
 8006918:	9201      	str	r2, [sp, #4]
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	4603      	mov	r3, r0
 800691e:	2280      	movs	r2, #128	; 0x80
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f001 f95b 	bl	8007bdc <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	7959      	ldrb	r1, [r3, #5]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006936:	687a      	ldr	r2, [r7, #4]
 8006938:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800693a:	b292      	uxth	r2, r2
 800693c:	9202      	str	r2, [sp, #8]
 800693e:	2200      	movs	r2, #0
 8006940:	9201      	str	r2, [sp, #4]
 8006942:	9300      	str	r3, [sp, #0]
 8006944:	4603      	mov	r3, r0
 8006946:	2200      	movs	r2, #0
 8006948:	6878      	ldr	r0, [r7, #4]
 800694a:	f001 f947 	bl	8007bdc <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800694e:	e12a      	b.n	8006ba6 <USBH_HandleEnum+0x436>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006950:	7bbb      	ldrb	r3, [r7, #14]
 8006952:	2b03      	cmp	r3, #3
 8006954:	f040 8127 	bne.w	8006ba6 <USBH_HandleEnum+0x436>
        phost->gState = HOST_ABORT_STATE;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	220d      	movs	r2, #13
 800695c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2200      	movs	r2, #0
 8006962:	705a      	strb	r2, [r3, #1]
      break;
 8006964:	e11f      	b.n	8006ba6 <USBH_HandleEnum+0x436>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006966:	2109      	movs	r1, #9
 8006968:	6878      	ldr	r0, [r7, #4]
 800696a:	f000 fa39 	bl	8006de0 <USBH_Get_CfgDesc>
 800696e:	4603      	mov	r3, r0
 8006970:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006972:	7bbb      	ldrb	r3, [r7, #14]
 8006974:	2b00      	cmp	r3, #0
 8006976:	d103      	bne.n	8006980 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2204      	movs	r2, #4
 800697c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800697e:	e114      	b.n	8006baa <USBH_HandleEnum+0x43a>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006980:	7bbb      	ldrb	r3, [r7, #14]
 8006982:	2b03      	cmp	r3, #3
 8006984:	f040 8111 	bne.w	8006baa <USBH_HandleEnum+0x43a>
        phost->device.EnumCnt++;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800698e:	3301      	adds	r3, #1
 8006990:	b2da      	uxtb	r2, r3
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800699e:	2b03      	cmp	r3, #3
 80069a0:	d903      	bls.n	80069aa <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	220d      	movs	r2, #13
 80069a6:	701a      	strb	r2, [r3, #0]
      break;
 80069a8:	e0ff      	b.n	8006baa <USBH_HandleEnum+0x43a>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	795b      	ldrb	r3, [r3, #5]
 80069ae:	4619      	mov	r1, r3
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f001 f963 	bl	8007c7c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	791b      	ldrb	r3, [r3, #4]
 80069ba:	4619      	mov	r1, r3
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	f001 f95d 	bl	8007c7c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2200      	movs	r2, #0
 80069c6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2200      	movs	r2, #0
 80069cc:	701a      	strb	r2, [r3, #0]
      break;
 80069ce:	e0ec      	b.n	8006baa <USBH_HandleEnum+0x43a>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80069d6:	4619      	mov	r1, r3
 80069d8:	6878      	ldr	r0, [r7, #4]
 80069da:	f000 fa01 	bl	8006de0 <USBH_Get_CfgDesc>
 80069de:	4603      	mov	r3, r0
 80069e0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80069e2:	7bbb      	ldrb	r3, [r7, #14]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d103      	bne.n	80069f0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2205      	movs	r2, #5
 80069ec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80069ee:	e0de      	b.n	8006bae <USBH_HandleEnum+0x43e>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80069f0:	7bbb      	ldrb	r3, [r7, #14]
 80069f2:	2b03      	cmp	r3, #3
 80069f4:	f040 80db 	bne.w	8006bae <USBH_HandleEnum+0x43e>
        phost->device.EnumCnt++;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80069fe:	3301      	adds	r3, #1
 8006a00:	b2da      	uxtb	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006a0e:	2b03      	cmp	r3, #3
 8006a10:	d903      	bls.n	8006a1a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	220d      	movs	r2, #13
 8006a16:	701a      	strb	r2, [r3, #0]
      break;
 8006a18:	e0c9      	b.n	8006bae <USBH_HandleEnum+0x43e>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	795b      	ldrb	r3, [r3, #5]
 8006a1e:	4619      	mov	r1, r3
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f001 f92b 	bl	8007c7c <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	791b      	ldrb	r3, [r3, #4]
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	6878      	ldr	r0, [r7, #4]
 8006a2e:	f001 f925 	bl	8007c7c <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	701a      	strb	r2, [r3, #0]
      break;
 8006a3e:	e0b6      	b.n	8006bae <USBH_HandleEnum+0x43e>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d036      	beq.n	8006ab8 <USBH_HandleEnum+0x348>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006a56:	23ff      	movs	r3, #255	; 0xff
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 f9e5 	bl	8006e28 <USBH_Get_StringDesc>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006a62:	7bbb      	ldrb	r3, [r7, #14]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d111      	bne.n	8006a8c <USBH_HandleEnum+0x31c>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2206      	movs	r2, #6
 8006a6c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	2205      	movs	r2, #5
 8006a72:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
          (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006a82:	2300      	movs	r3, #0
 8006a84:	2200      	movs	r2, #0
 8006a86:	f001 fad9 	bl	800803c <osMessageQueuePut>
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006a8a:	e092      	b.n	8006bb2 <USBH_HandleEnum+0x442>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006a8c:	7bbb      	ldrb	r3, [r7, #14]
 8006a8e:	2b03      	cmp	r3, #3
 8006a90:	f040 808f 	bne.w	8006bb2 <USBH_HandleEnum+0x442>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	2206      	movs	r2, #6
 8006a98:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2205      	movs	r2, #5
 8006a9e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006aae:	2300      	movs	r3, #0
 8006ab0:	2200      	movs	r2, #0
 8006ab2:	f001 fac3 	bl	800803c <osMessageQueuePut>
      break;
 8006ab6:	e07c      	b.n	8006bb2 <USBH_HandleEnum+0x442>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2206      	movs	r2, #6
 8006abc:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	2205      	movs	r2, #5
 8006ac2:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	2200      	movs	r2, #0
 8006ad6:	f001 fab1 	bl	800803c <osMessageQueuePut>
      break;
 8006ada:	e06a      	b.n	8006bb2 <USBH_HandleEnum+0x442>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d027      	beq.n	8006b36 <USBH_HandleEnum+0x3c6>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006af2:	23ff      	movs	r3, #255	; 0xff
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 f997 	bl	8006e28 <USBH_Get_StringDesc>
 8006afa:	4603      	mov	r3, r0
 8006afc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006afe:	7bbb      	ldrb	r3, [r7, #14]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d103      	bne.n	8006b0c <USBH_HandleEnum+0x39c>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2207      	movs	r2, #7
 8006b08:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006b0a:	e054      	b.n	8006bb6 <USBH_HandleEnum+0x446>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006b0c:	7bbb      	ldrb	r3, [r7, #14]
 8006b0e:	2b03      	cmp	r3, #3
 8006b10:	d151      	bne.n	8006bb6 <USBH_HandleEnum+0x446>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2207      	movs	r2, #7
 8006b16:	705a      	strb	r2, [r3, #1]
          phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2205      	movs	r2, #5
 8006b1c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f001 fa84 	bl	800803c <osMessageQueuePut>
      break;
 8006b34:	e03f      	b.n	8006bb6 <USBH_HandleEnum+0x446>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	2207      	movs	r2, #7
 8006b3a:	705a      	strb	r2, [r3, #1]
        phost->os_msg = (uint32_t)USBH_STATE_CHANGED_EVENT;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2205      	movs	r2, #5
 8006b40:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006b50:	2300      	movs	r3, #0
 8006b52:	2200      	movs	r2, #0
 8006b54:	f001 fa72 	bl	800803c <osMessageQueuePut>
      break;
 8006b58:	e02d      	b.n	8006bb6 <USBH_HandleEnum+0x446>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d017      	beq.n	8006b94 <USBH_HandleEnum+0x424>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006b70:	23ff      	movs	r3, #255	; 0xff
 8006b72:	6878      	ldr	r0, [r7, #4]
 8006b74:	f000 f958 	bl	8006e28 <USBH_Get_StringDesc>
 8006b78:	4603      	mov	r3, r0
 8006b7a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006b7c:	7bbb      	ldrb	r3, [r7, #14]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d102      	bne.n	8006b88 <USBH_HandleEnum+0x418>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006b82:	2300      	movs	r3, #0
 8006b84:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8006b86:	e018      	b.n	8006bba <USBH_HandleEnum+0x44a>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006b88:	7bbb      	ldrb	r3, [r7, #14]
 8006b8a:	2b03      	cmp	r3, #3
 8006b8c:	d115      	bne.n	8006bba <USBH_HandleEnum+0x44a>
          Status = USBH_OK;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	73fb      	strb	r3, [r7, #15]
      break;
 8006b92:	e012      	b.n	8006bba <USBH_HandleEnum+0x44a>
        Status = USBH_OK;
 8006b94:	2300      	movs	r3, #0
 8006b96:	73fb      	strb	r3, [r7, #15]
      break;
 8006b98:	e00f      	b.n	8006bba <USBH_HandleEnum+0x44a>

    default:
      break;
 8006b9a:	bf00      	nop
 8006b9c:	e00e      	b.n	8006bbc <USBH_HandleEnum+0x44c>
      break;
 8006b9e:	bf00      	nop
 8006ba0:	e00c      	b.n	8006bbc <USBH_HandleEnum+0x44c>
      break;
 8006ba2:	bf00      	nop
 8006ba4:	e00a      	b.n	8006bbc <USBH_HandleEnum+0x44c>
      break;
 8006ba6:	bf00      	nop
 8006ba8:	e008      	b.n	8006bbc <USBH_HandleEnum+0x44c>
      break;
 8006baa:	bf00      	nop
 8006bac:	e006      	b.n	8006bbc <USBH_HandleEnum+0x44c>
      break;
 8006bae:	bf00      	nop
 8006bb0:	e004      	b.n	8006bbc <USBH_HandleEnum+0x44c>
      break;
 8006bb2:	bf00      	nop
 8006bb4:	e002      	b.n	8006bbc <USBH_HandleEnum+0x44c>
      break;
 8006bb6:	bf00      	nop
 8006bb8:	e000      	b.n	8006bbc <USBH_HandleEnum+0x44c>
      break;
 8006bba:	bf00      	nop
  }
  return Status;
 8006bbc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bbe:	4618      	mov	r0, r3
 8006bc0:	3710      	adds	r7, #16
 8006bc2:	46bd      	mov	sp, r7
 8006bc4:	bd80      	pop	{r7, pc}
 8006bc6:	bf00      	nop

08006bc8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006bc8:	b480      	push	{r7}
 8006bca:	b083      	sub	sp, #12
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	683a      	ldr	r2, [r7, #0]
 8006bd6:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8006bda:	bf00      	nop
 8006bdc:	370c      	adds	r7, #12
 8006bde:	46bd      	mov	sp, r7
 8006be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be4:	4770      	bx	lr

08006be6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b082      	sub	sp, #8
 8006bea:	af00      	add	r7, sp, #0
 8006bec:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006bf4:	1c5a      	adds	r2, r3, #1
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f000 f804 	bl	8006c0a <USBH_HandleSof>
}
 8006c02:	bf00      	nop
 8006c04:	3708      	adds	r7, #8
 8006c06:	46bd      	mov	sp, r7
 8006c08:	bd80      	pop	{r7, pc}

08006c0a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8006c0a:	b580      	push	{r7, lr}
 8006c0c:	b082      	sub	sp, #8
 8006c0e:	af00      	add	r7, sp, #0
 8006c10:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	781b      	ldrb	r3, [r3, #0]
 8006c16:	b2db      	uxtb	r3, r3
 8006c18:	2b0b      	cmp	r3, #11
 8006c1a:	d10a      	bne.n	8006c32 <USBH_HandleSof+0x28>
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d005      	beq.n	8006c32 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c2c:	699b      	ldr	r3, [r3, #24]
 8006c2e:	6878      	ldr	r0, [r7, #4]
 8006c30:	4798      	blx	r3
  }
}
 8006c32:	bf00      	nop
 8006c34:	3708      	adds	r7, #8
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8006c3a:	b580      	push	{r7, lr}
 8006c3c:	b082      	sub	sp, #8
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	2201      	movs	r2, #1
 8006c46:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006c5e:	2300      	movs	r3, #0
 8006c60:	2200      	movs	r2, #0
 8006c62:	f001 f9eb 	bl	800803c <osMessageQueuePut>
#endif
#endif

  return;
 8006c66:	bf00      	nop
}
 8006c68:	3708      	adds	r7, #8
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8006c6e:	b480      	push	{r7}
 8006c70:	b083      	sub	sp, #12
 8006c72:	af00      	add	r7, sp, #0
 8006c74:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 8006c7e:	bf00      	nop
}
 8006c80:	370c      	adds	r7, #12
 8006c82:	46bd      	mov	sp, r7
 8006c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c88:	4770      	bx	lr

08006c8a <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006c8a:	b580      	push	{r7, lr}
 8006c8c:	b082      	sub	sp, #8
 8006c8e:	af00      	add	r7, sp, #0
 8006c90:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	2201      	movs	r2, #1
 8006c96:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322


#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2201      	movs	r2, #1
 8006cae:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	f001 f9bb 	bl	800803c <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 8006cc6:	2300      	movs	r3, #0
}
 8006cc8:	4618      	mov	r0, r3
 8006cca:	3708      	adds	r7, #8
 8006ccc:	46bd      	mov	sp, r7
 8006cce:	bd80      	pop	{r7, pc}

08006cd0 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006cd0:	b580      	push	{r7, lr}
 8006cd2:	b082      	sub	sp, #8
 8006cd4:	af00      	add	r7, sp, #0
 8006cd6:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	2201      	movs	r2, #1
 8006cdc:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2200      	movs	r2, #0
 8006cec:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006cf0:	6878      	ldr	r0, [r7, #4]
 8006cf2:	f004 f8d8 	bl	800aea6 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	791b      	ldrb	r3, [r3, #4]
 8006cfa:	4619      	mov	r1, r3
 8006cfc:	6878      	ldr	r0, [r7, #4]
 8006cfe:	f000 ffbd 	bl	8007c7c <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	795b      	ldrb	r3, [r3, #5]
 8006d06:	4619      	mov	r1, r3
 8006d08:	6878      	ldr	r0, [r7, #4]
 8006d0a:	f000 ffb7 	bl	8007c7c <USBH_FreePipe>
#if (USBH_USE_OS == 1U)
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2201      	movs	r2, #1
 8006d12:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006d22:	2300      	movs	r3, #0
 8006d24:	2200      	movs	r2, #0
 8006d26:	f001 f989 	bl	800803c <osMessageQueuePut>
#endif
#endif

  return USBH_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3708      	adds	r7, #8
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <USBH_Process_OS>:
    }
  }
}
#else
static void USBH_Process_OS(void *argument)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b084      	sub	sp, #16
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  osStatus_t status;

  for (;;)
  {
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
                               &((USBH_HandleTypeDef *)argument)->os_msg, NULL, osWaitForever);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8006d48:	f04f 33ff 	mov.w	r3, #4294967295
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	f001 f9d5 	bl	80080fc <osMessageQueueGet>
 8006d52:	60f8      	str	r0, [r7, #12]
    if (status == osOK)
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d1f0      	bne.n	8006d3c <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8006d5a:	6878      	ldr	r0, [r7, #4]
 8006d5c:	f7ff fa9c 	bl	8006298 <USBH_Process>
    status = osMessageQueueGet(((USBH_HandleTypeDef *)argument)->os_event,
 8006d60:	e7ec      	b.n	8006d3c <USBH_Process_OS+0x8>

08006d62 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8006d62:	b580      	push	{r7, lr}
 8006d64:	b082      	sub	sp, #8
 8006d66:	af00      	add	r7, sp, #0
 8006d68:	6078      	str	r0, [r7, #4]
  phost->os_msg = (uint32_t)USBH_PORT_EVENT;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0

#if (osCMSIS < 0x20000U)
  (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8006d7e:	2300      	movs	r3, #0
 8006d80:	2200      	movs	r2, #0
 8006d82:	f001 f95b 	bl	800803c <osMessageQueuePut>
#endif

  return USBH_OK;
 8006d86:	2300      	movs	r3, #0
}
 8006d88:	4618      	mov	r0, r3
 8006d8a:	3708      	adds	r7, #8
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}

08006d90 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006d90:	b580      	push	{r7, lr}
 8006d92:	b086      	sub	sp, #24
 8006d94:	af02      	add	r7, sp, #8
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	460b      	mov	r3, r1
 8006d9a:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006da2:	78fb      	ldrb	r3, [r7, #3]
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	9300      	str	r3, [sp, #0]
 8006da8:	4613      	mov	r3, r2
 8006daa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006dae:	2100      	movs	r1, #0
 8006db0:	6878      	ldr	r0, [r7, #4]
 8006db2:	f000 f864 	bl	8006e7e <USBH_GetDescriptor>
 8006db6:	4603      	mov	r3, r0
 8006db8:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8006dba:	7bfb      	ldrb	r3, [r7, #15]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d10a      	bne.n	8006dd6 <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	f203 3026 	addw	r0, r3, #806	; 0x326
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006dcc:	78fa      	ldrb	r2, [r7, #3]
 8006dce:	b292      	uxth	r2, r2
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	f000 f918 	bl	8007006 <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 8006dd6:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3710      	adds	r7, #16
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b086      	sub	sp, #24
 8006de4:	af02      	add	r7, sp, #8
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	460b      	mov	r3, r1
 8006dea:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	331c      	adds	r3, #28
 8006df0:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006df2:	887b      	ldrh	r3, [r7, #2]
 8006df4:	9300      	str	r3, [sp, #0]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	6878      	ldr	r0, [r7, #4]
 8006e00:	f000 f83d 	bl	8006e7e <USBH_GetDescriptor>
 8006e04:	4603      	mov	r3, r0
 8006e06:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8006e08:	7bfb      	ldrb	r3, [r7, #15]
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d107      	bne.n	8006e1e <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8006e0e:	887b      	ldrh	r3, [r7, #2]
 8006e10:	461a      	mov	r2, r3
 8006e12:	68b9      	ldr	r1, [r7, #8]
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f000 f987 	bl	8007128 <USBH_ParseCfgDesc>
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3710      	adds	r7, #16
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bd80      	pop	{r7, pc}

08006e28 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b088      	sub	sp, #32
 8006e2c:	af02      	add	r7, sp, #8
 8006e2e:	60f8      	str	r0, [r7, #12]
 8006e30:	607a      	str	r2, [r7, #4]
 8006e32:	461a      	mov	r2, r3
 8006e34:	460b      	mov	r3, r1
 8006e36:	72fb      	strb	r3, [r7, #11]
 8006e38:	4613      	mov	r3, r2
 8006e3a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 8006e3c:	7afb      	ldrb	r3, [r7, #11]
 8006e3e:	b29b      	uxth	r3, r3
 8006e40:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006e44:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006e4c:	893b      	ldrh	r3, [r7, #8]
 8006e4e:	9300      	str	r3, [sp, #0]
 8006e50:	460b      	mov	r3, r1
 8006e52:	2100      	movs	r1, #0
 8006e54:	68f8      	ldr	r0, [r7, #12]
 8006e56:	f000 f812 	bl	8006e7e <USBH_GetDescriptor>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006e5e:	7dfb      	ldrb	r3, [r7, #23]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d107      	bne.n	8006e74 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006e6a:	893a      	ldrh	r2, [r7, #8]
 8006e6c:	6879      	ldr	r1, [r7, #4]
 8006e6e:	4618      	mov	r0, r3
 8006e70:	f000 fb24 	bl	80074bc <USBH_ParseStringDesc>
  }

  return status;
 8006e74:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3718      	adds	r7, #24
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}

08006e7e <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006e7e:	b580      	push	{r7, lr}
 8006e80:	b084      	sub	sp, #16
 8006e82:	af00      	add	r7, sp, #0
 8006e84:	60f8      	str	r0, [r7, #12]
 8006e86:	607b      	str	r3, [r7, #4]
 8006e88:	460b      	mov	r3, r1
 8006e8a:	72fb      	strb	r3, [r7, #11]
 8006e8c:	4613      	mov	r3, r2
 8006e8e:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	789b      	ldrb	r3, [r3, #2]
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d11c      	bne.n	8006ed2 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006e98:	7afb      	ldrb	r3, [r7, #11]
 8006e9a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006e9e:	b2da      	uxtb	r2, r3
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	2206      	movs	r2, #6
 8006ea8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	893a      	ldrh	r2, [r7, #8]
 8006eae:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006eb0:	893b      	ldrh	r3, [r7, #8]
 8006eb2:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8006eb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006eba:	d104      	bne.n	8006ec6 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	f240 4209 	movw	r2, #1033	; 0x409
 8006ec2:	829a      	strh	r2, [r3, #20]
 8006ec4:	e002      	b.n	8006ecc <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	2200      	movs	r2, #0
 8006eca:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	8b3a      	ldrh	r2, [r7, #24]
 8006ed0:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006ed2:	8b3b      	ldrh	r3, [r7, #24]
 8006ed4:	461a      	mov	r2, r3
 8006ed6:	6879      	ldr	r1, [r7, #4]
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f000 fb3d 	bl	8007558 <USBH_CtlReq>
 8006ede:	4603      	mov	r3, r0
}
 8006ee0:	4618      	mov	r0, r3
 8006ee2:	3710      	adds	r7, #16
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bd80      	pop	{r7, pc}

08006ee8 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8006ee8:	b580      	push	{r7, lr}
 8006eea:	b082      	sub	sp, #8
 8006eec:	af00      	add	r7, sp, #0
 8006eee:	6078      	str	r0, [r7, #4]
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	789b      	ldrb	r3, [r3, #2]
 8006ef8:	2b01      	cmp	r3, #1
 8006efa:	d10f      	bne.n	8006f1c <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	2200      	movs	r2, #0
 8006f00:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2205      	movs	r2, #5
 8006f06:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8006f08:	78fb      	ldrb	r3, [r7, #3]
 8006f0a:	b29a      	uxth	r2, r3
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2200      	movs	r2, #0
 8006f14:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	2200      	movs	r2, #0
 8006f1a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006f1c:	2200      	movs	r2, #0
 8006f1e:	2100      	movs	r1, #0
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f000 fb19 	bl	8007558 <USBH_CtlReq>
 8006f26:	4603      	mov	r3, r0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3708      	adds	r7, #8
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b082      	sub	sp, #8
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	460b      	mov	r3, r1
 8006f3a:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	789b      	ldrb	r3, [r3, #2]
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d10e      	bne.n	8006f62 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2200      	movs	r2, #0
 8006f48:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2209      	movs	r2, #9
 8006f4e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	887a      	ldrh	r2, [r7, #2]
 8006f54:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2200      	movs	r2, #0
 8006f60:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006f62:	2200      	movs	r2, #0
 8006f64:	2100      	movs	r1, #0
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f000 faf6 	bl	8007558 <USBH_CtlReq>
 8006f6c:	4603      	mov	r3, r0
}
 8006f6e:	4618      	mov	r0, r3
 8006f70:	3708      	adds	r7, #8
 8006f72:	46bd      	mov	sp, r7
 8006f74:	bd80      	pop	{r7, pc}

08006f76 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8006f76:	b580      	push	{r7, lr}
 8006f78:	b082      	sub	sp, #8
 8006f7a:	af00      	add	r7, sp, #0
 8006f7c:	6078      	str	r0, [r7, #4]
 8006f7e:	460b      	mov	r3, r1
 8006f80:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	789b      	ldrb	r3, [r3, #2]
 8006f86:	2b01      	cmp	r3, #1
 8006f88:	d10f      	bne.n	8006faa <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2200      	movs	r2, #0
 8006f8e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2203      	movs	r2, #3
 8006f94:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8006f96:	78fb      	ldrb	r3, [r7, #3]
 8006f98:	b29a      	uxth	r2, r3
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006faa:	2200      	movs	r2, #0
 8006fac:	2100      	movs	r1, #0
 8006fae:	6878      	ldr	r0, [r7, #4]
 8006fb0:	f000 fad2 	bl	8007558 <USBH_CtlReq>
 8006fb4:	4603      	mov	r3, r0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3708      	adds	r7, #8
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}

08006fbe <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006fbe:	b580      	push	{r7, lr}
 8006fc0:	b082      	sub	sp, #8
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
 8006fc6:	460b      	mov	r3, r1
 8006fc8:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	789b      	ldrb	r3, [r3, #2]
 8006fce:	2b01      	cmp	r3, #1
 8006fd0:	d10f      	bne.n	8006ff2 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2202      	movs	r2, #2
 8006fd6:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	2200      	movs	r2, #0
 8006fe2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006fe4:	78fb      	ldrb	r3, [r7, #3]
 8006fe6:	b29a      	uxth	r2, r3
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	2200      	movs	r2, #0
 8006ff0:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	2100      	movs	r1, #0
 8006ff6:	6878      	ldr	r0, [r7, #4]
 8006ff8:	f000 faae 	bl	8007558 <USBH_CtlReq>
 8006ffc:	4603      	mov	r3, r0
}
 8006ffe:	4618      	mov	r0, r3
 8007000:	3708      	adds	r7, #8
 8007002:	46bd      	mov	sp, r7
 8007004:	bd80      	pop	{r7, pc}

08007006 <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 8007006:	b480      	push	{r7}
 8007008:	b085      	sub	sp, #20
 800700a:	af00      	add	r7, sp, #0
 800700c:	60f8      	str	r0, [r7, #12]
 800700e:	60b9      	str	r1, [r7, #8]
 8007010:	4613      	mov	r3, r2
 8007012:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 8007014:	68bb      	ldr	r3, [r7, #8]
 8007016:	781a      	ldrb	r2, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800701c:	68bb      	ldr	r3, [r7, #8]
 800701e:	785a      	ldrb	r2, [r3, #1]
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	3302      	adds	r3, #2
 8007028:	781b      	ldrb	r3, [r3, #0]
 800702a:	b29a      	uxth	r2, r3
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	3303      	adds	r3, #3
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	b29b      	uxth	r3, r3
 8007034:	021b      	lsls	r3, r3, #8
 8007036:	b29b      	uxth	r3, r3
 8007038:	4313      	orrs	r3, r2
 800703a:	b29a      	uxth	r2, r3
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 8007040:	68bb      	ldr	r3, [r7, #8]
 8007042:	791a      	ldrb	r2, [r3, #4]
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8007048:	68bb      	ldr	r3, [r7, #8]
 800704a:	795a      	ldrb	r2, [r3, #5]
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	799a      	ldrb	r2, [r3, #6]
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	79da      	ldrb	r2, [r3, #7]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	79db      	ldrb	r3, [r3, #7]
 8007064:	2b20      	cmp	r3, #32
 8007066:	dc11      	bgt.n	800708c <USBH_ParseDevDesc+0x86>
 8007068:	2b08      	cmp	r3, #8
 800706a:	db16      	blt.n	800709a <USBH_ParseDevDesc+0x94>
 800706c:	3b08      	subs	r3, #8
 800706e:	2201      	movs	r2, #1
 8007070:	fa02 f303 	lsl.w	r3, r2, r3
 8007074:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8007078:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800707c:	2b00      	cmp	r3, #0
 800707e:	bf14      	ite	ne
 8007080:	2301      	movne	r3, #1
 8007082:	2300      	moveq	r3, #0
 8007084:	b2db      	uxtb	r3, r3
 8007086:	2b00      	cmp	r3, #0
 8007088:	d102      	bne.n	8007090 <USBH_ParseDevDesc+0x8a>
 800708a:	e006      	b.n	800709a <USBH_ParseDevDesc+0x94>
 800708c:	2b40      	cmp	r3, #64	; 0x40
 800708e:	d104      	bne.n	800709a <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	79da      	ldrb	r2, [r3, #7]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	71da      	strb	r2, [r3, #7]
      break;
 8007098:	e003      	b.n	80070a2 <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	2240      	movs	r2, #64	; 0x40
 800709e:	71da      	strb	r2, [r3, #7]
      break;
 80070a0:	bf00      	nop
  }

  if (length > 8U)
 80070a2:	88fb      	ldrh	r3, [r7, #6]
 80070a4:	2b08      	cmp	r3, #8
 80070a6:	d939      	bls.n	800711c <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 80070a8:	68bb      	ldr	r3, [r7, #8]
 80070aa:	3308      	adds	r3, #8
 80070ac:	781b      	ldrb	r3, [r3, #0]
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	68bb      	ldr	r3, [r7, #8]
 80070b2:	3309      	adds	r3, #9
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	b29b      	uxth	r3, r3
 80070b8:	021b      	lsls	r3, r3, #8
 80070ba:	b29b      	uxth	r3, r3
 80070bc:	4313      	orrs	r3, r2
 80070be:	b29a      	uxth	r2, r3
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	330a      	adds	r3, #10
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	b29a      	uxth	r2, r3
 80070cc:	68bb      	ldr	r3, [r7, #8]
 80070ce:	330b      	adds	r3, #11
 80070d0:	781b      	ldrb	r3, [r3, #0]
 80070d2:	b29b      	uxth	r3, r3
 80070d4:	021b      	lsls	r3, r3, #8
 80070d6:	b29b      	uxth	r3, r3
 80070d8:	4313      	orrs	r3, r2
 80070da:	b29a      	uxth	r2, r3
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	330c      	adds	r3, #12
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	b29a      	uxth	r2, r3
 80070e8:	68bb      	ldr	r3, [r7, #8]
 80070ea:	330d      	adds	r3, #13
 80070ec:	781b      	ldrb	r3, [r3, #0]
 80070ee:	b29b      	uxth	r3, r3
 80070f0:	021b      	lsls	r3, r3, #8
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	4313      	orrs	r3, r2
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80070fc:	68bb      	ldr	r3, [r7, #8]
 80070fe:	7b9a      	ldrb	r2, [r3, #14]
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	7bda      	ldrb	r2, [r3, #15]
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	7c1a      	ldrb	r2, [r3, #16]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	7c5a      	ldrb	r2, [r3, #17]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	745a      	strb	r2, [r3, #17]
  }
}
 800711c:	bf00      	nop
 800711e:	3714      	adds	r7, #20
 8007120:	46bd      	mov	sp, r7
 8007122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007126:	4770      	bx	lr

08007128 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007128:	b580      	push	{r7, lr}
 800712a:	b08c      	sub	sp, #48	; 0x30
 800712c:	af00      	add	r7, sp, #0
 800712e:	60f8      	str	r0, [r7, #12]
 8007130:	60b9      	str	r1, [r7, #8]
 8007132:	4613      	mov	r3, r2
 8007134:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800713c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800713e:	2300      	movs	r3, #0
 8007140:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007144:	68bb      	ldr	r3, [r7, #8]
 8007146:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007148:	2300      	movs	r3, #0
 800714a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800714e:	2300      	movs	r3, #0
 8007150:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8007158:	68bb      	ldr	r3, [r7, #8]
 800715a:	781a      	ldrb	r2, [r3, #0]
 800715c:	6a3b      	ldr	r3, [r7, #32]
 800715e:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8007160:	68bb      	ldr	r3, [r7, #8]
 8007162:	785a      	ldrb	r2, [r3, #1]
 8007164:	6a3b      	ldr	r3, [r7, #32]
 8007166:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007168:	68bb      	ldr	r3, [r7, #8]
 800716a:	3302      	adds	r3, #2
 800716c:	781b      	ldrb	r3, [r3, #0]
 800716e:	b29a      	uxth	r2, r3
 8007170:	68bb      	ldr	r3, [r7, #8]
 8007172:	3303      	adds	r3, #3
 8007174:	781b      	ldrb	r3, [r3, #0]
 8007176:	b29b      	uxth	r3, r3
 8007178:	021b      	lsls	r3, r3, #8
 800717a:	b29b      	uxth	r3, r3
 800717c:	4313      	orrs	r3, r2
 800717e:	b29b      	uxth	r3, r3
 8007180:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007184:	bf28      	it	cs
 8007186:	f44f 7380 	movcs.w	r3, #256	; 0x100
 800718a:	b29a      	uxth	r2, r3
 800718c:	6a3b      	ldr	r3, [r7, #32]
 800718e:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8007190:	68bb      	ldr	r3, [r7, #8]
 8007192:	791a      	ldrb	r2, [r3, #4]
 8007194:	6a3b      	ldr	r3, [r7, #32]
 8007196:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	795a      	ldrb	r2, [r3, #5]
 800719c:	6a3b      	ldr	r3, [r7, #32]
 800719e:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	799a      	ldrb	r2, [r3, #6]
 80071a4:	6a3b      	ldr	r3, [r7, #32]
 80071a6:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	79da      	ldrb	r2, [r3, #7]
 80071ac:	6a3b      	ldr	r3, [r7, #32]
 80071ae:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 80071b0:	68bb      	ldr	r3, [r7, #8]
 80071b2:	7a1a      	ldrb	r2, [r3, #8]
 80071b4:	6a3b      	ldr	r3, [r7, #32]
 80071b6:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 80071b8:	6a3b      	ldr	r3, [r7, #32]
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	2b09      	cmp	r3, #9
 80071be:	d002      	beq.n	80071c6 <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80071c0:	6a3b      	ldr	r3, [r7, #32]
 80071c2:	2209      	movs	r2, #9
 80071c4:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80071c6:	88fb      	ldrh	r3, [r7, #6]
 80071c8:	2b09      	cmp	r3, #9
 80071ca:	f240 809d 	bls.w	8007308 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 80071ce:	2309      	movs	r3, #9
 80071d0:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80071d2:	2300      	movs	r3, #0
 80071d4:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80071d6:	e081      	b.n	80072dc <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80071d8:	f107 0316 	add.w	r3, r7, #22
 80071dc:	4619      	mov	r1, r3
 80071de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80071e0:	f000 f99f 	bl	8007522 <USBH_GetNextDesc>
 80071e4:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80071e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071e8:	785b      	ldrb	r3, [r3, #1]
 80071ea:	2b04      	cmp	r3, #4
 80071ec:	d176      	bne.n	80072dc <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80071ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	2b09      	cmp	r3, #9
 80071f4:	d002      	beq.n	80071fc <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80071f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80071f8:	2209      	movs	r2, #9
 80071fa:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80071fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007200:	221a      	movs	r2, #26
 8007202:	fb02 f303 	mul.w	r3, r2, r3
 8007206:	3308      	adds	r3, #8
 8007208:	6a3a      	ldr	r2, [r7, #32]
 800720a:	4413      	add	r3, r2
 800720c:	3302      	adds	r3, #2
 800720e:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007210:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007212:	69f8      	ldr	r0, [r7, #28]
 8007214:	f000 f87e 	bl	8007314 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007218:	2300      	movs	r3, #0
 800721a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800721e:	2300      	movs	r3, #0
 8007220:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007222:	e043      	b.n	80072ac <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007224:	f107 0316 	add.w	r3, r7, #22
 8007228:	4619      	mov	r1, r3
 800722a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800722c:	f000 f979 	bl	8007522 <USBH_GetNextDesc>
 8007230:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007232:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007234:	785b      	ldrb	r3, [r3, #1]
 8007236:	2b05      	cmp	r3, #5
 8007238:	d138      	bne.n	80072ac <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	795b      	ldrb	r3, [r3, #5]
 800723e:	2b01      	cmp	r3, #1
 8007240:	d10f      	bne.n	8007262 <USBH_ParseCfgDesc+0x13a>
 8007242:	69fb      	ldr	r3, [r7, #28]
 8007244:	799b      	ldrb	r3, [r3, #6]
 8007246:	2b02      	cmp	r3, #2
 8007248:	d10b      	bne.n	8007262 <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800724a:	69fb      	ldr	r3, [r7, #28]
 800724c:	79db      	ldrb	r3, [r3, #7]
 800724e:	2b00      	cmp	r3, #0
 8007250:	d10f      	bne.n	8007272 <USBH_ParseCfgDesc+0x14a>
 8007252:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007254:	781b      	ldrb	r3, [r3, #0]
 8007256:	2b09      	cmp	r3, #9
 8007258:	d00b      	beq.n	8007272 <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 800725a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800725c:	2209      	movs	r2, #9
 800725e:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007260:	e007      	b.n	8007272 <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8007262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007264:	781b      	ldrb	r3, [r3, #0]
 8007266:	2b07      	cmp	r3, #7
 8007268:	d004      	beq.n	8007274 <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800726a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800726c:	2207      	movs	r2, #7
 800726e:	701a      	strb	r2, [r3, #0]
 8007270:	e000      	b.n	8007274 <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007272:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007274:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007278:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800727c:	3201      	adds	r2, #1
 800727e:	00d2      	lsls	r2, r2, #3
 8007280:	211a      	movs	r1, #26
 8007282:	fb01 f303 	mul.w	r3, r1, r3
 8007286:	4413      	add	r3, r2
 8007288:	3308      	adds	r3, #8
 800728a:	6a3a      	ldr	r2, [r7, #32]
 800728c:	4413      	add	r3, r2
 800728e:	3304      	adds	r3, #4
 8007290:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007292:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007294:	69b9      	ldr	r1, [r7, #24]
 8007296:	68f8      	ldr	r0, [r7, #12]
 8007298:	f000 f86b 	bl	8007372 <USBH_ParseEPDesc>
 800729c:	4603      	mov	r3, r0
 800729e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 80072a2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80072a6:	3301      	adds	r3, #1
 80072a8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80072ac:	69fb      	ldr	r3, [r7, #28]
 80072ae:	791b      	ldrb	r3, [r3, #4]
 80072b0:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d204      	bcs.n	80072c2 <USBH_ParseCfgDesc+0x19a>
 80072b8:	6a3b      	ldr	r3, [r7, #32]
 80072ba:	885a      	ldrh	r2, [r3, #2]
 80072bc:	8afb      	ldrh	r3, [r7, #22]
 80072be:	429a      	cmp	r2, r3
 80072c0:	d8b0      	bhi.n	8007224 <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	791b      	ldrb	r3, [r3, #4]
 80072c6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80072ca:	429a      	cmp	r2, r3
 80072cc:	d201      	bcs.n	80072d2 <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 80072ce:	2303      	movs	r3, #3
 80072d0:	e01c      	b.n	800730c <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 80072d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072d6:	3301      	adds	r3, #1
 80072d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80072dc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072e0:	2b01      	cmp	r3, #1
 80072e2:	d805      	bhi.n	80072f0 <USBH_ParseCfgDesc+0x1c8>
 80072e4:	6a3b      	ldr	r3, [r7, #32]
 80072e6:	885a      	ldrh	r2, [r3, #2]
 80072e8:	8afb      	ldrh	r3, [r7, #22]
 80072ea:	429a      	cmp	r2, r3
 80072ec:	f63f af74 	bhi.w	80071d8 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 80072f0:	6a3b      	ldr	r3, [r7, #32]
 80072f2:	791b      	ldrb	r3, [r3, #4]
 80072f4:	2b02      	cmp	r3, #2
 80072f6:	bf28      	it	cs
 80072f8:	2302      	movcs	r3, #2
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007300:	429a      	cmp	r2, r3
 8007302:	d201      	bcs.n	8007308 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8007304:	2303      	movs	r3, #3
 8007306:	e001      	b.n	800730c <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8007308:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800730c:	4618      	mov	r0, r3
 800730e:	3730      	adds	r7, #48	; 0x30
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	781a      	ldrb	r2, [r3, #0]
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8007326:	683b      	ldr	r3, [r7, #0]
 8007328:	785a      	ldrb	r2, [r3, #1]
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800732e:	683b      	ldr	r3, [r7, #0]
 8007330:	789a      	ldrb	r2, [r3, #2]
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	78da      	ldrb	r2, [r3, #3]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	791a      	ldrb	r2, [r3, #4]
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8007346:	683b      	ldr	r3, [r7, #0]
 8007348:	795a      	ldrb	r2, [r3, #5]
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	799a      	ldrb	r2, [r3, #6]
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	79da      	ldrb	r2, [r3, #7]
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800735e:	683b      	ldr	r3, [r7, #0]
 8007360:	7a1a      	ldrb	r2, [r3, #8]
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	721a      	strb	r2, [r3, #8]
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr

08007372 <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8007372:	b480      	push	{r7}
 8007374:	b087      	sub	sp, #28
 8007376:	af00      	add	r7, sp, #0
 8007378:	60f8      	str	r0, [r7, #12]
 800737a:	60b9      	str	r1, [r7, #8]
 800737c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800737e:	2300      	movs	r3, #0
 8007380:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	781a      	ldrb	r2, [r3, #0]
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	785a      	ldrb	r2, [r3, #1]
 800738e:	68bb      	ldr	r3, [r7, #8]
 8007390:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	789a      	ldrb	r2, [r3, #2]
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	78da      	ldrb	r2, [r3, #3]
 800739e:	68bb      	ldr	r3, [r7, #8]
 80073a0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	3304      	adds	r3, #4
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	b29a      	uxth	r2, r3
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	3305      	adds	r3, #5
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	b29b      	uxth	r3, r3
 80073b2:	021b      	lsls	r3, r3, #8
 80073b4:	b29b      	uxth	r3, r3
 80073b6:	4313      	orrs	r3, r2
 80073b8:	b29a      	uxth	r2, r3
 80073ba:	68bb      	ldr	r3, [r7, #8]
 80073bc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	799a      	ldrb	r2, [r3, #6]
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 80073c6:	68bb      	ldr	r3, [r7, #8]
 80073c8:	889b      	ldrh	r3, [r3, #4]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d102      	bne.n	80073d4 <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 80073ce:	2303      	movs	r3, #3
 80073d0:	75fb      	strb	r3, [r7, #23]
 80073d2:	e033      	b.n	800743c <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	889b      	ldrh	r3, [r3, #4]
 80073d8:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80073dc:	f023 0307 	bic.w	r3, r3, #7
 80073e0:	b29a      	uxth	r2, r3
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 80073e6:	68bb      	ldr	r3, [r7, #8]
 80073e8:	889b      	ldrh	r3, [r3, #4]
 80073ea:	b21a      	sxth	r2, r3
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	3304      	adds	r3, #4
 80073f0:	781b      	ldrb	r3, [r3, #0]
 80073f2:	b299      	uxth	r1, r3
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	3305      	adds	r3, #5
 80073f8:	781b      	ldrb	r3, [r3, #0]
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	021b      	lsls	r3, r3, #8
 80073fe:	b29b      	uxth	r3, r3
 8007400:	430b      	orrs	r3, r1
 8007402:	b29b      	uxth	r3, r3
 8007404:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007408:	2b00      	cmp	r3, #0
 800740a:	d110      	bne.n	800742e <USBH_ParseEPDesc+0xbc>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	3304      	adds	r3, #4
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	b299      	uxth	r1, r3
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	3305      	adds	r3, #5
 8007418:	781b      	ldrb	r3, [r3, #0]
 800741a:	b29b      	uxth	r3, r3
 800741c:	021b      	lsls	r3, r3, #8
 800741e:	b29b      	uxth	r3, r3
 8007420:	430b      	orrs	r3, r1
 8007422:	b29b      	uxth	r3, r3
 8007424:	b21b      	sxth	r3, r3
 8007426:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800742a:	b21b      	sxth	r3, r3
 800742c:	e001      	b.n	8007432 <USBH_ParseEPDesc+0xc0>
 800742e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007432:	4313      	orrs	r3, r2
 8007434:	b21b      	sxth	r3, r3
 8007436:	b29a      	uxth	r2, r3
 8007438:	68bb      	ldr	r3, [r7, #8]
 800743a:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007442:	2b00      	cmp	r3, #0
 8007444:	d116      	bne.n	8007474 <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	78db      	ldrb	r3, [r3, #3]
 800744a:	f003 0303 	and.w	r3, r3, #3
 800744e:	2b01      	cmp	r3, #1
 8007450:	d005      	beq.n	800745e <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	78db      	ldrb	r3, [r3, #3]
 8007456:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800745a:	2b03      	cmp	r3, #3
 800745c:	d127      	bne.n	80074ae <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	799b      	ldrb	r3, [r3, #6]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d003      	beq.n	800746e <USBH_ParseEPDesc+0xfc>
 8007466:	68bb      	ldr	r3, [r7, #8]
 8007468:	799b      	ldrb	r3, [r3, #6]
 800746a:	2b10      	cmp	r3, #16
 800746c:	d91f      	bls.n	80074ae <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 800746e:	2303      	movs	r3, #3
 8007470:	75fb      	strb	r3, [r7, #23]
 8007472:	e01c      	b.n	80074ae <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007474:	68bb      	ldr	r3, [r7, #8]
 8007476:	78db      	ldrb	r3, [r3, #3]
 8007478:	f003 0303 	and.w	r3, r3, #3
 800747c:	2b01      	cmp	r3, #1
 800747e:	d10a      	bne.n	8007496 <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007480:	68bb      	ldr	r3, [r7, #8]
 8007482:	799b      	ldrb	r3, [r3, #6]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d003      	beq.n	8007490 <USBH_ParseEPDesc+0x11e>
 8007488:	68bb      	ldr	r3, [r7, #8]
 800748a:	799b      	ldrb	r3, [r3, #6]
 800748c:	2b10      	cmp	r3, #16
 800748e:	d90e      	bls.n	80074ae <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8007490:	2303      	movs	r3, #3
 8007492:	75fb      	strb	r3, [r7, #23]
 8007494:	e00b      	b.n	80074ae <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	78db      	ldrb	r3, [r3, #3]
 800749a:	f003 0303 	and.w	r3, r3, #3
 800749e:	2b03      	cmp	r3, #3
 80074a0:	d105      	bne.n	80074ae <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	799b      	ldrb	r3, [r3, #6]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d101      	bne.n	80074ae <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 80074aa:	2303      	movs	r3, #3
 80074ac:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 80074ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	371c      	adds	r7, #28
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80074bc:	b480      	push	{r7}
 80074be:	b087      	sub	sp, #28
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	4613      	mov	r3, r2
 80074c8:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	3301      	adds	r3, #1
 80074ce:	781b      	ldrb	r3, [r3, #0]
 80074d0:	2b03      	cmp	r3, #3
 80074d2:	d120      	bne.n	8007516 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	781b      	ldrb	r3, [r3, #0]
 80074d8:	1e9a      	subs	r2, r3, #2
 80074da:	88fb      	ldrh	r3, [r7, #6]
 80074dc:	4293      	cmp	r3, r2
 80074de:	bf28      	it	cs
 80074e0:	4613      	movcs	r3, r2
 80074e2:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	3302      	adds	r3, #2
 80074e8:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80074ea:	2300      	movs	r3, #0
 80074ec:	82fb      	strh	r3, [r7, #22]
 80074ee:	e00b      	b.n	8007508 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80074f0:	8afb      	ldrh	r3, [r7, #22]
 80074f2:	68fa      	ldr	r2, [r7, #12]
 80074f4:	4413      	add	r3, r2
 80074f6:	781a      	ldrb	r2, [r3, #0]
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	701a      	strb	r2, [r3, #0]
      pdest++;
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	3301      	adds	r3, #1
 8007500:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007502:	8afb      	ldrh	r3, [r7, #22]
 8007504:	3302      	adds	r3, #2
 8007506:	82fb      	strh	r3, [r7, #22]
 8007508:	8afa      	ldrh	r2, [r7, #22]
 800750a:	8abb      	ldrh	r3, [r7, #20]
 800750c:	429a      	cmp	r2, r3
 800750e:	d3ef      	bcc.n	80074f0 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007510:	68bb      	ldr	r3, [r7, #8]
 8007512:	2200      	movs	r2, #0
 8007514:	701a      	strb	r2, [r3, #0]
  }
}
 8007516:	bf00      	nop
 8007518:	371c      	adds	r7, #28
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr

08007522 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8007522:	b480      	push	{r7}
 8007524:	b085      	sub	sp, #20
 8007526:	af00      	add	r7, sp, #0
 8007528:	6078      	str	r0, [r7, #4]
 800752a:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	881a      	ldrh	r2, [r3, #0]
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	781b      	ldrb	r3, [r3, #0]
 8007534:	b29b      	uxth	r3, r3
 8007536:	4413      	add	r3, r2
 8007538:	b29a      	uxth	r2, r3
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	781b      	ldrb	r3, [r3, #0]
 8007542:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4413      	add	r3, r2
 8007548:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800754a:	68fb      	ldr	r3, [r7, #12]
}
 800754c:	4618      	mov	r0, r3
 800754e:	3714      	adds	r7, #20
 8007550:	46bd      	mov	sp, r7
 8007552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007556:	4770      	bx	lr

08007558 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007558:	b580      	push	{r7, lr}
 800755a:	b086      	sub	sp, #24
 800755c:	af00      	add	r7, sp, #0
 800755e:	60f8      	str	r0, [r7, #12]
 8007560:	60b9      	str	r1, [r7, #8]
 8007562:	4613      	mov	r3, r2
 8007564:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007566:	2301      	movs	r3, #1
 8007568:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	789b      	ldrb	r3, [r3, #2]
 800756e:	2b01      	cmp	r3, #1
 8007570:	d002      	beq.n	8007578 <USBH_CtlReq+0x20>
 8007572:	2b02      	cmp	r3, #2
 8007574:	d01d      	beq.n	80075b2 <USBH_CtlReq+0x5a>
#endif
#endif
      break;

    default:
      break;
 8007576:	e043      	b.n	8007600 <USBH_CtlReq+0xa8>
      phost->Control.buff = buff;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	68ba      	ldr	r2, [r7, #8]
 800757c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	88fa      	ldrh	r2, [r7, #6]
 8007582:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2201      	movs	r2, #1
 8007588:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	2202      	movs	r2, #2
 800758e:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007590:	2301      	movs	r3, #1
 8007592:	75fb      	strb	r3, [r7, #23]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	2203      	movs	r2, #3
 8007598:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80075a8:	2300      	movs	r3, #0
 80075aa:	2200      	movs	r2, #0
 80075ac:	f000 fd46 	bl	800803c <osMessageQueuePut>
      break;
 80075b0:	e026      	b.n	8007600 <USBH_CtlReq+0xa8>
      status = USBH_HandleControl(phost);
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 f82a 	bl	800760c <USBH_HandleControl>
 80075b8:	4603      	mov	r3, r0
 80075ba:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 80075bc:	7dfb      	ldrb	r3, [r7, #23]
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d002      	beq.n	80075c8 <USBH_CtlReq+0x70>
 80075c2:	7dfb      	ldrb	r3, [r7, #23]
 80075c4:	2b03      	cmp	r3, #3
 80075c6:	d106      	bne.n	80075d6 <USBH_CtlReq+0x7e>
        phost->RequestState = CMD_SEND;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2201      	movs	r2, #1
 80075cc:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	761a      	strb	r2, [r3, #24]
 80075d4:	e005      	b.n	80075e2 <USBH_CtlReq+0x8a>
      else if (status == USBH_FAIL)
 80075d6:	7dfb      	ldrb	r3, [r7, #23]
 80075d8:	2b02      	cmp	r3, #2
 80075da:	d102      	bne.n	80075e2 <USBH_CtlReq+0x8a>
        phost->RequestState = CMD_SEND;
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	2201      	movs	r2, #1
 80075e0:	709a      	strb	r2, [r3, #2]
      phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	2203      	movs	r2, #3
 80075e6:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80075f6:	2300      	movs	r3, #0
 80075f8:	2200      	movs	r2, #0
 80075fa:	f000 fd1f 	bl	800803c <osMessageQueuePut>
      break;
 80075fe:	bf00      	nop
  }
  return status;
 8007600:	7dfb      	ldrb	r3, [r7, #23]
}
 8007602:	4618      	mov	r0, r3
 8007604:	3718      	adds	r7, #24
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
	...

0800760c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800760c:	b580      	push	{r7, lr}
 800760e:	b086      	sub	sp, #24
 8007610:	af02      	add	r7, sp, #8
 8007612:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007614:	2301      	movs	r3, #1
 8007616:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007618:	2300      	movs	r3, #0
 800761a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	7e1b      	ldrb	r3, [r3, #24]
 8007620:	3b01      	subs	r3, #1
 8007622:	2b0a      	cmp	r3, #10
 8007624:	f200 8229 	bhi.w	8007a7a <USBH_HandleControl+0x46e>
 8007628:	a201      	add	r2, pc, #4	; (adr r2, 8007630 <USBH_HandleControl+0x24>)
 800762a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800762e:	bf00      	nop
 8007630:	0800765d 	.word	0x0800765d
 8007634:	08007677 	.word	0x08007677
 8007638:	08007719 	.word	0x08007719
 800763c:	0800773f 	.word	0x0800773f
 8007640:	080077cb 	.word	0x080077cb
 8007644:	080077f5 	.word	0x080077f5
 8007648:	080078b7 	.word	0x080078b7
 800764c:	080078d9 	.word	0x080078d9
 8007650:	0800796b 	.word	0x0800796b
 8007654:	08007991 	.word	0x08007991
 8007658:	08007a23 	.word	0x08007a23
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f103 0110 	add.w	r1, r3, #16
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	795b      	ldrb	r3, [r3, #5]
 8007666:	461a      	mov	r2, r3
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f000 fa17 	bl	8007a9c <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	2202      	movs	r2, #2
 8007672:	761a      	strb	r2, [r3, #24]
      break;
 8007674:	e20c      	b.n	8007a90 <USBH_HandleControl+0x484>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	795b      	ldrb	r3, [r3, #5]
 800767a:	4619      	mov	r1, r3
 800767c:	6878      	ldr	r0, [r7, #4]
 800767e:	f003 fd01 	bl	800b084 <USBH_LL_GetURBState>
 8007682:	4603      	mov	r3, r0
 8007684:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007686:	7bbb      	ldrb	r3, [r7, #14]
 8007688:	2b01      	cmp	r3, #1
 800768a:	d12c      	bne.n	80076e6 <USBH_HandleControl+0xda>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	7c1b      	ldrb	r3, [r3, #16]
 8007690:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007694:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	8adb      	ldrh	r3, [r3, #22]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d00a      	beq.n	80076b4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800769e:	7b7b      	ldrb	r3, [r7, #13]
 80076a0:	2b80      	cmp	r3, #128	; 0x80
 80076a2:	d103      	bne.n	80076ac <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2203      	movs	r2, #3
 80076a8:	761a      	strb	r2, [r3, #24]
 80076aa:	e00d      	b.n	80076c8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	2205      	movs	r2, #5
 80076b0:	761a      	strb	r2, [r3, #24]
 80076b2:	e009      	b.n	80076c8 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 80076b4:	7b7b      	ldrb	r3, [r7, #13]
 80076b6:	2b80      	cmp	r3, #128	; 0x80
 80076b8:	d103      	bne.n	80076c2 <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2209      	movs	r2, #9
 80076be:	761a      	strb	r2, [r3, #24]
 80076c0:	e002      	b.n	80076c8 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2207      	movs	r2, #7
 80076c6:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2203      	movs	r2, #3
 80076cc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80076dc:	2300      	movs	r3, #0
 80076de:	2200      	movs	r2, #0
 80076e0:	f000 fcac 	bl	800803c <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80076e4:	e1cb      	b.n	8007a7e <USBH_HandleControl+0x472>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 80076e6:	7bbb      	ldrb	r3, [r7, #14]
 80076e8:	2b04      	cmp	r3, #4
 80076ea:	d003      	beq.n	80076f4 <USBH_HandleControl+0xe8>
 80076ec:	7bbb      	ldrb	r3, [r7, #14]
 80076ee:	2b02      	cmp	r3, #2
 80076f0:	f040 81c5 	bne.w	8007a7e <USBH_HandleControl+0x472>
          phost->Control.state = CTRL_ERROR;
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	220b      	movs	r2, #11
 80076f8:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2203      	movs	r2, #3
 80076fe:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800770e:	2300      	movs	r3, #0
 8007710:	2200      	movs	r2, #0
 8007712:	f000 fc93 	bl	800803c <osMessageQueuePut>
      break;
 8007716:	e1b2      	b.n	8007a7e <USBH_HandleControl+0x472>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800771e:	b29a      	uxth	r2, r3
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6899      	ldr	r1, [r3, #8]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	899a      	ldrh	r2, [r3, #12]
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	791b      	ldrb	r3, [r3, #4]
 8007730:	6878      	ldr	r0, [r7, #4]
 8007732:	f000 f9f2 	bl	8007b1a <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	2204      	movs	r2, #4
 800773a:	761a      	strb	r2, [r3, #24]
      break;
 800773c:	e1a8      	b.n	8007a90 <USBH_HandleControl+0x484>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	791b      	ldrb	r3, [r3, #4]
 8007742:	4619      	mov	r1, r3
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f003 fc9d 	bl	800b084 <USBH_LL_GetURBState>
 800774a:	4603      	mov	r3, r0
 800774c:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800774e:	7bbb      	ldrb	r3, [r7, #14]
 8007750:	2b01      	cmp	r3, #1
 8007752:	d110      	bne.n	8007776 <USBH_HandleControl+0x16a>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2209      	movs	r2, #9
 8007758:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2203      	movs	r2, #3
 800775e:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800776e:	2300      	movs	r3, #0
 8007770:	2200      	movs	r2, #0
 8007772:	f000 fc63 	bl	800803c <osMessageQueuePut>
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007776:	7bbb      	ldrb	r3, [r7, #14]
 8007778:	2b05      	cmp	r3, #5
 800777a:	d110      	bne.n	800779e <USBH_HandleControl+0x192>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800777c:	2303      	movs	r3, #3
 800777e:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2203      	movs	r2, #3
 8007784:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007794:	2300      	movs	r3, #0
 8007796:	2200      	movs	r2, #0
 8007798:	f000 fc50 	bl	800803c <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800779c:	e171      	b.n	8007a82 <USBH_HandleControl+0x476>
        if (URB_Status == USBH_URB_ERROR)
 800779e:	7bbb      	ldrb	r3, [r7, #14]
 80077a0:	2b04      	cmp	r3, #4
 80077a2:	f040 816e 	bne.w	8007a82 <USBH_HandleControl+0x476>
          phost->Control.state = CTRL_ERROR;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	220b      	movs	r2, #11
 80077aa:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2203      	movs	r2, #3
 80077b0:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80077c0:	2300      	movs	r3, #0
 80077c2:	2200      	movs	r2, #0
 80077c4:	f000 fc3a 	bl	800803c <osMessageQueuePut>
      break;
 80077c8:	e15b      	b.n	8007a82 <USBH_HandleControl+0x476>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6899      	ldr	r1, [r3, #8]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	899a      	ldrh	r2, [r3, #12]
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	795b      	ldrb	r3, [r3, #5]
 80077d6:	2001      	movs	r0, #1
 80077d8:	9000      	str	r0, [sp, #0]
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f978 	bl	8007ad0 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80077e6:	b29a      	uxth	r2, r3
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2206      	movs	r2, #6
 80077f0:	761a      	strb	r2, [r3, #24]
      break;
 80077f2:	e14d      	b.n	8007a90 <USBH_HandleControl+0x484>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	795b      	ldrb	r3, [r3, #5]
 80077f8:	4619      	mov	r1, r3
 80077fa:	6878      	ldr	r0, [r7, #4]
 80077fc:	f003 fc42 	bl	800b084 <USBH_LL_GetURBState>
 8007800:	4603      	mov	r3, r0
 8007802:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007804:	7bbb      	ldrb	r3, [r7, #14]
 8007806:	2b01      	cmp	r3, #1
 8007808:	d111      	bne.n	800782e <USBH_HandleControl+0x222>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2207      	movs	r2, #7
 800780e:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	2203      	movs	r2, #3
 8007814:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007824:	2300      	movs	r3, #0
 8007826:	2200      	movs	r2, #0
 8007828:	f000 fc08 	bl	800803c <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800782c:	e12b      	b.n	8007a86 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_STALL)
 800782e:	7bbb      	ldrb	r3, [r7, #14]
 8007830:	2b05      	cmp	r3, #5
 8007832:	d113      	bne.n	800785c <USBH_HandleControl+0x250>
        phost->Control.state = CTRL_STALLED;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	220c      	movs	r2, #12
 8007838:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800783a:	2303      	movs	r3, #3
 800783c:	73fb      	strb	r3, [r7, #15]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2203      	movs	r2, #3
 8007842:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007852:	2300      	movs	r3, #0
 8007854:	2200      	movs	r2, #0
 8007856:	f000 fbf1 	bl	800803c <osMessageQueuePut>
      break;
 800785a:	e114      	b.n	8007a86 <USBH_HandleControl+0x47a>
      else if (URB_Status == USBH_URB_NOTREADY)
 800785c:	7bbb      	ldrb	r3, [r7, #14]
 800785e:	2b02      	cmp	r3, #2
 8007860:	d111      	bne.n	8007886 <USBH_HandleControl+0x27a>
        phost->Control.state = CTRL_DATA_OUT;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2205      	movs	r2, #5
 8007866:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2203      	movs	r2, #3
 800786c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800787c:	2300      	movs	r3, #0
 800787e:	2200      	movs	r2, #0
 8007880:	f000 fbdc 	bl	800803c <osMessageQueuePut>
      break;
 8007884:	e0ff      	b.n	8007a86 <USBH_HandleControl+0x47a>
        if (URB_Status == USBH_URB_ERROR)
 8007886:	7bbb      	ldrb	r3, [r7, #14]
 8007888:	2b04      	cmp	r3, #4
 800788a:	f040 80fc 	bne.w	8007a86 <USBH_HandleControl+0x47a>
          phost->Control.state = CTRL_ERROR;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	220b      	movs	r2, #11
 8007892:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007894:	2302      	movs	r3, #2
 8007896:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2203      	movs	r2, #3
 800789c:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80078ac:	2300      	movs	r3, #0
 80078ae:	2200      	movs	r2, #0
 80078b0:	f000 fbc4 	bl	800803c <osMessageQueuePut>
      break;
 80078b4:	e0e7      	b.n	8007a86 <USBH_HandleControl+0x47a>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	791b      	ldrb	r3, [r3, #4]
 80078ba:	2200      	movs	r2, #0
 80078bc:	2100      	movs	r1, #0
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 f92b 	bl	8007b1a <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80078ca:	b29a      	uxth	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2208      	movs	r2, #8
 80078d4:	761a      	strb	r2, [r3, #24]

      break;
 80078d6:	e0db      	b.n	8007a90 <USBH_HandleControl+0x484>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	791b      	ldrb	r3, [r3, #4]
 80078dc:	4619      	mov	r1, r3
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f003 fbd0 	bl	800b084 <USBH_LL_GetURBState>
 80078e4:	4603      	mov	r3, r0
 80078e6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80078e8:	7bbb      	ldrb	r3, [r7, #14]
 80078ea:	2b01      	cmp	r3, #1
 80078ec:	d113      	bne.n	8007916 <USBH_HandleControl+0x30a>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	220d      	movs	r2, #13
 80078f2:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80078f4:	2300      	movs	r3, #0
 80078f6:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2203      	movs	r2, #3
 80078fc:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 800790c:	2300      	movs	r3, #0
 800790e:	2200      	movs	r2, #0
 8007910:	f000 fb94 	bl	800803c <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007914:	e0b9      	b.n	8007a8a <USBH_HandleControl+0x47e>
      else if (URB_Status == USBH_URB_ERROR)
 8007916:	7bbb      	ldrb	r3, [r7, #14]
 8007918:	2b04      	cmp	r3, #4
 800791a:	d111      	bne.n	8007940 <USBH_HandleControl+0x334>
        phost->Control.state = CTRL_ERROR;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	220b      	movs	r2, #11
 8007920:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2203      	movs	r2, #3
 8007926:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007936:	2300      	movs	r3, #0
 8007938:	2200      	movs	r2, #0
 800793a:	f000 fb7f 	bl	800803c <osMessageQueuePut>
      break;
 800793e:	e0a4      	b.n	8007a8a <USBH_HandleControl+0x47e>
        if (URB_Status == USBH_URB_STALL)
 8007940:	7bbb      	ldrb	r3, [r7, #14]
 8007942:	2b05      	cmp	r3, #5
 8007944:	f040 80a1 	bne.w	8007a8a <USBH_HandleControl+0x47e>
          status = USBH_NOT_SUPPORTED;
 8007948:	2303      	movs	r3, #3
 800794a:	73fb      	strb	r3, [r7, #15]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2203      	movs	r2, #3
 8007950:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007960:	2300      	movs	r3, #0
 8007962:	2200      	movs	r2, #0
 8007964:	f000 fb6a 	bl	800803c <osMessageQueuePut>
      break;
 8007968:	e08f      	b.n	8007a8a <USBH_HandleControl+0x47e>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	795b      	ldrb	r3, [r3, #5]
 800796e:	2201      	movs	r2, #1
 8007970:	9200      	str	r2, [sp, #0]
 8007972:	2200      	movs	r2, #0
 8007974:	2100      	movs	r1, #0
 8007976:	6878      	ldr	r0, [r7, #4]
 8007978:	f000 f8aa 	bl	8007ad0 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007982:	b29a      	uxth	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	220a      	movs	r2, #10
 800798c:	761a      	strb	r2, [r3, #24]
      break;
 800798e:	e07f      	b.n	8007a90 <USBH_HandleControl+0x484>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	795b      	ldrb	r3, [r3, #5]
 8007994:	4619      	mov	r1, r3
 8007996:	6878      	ldr	r0, [r7, #4]
 8007998:	f003 fb74 	bl	800b084 <USBH_LL_GetURBState>
 800799c:	4603      	mov	r3, r0
 800799e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80079a0:	7bbb      	ldrb	r3, [r7, #14]
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d113      	bne.n	80079ce <USBH_HandleControl+0x3c2>
      {
        status = USBH_OK;
 80079a6:	2300      	movs	r3, #0
 80079a8:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	220d      	movs	r2, #13
 80079ae:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2203      	movs	r2, #3
 80079b4:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
#if (osCMSIS < 0x20000U)
        (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80079c4:	2300      	movs	r3, #0
 80079c6:	2200      	movs	r2, #0
 80079c8:	f000 fb38 	bl	800803c <osMessageQueuePut>
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80079cc:	e05f      	b.n	8007a8e <USBH_HandleControl+0x482>
      else if (URB_Status == USBH_URB_NOTREADY)
 80079ce:	7bbb      	ldrb	r3, [r7, #14]
 80079d0:	2b02      	cmp	r3, #2
 80079d2:	d111      	bne.n	80079f8 <USBH_HandleControl+0x3ec>
        phost->Control.state = CTRL_STATUS_OUT;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2209      	movs	r2, #9
 80079d8:	761a      	strb	r2, [r3, #24]
        phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	2203      	movs	r2, #3
 80079de:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 80079ee:	2300      	movs	r3, #0
 80079f0:	2200      	movs	r2, #0
 80079f2:	f000 fb23 	bl	800803c <osMessageQueuePut>
      break;
 80079f6:	e04a      	b.n	8007a8e <USBH_HandleControl+0x482>
        if (URB_Status == USBH_URB_ERROR)
 80079f8:	7bbb      	ldrb	r3, [r7, #14]
 80079fa:	2b04      	cmp	r3, #4
 80079fc:	d147      	bne.n	8007a8e <USBH_HandleControl+0x482>
          phost->Control.state = CTRL_ERROR;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	220b      	movs	r2, #11
 8007a02:	761a      	strb	r2, [r3, #24]
          phost->os_msg = (uint32_t)USBH_CONTROL_EVENT;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	2203      	movs	r2, #3
 8007a08:	f8c3 23e0 	str.w	r2, [r3, #992]	; 0x3e0
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f8d3 03d8 	ldr.w	r0, [r3, #984]	; 0x3d8
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	f503 7178 	add.w	r1, r3, #992	; 0x3e0
 8007a18:	2300      	movs	r3, #0
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f000 fb0e 	bl	800803c <osMessageQueuePut>
      break;
 8007a20:	e035      	b.n	8007a8e <USBH_HandleControl+0x482>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	7e5b      	ldrb	r3, [r3, #25]
 8007a26:	3301      	adds	r3, #1
 8007a28:	b2da      	uxtb	r2, r3
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	765a      	strb	r2, [r3, #25]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	7e5b      	ldrb	r3, [r3, #25]
 8007a32:	2b02      	cmp	r3, #2
 8007a34:	d806      	bhi.n	8007a44 <USBH_HandleControl+0x438>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2201      	movs	r2, #1
 8007a3a:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	2201      	movs	r2, #1
 8007a40:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007a42:	e025      	b.n	8007a90 <USBH_HandleControl+0x484>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007a4a:	2106      	movs	r1, #6
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2200      	movs	r2, #0
 8007a54:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	795b      	ldrb	r3, [r3, #5]
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	6878      	ldr	r0, [r7, #4]
 8007a5e:	f000 f90d 	bl	8007c7c <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	791b      	ldrb	r3, [r3, #4]
 8007a66:	4619      	mov	r1, r3
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f000 f907 	bl	8007c7c <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	2200      	movs	r2, #0
 8007a72:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007a74:	2302      	movs	r3, #2
 8007a76:	73fb      	strb	r3, [r7, #15]
      break;
 8007a78:	e00a      	b.n	8007a90 <USBH_HandleControl+0x484>

    default:
      break;
 8007a7a:	bf00      	nop
 8007a7c:	e008      	b.n	8007a90 <USBH_HandleControl+0x484>
      break;
 8007a7e:	bf00      	nop
 8007a80:	e006      	b.n	8007a90 <USBH_HandleControl+0x484>
      break;
 8007a82:	bf00      	nop
 8007a84:	e004      	b.n	8007a90 <USBH_HandleControl+0x484>
      break;
 8007a86:	bf00      	nop
 8007a88:	e002      	b.n	8007a90 <USBH_HandleControl+0x484>
      break;
 8007a8a:	bf00      	nop
 8007a8c:	e000      	b.n	8007a90 <USBH_HandleControl+0x484>
      break;
 8007a8e:	bf00      	nop
  }

  return status;
 8007a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a92:	4618      	mov	r0, r3
 8007a94:	3710      	adds	r7, #16
 8007a96:	46bd      	mov	sp, r7
 8007a98:	bd80      	pop	{r7, pc}
 8007a9a:	bf00      	nop

08007a9c <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007a9c:	b580      	push	{r7, lr}
 8007a9e:	b088      	sub	sp, #32
 8007aa0:	af04      	add	r7, sp, #16
 8007aa2:	60f8      	str	r0, [r7, #12]
 8007aa4:	60b9      	str	r1, [r7, #8]
 8007aa6:	4613      	mov	r3, r2
 8007aa8:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007aaa:	79f9      	ldrb	r1, [r7, #7]
 8007aac:	2300      	movs	r3, #0
 8007aae:	9303      	str	r3, [sp, #12]
 8007ab0:	2308      	movs	r3, #8
 8007ab2:	9302      	str	r3, [sp, #8]
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	9301      	str	r3, [sp, #4]
 8007ab8:	2300      	movs	r3, #0
 8007aba:	9300      	str	r3, [sp, #0]
 8007abc:	2300      	movs	r3, #0
 8007abe:	2200      	movs	r2, #0
 8007ac0:	68f8      	ldr	r0, [r7, #12]
 8007ac2:	f003 faae 	bl	800b022 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007ac6:	2300      	movs	r3, #0
}
 8007ac8:	4618      	mov	r0, r3
 8007aca:	3710      	adds	r7, #16
 8007acc:	46bd      	mov	sp, r7
 8007ace:	bd80      	pop	{r7, pc}

08007ad0 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007ad0:	b580      	push	{r7, lr}
 8007ad2:	b088      	sub	sp, #32
 8007ad4:	af04      	add	r7, sp, #16
 8007ad6:	60f8      	str	r0, [r7, #12]
 8007ad8:	60b9      	str	r1, [r7, #8]
 8007ada:	4611      	mov	r1, r2
 8007adc:	461a      	mov	r2, r3
 8007ade:	460b      	mov	r3, r1
 8007ae0:	80fb      	strh	r3, [r7, #6]
 8007ae2:	4613      	mov	r3, r2
 8007ae4:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d001      	beq.n	8007af4 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007af0:	2300      	movs	r3, #0
 8007af2:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007af4:	7979      	ldrb	r1, [r7, #5]
 8007af6:	7e3b      	ldrb	r3, [r7, #24]
 8007af8:	9303      	str	r3, [sp, #12]
 8007afa:	88fb      	ldrh	r3, [r7, #6]
 8007afc:	9302      	str	r3, [sp, #8]
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	9301      	str	r3, [sp, #4]
 8007b02:	2301      	movs	r3, #1
 8007b04:	9300      	str	r3, [sp, #0]
 8007b06:	2300      	movs	r3, #0
 8007b08:	2200      	movs	r2, #0
 8007b0a:	68f8      	ldr	r0, [r7, #12]
 8007b0c:	f003 fa89 	bl	800b022 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007b10:	2300      	movs	r3, #0
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3710      	adds	r7, #16
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}

08007b1a <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8007b1a:	b580      	push	{r7, lr}
 8007b1c:	b088      	sub	sp, #32
 8007b1e:	af04      	add	r7, sp, #16
 8007b20:	60f8      	str	r0, [r7, #12]
 8007b22:	60b9      	str	r1, [r7, #8]
 8007b24:	4611      	mov	r1, r2
 8007b26:	461a      	mov	r2, r3
 8007b28:	460b      	mov	r3, r1
 8007b2a:	80fb      	strh	r3, [r7, #6]
 8007b2c:	4613      	mov	r3, r2
 8007b2e:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007b30:	7979      	ldrb	r1, [r7, #5]
 8007b32:	2300      	movs	r3, #0
 8007b34:	9303      	str	r3, [sp, #12]
 8007b36:	88fb      	ldrh	r3, [r7, #6]
 8007b38:	9302      	str	r3, [sp, #8]
 8007b3a:	68bb      	ldr	r3, [r7, #8]
 8007b3c:	9301      	str	r3, [sp, #4]
 8007b3e:	2301      	movs	r3, #1
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	2300      	movs	r3, #0
 8007b44:	2201      	movs	r2, #1
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f003 fa6b 	bl	800b022 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007b4c:	2300      	movs	r3, #0

}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3710      	adds	r7, #16
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b088      	sub	sp, #32
 8007b5a:	af04      	add	r7, sp, #16
 8007b5c:	60f8      	str	r0, [r7, #12]
 8007b5e:	60b9      	str	r1, [r7, #8]
 8007b60:	4611      	mov	r1, r2
 8007b62:	461a      	mov	r2, r3
 8007b64:	460b      	mov	r3, r1
 8007b66:	80fb      	strh	r3, [r7, #6]
 8007b68:	4613      	mov	r3, r2
 8007b6a:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d001      	beq.n	8007b7a <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8007b76:	2300      	movs	r3, #0
 8007b78:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007b7a:	7979      	ldrb	r1, [r7, #5]
 8007b7c:	7e3b      	ldrb	r3, [r7, #24]
 8007b7e:	9303      	str	r3, [sp, #12]
 8007b80:	88fb      	ldrh	r3, [r7, #6]
 8007b82:	9302      	str	r3, [sp, #8]
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	9301      	str	r3, [sp, #4]
 8007b88:	2301      	movs	r3, #1
 8007b8a:	9300      	str	r3, [sp, #0]
 8007b8c:	2302      	movs	r3, #2
 8007b8e:	2200      	movs	r2, #0
 8007b90:	68f8      	ldr	r0, [r7, #12]
 8007b92:	f003 fa46 	bl	800b022 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8007b96:	2300      	movs	r3, #0
}
 8007b98:	4618      	mov	r0, r3
 8007b9a:	3710      	adds	r7, #16
 8007b9c:	46bd      	mov	sp, r7
 8007b9e:	bd80      	pop	{r7, pc}

08007ba0 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007ba0:	b580      	push	{r7, lr}
 8007ba2:	b088      	sub	sp, #32
 8007ba4:	af04      	add	r7, sp, #16
 8007ba6:	60f8      	str	r0, [r7, #12]
 8007ba8:	60b9      	str	r1, [r7, #8]
 8007baa:	4611      	mov	r1, r2
 8007bac:	461a      	mov	r2, r3
 8007bae:	460b      	mov	r3, r1
 8007bb0:	80fb      	strh	r3, [r7, #6]
 8007bb2:	4613      	mov	r3, r2
 8007bb4:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007bb6:	7979      	ldrb	r1, [r7, #5]
 8007bb8:	2300      	movs	r3, #0
 8007bba:	9303      	str	r3, [sp, #12]
 8007bbc:	88fb      	ldrh	r3, [r7, #6]
 8007bbe:	9302      	str	r3, [sp, #8]
 8007bc0:	68bb      	ldr	r3, [r7, #8]
 8007bc2:	9301      	str	r3, [sp, #4]
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	2302      	movs	r3, #2
 8007bca:	2201      	movs	r2, #1
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f003 fa28 	bl	800b022 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007bd2:	2300      	movs	r3, #0
}
 8007bd4:	4618      	mov	r0, r3
 8007bd6:	3710      	adds	r7, #16
 8007bd8:	46bd      	mov	sp, r7
 8007bda:	bd80      	pop	{r7, pc}

08007bdc <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b086      	sub	sp, #24
 8007be0:	af04      	add	r7, sp, #16
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	4608      	mov	r0, r1
 8007be6:	4611      	mov	r1, r2
 8007be8:	461a      	mov	r2, r3
 8007bea:	4603      	mov	r3, r0
 8007bec:	70fb      	strb	r3, [r7, #3]
 8007bee:	460b      	mov	r3, r1
 8007bf0:	70bb      	strb	r3, [r7, #2]
 8007bf2:	4613      	mov	r3, r2
 8007bf4:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8007bf6:	7878      	ldrb	r0, [r7, #1]
 8007bf8:	78ba      	ldrb	r2, [r7, #2]
 8007bfa:	78f9      	ldrb	r1, [r7, #3]
 8007bfc:	8b3b      	ldrh	r3, [r7, #24]
 8007bfe:	9302      	str	r3, [sp, #8]
 8007c00:	7d3b      	ldrb	r3, [r7, #20]
 8007c02:	9301      	str	r3, [sp, #4]
 8007c04:	7c3b      	ldrb	r3, [r7, #16]
 8007c06:	9300      	str	r3, [sp, #0]
 8007c08:	4603      	mov	r3, r0
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f003 f9bb 	bl	800af86 <USBH_LL_OpenPipe>

  return USBH_OK;
 8007c10:	2300      	movs	r3, #0
}
 8007c12:	4618      	mov	r0, r3
 8007c14:	3708      	adds	r7, #8
 8007c16:	46bd      	mov	sp, r7
 8007c18:	bd80      	pop	{r7, pc}

08007c1a <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007c1a:	b580      	push	{r7, lr}
 8007c1c:	b082      	sub	sp, #8
 8007c1e:	af00      	add	r7, sp, #0
 8007c20:	6078      	str	r0, [r7, #4]
 8007c22:	460b      	mov	r3, r1
 8007c24:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007c26:	78fb      	ldrb	r3, [r7, #3]
 8007c28:	4619      	mov	r1, r3
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f003 f9da 	bl	800afe4 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007c30:	2300      	movs	r3, #0
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3708      	adds	r7, #8
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}

08007c3a <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007c3a:	b580      	push	{r7, lr}
 8007c3c:	b084      	sub	sp, #16
 8007c3e:	af00      	add	r7, sp, #0
 8007c40:	6078      	str	r0, [r7, #4]
 8007c42:	460b      	mov	r3, r1
 8007c44:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f000 f836 	bl	8007cb8 <USBH_GetFreePipe>
 8007c4c:	4603      	mov	r3, r0
 8007c4e:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007c50:	89fb      	ldrh	r3, [r7, #14]
 8007c52:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d00a      	beq.n	8007c70 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007c5a:	78fa      	ldrb	r2, [r7, #3]
 8007c5c:	89fb      	ldrh	r3, [r7, #14]
 8007c5e:	f003 030f 	and.w	r3, r3, #15
 8007c62:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c66:	6879      	ldr	r1, [r7, #4]
 8007c68:	33e0      	adds	r3, #224	; 0xe0
 8007c6a:	009b      	lsls	r3, r3, #2
 8007c6c:	440b      	add	r3, r1
 8007c6e:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007c70:	89fb      	ldrh	r3, [r7, #14]
 8007c72:	b2db      	uxtb	r3, r3
}
 8007c74:	4618      	mov	r0, r3
 8007c76:	3710      	adds	r7, #16
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd80      	pop	{r7, pc}

08007c7c <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b083      	sub	sp, #12
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	6078      	str	r0, [r7, #4]
 8007c84:	460b      	mov	r3, r1
 8007c86:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007c88:	78fb      	ldrb	r3, [r7, #3]
 8007c8a:	2b0f      	cmp	r3, #15
 8007c8c:	d80d      	bhi.n	8007caa <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007c8e:	78fb      	ldrb	r3, [r7, #3]
 8007c90:	687a      	ldr	r2, [r7, #4]
 8007c92:	33e0      	adds	r3, #224	; 0xe0
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4413      	add	r3, r2
 8007c98:	685a      	ldr	r2, [r3, #4]
 8007c9a:	78fb      	ldrb	r3, [r7, #3]
 8007c9c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007ca0:	6879      	ldr	r1, [r7, #4]
 8007ca2:	33e0      	adds	r3, #224	; 0xe0
 8007ca4:	009b      	lsls	r3, r3, #2
 8007ca6:	440b      	add	r3, r1
 8007ca8:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007caa:	2300      	movs	r3, #0
}
 8007cac:	4618      	mov	r0, r3
 8007cae:	370c      	adds	r7, #12
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b085      	sub	sp, #20
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	73fb      	strb	r3, [r7, #15]
 8007cc8:	e00f      	b.n	8007cea <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8007cca:	7bfb      	ldrb	r3, [r7, #15]
 8007ccc:	687a      	ldr	r2, [r7, #4]
 8007cce:	33e0      	adds	r3, #224	; 0xe0
 8007cd0:	009b      	lsls	r3, r3, #2
 8007cd2:	4413      	add	r3, r2
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d102      	bne.n	8007ce4 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8007cde:	7bfb      	ldrb	r3, [r7, #15]
 8007ce0:	b29b      	uxth	r3, r3
 8007ce2:	e007      	b.n	8007cf4 <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
 8007ce6:	3301      	adds	r3, #1
 8007ce8:	73fb      	strb	r3, [r7, #15]
 8007cea:	7bfb      	ldrb	r3, [r7, #15]
 8007cec:	2b0f      	cmp	r3, #15
 8007cee:	d9ec      	bls.n	8007cca <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8007cf0:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	3714      	adds	r7, #20
 8007cf8:	46bd      	mov	sp, r7
 8007cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cfe:	4770      	bx	lr

08007d00 <__NVIC_SetPriority>:
{
 8007d00:	b480      	push	{r7}
 8007d02:	b083      	sub	sp, #12
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	4603      	mov	r3, r0
 8007d08:	6039      	str	r1, [r7, #0]
 8007d0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	db0a      	blt.n	8007d2a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	490c      	ldr	r1, [pc, #48]	; (8007d4c <__NVIC_SetPriority+0x4c>)
 8007d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007d1e:	0112      	lsls	r2, r2, #4
 8007d20:	b2d2      	uxtb	r2, r2
 8007d22:	440b      	add	r3, r1
 8007d24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8007d28:	e00a      	b.n	8007d40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	b2da      	uxtb	r2, r3
 8007d2e:	4908      	ldr	r1, [pc, #32]	; (8007d50 <__NVIC_SetPriority+0x50>)
 8007d30:	79fb      	ldrb	r3, [r7, #7]
 8007d32:	f003 030f 	and.w	r3, r3, #15
 8007d36:	3b04      	subs	r3, #4
 8007d38:	0112      	lsls	r2, r2, #4
 8007d3a:	b2d2      	uxtb	r2, r2
 8007d3c:	440b      	add	r3, r1
 8007d3e:	761a      	strb	r2, [r3, #24]
}
 8007d40:	bf00      	nop
 8007d42:	370c      	adds	r7, #12
 8007d44:	46bd      	mov	sp, r7
 8007d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4a:	4770      	bx	lr
 8007d4c:	e000e100 	.word	0xe000e100
 8007d50:	e000ed00 	.word	0xe000ed00

08007d54 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007d54:	b580      	push	{r7, lr}
 8007d56:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007d58:	2100      	movs	r1, #0
 8007d5a:	f06f 0004 	mvn.w	r0, #4
 8007d5e:	f7ff ffcf 	bl	8007d00 <__NVIC_SetPriority>
#endif
}
 8007d62:	bf00      	nop
 8007d64:	bd80      	pop	{r7, pc}
	...

08007d68 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007d68:	b480      	push	{r7}
 8007d6a:	b083      	sub	sp, #12
 8007d6c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d6e:	f3ef 8305 	mrs	r3, IPSR
 8007d72:	603b      	str	r3, [r7, #0]
  return(result);
 8007d74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	d003      	beq.n	8007d82 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007d7a:	f06f 0305 	mvn.w	r3, #5
 8007d7e:	607b      	str	r3, [r7, #4]
 8007d80:	e00c      	b.n	8007d9c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007d82:	4b0a      	ldr	r3, [pc, #40]	; (8007dac <osKernelInitialize+0x44>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d105      	bne.n	8007d96 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007d8a:	4b08      	ldr	r3, [pc, #32]	; (8007dac <osKernelInitialize+0x44>)
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007d90:	2300      	movs	r3, #0
 8007d92:	607b      	str	r3, [r7, #4]
 8007d94:	e002      	b.n	8007d9c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007d96:	f04f 33ff 	mov.w	r3, #4294967295
 8007d9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007d9c:	687b      	ldr	r3, [r7, #4]
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	370c      	adds	r7, #12
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop
 8007dac:	20000224 	.word	0x20000224

08007db0 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007db0:	b580      	push	{r7, lr}
 8007db2:	b082      	sub	sp, #8
 8007db4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007db6:	f3ef 8305 	mrs	r3, IPSR
 8007dba:	603b      	str	r3, [r7, #0]
  return(result);
 8007dbc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d003      	beq.n	8007dca <osKernelStart+0x1a>
    stat = osErrorISR;
 8007dc2:	f06f 0305 	mvn.w	r3, #5
 8007dc6:	607b      	str	r3, [r7, #4]
 8007dc8:	e010      	b.n	8007dec <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007dca:	4b0b      	ldr	r3, [pc, #44]	; (8007df8 <osKernelStart+0x48>)
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	d109      	bne.n	8007de6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007dd2:	f7ff ffbf 	bl	8007d54 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007dd6:	4b08      	ldr	r3, [pc, #32]	; (8007df8 <osKernelStart+0x48>)
 8007dd8:	2202      	movs	r2, #2
 8007dda:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007ddc:	f001 fa50 	bl	8009280 <vTaskStartScheduler>
      stat = osOK;
 8007de0:	2300      	movs	r3, #0
 8007de2:	607b      	str	r3, [r7, #4]
 8007de4:	e002      	b.n	8007dec <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007de6:	f04f 33ff 	mov.w	r3, #4294967295
 8007dea:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007dec:	687b      	ldr	r3, [r7, #4]
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3708      	adds	r7, #8
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	20000224 	.word	0x20000224

08007dfc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b08e      	sub	sp, #56	; 0x38
 8007e00:	af04      	add	r7, sp, #16
 8007e02:	60f8      	str	r0, [r7, #12]
 8007e04:	60b9      	str	r1, [r7, #8]
 8007e06:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007e08:	2300      	movs	r3, #0
 8007e0a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e0c:	f3ef 8305 	mrs	r3, IPSR
 8007e10:	617b      	str	r3, [r7, #20]
  return(result);
 8007e12:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d17e      	bne.n	8007f16 <osThreadNew+0x11a>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d07b      	beq.n	8007f16 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007e1e:	2380      	movs	r3, #128	; 0x80
 8007e20:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007e22:	2318      	movs	r3, #24
 8007e24:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007e26:	2300      	movs	r3, #0
 8007e28:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8007e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8007e2e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d045      	beq.n	8007ec2 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d002      	beq.n	8007e44 <osThreadNew+0x48>
        name = attr->name;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	699b      	ldr	r3, [r3, #24]
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d002      	beq.n	8007e52 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	699b      	ldr	r3, [r3, #24]
 8007e50:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007e52:	69fb      	ldr	r3, [r7, #28]
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d008      	beq.n	8007e6a <osThreadNew+0x6e>
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	2b38      	cmp	r3, #56	; 0x38
 8007e5c:	d805      	bhi.n	8007e6a <osThreadNew+0x6e>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	f003 0301 	and.w	r3, r3, #1
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d001      	beq.n	8007e6e <osThreadNew+0x72>
        return (NULL);
 8007e6a:	2300      	movs	r3, #0
 8007e6c:	e054      	b.n	8007f18 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	695b      	ldr	r3, [r3, #20]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d003      	beq.n	8007e7e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	695b      	ldr	r3, [r3, #20]
 8007e7a:	089b      	lsrs	r3, r3, #2
 8007e7c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d00e      	beq.n	8007ea4 <osThreadNew+0xa8>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	68db      	ldr	r3, [r3, #12]
 8007e8a:	2b5b      	cmp	r3, #91	; 0x5b
 8007e8c:	d90a      	bls.n	8007ea4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d006      	beq.n	8007ea4 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	695b      	ldr	r3, [r3, #20]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d002      	beq.n	8007ea4 <osThreadNew+0xa8>
        mem = 1;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	61bb      	str	r3, [r7, #24]
 8007ea2:	e010      	b.n	8007ec6 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10c      	bne.n	8007ec6 <osThreadNew+0xca>
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	68db      	ldr	r3, [r3, #12]
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d108      	bne.n	8007ec6 <osThreadNew+0xca>
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	691b      	ldr	r3, [r3, #16]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d104      	bne.n	8007ec6 <osThreadNew+0xca>
          mem = 0;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	61bb      	str	r3, [r7, #24]
 8007ec0:	e001      	b.n	8007ec6 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007ec6:	69bb      	ldr	r3, [r7, #24]
 8007ec8:	2b01      	cmp	r3, #1
 8007eca:	d110      	bne.n	8007eee <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007ed0:	687a      	ldr	r2, [r7, #4]
 8007ed2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007ed4:	9202      	str	r2, [sp, #8]
 8007ed6:	9301      	str	r3, [sp, #4]
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	9300      	str	r3, [sp, #0]
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	6a3a      	ldr	r2, [r7, #32]
 8007ee0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007ee2:	68f8      	ldr	r0, [r7, #12]
 8007ee4:	f000 fff6 	bl	8008ed4 <xTaskCreateStatic>
 8007ee8:	4603      	mov	r3, r0
 8007eea:	613b      	str	r3, [r7, #16]
 8007eec:	e013      	b.n	8007f16 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d110      	bne.n	8007f16 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007ef4:	6a3b      	ldr	r3, [r7, #32]
 8007ef6:	b29a      	uxth	r2, r3
 8007ef8:	f107 0310 	add.w	r3, r7, #16
 8007efc:	9301      	str	r3, [sp, #4]
 8007efe:	69fb      	ldr	r3, [r7, #28]
 8007f00:	9300      	str	r3, [sp, #0]
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8007f06:	68f8      	ldr	r0, [r7, #12]
 8007f08:	f001 f841 	bl	8008f8e <xTaskCreate>
 8007f0c:	4603      	mov	r3, r0
 8007f0e:	2b01      	cmp	r3, #1
 8007f10:	d001      	beq.n	8007f16 <osThreadNew+0x11a>
            hTask = NULL;
 8007f12:	2300      	movs	r3, #0
 8007f14:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007f16:	693b      	ldr	r3, [r7, #16]
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3728      	adds	r7, #40	; 0x28
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}

08007f20 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b084      	sub	sp, #16
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f28:	f3ef 8305 	mrs	r3, IPSR
 8007f2c:	60bb      	str	r3, [r7, #8]
  return(result);
 8007f2e:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d003      	beq.n	8007f3c <osDelay+0x1c>
    stat = osErrorISR;
 8007f34:	f06f 0305 	mvn.w	r3, #5
 8007f38:	60fb      	str	r3, [r7, #12]
 8007f3a:	e007      	b.n	8007f4c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d002      	beq.n	8007f4c <osDelay+0x2c>
      vTaskDelay(ticks);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f001 f966 	bl	8009218 <vTaskDelay>
    }
  }

  return (stat);
 8007f4c:	68fb      	ldr	r3, [r7, #12]
}
 8007f4e:	4618      	mov	r0, r3
 8007f50:	3710      	adds	r7, #16
 8007f52:	46bd      	mov	sp, r7
 8007f54:	bd80      	pop	{r7, pc}

08007f56 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007f56:	b580      	push	{r7, lr}
 8007f58:	b08a      	sub	sp, #40	; 0x28
 8007f5a:	af02      	add	r7, sp, #8
 8007f5c:	60f8      	str	r0, [r7, #12]
 8007f5e:	60b9      	str	r1, [r7, #8]
 8007f60:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007f62:	2300      	movs	r3, #0
 8007f64:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f66:	f3ef 8305 	mrs	r3, IPSR
 8007f6a:	613b      	str	r3, [r7, #16]
  return(result);
 8007f6c:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d15f      	bne.n	8008032 <osMessageQueueNew+0xdc>
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d05c      	beq.n	8008032 <osMessageQueueNew+0xdc>
 8007f78:	68bb      	ldr	r3, [r7, #8]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	d059      	beq.n	8008032 <osMessageQueueNew+0xdc>
    mem = -1;
 8007f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8007f82:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d029      	beq.n	8007fde <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	689b      	ldr	r3, [r3, #8]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d012      	beq.n	8007fb8 <osMessageQueueNew+0x62>
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	2b4f      	cmp	r3, #79	; 0x4f
 8007f98:	d90e      	bls.n	8007fb8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00a      	beq.n	8007fb8 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	695a      	ldr	r2, [r3, #20]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	68b9      	ldr	r1, [r7, #8]
 8007faa:	fb01 f303 	mul.w	r3, r1, r3
 8007fae:	429a      	cmp	r2, r3
 8007fb0:	d302      	bcc.n	8007fb8 <osMessageQueueNew+0x62>
        mem = 1;
 8007fb2:	2301      	movs	r3, #1
 8007fb4:	61bb      	str	r3, [r7, #24]
 8007fb6:	e014      	b.n	8007fe2 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	689b      	ldr	r3, [r3, #8]
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d110      	bne.n	8007fe2 <osMessageQueueNew+0x8c>
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d10c      	bne.n	8007fe2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	d108      	bne.n	8007fe2 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	695b      	ldr	r3, [r3, #20]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d104      	bne.n	8007fe2 <osMessageQueueNew+0x8c>
          mem = 0;
 8007fd8:	2300      	movs	r3, #0
 8007fda:	61bb      	str	r3, [r7, #24]
 8007fdc:	e001      	b.n	8007fe2 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d10b      	bne.n	8008000 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	691a      	ldr	r2, [r3, #16]
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	689b      	ldr	r3, [r3, #8]
 8007ff0:	2100      	movs	r1, #0
 8007ff2:	9100      	str	r1, [sp, #0]
 8007ff4:	68b9      	ldr	r1, [r7, #8]
 8007ff6:	68f8      	ldr	r0, [r7, #12]
 8007ff8:	f000 fa2e 	bl	8008458 <xQueueGenericCreateStatic>
 8007ffc:	61f8      	str	r0, [r7, #28]
 8007ffe:	e008      	b.n	8008012 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8008000:	69bb      	ldr	r3, [r7, #24]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d105      	bne.n	8008012 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8008006:	2200      	movs	r2, #0
 8008008:	68b9      	ldr	r1, [r7, #8]
 800800a:	68f8      	ldr	r0, [r7, #12]
 800800c:	f000 fa9c 	bl	8008548 <xQueueGenericCreate>
 8008010:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008012:	69fb      	ldr	r3, [r7, #28]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d00c      	beq.n	8008032 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d003      	beq.n	8008026 <osMessageQueueNew+0xd0>
        name = attr->name;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	617b      	str	r3, [r7, #20]
 8008024:	e001      	b.n	800802a <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008026:	2300      	movs	r3, #0
 8008028:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800802a:	6979      	ldr	r1, [r7, #20]
 800802c:	69f8      	ldr	r0, [r7, #28]
 800802e:	f000 fef3 	bl	8008e18 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008032:	69fb      	ldr	r3, [r7, #28]
}
 8008034:	4618      	mov	r0, r3
 8008036:	3720      	adds	r7, #32
 8008038:	46bd      	mov	sp, r7
 800803a:	bd80      	pop	{r7, pc}

0800803c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800803c:	b580      	push	{r7, lr}
 800803e:	b088      	sub	sp, #32
 8008040:	af00      	add	r7, sp, #0
 8008042:	60f8      	str	r0, [r7, #12]
 8008044:	60b9      	str	r1, [r7, #8]
 8008046:	603b      	str	r3, [r7, #0]
 8008048:	4613      	mov	r3, r2
 800804a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008050:	2300      	movs	r3, #0
 8008052:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008054:	f3ef 8305 	mrs	r3, IPSR
 8008058:	617b      	str	r3, [r7, #20]
  return(result);
 800805a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800805c:	2b00      	cmp	r3, #0
 800805e:	d028      	beq.n	80080b2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008060:	69bb      	ldr	r3, [r7, #24]
 8008062:	2b00      	cmp	r3, #0
 8008064:	d005      	beq.n	8008072 <osMessageQueuePut+0x36>
 8008066:	68bb      	ldr	r3, [r7, #8]
 8008068:	2b00      	cmp	r3, #0
 800806a:	d002      	beq.n	8008072 <osMessageQueuePut+0x36>
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d003      	beq.n	800807a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008072:	f06f 0303 	mvn.w	r3, #3
 8008076:	61fb      	str	r3, [r7, #28]
 8008078:	e038      	b.n	80080ec <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800807a:	2300      	movs	r3, #0
 800807c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800807e:	f107 0210 	add.w	r2, r7, #16
 8008082:	2300      	movs	r3, #0
 8008084:	68b9      	ldr	r1, [r7, #8]
 8008086:	69b8      	ldr	r0, [r7, #24]
 8008088:	f000 fbba 	bl	8008800 <xQueueGenericSendFromISR>
 800808c:	4603      	mov	r3, r0
 800808e:	2b01      	cmp	r3, #1
 8008090:	d003      	beq.n	800809a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008092:	f06f 0302 	mvn.w	r3, #2
 8008096:	61fb      	str	r3, [r7, #28]
 8008098:	e028      	b.n	80080ec <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	2b00      	cmp	r3, #0
 800809e:	d025      	beq.n	80080ec <osMessageQueuePut+0xb0>
 80080a0:	4b15      	ldr	r3, [pc, #84]	; (80080f8 <osMessageQueuePut+0xbc>)
 80080a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80080a6:	601a      	str	r2, [r3, #0]
 80080a8:	f3bf 8f4f 	dsb	sy
 80080ac:	f3bf 8f6f 	isb	sy
 80080b0:	e01c      	b.n	80080ec <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80080b2:	69bb      	ldr	r3, [r7, #24]
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d002      	beq.n	80080be <osMessageQueuePut+0x82>
 80080b8:	68bb      	ldr	r3, [r7, #8]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d103      	bne.n	80080c6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80080be:	f06f 0303 	mvn.w	r3, #3
 80080c2:	61fb      	str	r3, [r7, #28]
 80080c4:	e012      	b.n	80080ec <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80080c6:	2300      	movs	r3, #0
 80080c8:	683a      	ldr	r2, [r7, #0]
 80080ca:	68b9      	ldr	r1, [r7, #8]
 80080cc:	69b8      	ldr	r0, [r7, #24]
 80080ce:	f000 fa99 	bl	8008604 <xQueueGenericSend>
 80080d2:	4603      	mov	r3, r0
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d009      	beq.n	80080ec <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d003      	beq.n	80080e6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80080de:	f06f 0301 	mvn.w	r3, #1
 80080e2:	61fb      	str	r3, [r7, #28]
 80080e4:	e002      	b.n	80080ec <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80080e6:	f06f 0302 	mvn.w	r3, #2
 80080ea:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80080ec:	69fb      	ldr	r3, [r7, #28]
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3720      	adds	r7, #32
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bd80      	pop	{r7, pc}
 80080f6:	bf00      	nop
 80080f8:	e000ed04 	.word	0xe000ed04

080080fc <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b088      	sub	sp, #32
 8008100:	af00      	add	r7, sp, #0
 8008102:	60f8      	str	r0, [r7, #12]
 8008104:	60b9      	str	r1, [r7, #8]
 8008106:	607a      	str	r2, [r7, #4]
 8008108:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800810e:	2300      	movs	r3, #0
 8008110:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008112:	f3ef 8305 	mrs	r3, IPSR
 8008116:	617b      	str	r3, [r7, #20]
  return(result);
 8008118:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800811a:	2b00      	cmp	r3, #0
 800811c:	d028      	beq.n	8008170 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800811e:	69bb      	ldr	r3, [r7, #24]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d005      	beq.n	8008130 <osMessageQueueGet+0x34>
 8008124:	68bb      	ldr	r3, [r7, #8]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d002      	beq.n	8008130 <osMessageQueueGet+0x34>
 800812a:	683b      	ldr	r3, [r7, #0]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d003      	beq.n	8008138 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8008130:	f06f 0303 	mvn.w	r3, #3
 8008134:	61fb      	str	r3, [r7, #28]
 8008136:	e037      	b.n	80081a8 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8008138:	2300      	movs	r3, #0
 800813a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800813c:	f107 0310 	add.w	r3, r7, #16
 8008140:	461a      	mov	r2, r3
 8008142:	68b9      	ldr	r1, [r7, #8]
 8008144:	69b8      	ldr	r0, [r7, #24]
 8008146:	f000 fcd7 	bl	8008af8 <xQueueReceiveFromISR>
 800814a:	4603      	mov	r3, r0
 800814c:	2b01      	cmp	r3, #1
 800814e:	d003      	beq.n	8008158 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008150:	f06f 0302 	mvn.w	r3, #2
 8008154:	61fb      	str	r3, [r7, #28]
 8008156:	e027      	b.n	80081a8 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008158:	693b      	ldr	r3, [r7, #16]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d024      	beq.n	80081a8 <osMessageQueueGet+0xac>
 800815e:	4b15      	ldr	r3, [pc, #84]	; (80081b4 <osMessageQueueGet+0xb8>)
 8008160:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008164:	601a      	str	r2, [r3, #0]
 8008166:	f3bf 8f4f 	dsb	sy
 800816a:	f3bf 8f6f 	isb	sy
 800816e:	e01b      	b.n	80081a8 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d002      	beq.n	800817c <osMessageQueueGet+0x80>
 8008176:	68bb      	ldr	r3, [r7, #8]
 8008178:	2b00      	cmp	r3, #0
 800817a:	d103      	bne.n	8008184 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800817c:	f06f 0303 	mvn.w	r3, #3
 8008180:	61fb      	str	r3, [r7, #28]
 8008182:	e011      	b.n	80081a8 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008184:	683a      	ldr	r2, [r7, #0]
 8008186:	68b9      	ldr	r1, [r7, #8]
 8008188:	69b8      	ldr	r0, [r7, #24]
 800818a:	f000 fbd5 	bl	8008938 <xQueueReceive>
 800818e:	4603      	mov	r3, r0
 8008190:	2b01      	cmp	r3, #1
 8008192:	d009      	beq.n	80081a8 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d003      	beq.n	80081a2 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800819a:	f06f 0301 	mvn.w	r3, #1
 800819e:	61fb      	str	r3, [r7, #28]
 80081a0:	e002      	b.n	80081a8 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80081a2:	f06f 0302 	mvn.w	r3, #2
 80081a6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80081a8:	69fb      	ldr	r3, [r7, #28]
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	3720      	adds	r7, #32
 80081ae:	46bd      	mov	sp, r7
 80081b0:	bd80      	pop	{r7, pc}
 80081b2:	bf00      	nop
 80081b4:	e000ed04 	.word	0xe000ed04

080081b8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80081b8:	b480      	push	{r7}
 80081ba:	b085      	sub	sp, #20
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	4a07      	ldr	r2, [pc, #28]	; (80081e4 <vApplicationGetIdleTaskMemory+0x2c>)
 80081c8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	4a06      	ldr	r2, [pc, #24]	; (80081e8 <vApplicationGetIdleTaskMemory+0x30>)
 80081ce:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2280      	movs	r2, #128	; 0x80
 80081d4:	601a      	str	r2, [r3, #0]
}
 80081d6:	bf00      	nop
 80081d8:	3714      	adds	r7, #20
 80081da:	46bd      	mov	sp, r7
 80081dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e0:	4770      	bx	lr
 80081e2:	bf00      	nop
 80081e4:	20000228 	.word	0x20000228
 80081e8:	20000284 	.word	0x20000284

080081ec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80081ec:	b480      	push	{r7}
 80081ee:	b085      	sub	sp, #20
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	60f8      	str	r0, [r7, #12]
 80081f4:	60b9      	str	r1, [r7, #8]
 80081f6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	4a07      	ldr	r2, [pc, #28]	; (8008218 <vApplicationGetTimerTaskMemory+0x2c>)
 80081fc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	4a06      	ldr	r2, [pc, #24]	; (800821c <vApplicationGetTimerTaskMemory+0x30>)
 8008202:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	f44f 7280 	mov.w	r2, #256	; 0x100
 800820a:	601a      	str	r2, [r3, #0]
}
 800820c:	bf00      	nop
 800820e:	3714      	adds	r7, #20
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr
 8008218:	20000484 	.word	0x20000484
 800821c:	200004e0 	.word	0x200004e0

08008220 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f103 0208 	add.w	r2, r3, #8
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f04f 32ff 	mov.w	r2, #4294967295
 8008238:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	f103 0208 	add.w	r2, r3, #8
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	f103 0208 	add.w	r2, r3, #8
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	2200      	movs	r2, #0
 8008252:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008254:	bf00      	nop
 8008256:	370c      	adds	r7, #12
 8008258:	46bd      	mov	sp, r7
 800825a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825e:	4770      	bx	lr

08008260 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008260:	b480      	push	{r7}
 8008262:	b083      	sub	sp, #12
 8008264:	af00      	add	r7, sp, #0
 8008266:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800826e:	bf00      	nop
 8008270:	370c      	adds	r7, #12
 8008272:	46bd      	mov	sp, r7
 8008274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008278:	4770      	bx	lr

0800827a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800827a:	b480      	push	{r7}
 800827c:	b085      	sub	sp, #20
 800827e:	af00      	add	r7, sp, #0
 8008280:	6078      	str	r0, [r7, #4]
 8008282:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	685b      	ldr	r3, [r3, #4]
 8008288:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	68fa      	ldr	r2, [r7, #12]
 800828e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	689a      	ldr	r2, [r3, #8]
 8008294:	683b      	ldr	r3, [r7, #0]
 8008296:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	689b      	ldr	r3, [r3, #8]
 800829c:	683a      	ldr	r2, [r7, #0]
 800829e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	683a      	ldr	r2, [r7, #0]
 80082a4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80082a6:	683b      	ldr	r3, [r7, #0]
 80082a8:	687a      	ldr	r2, [r7, #4]
 80082aa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	1c5a      	adds	r2, r3, #1
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	601a      	str	r2, [r3, #0]
}
 80082b6:	bf00      	nop
 80082b8:	3714      	adds	r7, #20
 80082ba:	46bd      	mov	sp, r7
 80082bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082c0:	4770      	bx	lr

080082c2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80082c2:	b480      	push	{r7}
 80082c4:	b085      	sub	sp, #20
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
 80082ca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80082cc:	683b      	ldr	r3, [r7, #0]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80082d2:	68bb      	ldr	r3, [r7, #8]
 80082d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d8:	d103      	bne.n	80082e2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	691b      	ldr	r3, [r3, #16]
 80082de:	60fb      	str	r3, [r7, #12]
 80082e0:	e00c      	b.n	80082fc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	3308      	adds	r3, #8
 80082e6:	60fb      	str	r3, [r7, #12]
 80082e8:	e002      	b.n	80082f0 <vListInsert+0x2e>
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	60fb      	str	r3, [r7, #12]
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	685b      	ldr	r3, [r3, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68ba      	ldr	r2, [r7, #8]
 80082f8:	429a      	cmp	r2, r3
 80082fa:	d2f6      	bcs.n	80082ea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	685a      	ldr	r2, [r3, #4]
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008304:	683b      	ldr	r3, [r7, #0]
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	683a      	ldr	r2, [r7, #0]
 800830a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	68fa      	ldr	r2, [r7, #12]
 8008310:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	683a      	ldr	r2, [r7, #0]
 8008316:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	687a      	ldr	r2, [r7, #4]
 800831c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	1c5a      	adds	r2, r3, #1
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	601a      	str	r2, [r3, #0]
}
 8008328:	bf00      	nop
 800832a:	3714      	adds	r7, #20
 800832c:	46bd      	mov	sp, r7
 800832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008332:	4770      	bx	lr

08008334 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008334:	b480      	push	{r7}
 8008336:	b085      	sub	sp, #20
 8008338:	af00      	add	r7, sp, #0
 800833a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	691b      	ldr	r3, [r3, #16]
 8008340:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	685b      	ldr	r3, [r3, #4]
 8008346:	687a      	ldr	r2, [r7, #4]
 8008348:	6892      	ldr	r2, [r2, #8]
 800834a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	6852      	ldr	r2, [r2, #4]
 8008354:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	687a      	ldr	r2, [r7, #4]
 800835c:	429a      	cmp	r2, r3
 800835e:	d103      	bne.n	8008368 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	689a      	ldr	r2, [r3, #8]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2200      	movs	r2, #0
 800836c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	1e5a      	subs	r2, r3, #1
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
}
 800837c:	4618      	mov	r0, r3
 800837e:	3714      	adds	r7, #20
 8008380:	46bd      	mov	sp, r7
 8008382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008386:	4770      	bx	lr

08008388 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b084      	sub	sp, #16
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
 8008390:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d10a      	bne.n	80083b2 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800839c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80083a0:	f383 8811 	msr	BASEPRI, r3
 80083a4:	f3bf 8f6f 	isb	sy
 80083a8:	f3bf 8f4f 	dsb	sy
 80083ac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80083ae:	bf00      	nop
 80083b0:	e7fe      	b.n	80083b0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80083b2:	f002 f907 	bl	800a5c4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681a      	ldr	r2, [r3, #0]
 80083ba:	68fb      	ldr	r3, [r7, #12]
 80083bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083be:	68f9      	ldr	r1, [r7, #12]
 80083c0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80083c2:	fb01 f303 	mul.w	r3, r1, r3
 80083c6:	441a      	add	r2, r3
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	2200      	movs	r2, #0
 80083d0:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681a      	ldr	r2, [r3, #0]
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681a      	ldr	r2, [r3, #0]
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80083e2:	3b01      	subs	r3, #1
 80083e4:	68f9      	ldr	r1, [r7, #12]
 80083e6:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80083e8:	fb01 f303 	mul.w	r3, r1, r3
 80083ec:	441a      	add	r2, r3
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	22ff      	movs	r2, #255	; 0xff
 80083f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	22ff      	movs	r2, #255	; 0xff
 80083fe:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	2b00      	cmp	r3, #0
 8008406:	d114      	bne.n	8008432 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	691b      	ldr	r3, [r3, #16]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d01a      	beq.n	8008446 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	3310      	adds	r3, #16
 8008414:	4618      	mov	r0, r3
 8008416:	f001 f9bd 	bl	8009794 <xTaskRemoveFromEventList>
 800841a:	4603      	mov	r3, r0
 800841c:	2b00      	cmp	r3, #0
 800841e:	d012      	beq.n	8008446 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008420:	4b0c      	ldr	r3, [pc, #48]	; (8008454 <xQueueGenericReset+0xcc>)
 8008422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008426:	601a      	str	r2, [r3, #0]
 8008428:	f3bf 8f4f 	dsb	sy
 800842c:	f3bf 8f6f 	isb	sy
 8008430:	e009      	b.n	8008446 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	3310      	adds	r3, #16
 8008436:	4618      	mov	r0, r3
 8008438:	f7ff fef2 	bl	8008220 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	3324      	adds	r3, #36	; 0x24
 8008440:	4618      	mov	r0, r3
 8008442:	f7ff feed 	bl	8008220 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008446:	f002 f8ed 	bl	800a624 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800844a:	2301      	movs	r3, #1
}
 800844c:	4618      	mov	r0, r3
 800844e:	3710      	adds	r7, #16
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}
 8008454:	e000ed04 	.word	0xe000ed04

08008458 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008458:	b580      	push	{r7, lr}
 800845a:	b08e      	sub	sp, #56	; 0x38
 800845c:	af02      	add	r7, sp, #8
 800845e:	60f8      	str	r0, [r7, #12]
 8008460:	60b9      	str	r1, [r7, #8]
 8008462:	607a      	str	r2, [r7, #4]
 8008464:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	2b00      	cmp	r3, #0
 800846a:	d10a      	bne.n	8008482 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800846c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008470:	f383 8811 	msr	BASEPRI, r3
 8008474:	f3bf 8f6f 	isb	sy
 8008478:	f3bf 8f4f 	dsb	sy
 800847c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800847e:	bf00      	nop
 8008480:	e7fe      	b.n	8008480 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	2b00      	cmp	r3, #0
 8008486:	d10a      	bne.n	800849e <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008488:	f04f 0350 	mov.w	r3, #80	; 0x50
 800848c:	f383 8811 	msr	BASEPRI, r3
 8008490:	f3bf 8f6f 	isb	sy
 8008494:	f3bf 8f4f 	dsb	sy
 8008498:	627b      	str	r3, [r7, #36]	; 0x24
}
 800849a:	bf00      	nop
 800849c:	e7fe      	b.n	800849c <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d002      	beq.n	80084aa <xQueueGenericCreateStatic+0x52>
 80084a4:	68bb      	ldr	r3, [r7, #8]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d001      	beq.n	80084ae <xQueueGenericCreateStatic+0x56>
 80084aa:	2301      	movs	r3, #1
 80084ac:	e000      	b.n	80084b0 <xQueueGenericCreateStatic+0x58>
 80084ae:	2300      	movs	r3, #0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d10a      	bne.n	80084ca <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80084b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084b8:	f383 8811 	msr	BASEPRI, r3
 80084bc:	f3bf 8f6f 	isb	sy
 80084c0:	f3bf 8f4f 	dsb	sy
 80084c4:	623b      	str	r3, [r7, #32]
}
 80084c6:	bf00      	nop
 80084c8:	e7fe      	b.n	80084c8 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d102      	bne.n	80084d6 <xQueueGenericCreateStatic+0x7e>
 80084d0:	68bb      	ldr	r3, [r7, #8]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d101      	bne.n	80084da <xQueueGenericCreateStatic+0x82>
 80084d6:	2301      	movs	r3, #1
 80084d8:	e000      	b.n	80084dc <xQueueGenericCreateStatic+0x84>
 80084da:	2300      	movs	r3, #0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d10a      	bne.n	80084f6 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 80084e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80084e4:	f383 8811 	msr	BASEPRI, r3
 80084e8:	f3bf 8f6f 	isb	sy
 80084ec:	f3bf 8f4f 	dsb	sy
 80084f0:	61fb      	str	r3, [r7, #28]
}
 80084f2:	bf00      	nop
 80084f4:	e7fe      	b.n	80084f4 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80084f6:	2350      	movs	r3, #80	; 0x50
 80084f8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80084fa:	697b      	ldr	r3, [r7, #20]
 80084fc:	2b50      	cmp	r3, #80	; 0x50
 80084fe:	d00a      	beq.n	8008516 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008500:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008504:	f383 8811 	msr	BASEPRI, r3
 8008508:	f3bf 8f6f 	isb	sy
 800850c:	f3bf 8f4f 	dsb	sy
 8008510:	61bb      	str	r3, [r7, #24]
}
 8008512:	bf00      	nop
 8008514:	e7fe      	b.n	8008514 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008516:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800851c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800851e:	2b00      	cmp	r3, #0
 8008520:	d00d      	beq.n	800853e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008524:	2201      	movs	r2, #1
 8008526:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800852a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800852e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008530:	9300      	str	r3, [sp, #0]
 8008532:	4613      	mov	r3, r2
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	68b9      	ldr	r1, [r7, #8]
 8008538:	68f8      	ldr	r0, [r7, #12]
 800853a:	f000 f83f 	bl	80085bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800853e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008540:	4618      	mov	r0, r3
 8008542:	3730      	adds	r7, #48	; 0x30
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008548:	b580      	push	{r7, lr}
 800854a:	b08a      	sub	sp, #40	; 0x28
 800854c:	af02      	add	r7, sp, #8
 800854e:	60f8      	str	r0, [r7, #12]
 8008550:	60b9      	str	r1, [r7, #8]
 8008552:	4613      	mov	r3, r2
 8008554:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d10a      	bne.n	8008572 <xQueueGenericCreate+0x2a>
	__asm volatile
 800855c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008560:	f383 8811 	msr	BASEPRI, r3
 8008564:	f3bf 8f6f 	isb	sy
 8008568:	f3bf 8f4f 	dsb	sy
 800856c:	613b      	str	r3, [r7, #16]
}
 800856e:	bf00      	nop
 8008570:	e7fe      	b.n	8008570 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	68ba      	ldr	r2, [r7, #8]
 8008576:	fb02 f303 	mul.w	r3, r2, r3
 800857a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800857c:	69fb      	ldr	r3, [r7, #28]
 800857e:	3350      	adds	r3, #80	; 0x50
 8008580:	4618      	mov	r0, r3
 8008582:	f002 f941 	bl	800a808 <pvPortMalloc>
 8008586:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8008588:	69bb      	ldr	r3, [r7, #24]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d011      	beq.n	80085b2 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800858e:	69bb      	ldr	r3, [r7, #24]
 8008590:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008592:	697b      	ldr	r3, [r7, #20]
 8008594:	3350      	adds	r3, #80	; 0x50
 8008596:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8008598:	69bb      	ldr	r3, [r7, #24]
 800859a:	2200      	movs	r2, #0
 800859c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80085a0:	79fa      	ldrb	r2, [r7, #7]
 80085a2:	69bb      	ldr	r3, [r7, #24]
 80085a4:	9300      	str	r3, [sp, #0]
 80085a6:	4613      	mov	r3, r2
 80085a8:	697a      	ldr	r2, [r7, #20]
 80085aa:	68b9      	ldr	r1, [r7, #8]
 80085ac:	68f8      	ldr	r0, [r7, #12]
 80085ae:	f000 f805 	bl	80085bc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80085b2:	69bb      	ldr	r3, [r7, #24]
	}
 80085b4:	4618      	mov	r0, r3
 80085b6:	3720      	adds	r7, #32
 80085b8:	46bd      	mov	sp, r7
 80085ba:	bd80      	pop	{r7, pc}

080085bc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80085bc:	b580      	push	{r7, lr}
 80085be:	b084      	sub	sp, #16
 80085c0:	af00      	add	r7, sp, #0
 80085c2:	60f8      	str	r0, [r7, #12]
 80085c4:	60b9      	str	r1, [r7, #8]
 80085c6:	607a      	str	r2, [r7, #4]
 80085c8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d103      	bne.n	80085d8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80085d0:	69bb      	ldr	r3, [r7, #24]
 80085d2:	69ba      	ldr	r2, [r7, #24]
 80085d4:	601a      	str	r2, [r3, #0]
 80085d6:	e002      	b.n	80085de <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	687a      	ldr	r2, [r7, #4]
 80085dc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80085de:	69bb      	ldr	r3, [r7, #24]
 80085e0:	68fa      	ldr	r2, [r7, #12]
 80085e2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80085e4:	69bb      	ldr	r3, [r7, #24]
 80085e6:	68ba      	ldr	r2, [r7, #8]
 80085e8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80085ea:	2101      	movs	r1, #1
 80085ec:	69b8      	ldr	r0, [r7, #24]
 80085ee:	f7ff fecb 	bl	8008388 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80085f2:	69bb      	ldr	r3, [r7, #24]
 80085f4:	78fa      	ldrb	r2, [r7, #3]
 80085f6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80085fa:	bf00      	nop
 80085fc:	3710      	adds	r7, #16
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
	...

08008604 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008604:	b580      	push	{r7, lr}
 8008606:	b08e      	sub	sp, #56	; 0x38
 8008608:	af00      	add	r7, sp, #0
 800860a:	60f8      	str	r0, [r7, #12]
 800860c:	60b9      	str	r1, [r7, #8]
 800860e:	607a      	str	r2, [r7, #4]
 8008610:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008612:	2300      	movs	r3, #0
 8008614:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800861a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800861c:	2b00      	cmp	r3, #0
 800861e:	d10a      	bne.n	8008636 <xQueueGenericSend+0x32>
	__asm volatile
 8008620:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008624:	f383 8811 	msr	BASEPRI, r3
 8008628:	f3bf 8f6f 	isb	sy
 800862c:	f3bf 8f4f 	dsb	sy
 8008630:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008632:	bf00      	nop
 8008634:	e7fe      	b.n	8008634 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008636:	68bb      	ldr	r3, [r7, #8]
 8008638:	2b00      	cmp	r3, #0
 800863a:	d103      	bne.n	8008644 <xQueueGenericSend+0x40>
 800863c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800863e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008640:	2b00      	cmp	r3, #0
 8008642:	d101      	bne.n	8008648 <xQueueGenericSend+0x44>
 8008644:	2301      	movs	r3, #1
 8008646:	e000      	b.n	800864a <xQueueGenericSend+0x46>
 8008648:	2300      	movs	r3, #0
 800864a:	2b00      	cmp	r3, #0
 800864c:	d10a      	bne.n	8008664 <xQueueGenericSend+0x60>
	__asm volatile
 800864e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008652:	f383 8811 	msr	BASEPRI, r3
 8008656:	f3bf 8f6f 	isb	sy
 800865a:	f3bf 8f4f 	dsb	sy
 800865e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008660:	bf00      	nop
 8008662:	e7fe      	b.n	8008662 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008664:	683b      	ldr	r3, [r7, #0]
 8008666:	2b02      	cmp	r3, #2
 8008668:	d103      	bne.n	8008672 <xQueueGenericSend+0x6e>
 800866a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800866c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800866e:	2b01      	cmp	r3, #1
 8008670:	d101      	bne.n	8008676 <xQueueGenericSend+0x72>
 8008672:	2301      	movs	r3, #1
 8008674:	e000      	b.n	8008678 <xQueueGenericSend+0x74>
 8008676:	2300      	movs	r3, #0
 8008678:	2b00      	cmp	r3, #0
 800867a:	d10a      	bne.n	8008692 <xQueueGenericSend+0x8e>
	__asm volatile
 800867c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008680:	f383 8811 	msr	BASEPRI, r3
 8008684:	f3bf 8f6f 	isb	sy
 8008688:	f3bf 8f4f 	dsb	sy
 800868c:	623b      	str	r3, [r7, #32]
}
 800868e:	bf00      	nop
 8008690:	e7fe      	b.n	8008690 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008692:	f001 fa3d 	bl	8009b10 <xTaskGetSchedulerState>
 8008696:	4603      	mov	r3, r0
 8008698:	2b00      	cmp	r3, #0
 800869a:	d102      	bne.n	80086a2 <xQueueGenericSend+0x9e>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	d101      	bne.n	80086a6 <xQueueGenericSend+0xa2>
 80086a2:	2301      	movs	r3, #1
 80086a4:	e000      	b.n	80086a8 <xQueueGenericSend+0xa4>
 80086a6:	2300      	movs	r3, #0
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d10a      	bne.n	80086c2 <xQueueGenericSend+0xbe>
	__asm volatile
 80086ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80086b0:	f383 8811 	msr	BASEPRI, r3
 80086b4:	f3bf 8f6f 	isb	sy
 80086b8:	f3bf 8f4f 	dsb	sy
 80086bc:	61fb      	str	r3, [r7, #28]
}
 80086be:	bf00      	nop
 80086c0:	e7fe      	b.n	80086c0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80086c2:	f001 ff7f 	bl	800a5c4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80086c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80086ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80086ce:	429a      	cmp	r2, r3
 80086d0:	d302      	bcc.n	80086d8 <xQueueGenericSend+0xd4>
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d129      	bne.n	800872c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80086d8:	683a      	ldr	r2, [r7, #0]
 80086da:	68b9      	ldr	r1, [r7, #8]
 80086dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80086de:	f000 fa8b 	bl	8008bf8 <prvCopyDataToQueue>
 80086e2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80086e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d010      	beq.n	800870e <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80086ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80086ee:	3324      	adds	r3, #36	; 0x24
 80086f0:	4618      	mov	r0, r3
 80086f2:	f001 f84f 	bl	8009794 <xTaskRemoveFromEventList>
 80086f6:	4603      	mov	r3, r0
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d013      	beq.n	8008724 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80086fc:	4b3f      	ldr	r3, [pc, #252]	; (80087fc <xQueueGenericSend+0x1f8>)
 80086fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008702:	601a      	str	r2, [r3, #0]
 8008704:	f3bf 8f4f 	dsb	sy
 8008708:	f3bf 8f6f 	isb	sy
 800870c:	e00a      	b.n	8008724 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800870e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008710:	2b00      	cmp	r3, #0
 8008712:	d007      	beq.n	8008724 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008714:	4b39      	ldr	r3, [pc, #228]	; (80087fc <xQueueGenericSend+0x1f8>)
 8008716:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800871a:	601a      	str	r2, [r3, #0]
 800871c:	f3bf 8f4f 	dsb	sy
 8008720:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008724:	f001 ff7e 	bl	800a624 <vPortExitCritical>
				return pdPASS;
 8008728:	2301      	movs	r3, #1
 800872a:	e063      	b.n	80087f4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d103      	bne.n	800873a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008732:	f001 ff77 	bl	800a624 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8008736:	2300      	movs	r3, #0
 8008738:	e05c      	b.n	80087f4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800873a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800873c:	2b00      	cmp	r3, #0
 800873e:	d106      	bne.n	800874e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008740:	f107 0314 	add.w	r3, r7, #20
 8008744:	4618      	mov	r0, r3
 8008746:	f001 f889 	bl	800985c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800874a:	2301      	movs	r3, #1
 800874c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800874e:	f001 ff69 	bl	800a624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008752:	f000 fdfb 	bl	800934c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008756:	f001 ff35 	bl	800a5c4 <vPortEnterCritical>
 800875a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800875c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008760:	b25b      	sxtb	r3, r3
 8008762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008766:	d103      	bne.n	8008770 <xQueueGenericSend+0x16c>
 8008768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800876a:	2200      	movs	r2, #0
 800876c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008772:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008776:	b25b      	sxtb	r3, r3
 8008778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800877c:	d103      	bne.n	8008786 <xQueueGenericSend+0x182>
 800877e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008780:	2200      	movs	r2, #0
 8008782:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008786:	f001 ff4d 	bl	800a624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800878a:	1d3a      	adds	r2, r7, #4
 800878c:	f107 0314 	add.w	r3, r7, #20
 8008790:	4611      	mov	r1, r2
 8008792:	4618      	mov	r0, r3
 8008794:	f001 f878 	bl	8009888 <xTaskCheckForTimeOut>
 8008798:	4603      	mov	r3, r0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d124      	bne.n	80087e8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800879e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80087a0:	f000 fb22 	bl	8008de8 <prvIsQueueFull>
 80087a4:	4603      	mov	r3, r0
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d018      	beq.n	80087dc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80087aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087ac:	3310      	adds	r3, #16
 80087ae:	687a      	ldr	r2, [r7, #4]
 80087b0:	4611      	mov	r1, r2
 80087b2:	4618      	mov	r0, r3
 80087b4:	f000 ff9e 	bl	80096f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80087b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80087ba:	f000 faad 	bl	8008d18 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80087be:	f000 fdd3 	bl	8009368 <xTaskResumeAll>
 80087c2:	4603      	mov	r3, r0
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	f47f af7c 	bne.w	80086c2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80087ca:	4b0c      	ldr	r3, [pc, #48]	; (80087fc <xQueueGenericSend+0x1f8>)
 80087cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80087d0:	601a      	str	r2, [r3, #0]
 80087d2:	f3bf 8f4f 	dsb	sy
 80087d6:	f3bf 8f6f 	isb	sy
 80087da:	e772      	b.n	80086c2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80087dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80087de:	f000 fa9b 	bl	8008d18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80087e2:	f000 fdc1 	bl	8009368 <xTaskResumeAll>
 80087e6:	e76c      	b.n	80086c2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80087e8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80087ea:	f000 fa95 	bl	8008d18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80087ee:	f000 fdbb 	bl	8009368 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80087f2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3738      	adds	r7, #56	; 0x38
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}
 80087fc:	e000ed04 	.word	0xe000ed04

08008800 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008800:	b580      	push	{r7, lr}
 8008802:	b090      	sub	sp, #64	; 0x40
 8008804:	af00      	add	r7, sp, #0
 8008806:	60f8      	str	r0, [r7, #12]
 8008808:	60b9      	str	r1, [r7, #8]
 800880a:	607a      	str	r2, [r7, #4]
 800880c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8008812:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008814:	2b00      	cmp	r3, #0
 8008816:	d10a      	bne.n	800882e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8008818:	f04f 0350 	mov.w	r3, #80	; 0x50
 800881c:	f383 8811 	msr	BASEPRI, r3
 8008820:	f3bf 8f6f 	isb	sy
 8008824:	f3bf 8f4f 	dsb	sy
 8008828:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800882a:	bf00      	nop
 800882c:	e7fe      	b.n	800882c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d103      	bne.n	800883c <xQueueGenericSendFromISR+0x3c>
 8008834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008838:	2b00      	cmp	r3, #0
 800883a:	d101      	bne.n	8008840 <xQueueGenericSendFromISR+0x40>
 800883c:	2301      	movs	r3, #1
 800883e:	e000      	b.n	8008842 <xQueueGenericSendFromISR+0x42>
 8008840:	2300      	movs	r3, #0
 8008842:	2b00      	cmp	r3, #0
 8008844:	d10a      	bne.n	800885c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8008846:	f04f 0350 	mov.w	r3, #80	; 0x50
 800884a:	f383 8811 	msr	BASEPRI, r3
 800884e:	f3bf 8f6f 	isb	sy
 8008852:	f3bf 8f4f 	dsb	sy
 8008856:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008858:	bf00      	nop
 800885a:	e7fe      	b.n	800885a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	2b02      	cmp	r3, #2
 8008860:	d103      	bne.n	800886a <xQueueGenericSendFromISR+0x6a>
 8008862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008866:	2b01      	cmp	r3, #1
 8008868:	d101      	bne.n	800886e <xQueueGenericSendFromISR+0x6e>
 800886a:	2301      	movs	r3, #1
 800886c:	e000      	b.n	8008870 <xQueueGenericSendFromISR+0x70>
 800886e:	2300      	movs	r3, #0
 8008870:	2b00      	cmp	r3, #0
 8008872:	d10a      	bne.n	800888a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8008874:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008878:	f383 8811 	msr	BASEPRI, r3
 800887c:	f3bf 8f6f 	isb	sy
 8008880:	f3bf 8f4f 	dsb	sy
 8008884:	623b      	str	r3, [r7, #32]
}
 8008886:	bf00      	nop
 8008888:	e7fe      	b.n	8008888 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800888a:	f001 ff7d 	bl	800a788 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800888e:	f3ef 8211 	mrs	r2, BASEPRI
 8008892:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008896:	f383 8811 	msr	BASEPRI, r3
 800889a:	f3bf 8f6f 	isb	sy
 800889e:	f3bf 8f4f 	dsb	sy
 80088a2:	61fa      	str	r2, [r7, #28]
 80088a4:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80088a6:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80088a8:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80088aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d302      	bcc.n	80088bc <xQueueGenericSendFromISR+0xbc>
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	2b02      	cmp	r3, #2
 80088ba:	d12f      	bne.n	800891c <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80088bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80088c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088ca:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80088cc:	683a      	ldr	r2, [r7, #0]
 80088ce:	68b9      	ldr	r1, [r7, #8]
 80088d0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80088d2:	f000 f991 	bl	8008bf8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80088d6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80088da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088de:	d112      	bne.n	8008906 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80088e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d016      	beq.n	8008916 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80088e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088ea:	3324      	adds	r3, #36	; 0x24
 80088ec:	4618      	mov	r0, r3
 80088ee:	f000 ff51 	bl	8009794 <xTaskRemoveFromEventList>
 80088f2:	4603      	mov	r3, r0
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00e      	beq.n	8008916 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d00b      	beq.n	8008916 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2201      	movs	r2, #1
 8008902:	601a      	str	r2, [r3, #0]
 8008904:	e007      	b.n	8008916 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008906:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800890a:	3301      	adds	r3, #1
 800890c:	b2db      	uxtb	r3, r3
 800890e:	b25a      	sxtb	r2, r3
 8008910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008912:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8008916:	2301      	movs	r3, #1
 8008918:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800891a:	e001      	b.n	8008920 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800891c:	2300      	movs	r3, #0
 800891e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008920:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008922:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800892a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800892c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800892e:	4618      	mov	r0, r3
 8008930:	3740      	adds	r7, #64	; 0x40
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
	...

08008938 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008938:	b580      	push	{r7, lr}
 800893a:	b08c      	sub	sp, #48	; 0x30
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008944:	2300      	movs	r3, #0
 8008946:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800894c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800894e:	2b00      	cmp	r3, #0
 8008950:	d10a      	bne.n	8008968 <xQueueReceive+0x30>
	__asm volatile
 8008952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008956:	f383 8811 	msr	BASEPRI, r3
 800895a:	f3bf 8f6f 	isb	sy
 800895e:	f3bf 8f4f 	dsb	sy
 8008962:	623b      	str	r3, [r7, #32]
}
 8008964:	bf00      	nop
 8008966:	e7fe      	b.n	8008966 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	2b00      	cmp	r3, #0
 800896c:	d103      	bne.n	8008976 <xQueueReceive+0x3e>
 800896e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008972:	2b00      	cmp	r3, #0
 8008974:	d101      	bne.n	800897a <xQueueReceive+0x42>
 8008976:	2301      	movs	r3, #1
 8008978:	e000      	b.n	800897c <xQueueReceive+0x44>
 800897a:	2300      	movs	r3, #0
 800897c:	2b00      	cmp	r3, #0
 800897e:	d10a      	bne.n	8008996 <xQueueReceive+0x5e>
	__asm volatile
 8008980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008984:	f383 8811 	msr	BASEPRI, r3
 8008988:	f3bf 8f6f 	isb	sy
 800898c:	f3bf 8f4f 	dsb	sy
 8008990:	61fb      	str	r3, [r7, #28]
}
 8008992:	bf00      	nop
 8008994:	e7fe      	b.n	8008994 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008996:	f001 f8bb 	bl	8009b10 <xTaskGetSchedulerState>
 800899a:	4603      	mov	r3, r0
 800899c:	2b00      	cmp	r3, #0
 800899e:	d102      	bne.n	80089a6 <xQueueReceive+0x6e>
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d101      	bne.n	80089aa <xQueueReceive+0x72>
 80089a6:	2301      	movs	r3, #1
 80089a8:	e000      	b.n	80089ac <xQueueReceive+0x74>
 80089aa:	2300      	movs	r3, #0
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d10a      	bne.n	80089c6 <xQueueReceive+0x8e>
	__asm volatile
 80089b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089b4:	f383 8811 	msr	BASEPRI, r3
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	61bb      	str	r3, [r7, #24]
}
 80089c2:	bf00      	nop
 80089c4:	e7fe      	b.n	80089c4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80089c6:	f001 fdfd 	bl	800a5c4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089ce:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80089d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d01f      	beq.n	8008a16 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80089d6:	68b9      	ldr	r1, [r7, #8]
 80089d8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80089da:	f000 f977 	bl	8008ccc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80089de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089e0:	1e5a      	subs	r2, r3, #1
 80089e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089e4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80089e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089e8:	691b      	ldr	r3, [r3, #16]
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d00f      	beq.n	8008a0e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80089ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089f0:	3310      	adds	r3, #16
 80089f2:	4618      	mov	r0, r3
 80089f4:	f000 fece 	bl	8009794 <xTaskRemoveFromEventList>
 80089f8:	4603      	mov	r3, r0
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d007      	beq.n	8008a0e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80089fe:	4b3d      	ldr	r3, [pc, #244]	; (8008af4 <xQueueReceive+0x1bc>)
 8008a00:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008a04:	601a      	str	r2, [r3, #0]
 8008a06:	f3bf 8f4f 	dsb	sy
 8008a0a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008a0e:	f001 fe09 	bl	800a624 <vPortExitCritical>
				return pdPASS;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e069      	b.n	8008aea <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d103      	bne.n	8008a24 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008a1c:	f001 fe02 	bl	800a624 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008a20:	2300      	movs	r3, #0
 8008a22:	e062      	b.n	8008aea <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008a24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d106      	bne.n	8008a38 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008a2a:	f107 0310 	add.w	r3, r7, #16
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f000 ff14 	bl	800985c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008a34:	2301      	movs	r3, #1
 8008a36:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008a38:	f001 fdf4 	bl	800a624 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008a3c:	f000 fc86 	bl	800934c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008a40:	f001 fdc0 	bl	800a5c4 <vPortEnterCritical>
 8008a44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a46:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a4a:	b25b      	sxtb	r3, r3
 8008a4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a50:	d103      	bne.n	8008a5a <xQueueReceive+0x122>
 8008a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a54:	2200      	movs	r2, #0
 8008a56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008a5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a5c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a60:	b25b      	sxtb	r3, r3
 8008a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a66:	d103      	bne.n	8008a70 <xQueueReceive+0x138>
 8008a68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008a70:	f001 fdd8 	bl	800a624 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008a74:	1d3a      	adds	r2, r7, #4
 8008a76:	f107 0310 	add.w	r3, r7, #16
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	f000 ff03 	bl	8009888 <xTaskCheckForTimeOut>
 8008a82:	4603      	mov	r3, r0
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d123      	bne.n	8008ad0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008a88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008a8a:	f000 f997 	bl	8008dbc <prvIsQueueEmpty>
 8008a8e:	4603      	mov	r3, r0
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d017      	beq.n	8008ac4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008a96:	3324      	adds	r3, #36	; 0x24
 8008a98:	687a      	ldr	r2, [r7, #4]
 8008a9a:	4611      	mov	r1, r2
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f000 fe29 	bl	80096f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008aa2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008aa4:	f000 f938 	bl	8008d18 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008aa8:	f000 fc5e 	bl	8009368 <xTaskResumeAll>
 8008aac:	4603      	mov	r3, r0
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d189      	bne.n	80089c6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8008ab2:	4b10      	ldr	r3, [pc, #64]	; (8008af4 <xQueueReceive+0x1bc>)
 8008ab4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008ab8:	601a      	str	r2, [r3, #0]
 8008aba:	f3bf 8f4f 	dsb	sy
 8008abe:	f3bf 8f6f 	isb	sy
 8008ac2:	e780      	b.n	80089c6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008ac4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ac6:	f000 f927 	bl	8008d18 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008aca:	f000 fc4d 	bl	8009368 <xTaskResumeAll>
 8008ace:	e77a      	b.n	80089c6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008ad0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008ad2:	f000 f921 	bl	8008d18 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008ad6:	f000 fc47 	bl	8009368 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ada:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8008adc:	f000 f96e 	bl	8008dbc <prvIsQueueEmpty>
 8008ae0:	4603      	mov	r3, r0
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	f43f af6f 	beq.w	80089c6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008ae8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008aea:	4618      	mov	r0, r3
 8008aec:	3730      	adds	r7, #48	; 0x30
 8008aee:	46bd      	mov	sp, r7
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	bf00      	nop
 8008af4:	e000ed04 	.word	0xe000ed04

08008af8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b08e      	sub	sp, #56	; 0x38
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d10a      	bne.n	8008b24 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8008b0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b12:	f383 8811 	msr	BASEPRI, r3
 8008b16:	f3bf 8f6f 	isb	sy
 8008b1a:	f3bf 8f4f 	dsb	sy
 8008b1e:	623b      	str	r3, [r7, #32]
}
 8008b20:	bf00      	nop
 8008b22:	e7fe      	b.n	8008b22 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d103      	bne.n	8008b32 <xQueueReceiveFromISR+0x3a>
 8008b2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b2e:	2b00      	cmp	r3, #0
 8008b30:	d101      	bne.n	8008b36 <xQueueReceiveFromISR+0x3e>
 8008b32:	2301      	movs	r3, #1
 8008b34:	e000      	b.n	8008b38 <xQueueReceiveFromISR+0x40>
 8008b36:	2300      	movs	r3, #0
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d10a      	bne.n	8008b52 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8008b3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b40:	f383 8811 	msr	BASEPRI, r3
 8008b44:	f3bf 8f6f 	isb	sy
 8008b48:	f3bf 8f4f 	dsb	sy
 8008b4c:	61fb      	str	r3, [r7, #28]
}
 8008b4e:	bf00      	nop
 8008b50:	e7fe      	b.n	8008b50 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008b52:	f001 fe19 	bl	800a788 <vPortValidateInterruptPriority>
	__asm volatile
 8008b56:	f3ef 8211 	mrs	r2, BASEPRI
 8008b5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008b5e:	f383 8811 	msr	BASEPRI, r3
 8008b62:	f3bf 8f6f 	isb	sy
 8008b66:	f3bf 8f4f 	dsb	sy
 8008b6a:	61ba      	str	r2, [r7, #24]
 8008b6c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008b6e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008b70:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b76:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008b78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d02f      	beq.n	8008bde <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008b7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b80:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008b84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008b88:	68b9      	ldr	r1, [r7, #8]
 8008b8a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8008b8c:	f000 f89e 	bl	8008ccc <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008b90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b92:	1e5a      	subs	r2, r3, #1
 8008b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008b96:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008b98:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8008b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ba0:	d112      	bne.n	8008bc8 <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba4:	691b      	ldr	r3, [r3, #16]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d016      	beq.n	8008bd8 <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bac:	3310      	adds	r3, #16
 8008bae:	4618      	mov	r0, r3
 8008bb0:	f000 fdf0 	bl	8009794 <xTaskRemoveFromEventList>
 8008bb4:	4603      	mov	r3, r0
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d00e      	beq.n	8008bd8 <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d00b      	beq.n	8008bd8 <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2201      	movs	r2, #1
 8008bc4:	601a      	str	r2, [r3, #0]
 8008bc6:	e007      	b.n	8008bd8 <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008bc8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008bcc:	3301      	adds	r3, #1
 8008bce:	b2db      	uxtb	r3, r3
 8008bd0:	b25a      	sxtb	r2, r3
 8008bd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008bd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8008bd8:	2301      	movs	r3, #1
 8008bda:	637b      	str	r3, [r7, #52]	; 0x34
 8008bdc:	e001      	b.n	8008be2 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8008bde:	2300      	movs	r3, #0
 8008be0:	637b      	str	r3, [r7, #52]	; 0x34
 8008be2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008be4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008be6:	693b      	ldr	r3, [r7, #16]
 8008be8:	f383 8811 	msr	BASEPRI, r3
}
 8008bec:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008bee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	3738      	adds	r7, #56	; 0x38
 8008bf4:	46bd      	mov	sp, r7
 8008bf6:	bd80      	pop	{r7, pc}

08008bf8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b086      	sub	sp, #24
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008c04:	2300      	movs	r3, #0
 8008c06:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c0c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10d      	bne.n	8008c32 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d14d      	bne.n	8008cba <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	689b      	ldr	r3, [r3, #8]
 8008c22:	4618      	mov	r0, r3
 8008c24:	f000 ff92 	bl	8009b4c <xTaskPriorityDisinherit>
 8008c28:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2200      	movs	r2, #0
 8008c2e:	609a      	str	r2, [r3, #8]
 8008c30:	e043      	b.n	8008cba <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2b00      	cmp	r3, #0
 8008c36:	d119      	bne.n	8008c6c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6858      	ldr	r0, [r3, #4]
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c40:	461a      	mov	r2, r3
 8008c42:	68b9      	ldr	r1, [r7, #8]
 8008c44:	f002 fb06 	bl	800b254 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	685a      	ldr	r2, [r3, #4]
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c50:	441a      	add	r2, r3
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	685a      	ldr	r2, [r3, #4]
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	689b      	ldr	r3, [r3, #8]
 8008c5e:	429a      	cmp	r2, r3
 8008c60:	d32b      	bcc.n	8008cba <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	681a      	ldr	r2, [r3, #0]
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	605a      	str	r2, [r3, #4]
 8008c6a:	e026      	b.n	8008cba <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	68d8      	ldr	r0, [r3, #12]
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c74:	461a      	mov	r2, r3
 8008c76:	68b9      	ldr	r1, [r7, #8]
 8008c78:	f002 faec 	bl	800b254 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	68da      	ldr	r2, [r3, #12]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c84:	425b      	negs	r3, r3
 8008c86:	441a      	add	r2, r3
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	68da      	ldr	r2, [r3, #12]
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	429a      	cmp	r2, r3
 8008c96:	d207      	bcs.n	8008ca8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	689a      	ldr	r2, [r3, #8]
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ca0:	425b      	negs	r3, r3
 8008ca2:	441a      	add	r2, r3
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	2b02      	cmp	r3, #2
 8008cac:	d105      	bne.n	8008cba <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008cae:	693b      	ldr	r3, [r7, #16]
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d002      	beq.n	8008cba <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008cb4:	693b      	ldr	r3, [r7, #16]
 8008cb6:	3b01      	subs	r3, #1
 8008cb8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	1c5a      	adds	r2, r3, #1
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008cc2:	697b      	ldr	r3, [r7, #20]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	3718      	adds	r7, #24
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	bd80      	pop	{r7, pc}

08008ccc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008ccc:	b580      	push	{r7, lr}
 8008cce:	b082      	sub	sp, #8
 8008cd0:	af00      	add	r7, sp, #0
 8008cd2:	6078      	str	r0, [r7, #4]
 8008cd4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d018      	beq.n	8008d10 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	68da      	ldr	r2, [r3, #12]
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ce6:	441a      	add	r2, r3
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	68da      	ldr	r2, [r3, #12]
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	689b      	ldr	r3, [r3, #8]
 8008cf4:	429a      	cmp	r2, r3
 8008cf6:	d303      	bcc.n	8008d00 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681a      	ldr	r2, [r3, #0]
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	68d9      	ldr	r1, [r3, #12]
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d08:	461a      	mov	r2, r3
 8008d0a:	6838      	ldr	r0, [r7, #0]
 8008d0c:	f002 faa2 	bl	800b254 <memcpy>
	}
}
 8008d10:	bf00      	nop
 8008d12:	3708      	adds	r7, #8
 8008d14:	46bd      	mov	sp, r7
 8008d16:	bd80      	pop	{r7, pc}

08008d18 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b084      	sub	sp, #16
 8008d1c:	af00      	add	r7, sp, #0
 8008d1e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008d20:	f001 fc50 	bl	800a5c4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008d2a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d2c:	e011      	b.n	8008d52 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d012      	beq.n	8008d5c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	3324      	adds	r3, #36	; 0x24
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f000 fd2a 	bl	8009794 <xTaskRemoveFromEventList>
 8008d40:	4603      	mov	r3, r0
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d001      	beq.n	8008d4a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008d46:	f000 fe01 	bl	800994c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008d4a:	7bfb      	ldrb	r3, [r7, #15]
 8008d4c:	3b01      	subs	r3, #1
 8008d4e:	b2db      	uxtb	r3, r3
 8008d50:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	dce9      	bgt.n	8008d2e <prvUnlockQueue+0x16>
 8008d5a:	e000      	b.n	8008d5e <prvUnlockQueue+0x46>
					break;
 8008d5c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	22ff      	movs	r2, #255	; 0xff
 8008d62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8008d66:	f001 fc5d 	bl	800a624 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008d6a:	f001 fc2b 	bl	800a5c4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008d74:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d76:	e011      	b.n	8008d9c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d012      	beq.n	8008da6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	3310      	adds	r3, #16
 8008d84:	4618      	mov	r0, r3
 8008d86:	f000 fd05 	bl	8009794 <xTaskRemoveFromEventList>
 8008d8a:	4603      	mov	r3, r0
 8008d8c:	2b00      	cmp	r3, #0
 8008d8e:	d001      	beq.n	8008d94 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008d90:	f000 fddc 	bl	800994c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008d94:	7bbb      	ldrb	r3, [r7, #14]
 8008d96:	3b01      	subs	r3, #1
 8008d98:	b2db      	uxtb	r3, r3
 8008d9a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d9c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	dce9      	bgt.n	8008d78 <prvUnlockQueue+0x60>
 8008da4:	e000      	b.n	8008da8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008da6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	22ff      	movs	r2, #255	; 0xff
 8008dac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8008db0:	f001 fc38 	bl	800a624 <vPortExitCritical>
}
 8008db4:	bf00      	nop
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b084      	sub	sp, #16
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008dc4:	f001 fbfe 	bl	800a5c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d102      	bne.n	8008dd6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008dd0:	2301      	movs	r3, #1
 8008dd2:	60fb      	str	r3, [r7, #12]
 8008dd4:	e001      	b.n	8008dda <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008dda:	f001 fc23 	bl	800a624 <vPortExitCritical>

	return xReturn;
 8008dde:	68fb      	ldr	r3, [r7, #12]
}
 8008de0:	4618      	mov	r0, r3
 8008de2:	3710      	adds	r7, #16
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008df0:	f001 fbe8 	bl	800a5c4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dfc:	429a      	cmp	r2, r3
 8008dfe:	d102      	bne.n	8008e06 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008e00:	2301      	movs	r3, #1
 8008e02:	60fb      	str	r3, [r7, #12]
 8008e04:	e001      	b.n	8008e0a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008e06:	2300      	movs	r3, #0
 8008e08:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008e0a:	f001 fc0b 	bl	800a624 <vPortExitCritical>

	return xReturn;
 8008e0e:	68fb      	ldr	r3, [r7, #12]
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	3710      	adds	r7, #16
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bd80      	pop	{r7, pc}

08008e18 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008e18:	b480      	push	{r7}
 8008e1a:	b085      	sub	sp, #20
 8008e1c:	af00      	add	r7, sp, #0
 8008e1e:	6078      	str	r0, [r7, #4]
 8008e20:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e22:	2300      	movs	r3, #0
 8008e24:	60fb      	str	r3, [r7, #12]
 8008e26:	e014      	b.n	8008e52 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008e28:	4a0f      	ldr	r2, [pc, #60]	; (8008e68 <vQueueAddToRegistry+0x50>)
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d10b      	bne.n	8008e4c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008e34:	490c      	ldr	r1, [pc, #48]	; (8008e68 <vQueueAddToRegistry+0x50>)
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	683a      	ldr	r2, [r7, #0]
 8008e3a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008e3e:	4a0a      	ldr	r2, [pc, #40]	; (8008e68 <vQueueAddToRegistry+0x50>)
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	00db      	lsls	r3, r3, #3
 8008e44:	4413      	add	r3, r2
 8008e46:	687a      	ldr	r2, [r7, #4]
 8008e48:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008e4a:	e006      	b.n	8008e5a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	3301      	adds	r3, #1
 8008e50:	60fb      	str	r3, [r7, #12]
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2b07      	cmp	r3, #7
 8008e56:	d9e7      	bls.n	8008e28 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008e58:	bf00      	nop
 8008e5a:	bf00      	nop
 8008e5c:	3714      	adds	r7, #20
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	200008e0 	.word	0x200008e0

08008e6c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b086      	sub	sp, #24
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008e7c:	f001 fba2 	bl	800a5c4 <vPortEnterCritical>
 8008e80:	697b      	ldr	r3, [r7, #20]
 8008e82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008e86:	b25b      	sxtb	r3, r3
 8008e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e8c:	d103      	bne.n	8008e96 <vQueueWaitForMessageRestricted+0x2a>
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	2200      	movs	r2, #0
 8008e92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008e9c:	b25b      	sxtb	r3, r3
 8008e9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ea2:	d103      	bne.n	8008eac <vQueueWaitForMessageRestricted+0x40>
 8008ea4:	697b      	ldr	r3, [r7, #20]
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008eac:	f001 fbba 	bl	800a624 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008eb0:	697b      	ldr	r3, [r7, #20]
 8008eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d106      	bne.n	8008ec6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008eb8:	697b      	ldr	r3, [r7, #20]
 8008eba:	3324      	adds	r3, #36	; 0x24
 8008ebc:	687a      	ldr	r2, [r7, #4]
 8008ebe:	68b9      	ldr	r1, [r7, #8]
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	f000 fc3b 	bl	800973c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008ec6:	6978      	ldr	r0, [r7, #20]
 8008ec8:	f7ff ff26 	bl	8008d18 <prvUnlockQueue>
	}
 8008ecc:	bf00      	nop
 8008ece:	3718      	adds	r7, #24
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b08e      	sub	sp, #56	; 0x38
 8008ed8:	af04      	add	r7, sp, #16
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
 8008ee0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ee4:	2b00      	cmp	r3, #0
 8008ee6:	d10a      	bne.n	8008efe <xTaskCreateStatic+0x2a>
	__asm volatile
 8008ee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008eec:	f383 8811 	msr	BASEPRI, r3
 8008ef0:	f3bf 8f6f 	isb	sy
 8008ef4:	f3bf 8f4f 	dsb	sy
 8008ef8:	623b      	str	r3, [r7, #32]
}
 8008efa:	bf00      	nop
 8008efc:	e7fe      	b.n	8008efc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008efe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d10a      	bne.n	8008f1a <xTaskCreateStatic+0x46>
	__asm volatile
 8008f04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f08:	f383 8811 	msr	BASEPRI, r3
 8008f0c:	f3bf 8f6f 	isb	sy
 8008f10:	f3bf 8f4f 	dsb	sy
 8008f14:	61fb      	str	r3, [r7, #28]
}
 8008f16:	bf00      	nop
 8008f18:	e7fe      	b.n	8008f18 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008f1a:	235c      	movs	r3, #92	; 0x5c
 8008f1c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008f1e:	693b      	ldr	r3, [r7, #16]
 8008f20:	2b5c      	cmp	r3, #92	; 0x5c
 8008f22:	d00a      	beq.n	8008f3a <xTaskCreateStatic+0x66>
	__asm volatile
 8008f24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f28:	f383 8811 	msr	BASEPRI, r3
 8008f2c:	f3bf 8f6f 	isb	sy
 8008f30:	f3bf 8f4f 	dsb	sy
 8008f34:	61bb      	str	r3, [r7, #24]
}
 8008f36:	bf00      	nop
 8008f38:	e7fe      	b.n	8008f38 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008f3a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008f3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d01e      	beq.n	8008f80 <xTaskCreateStatic+0xac>
 8008f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d01b      	beq.n	8008f80 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f4a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008f4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008f50:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008f52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f54:	2202      	movs	r2, #2
 8008f56:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	9303      	str	r3, [sp, #12]
 8008f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f60:	9302      	str	r3, [sp, #8]
 8008f62:	f107 0314 	add.w	r3, r7, #20
 8008f66:	9301      	str	r3, [sp, #4]
 8008f68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	683b      	ldr	r3, [r7, #0]
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	68b9      	ldr	r1, [r7, #8]
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f000 f850 	bl	8009018 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f78:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8008f7a:	f000 f8dd 	bl	8009138 <prvAddNewTaskToReadyList>
 8008f7e:	e001      	b.n	8008f84 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8008f80:	2300      	movs	r3, #0
 8008f82:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008f84:	697b      	ldr	r3, [r7, #20]
	}
 8008f86:	4618      	mov	r0, r3
 8008f88:	3728      	adds	r7, #40	; 0x28
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	bd80      	pop	{r7, pc}

08008f8e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008f8e:	b580      	push	{r7, lr}
 8008f90:	b08c      	sub	sp, #48	; 0x30
 8008f92:	af04      	add	r7, sp, #16
 8008f94:	60f8      	str	r0, [r7, #12]
 8008f96:	60b9      	str	r1, [r7, #8]
 8008f98:	603b      	str	r3, [r7, #0]
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008f9e:	88fb      	ldrh	r3, [r7, #6]
 8008fa0:	009b      	lsls	r3, r3, #2
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f001 fc30 	bl	800a808 <pvPortMalloc>
 8008fa8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d00e      	beq.n	8008fce <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008fb0:	205c      	movs	r0, #92	; 0x5c
 8008fb2:	f001 fc29 	bl	800a808 <pvPortMalloc>
 8008fb6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008fb8:	69fb      	ldr	r3, [r7, #28]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d003      	beq.n	8008fc6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008fbe:	69fb      	ldr	r3, [r7, #28]
 8008fc0:	697a      	ldr	r2, [r7, #20]
 8008fc2:	631a      	str	r2, [r3, #48]	; 0x30
 8008fc4:	e005      	b.n	8008fd2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008fc6:	6978      	ldr	r0, [r7, #20]
 8008fc8:	f001 fcea 	bl	800a9a0 <vPortFree>
 8008fcc:	e001      	b.n	8008fd2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008fce:	2300      	movs	r3, #0
 8008fd0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008fd2:	69fb      	ldr	r3, [r7, #28]
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d017      	beq.n	8009008 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008fd8:	69fb      	ldr	r3, [r7, #28]
 8008fda:	2200      	movs	r2, #0
 8008fdc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008fe0:	88fa      	ldrh	r2, [r7, #6]
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	9303      	str	r3, [sp, #12]
 8008fe6:	69fb      	ldr	r3, [r7, #28]
 8008fe8:	9302      	str	r3, [sp, #8]
 8008fea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fec:	9301      	str	r3, [sp, #4]
 8008fee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ff0:	9300      	str	r3, [sp, #0]
 8008ff2:	683b      	ldr	r3, [r7, #0]
 8008ff4:	68b9      	ldr	r1, [r7, #8]
 8008ff6:	68f8      	ldr	r0, [r7, #12]
 8008ff8:	f000 f80e 	bl	8009018 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008ffc:	69f8      	ldr	r0, [r7, #28]
 8008ffe:	f000 f89b 	bl	8009138 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009002:	2301      	movs	r3, #1
 8009004:	61bb      	str	r3, [r7, #24]
 8009006:	e002      	b.n	800900e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009008:	f04f 33ff 	mov.w	r3, #4294967295
 800900c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800900e:	69bb      	ldr	r3, [r7, #24]
	}
 8009010:	4618      	mov	r0, r3
 8009012:	3720      	adds	r7, #32
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b088      	sub	sp, #32
 800901c:	af00      	add	r7, sp, #0
 800901e:	60f8      	str	r0, [r7, #12]
 8009020:	60b9      	str	r1, [r7, #8]
 8009022:	607a      	str	r2, [r7, #4]
 8009024:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009026:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009028:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	009b      	lsls	r3, r3, #2
 800902e:	461a      	mov	r2, r3
 8009030:	21a5      	movs	r1, #165	; 0xa5
 8009032:	f002 f91d 	bl	800b270 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009036:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009038:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8009040:	3b01      	subs	r3, #1
 8009042:	009b      	lsls	r3, r3, #2
 8009044:	4413      	add	r3, r2
 8009046:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009048:	69bb      	ldr	r3, [r7, #24]
 800904a:	f023 0307 	bic.w	r3, r3, #7
 800904e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009050:	69bb      	ldr	r3, [r7, #24]
 8009052:	f003 0307 	and.w	r3, r3, #7
 8009056:	2b00      	cmp	r3, #0
 8009058:	d00a      	beq.n	8009070 <prvInitialiseNewTask+0x58>
	__asm volatile
 800905a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800905e:	f383 8811 	msr	BASEPRI, r3
 8009062:	f3bf 8f6f 	isb	sy
 8009066:	f3bf 8f4f 	dsb	sy
 800906a:	617b      	str	r3, [r7, #20]
}
 800906c:	bf00      	nop
 800906e:	e7fe      	b.n	800906e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	2b00      	cmp	r3, #0
 8009074:	d01f      	beq.n	80090b6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009076:	2300      	movs	r3, #0
 8009078:	61fb      	str	r3, [r7, #28]
 800907a:	e012      	b.n	80090a2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800907c:	68ba      	ldr	r2, [r7, #8]
 800907e:	69fb      	ldr	r3, [r7, #28]
 8009080:	4413      	add	r3, r2
 8009082:	7819      	ldrb	r1, [r3, #0]
 8009084:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009086:	69fb      	ldr	r3, [r7, #28]
 8009088:	4413      	add	r3, r2
 800908a:	3334      	adds	r3, #52	; 0x34
 800908c:	460a      	mov	r2, r1
 800908e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009090:	68ba      	ldr	r2, [r7, #8]
 8009092:	69fb      	ldr	r3, [r7, #28]
 8009094:	4413      	add	r3, r2
 8009096:	781b      	ldrb	r3, [r3, #0]
 8009098:	2b00      	cmp	r3, #0
 800909a:	d006      	beq.n	80090aa <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800909c:	69fb      	ldr	r3, [r7, #28]
 800909e:	3301      	adds	r3, #1
 80090a0:	61fb      	str	r3, [r7, #28]
 80090a2:	69fb      	ldr	r3, [r7, #28]
 80090a4:	2b0f      	cmp	r3, #15
 80090a6:	d9e9      	bls.n	800907c <prvInitialiseNewTask+0x64>
 80090a8:	e000      	b.n	80090ac <prvInitialiseNewTask+0x94>
			{
				break;
 80090aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80090ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ae:	2200      	movs	r2, #0
 80090b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80090b4:	e003      	b.n	80090be <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80090b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090b8:	2200      	movs	r2, #0
 80090ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80090be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090c0:	2b37      	cmp	r3, #55	; 0x37
 80090c2:	d901      	bls.n	80090c8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80090c4:	2337      	movs	r3, #55	; 0x37
 80090c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80090c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80090cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80090ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80090d2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80090d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090d6:	2200      	movs	r2, #0
 80090d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80090da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090dc:	3304      	adds	r3, #4
 80090de:	4618      	mov	r0, r3
 80090e0:	f7ff f8be 	bl	8008260 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80090e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090e6:	3318      	adds	r3, #24
 80090e8:	4618      	mov	r0, r3
 80090ea:	f7ff f8b9 	bl	8008260 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80090ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80090f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80090fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80090fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009100:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009102:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8009104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009106:	2200      	movs	r2, #0
 8009108:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800910a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800910c:	2200      	movs	r2, #0
 800910e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009112:	683a      	ldr	r2, [r7, #0]
 8009114:	68f9      	ldr	r1, [r7, #12]
 8009116:	69b8      	ldr	r0, [r7, #24]
 8009118:	f001 f928 	bl	800a36c <pxPortInitialiseStack>
 800911c:	4602      	mov	r2, r0
 800911e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009120:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8009122:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009124:	2b00      	cmp	r3, #0
 8009126:	d002      	beq.n	800912e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009128:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800912a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800912c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800912e:	bf00      	nop
 8009130:	3720      	adds	r7, #32
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}
	...

08009138 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009138:	b580      	push	{r7, lr}
 800913a:	b082      	sub	sp, #8
 800913c:	af00      	add	r7, sp, #0
 800913e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009140:	f001 fa40 	bl	800a5c4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009144:	4b2d      	ldr	r3, [pc, #180]	; (80091fc <prvAddNewTaskToReadyList+0xc4>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	3301      	adds	r3, #1
 800914a:	4a2c      	ldr	r2, [pc, #176]	; (80091fc <prvAddNewTaskToReadyList+0xc4>)
 800914c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800914e:	4b2c      	ldr	r3, [pc, #176]	; (8009200 <prvAddNewTaskToReadyList+0xc8>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d109      	bne.n	800916a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009156:	4a2a      	ldr	r2, [pc, #168]	; (8009200 <prvAddNewTaskToReadyList+0xc8>)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800915c:	4b27      	ldr	r3, [pc, #156]	; (80091fc <prvAddNewTaskToReadyList+0xc4>)
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	2b01      	cmp	r3, #1
 8009162:	d110      	bne.n	8009186 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009164:	f000 fc16 	bl	8009994 <prvInitialiseTaskLists>
 8009168:	e00d      	b.n	8009186 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800916a:	4b26      	ldr	r3, [pc, #152]	; (8009204 <prvAddNewTaskToReadyList+0xcc>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d109      	bne.n	8009186 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009172:	4b23      	ldr	r3, [pc, #140]	; (8009200 <prvAddNewTaskToReadyList+0xc8>)
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800917c:	429a      	cmp	r2, r3
 800917e:	d802      	bhi.n	8009186 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009180:	4a1f      	ldr	r2, [pc, #124]	; (8009200 <prvAddNewTaskToReadyList+0xc8>)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009186:	4b20      	ldr	r3, [pc, #128]	; (8009208 <prvAddNewTaskToReadyList+0xd0>)
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	3301      	adds	r3, #1
 800918c:	4a1e      	ldr	r2, [pc, #120]	; (8009208 <prvAddNewTaskToReadyList+0xd0>)
 800918e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009190:	4b1d      	ldr	r3, [pc, #116]	; (8009208 <prvAddNewTaskToReadyList+0xd0>)
 8009192:	681a      	ldr	r2, [r3, #0]
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800919c:	4b1b      	ldr	r3, [pc, #108]	; (800920c <prvAddNewTaskToReadyList+0xd4>)
 800919e:	681b      	ldr	r3, [r3, #0]
 80091a0:	429a      	cmp	r2, r3
 80091a2:	d903      	bls.n	80091ac <prvAddNewTaskToReadyList+0x74>
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091a8:	4a18      	ldr	r2, [pc, #96]	; (800920c <prvAddNewTaskToReadyList+0xd4>)
 80091aa:	6013      	str	r3, [r2, #0]
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091b0:	4613      	mov	r3, r2
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	4413      	add	r3, r2
 80091b6:	009b      	lsls	r3, r3, #2
 80091b8:	4a15      	ldr	r2, [pc, #84]	; (8009210 <prvAddNewTaskToReadyList+0xd8>)
 80091ba:	441a      	add	r2, r3
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	3304      	adds	r3, #4
 80091c0:	4619      	mov	r1, r3
 80091c2:	4610      	mov	r0, r2
 80091c4:	f7ff f859 	bl	800827a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80091c8:	f001 fa2c 	bl	800a624 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80091cc:	4b0d      	ldr	r3, [pc, #52]	; (8009204 <prvAddNewTaskToReadyList+0xcc>)
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d00e      	beq.n	80091f2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80091d4:	4b0a      	ldr	r3, [pc, #40]	; (8009200 <prvAddNewTaskToReadyList+0xc8>)
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091de:	429a      	cmp	r2, r3
 80091e0:	d207      	bcs.n	80091f2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80091e2:	4b0c      	ldr	r3, [pc, #48]	; (8009214 <prvAddNewTaskToReadyList+0xdc>)
 80091e4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80091e8:	601a      	str	r2, [r3, #0]
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091f2:	bf00      	nop
 80091f4:	3708      	adds	r7, #8
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}
 80091fa:	bf00      	nop
 80091fc:	20000df4 	.word	0x20000df4
 8009200:	20000920 	.word	0x20000920
 8009204:	20000e00 	.word	0x20000e00
 8009208:	20000e10 	.word	0x20000e10
 800920c:	20000dfc 	.word	0x20000dfc
 8009210:	20000924 	.word	0x20000924
 8009214:	e000ed04 	.word	0xe000ed04

08009218 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009218:	b580      	push	{r7, lr}
 800921a:	b084      	sub	sp, #16
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8009220:	2300      	movs	r3, #0
 8009222:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d017      	beq.n	800925a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800922a:	4b13      	ldr	r3, [pc, #76]	; (8009278 <vTaskDelay+0x60>)
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d00a      	beq.n	8009248 <vTaskDelay+0x30>
	__asm volatile
 8009232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009236:	f383 8811 	msr	BASEPRI, r3
 800923a:	f3bf 8f6f 	isb	sy
 800923e:	f3bf 8f4f 	dsb	sy
 8009242:	60bb      	str	r3, [r7, #8]
}
 8009244:	bf00      	nop
 8009246:	e7fe      	b.n	8009246 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009248:	f000 f880 	bl	800934c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800924c:	2100      	movs	r1, #0
 800924e:	6878      	ldr	r0, [r7, #4]
 8009250:	f000 fcea 	bl	8009c28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009254:	f000 f888 	bl	8009368 <xTaskResumeAll>
 8009258:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d107      	bne.n	8009270 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8009260:	4b06      	ldr	r3, [pc, #24]	; (800927c <vTaskDelay+0x64>)
 8009262:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009266:	601a      	str	r2, [r3, #0]
 8009268:	f3bf 8f4f 	dsb	sy
 800926c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009270:	bf00      	nop
 8009272:	3710      	adds	r7, #16
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}
 8009278:	20000e1c 	.word	0x20000e1c
 800927c:	e000ed04 	.word	0xe000ed04

08009280 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b08a      	sub	sp, #40	; 0x28
 8009284:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009286:	2300      	movs	r3, #0
 8009288:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800928a:	2300      	movs	r3, #0
 800928c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800928e:	463a      	mov	r2, r7
 8009290:	1d39      	adds	r1, r7, #4
 8009292:	f107 0308 	add.w	r3, r7, #8
 8009296:	4618      	mov	r0, r3
 8009298:	f7fe ff8e 	bl	80081b8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800929c:	6839      	ldr	r1, [r7, #0]
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	68ba      	ldr	r2, [r7, #8]
 80092a2:	9202      	str	r2, [sp, #8]
 80092a4:	9301      	str	r3, [sp, #4]
 80092a6:	2300      	movs	r3, #0
 80092a8:	9300      	str	r3, [sp, #0]
 80092aa:	2300      	movs	r3, #0
 80092ac:	460a      	mov	r2, r1
 80092ae:	4921      	ldr	r1, [pc, #132]	; (8009334 <vTaskStartScheduler+0xb4>)
 80092b0:	4821      	ldr	r0, [pc, #132]	; (8009338 <vTaskStartScheduler+0xb8>)
 80092b2:	f7ff fe0f 	bl	8008ed4 <xTaskCreateStatic>
 80092b6:	4603      	mov	r3, r0
 80092b8:	4a20      	ldr	r2, [pc, #128]	; (800933c <vTaskStartScheduler+0xbc>)
 80092ba:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80092bc:	4b1f      	ldr	r3, [pc, #124]	; (800933c <vTaskStartScheduler+0xbc>)
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d002      	beq.n	80092ca <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80092c4:	2301      	movs	r3, #1
 80092c6:	617b      	str	r3, [r7, #20]
 80092c8:	e001      	b.n	80092ce <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80092ca:	2300      	movs	r3, #0
 80092cc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	2b01      	cmp	r3, #1
 80092d2:	d102      	bne.n	80092da <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80092d4:	f000 fcfc 	bl	8009cd0 <xTimerCreateTimerTask>
 80092d8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80092da:	697b      	ldr	r3, [r7, #20]
 80092dc:	2b01      	cmp	r3, #1
 80092de:	d116      	bne.n	800930e <vTaskStartScheduler+0x8e>
	__asm volatile
 80092e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092e4:	f383 8811 	msr	BASEPRI, r3
 80092e8:	f3bf 8f6f 	isb	sy
 80092ec:	f3bf 8f4f 	dsb	sy
 80092f0:	613b      	str	r3, [r7, #16]
}
 80092f2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80092f4:	4b12      	ldr	r3, [pc, #72]	; (8009340 <vTaskStartScheduler+0xc0>)
 80092f6:	f04f 32ff 	mov.w	r2, #4294967295
 80092fa:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80092fc:	4b11      	ldr	r3, [pc, #68]	; (8009344 <vTaskStartScheduler+0xc4>)
 80092fe:	2201      	movs	r2, #1
 8009300:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009302:	4b11      	ldr	r3, [pc, #68]	; (8009348 <vTaskStartScheduler+0xc8>)
 8009304:	2200      	movs	r2, #0
 8009306:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009308:	f001 f8ba 	bl	800a480 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800930c:	e00e      	b.n	800932c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009314:	d10a      	bne.n	800932c <vTaskStartScheduler+0xac>
	__asm volatile
 8009316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800931a:	f383 8811 	msr	BASEPRI, r3
 800931e:	f3bf 8f6f 	isb	sy
 8009322:	f3bf 8f4f 	dsb	sy
 8009326:	60fb      	str	r3, [r7, #12]
}
 8009328:	bf00      	nop
 800932a:	e7fe      	b.n	800932a <vTaskStartScheduler+0xaa>
}
 800932c:	bf00      	nop
 800932e:	3718      	adds	r7, #24
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}
 8009334:	0800b4c4 	.word	0x0800b4c4
 8009338:	08009965 	.word	0x08009965
 800933c:	20000e18 	.word	0x20000e18
 8009340:	20000e14 	.word	0x20000e14
 8009344:	20000e00 	.word	0x20000e00
 8009348:	20000df8 	.word	0x20000df8

0800934c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800934c:	b480      	push	{r7}
 800934e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009350:	4b04      	ldr	r3, [pc, #16]	; (8009364 <vTaskSuspendAll+0x18>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	3301      	adds	r3, #1
 8009356:	4a03      	ldr	r2, [pc, #12]	; (8009364 <vTaskSuspendAll+0x18>)
 8009358:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800935a:	bf00      	nop
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr
 8009364:	20000e1c 	.word	0x20000e1c

08009368 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009368:	b580      	push	{r7, lr}
 800936a:	b084      	sub	sp, #16
 800936c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800936e:	2300      	movs	r3, #0
 8009370:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009372:	2300      	movs	r3, #0
 8009374:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009376:	4b42      	ldr	r3, [pc, #264]	; (8009480 <xTaskResumeAll+0x118>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d10a      	bne.n	8009394 <xTaskResumeAll+0x2c>
	__asm volatile
 800937e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009382:	f383 8811 	msr	BASEPRI, r3
 8009386:	f3bf 8f6f 	isb	sy
 800938a:	f3bf 8f4f 	dsb	sy
 800938e:	603b      	str	r3, [r7, #0]
}
 8009390:	bf00      	nop
 8009392:	e7fe      	b.n	8009392 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009394:	f001 f916 	bl	800a5c4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009398:	4b39      	ldr	r3, [pc, #228]	; (8009480 <xTaskResumeAll+0x118>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	3b01      	subs	r3, #1
 800939e:	4a38      	ldr	r2, [pc, #224]	; (8009480 <xTaskResumeAll+0x118>)
 80093a0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80093a2:	4b37      	ldr	r3, [pc, #220]	; (8009480 <xTaskResumeAll+0x118>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d162      	bne.n	8009470 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80093aa:	4b36      	ldr	r3, [pc, #216]	; (8009484 <xTaskResumeAll+0x11c>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d05e      	beq.n	8009470 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093b2:	e02f      	b.n	8009414 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80093b4:	4b34      	ldr	r3, [pc, #208]	; (8009488 <xTaskResumeAll+0x120>)
 80093b6:	68db      	ldr	r3, [r3, #12]
 80093b8:	68db      	ldr	r3, [r3, #12]
 80093ba:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	3318      	adds	r3, #24
 80093c0:	4618      	mov	r0, r3
 80093c2:	f7fe ffb7 	bl	8008334 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	3304      	adds	r3, #4
 80093ca:	4618      	mov	r0, r3
 80093cc:	f7fe ffb2 	bl	8008334 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093d4:	4b2d      	ldr	r3, [pc, #180]	; (800948c <xTaskResumeAll+0x124>)
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	429a      	cmp	r2, r3
 80093da:	d903      	bls.n	80093e4 <xTaskResumeAll+0x7c>
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093e0:	4a2a      	ldr	r2, [pc, #168]	; (800948c <xTaskResumeAll+0x124>)
 80093e2:	6013      	str	r3, [r2, #0]
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093e8:	4613      	mov	r3, r2
 80093ea:	009b      	lsls	r3, r3, #2
 80093ec:	4413      	add	r3, r2
 80093ee:	009b      	lsls	r3, r3, #2
 80093f0:	4a27      	ldr	r2, [pc, #156]	; (8009490 <xTaskResumeAll+0x128>)
 80093f2:	441a      	add	r2, r3
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	3304      	adds	r3, #4
 80093f8:	4619      	mov	r1, r3
 80093fa:	4610      	mov	r0, r2
 80093fc:	f7fe ff3d 	bl	800827a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009404:	4b23      	ldr	r3, [pc, #140]	; (8009494 <xTaskResumeAll+0x12c>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800940a:	429a      	cmp	r2, r3
 800940c:	d302      	bcc.n	8009414 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800940e:	4b22      	ldr	r3, [pc, #136]	; (8009498 <xTaskResumeAll+0x130>)
 8009410:	2201      	movs	r2, #1
 8009412:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009414:	4b1c      	ldr	r3, [pc, #112]	; (8009488 <xTaskResumeAll+0x120>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d1cb      	bne.n	80093b4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	2b00      	cmp	r3, #0
 8009420:	d001      	beq.n	8009426 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009422:	f000 fb55 	bl	8009ad0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009426:	4b1d      	ldr	r3, [pc, #116]	; (800949c <xTaskResumeAll+0x134>)
 8009428:	681b      	ldr	r3, [r3, #0]
 800942a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d010      	beq.n	8009454 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009432:	f000 f847 	bl	80094c4 <xTaskIncrementTick>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d002      	beq.n	8009442 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800943c:	4b16      	ldr	r3, [pc, #88]	; (8009498 <xTaskResumeAll+0x130>)
 800943e:	2201      	movs	r2, #1
 8009440:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	3b01      	subs	r3, #1
 8009446:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d1f1      	bne.n	8009432 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800944e:	4b13      	ldr	r3, [pc, #76]	; (800949c <xTaskResumeAll+0x134>)
 8009450:	2200      	movs	r2, #0
 8009452:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009454:	4b10      	ldr	r3, [pc, #64]	; (8009498 <xTaskResumeAll+0x130>)
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	2b00      	cmp	r3, #0
 800945a:	d009      	beq.n	8009470 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800945c:	2301      	movs	r3, #1
 800945e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009460:	4b0f      	ldr	r3, [pc, #60]	; (80094a0 <xTaskResumeAll+0x138>)
 8009462:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009466:	601a      	str	r2, [r3, #0]
 8009468:	f3bf 8f4f 	dsb	sy
 800946c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009470:	f001 f8d8 	bl	800a624 <vPortExitCritical>

	return xAlreadyYielded;
 8009474:	68bb      	ldr	r3, [r7, #8]
}
 8009476:	4618      	mov	r0, r3
 8009478:	3710      	adds	r7, #16
 800947a:	46bd      	mov	sp, r7
 800947c:	bd80      	pop	{r7, pc}
 800947e:	bf00      	nop
 8009480:	20000e1c 	.word	0x20000e1c
 8009484:	20000df4 	.word	0x20000df4
 8009488:	20000db4 	.word	0x20000db4
 800948c:	20000dfc 	.word	0x20000dfc
 8009490:	20000924 	.word	0x20000924
 8009494:	20000920 	.word	0x20000920
 8009498:	20000e08 	.word	0x20000e08
 800949c:	20000e04 	.word	0x20000e04
 80094a0:	e000ed04 	.word	0xe000ed04

080094a4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80094aa:	4b05      	ldr	r3, [pc, #20]	; (80094c0 <xTaskGetTickCount+0x1c>)
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80094b0:	687b      	ldr	r3, [r7, #4]
}
 80094b2:	4618      	mov	r0, r3
 80094b4:	370c      	adds	r7, #12
 80094b6:	46bd      	mov	sp, r7
 80094b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094bc:	4770      	bx	lr
 80094be:	bf00      	nop
 80094c0:	20000df8 	.word	0x20000df8

080094c4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b086      	sub	sp, #24
 80094c8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80094ca:	2300      	movs	r3, #0
 80094cc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094ce:	4b4f      	ldr	r3, [pc, #316]	; (800960c <xTaskIncrementTick+0x148>)
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	f040 808f 	bne.w	80095f6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80094d8:	4b4d      	ldr	r3, [pc, #308]	; (8009610 <xTaskIncrementTick+0x14c>)
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	3301      	adds	r3, #1
 80094de:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80094e0:	4a4b      	ldr	r2, [pc, #300]	; (8009610 <xTaskIncrementTick+0x14c>)
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80094e6:	693b      	ldr	r3, [r7, #16]
 80094e8:	2b00      	cmp	r3, #0
 80094ea:	d120      	bne.n	800952e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80094ec:	4b49      	ldr	r3, [pc, #292]	; (8009614 <xTaskIncrementTick+0x150>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d00a      	beq.n	800950c <xTaskIncrementTick+0x48>
	__asm volatile
 80094f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80094fa:	f383 8811 	msr	BASEPRI, r3
 80094fe:	f3bf 8f6f 	isb	sy
 8009502:	f3bf 8f4f 	dsb	sy
 8009506:	603b      	str	r3, [r7, #0]
}
 8009508:	bf00      	nop
 800950a:	e7fe      	b.n	800950a <xTaskIncrementTick+0x46>
 800950c:	4b41      	ldr	r3, [pc, #260]	; (8009614 <xTaskIncrementTick+0x150>)
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	60fb      	str	r3, [r7, #12]
 8009512:	4b41      	ldr	r3, [pc, #260]	; (8009618 <xTaskIncrementTick+0x154>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	4a3f      	ldr	r2, [pc, #252]	; (8009614 <xTaskIncrementTick+0x150>)
 8009518:	6013      	str	r3, [r2, #0]
 800951a:	4a3f      	ldr	r2, [pc, #252]	; (8009618 <xTaskIncrementTick+0x154>)
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	6013      	str	r3, [r2, #0]
 8009520:	4b3e      	ldr	r3, [pc, #248]	; (800961c <xTaskIncrementTick+0x158>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	3301      	adds	r3, #1
 8009526:	4a3d      	ldr	r2, [pc, #244]	; (800961c <xTaskIncrementTick+0x158>)
 8009528:	6013      	str	r3, [r2, #0]
 800952a:	f000 fad1 	bl	8009ad0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800952e:	4b3c      	ldr	r3, [pc, #240]	; (8009620 <xTaskIncrementTick+0x15c>)
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	693a      	ldr	r2, [r7, #16]
 8009534:	429a      	cmp	r2, r3
 8009536:	d349      	bcc.n	80095cc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009538:	4b36      	ldr	r3, [pc, #216]	; (8009614 <xTaskIncrementTick+0x150>)
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	2b00      	cmp	r3, #0
 8009540:	d104      	bne.n	800954c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009542:	4b37      	ldr	r3, [pc, #220]	; (8009620 <xTaskIncrementTick+0x15c>)
 8009544:	f04f 32ff 	mov.w	r2, #4294967295
 8009548:	601a      	str	r2, [r3, #0]
					break;
 800954a:	e03f      	b.n	80095cc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800954c:	4b31      	ldr	r3, [pc, #196]	; (8009614 <xTaskIncrementTick+0x150>)
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	68db      	ldr	r3, [r3, #12]
 8009552:	68db      	ldr	r3, [r3, #12]
 8009554:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009556:	68bb      	ldr	r3, [r7, #8]
 8009558:	685b      	ldr	r3, [r3, #4]
 800955a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800955c:	693a      	ldr	r2, [r7, #16]
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	429a      	cmp	r2, r3
 8009562:	d203      	bcs.n	800956c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009564:	4a2e      	ldr	r2, [pc, #184]	; (8009620 <xTaskIncrementTick+0x15c>)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800956a:	e02f      	b.n	80095cc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800956c:	68bb      	ldr	r3, [r7, #8]
 800956e:	3304      	adds	r3, #4
 8009570:	4618      	mov	r0, r3
 8009572:	f7fe fedf 	bl	8008334 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800957a:	2b00      	cmp	r3, #0
 800957c:	d004      	beq.n	8009588 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800957e:	68bb      	ldr	r3, [r7, #8]
 8009580:	3318      	adds	r3, #24
 8009582:	4618      	mov	r0, r3
 8009584:	f7fe fed6 	bl	8008334 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800958c:	4b25      	ldr	r3, [pc, #148]	; (8009624 <xTaskIncrementTick+0x160>)
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	429a      	cmp	r2, r3
 8009592:	d903      	bls.n	800959c <xTaskIncrementTick+0xd8>
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009598:	4a22      	ldr	r2, [pc, #136]	; (8009624 <xTaskIncrementTick+0x160>)
 800959a:	6013      	str	r3, [r2, #0]
 800959c:	68bb      	ldr	r3, [r7, #8]
 800959e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095a0:	4613      	mov	r3, r2
 80095a2:	009b      	lsls	r3, r3, #2
 80095a4:	4413      	add	r3, r2
 80095a6:	009b      	lsls	r3, r3, #2
 80095a8:	4a1f      	ldr	r2, [pc, #124]	; (8009628 <xTaskIncrementTick+0x164>)
 80095aa:	441a      	add	r2, r3
 80095ac:	68bb      	ldr	r3, [r7, #8]
 80095ae:	3304      	adds	r3, #4
 80095b0:	4619      	mov	r1, r3
 80095b2:	4610      	mov	r0, r2
 80095b4:	f7fe fe61 	bl	800827a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095b8:	68bb      	ldr	r3, [r7, #8]
 80095ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095bc:	4b1b      	ldr	r3, [pc, #108]	; (800962c <xTaskIncrementTick+0x168>)
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095c2:	429a      	cmp	r2, r3
 80095c4:	d3b8      	bcc.n	8009538 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80095c6:	2301      	movs	r3, #1
 80095c8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095ca:	e7b5      	b.n	8009538 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80095cc:	4b17      	ldr	r3, [pc, #92]	; (800962c <xTaskIncrementTick+0x168>)
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095d2:	4915      	ldr	r1, [pc, #84]	; (8009628 <xTaskIncrementTick+0x164>)
 80095d4:	4613      	mov	r3, r2
 80095d6:	009b      	lsls	r3, r3, #2
 80095d8:	4413      	add	r3, r2
 80095da:	009b      	lsls	r3, r3, #2
 80095dc:	440b      	add	r3, r1
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	2b01      	cmp	r3, #1
 80095e2:	d901      	bls.n	80095e8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80095e4:	2301      	movs	r3, #1
 80095e6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80095e8:	4b11      	ldr	r3, [pc, #68]	; (8009630 <xTaskIncrementTick+0x16c>)
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d007      	beq.n	8009600 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80095f0:	2301      	movs	r3, #1
 80095f2:	617b      	str	r3, [r7, #20]
 80095f4:	e004      	b.n	8009600 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80095f6:	4b0f      	ldr	r3, [pc, #60]	; (8009634 <xTaskIncrementTick+0x170>)
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	3301      	adds	r3, #1
 80095fc:	4a0d      	ldr	r2, [pc, #52]	; (8009634 <xTaskIncrementTick+0x170>)
 80095fe:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009600:	697b      	ldr	r3, [r7, #20]
}
 8009602:	4618      	mov	r0, r3
 8009604:	3718      	adds	r7, #24
 8009606:	46bd      	mov	sp, r7
 8009608:	bd80      	pop	{r7, pc}
 800960a:	bf00      	nop
 800960c:	20000e1c 	.word	0x20000e1c
 8009610:	20000df8 	.word	0x20000df8
 8009614:	20000dac 	.word	0x20000dac
 8009618:	20000db0 	.word	0x20000db0
 800961c:	20000e0c 	.word	0x20000e0c
 8009620:	20000e14 	.word	0x20000e14
 8009624:	20000dfc 	.word	0x20000dfc
 8009628:	20000924 	.word	0x20000924
 800962c:	20000920 	.word	0x20000920
 8009630:	20000e08 	.word	0x20000e08
 8009634:	20000e04 	.word	0x20000e04

08009638 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009638:	b480      	push	{r7}
 800963a:	b085      	sub	sp, #20
 800963c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800963e:	4b28      	ldr	r3, [pc, #160]	; (80096e0 <vTaskSwitchContext+0xa8>)
 8009640:	681b      	ldr	r3, [r3, #0]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d003      	beq.n	800964e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009646:	4b27      	ldr	r3, [pc, #156]	; (80096e4 <vTaskSwitchContext+0xac>)
 8009648:	2201      	movs	r2, #1
 800964a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800964c:	e041      	b.n	80096d2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800964e:	4b25      	ldr	r3, [pc, #148]	; (80096e4 <vTaskSwitchContext+0xac>)
 8009650:	2200      	movs	r2, #0
 8009652:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009654:	4b24      	ldr	r3, [pc, #144]	; (80096e8 <vTaskSwitchContext+0xb0>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	60fb      	str	r3, [r7, #12]
 800965a:	e010      	b.n	800967e <vTaskSwitchContext+0x46>
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d10a      	bne.n	8009678 <vTaskSwitchContext+0x40>
	__asm volatile
 8009662:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009666:	f383 8811 	msr	BASEPRI, r3
 800966a:	f3bf 8f6f 	isb	sy
 800966e:	f3bf 8f4f 	dsb	sy
 8009672:	607b      	str	r3, [r7, #4]
}
 8009674:	bf00      	nop
 8009676:	e7fe      	b.n	8009676 <vTaskSwitchContext+0x3e>
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	3b01      	subs	r3, #1
 800967c:	60fb      	str	r3, [r7, #12]
 800967e:	491b      	ldr	r1, [pc, #108]	; (80096ec <vTaskSwitchContext+0xb4>)
 8009680:	68fa      	ldr	r2, [r7, #12]
 8009682:	4613      	mov	r3, r2
 8009684:	009b      	lsls	r3, r3, #2
 8009686:	4413      	add	r3, r2
 8009688:	009b      	lsls	r3, r3, #2
 800968a:	440b      	add	r3, r1
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d0e4      	beq.n	800965c <vTaskSwitchContext+0x24>
 8009692:	68fa      	ldr	r2, [r7, #12]
 8009694:	4613      	mov	r3, r2
 8009696:	009b      	lsls	r3, r3, #2
 8009698:	4413      	add	r3, r2
 800969a:	009b      	lsls	r3, r3, #2
 800969c:	4a13      	ldr	r2, [pc, #76]	; (80096ec <vTaskSwitchContext+0xb4>)
 800969e:	4413      	add	r3, r2
 80096a0:	60bb      	str	r3, [r7, #8]
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	685b      	ldr	r3, [r3, #4]
 80096a6:	685a      	ldr	r2, [r3, #4]
 80096a8:	68bb      	ldr	r3, [r7, #8]
 80096aa:	605a      	str	r2, [r3, #4]
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	685a      	ldr	r2, [r3, #4]
 80096b0:	68bb      	ldr	r3, [r7, #8]
 80096b2:	3308      	adds	r3, #8
 80096b4:	429a      	cmp	r2, r3
 80096b6:	d104      	bne.n	80096c2 <vTaskSwitchContext+0x8a>
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	685a      	ldr	r2, [r3, #4]
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	605a      	str	r2, [r3, #4]
 80096c2:	68bb      	ldr	r3, [r7, #8]
 80096c4:	685b      	ldr	r3, [r3, #4]
 80096c6:	68db      	ldr	r3, [r3, #12]
 80096c8:	4a09      	ldr	r2, [pc, #36]	; (80096f0 <vTaskSwitchContext+0xb8>)
 80096ca:	6013      	str	r3, [r2, #0]
 80096cc:	4a06      	ldr	r2, [pc, #24]	; (80096e8 <vTaskSwitchContext+0xb0>)
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	6013      	str	r3, [r2, #0]
}
 80096d2:	bf00      	nop
 80096d4:	3714      	adds	r7, #20
 80096d6:	46bd      	mov	sp, r7
 80096d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096dc:	4770      	bx	lr
 80096de:	bf00      	nop
 80096e0:	20000e1c 	.word	0x20000e1c
 80096e4:	20000e08 	.word	0x20000e08
 80096e8:	20000dfc 	.word	0x20000dfc
 80096ec:	20000924 	.word	0x20000924
 80096f0:	20000920 	.word	0x20000920

080096f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
 80096fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d10a      	bne.n	800971a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009704:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009708:	f383 8811 	msr	BASEPRI, r3
 800970c:	f3bf 8f6f 	isb	sy
 8009710:	f3bf 8f4f 	dsb	sy
 8009714:	60fb      	str	r3, [r7, #12]
}
 8009716:	bf00      	nop
 8009718:	e7fe      	b.n	8009718 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800971a:	4b07      	ldr	r3, [pc, #28]	; (8009738 <vTaskPlaceOnEventList+0x44>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	3318      	adds	r3, #24
 8009720:	4619      	mov	r1, r3
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f7fe fdcd 	bl	80082c2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009728:	2101      	movs	r1, #1
 800972a:	6838      	ldr	r0, [r7, #0]
 800972c:	f000 fa7c 	bl	8009c28 <prvAddCurrentTaskToDelayedList>
}
 8009730:	bf00      	nop
 8009732:	3710      	adds	r7, #16
 8009734:	46bd      	mov	sp, r7
 8009736:	bd80      	pop	{r7, pc}
 8009738:	20000920 	.word	0x20000920

0800973c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800973c:	b580      	push	{r7, lr}
 800973e:	b086      	sub	sp, #24
 8009740:	af00      	add	r7, sp, #0
 8009742:	60f8      	str	r0, [r7, #12]
 8009744:	60b9      	str	r1, [r7, #8]
 8009746:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d10a      	bne.n	8009764 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800974e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009752:	f383 8811 	msr	BASEPRI, r3
 8009756:	f3bf 8f6f 	isb	sy
 800975a:	f3bf 8f4f 	dsb	sy
 800975e:	617b      	str	r3, [r7, #20]
}
 8009760:	bf00      	nop
 8009762:	e7fe      	b.n	8009762 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009764:	4b0a      	ldr	r3, [pc, #40]	; (8009790 <vTaskPlaceOnEventListRestricted+0x54>)
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	3318      	adds	r3, #24
 800976a:	4619      	mov	r1, r3
 800976c:	68f8      	ldr	r0, [r7, #12]
 800976e:	f7fe fd84 	bl	800827a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d002      	beq.n	800977e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009778:	f04f 33ff 	mov.w	r3, #4294967295
 800977c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800977e:	6879      	ldr	r1, [r7, #4]
 8009780:	68b8      	ldr	r0, [r7, #8]
 8009782:	f000 fa51 	bl	8009c28 <prvAddCurrentTaskToDelayedList>
	}
 8009786:	bf00      	nop
 8009788:	3718      	adds	r7, #24
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	20000920 	.word	0x20000920

08009794 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009794:	b580      	push	{r7, lr}
 8009796:	b086      	sub	sp, #24
 8009798:	af00      	add	r7, sp, #0
 800979a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	68db      	ldr	r3, [r3, #12]
 80097a0:	68db      	ldr	r3, [r3, #12]
 80097a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80097a4:	693b      	ldr	r3, [r7, #16]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d10a      	bne.n	80097c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80097aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097ae:	f383 8811 	msr	BASEPRI, r3
 80097b2:	f3bf 8f6f 	isb	sy
 80097b6:	f3bf 8f4f 	dsb	sy
 80097ba:	60fb      	str	r3, [r7, #12]
}
 80097bc:	bf00      	nop
 80097be:	e7fe      	b.n	80097be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	3318      	adds	r3, #24
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7fe fdb5 	bl	8008334 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097ca:	4b1e      	ldr	r3, [pc, #120]	; (8009844 <xTaskRemoveFromEventList+0xb0>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d11d      	bne.n	800980e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	3304      	adds	r3, #4
 80097d6:	4618      	mov	r0, r3
 80097d8:	f7fe fdac 	bl	8008334 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80097dc:	693b      	ldr	r3, [r7, #16]
 80097de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097e0:	4b19      	ldr	r3, [pc, #100]	; (8009848 <xTaskRemoveFromEventList+0xb4>)
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	429a      	cmp	r2, r3
 80097e6:	d903      	bls.n	80097f0 <xTaskRemoveFromEventList+0x5c>
 80097e8:	693b      	ldr	r3, [r7, #16]
 80097ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097ec:	4a16      	ldr	r2, [pc, #88]	; (8009848 <xTaskRemoveFromEventList+0xb4>)
 80097ee:	6013      	str	r3, [r2, #0]
 80097f0:	693b      	ldr	r3, [r7, #16]
 80097f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80097f4:	4613      	mov	r3, r2
 80097f6:	009b      	lsls	r3, r3, #2
 80097f8:	4413      	add	r3, r2
 80097fa:	009b      	lsls	r3, r3, #2
 80097fc:	4a13      	ldr	r2, [pc, #76]	; (800984c <xTaskRemoveFromEventList+0xb8>)
 80097fe:	441a      	add	r2, r3
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	3304      	adds	r3, #4
 8009804:	4619      	mov	r1, r3
 8009806:	4610      	mov	r0, r2
 8009808:	f7fe fd37 	bl	800827a <vListInsertEnd>
 800980c:	e005      	b.n	800981a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800980e:	693b      	ldr	r3, [r7, #16]
 8009810:	3318      	adds	r3, #24
 8009812:	4619      	mov	r1, r3
 8009814:	480e      	ldr	r0, [pc, #56]	; (8009850 <xTaskRemoveFromEventList+0xbc>)
 8009816:	f7fe fd30 	bl	800827a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800981a:	693b      	ldr	r3, [r7, #16]
 800981c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800981e:	4b0d      	ldr	r3, [pc, #52]	; (8009854 <xTaskRemoveFromEventList+0xc0>)
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009824:	429a      	cmp	r2, r3
 8009826:	d905      	bls.n	8009834 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009828:	2301      	movs	r3, #1
 800982a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800982c:	4b0a      	ldr	r3, [pc, #40]	; (8009858 <xTaskRemoveFromEventList+0xc4>)
 800982e:	2201      	movs	r2, #1
 8009830:	601a      	str	r2, [r3, #0]
 8009832:	e001      	b.n	8009838 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009834:	2300      	movs	r3, #0
 8009836:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009838:	697b      	ldr	r3, [r7, #20]
}
 800983a:	4618      	mov	r0, r3
 800983c:	3718      	adds	r7, #24
 800983e:	46bd      	mov	sp, r7
 8009840:	bd80      	pop	{r7, pc}
 8009842:	bf00      	nop
 8009844:	20000e1c 	.word	0x20000e1c
 8009848:	20000dfc 	.word	0x20000dfc
 800984c:	20000924 	.word	0x20000924
 8009850:	20000db4 	.word	0x20000db4
 8009854:	20000920 	.word	0x20000920
 8009858:	20000e08 	.word	0x20000e08

0800985c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800985c:	b480      	push	{r7}
 800985e:	b083      	sub	sp, #12
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009864:	4b06      	ldr	r3, [pc, #24]	; (8009880 <vTaskInternalSetTimeOutState+0x24>)
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800986c:	4b05      	ldr	r3, [pc, #20]	; (8009884 <vTaskInternalSetTimeOutState+0x28>)
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	605a      	str	r2, [r3, #4]
}
 8009874:	bf00      	nop
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr
 8009880:	20000e0c 	.word	0x20000e0c
 8009884:	20000df8 	.word	0x20000df8

08009888 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b088      	sub	sp, #32
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
 8009890:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	2b00      	cmp	r3, #0
 8009896:	d10a      	bne.n	80098ae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8009898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800989c:	f383 8811 	msr	BASEPRI, r3
 80098a0:	f3bf 8f6f 	isb	sy
 80098a4:	f3bf 8f4f 	dsb	sy
 80098a8:	613b      	str	r3, [r7, #16]
}
 80098aa:	bf00      	nop
 80098ac:	e7fe      	b.n	80098ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80098ae:	683b      	ldr	r3, [r7, #0]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d10a      	bne.n	80098ca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80098b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098b8:	f383 8811 	msr	BASEPRI, r3
 80098bc:	f3bf 8f6f 	isb	sy
 80098c0:	f3bf 8f4f 	dsb	sy
 80098c4:	60fb      	str	r3, [r7, #12]
}
 80098c6:	bf00      	nop
 80098c8:	e7fe      	b.n	80098c8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80098ca:	f000 fe7b 	bl	800a5c4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80098ce:	4b1d      	ldr	r3, [pc, #116]	; (8009944 <xTaskCheckForTimeOut+0xbc>)
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	685b      	ldr	r3, [r3, #4]
 80098d8:	69ba      	ldr	r2, [r7, #24]
 80098da:	1ad3      	subs	r3, r2, r3
 80098dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80098de:	683b      	ldr	r3, [r7, #0]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098e6:	d102      	bne.n	80098ee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80098e8:	2300      	movs	r3, #0
 80098ea:	61fb      	str	r3, [r7, #28]
 80098ec:	e023      	b.n	8009936 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681a      	ldr	r2, [r3, #0]
 80098f2:	4b15      	ldr	r3, [pc, #84]	; (8009948 <xTaskCheckForTimeOut+0xc0>)
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	429a      	cmp	r2, r3
 80098f8:	d007      	beq.n	800990a <xTaskCheckForTimeOut+0x82>
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	685b      	ldr	r3, [r3, #4]
 80098fe:	69ba      	ldr	r2, [r7, #24]
 8009900:	429a      	cmp	r2, r3
 8009902:	d302      	bcc.n	800990a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009904:	2301      	movs	r3, #1
 8009906:	61fb      	str	r3, [r7, #28]
 8009908:	e015      	b.n	8009936 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	697a      	ldr	r2, [r7, #20]
 8009910:	429a      	cmp	r2, r3
 8009912:	d20b      	bcs.n	800992c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	681a      	ldr	r2, [r3, #0]
 8009918:	697b      	ldr	r3, [r7, #20]
 800991a:	1ad2      	subs	r2, r2, r3
 800991c:	683b      	ldr	r3, [r7, #0]
 800991e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f7ff ff9b 	bl	800985c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009926:	2300      	movs	r3, #0
 8009928:	61fb      	str	r3, [r7, #28]
 800992a:	e004      	b.n	8009936 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800992c:	683b      	ldr	r3, [r7, #0]
 800992e:	2200      	movs	r2, #0
 8009930:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009932:	2301      	movs	r3, #1
 8009934:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009936:	f000 fe75 	bl	800a624 <vPortExitCritical>

	return xReturn;
 800993a:	69fb      	ldr	r3, [r7, #28]
}
 800993c:	4618      	mov	r0, r3
 800993e:	3720      	adds	r7, #32
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}
 8009944:	20000df8 	.word	0x20000df8
 8009948:	20000e0c 	.word	0x20000e0c

0800994c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800994c:	b480      	push	{r7}
 800994e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009950:	4b03      	ldr	r3, [pc, #12]	; (8009960 <vTaskMissedYield+0x14>)
 8009952:	2201      	movs	r2, #1
 8009954:	601a      	str	r2, [r3, #0]
}
 8009956:	bf00      	nop
 8009958:	46bd      	mov	sp, r7
 800995a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800995e:	4770      	bx	lr
 8009960:	20000e08 	.word	0x20000e08

08009964 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b082      	sub	sp, #8
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800996c:	f000 f852 	bl	8009a14 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009970:	4b06      	ldr	r3, [pc, #24]	; (800998c <prvIdleTask+0x28>)
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	2b01      	cmp	r3, #1
 8009976:	d9f9      	bls.n	800996c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009978:	4b05      	ldr	r3, [pc, #20]	; (8009990 <prvIdleTask+0x2c>)
 800997a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800997e:	601a      	str	r2, [r3, #0]
 8009980:	f3bf 8f4f 	dsb	sy
 8009984:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009988:	e7f0      	b.n	800996c <prvIdleTask+0x8>
 800998a:	bf00      	nop
 800998c:	20000924 	.word	0x20000924
 8009990:	e000ed04 	.word	0xe000ed04

08009994 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009994:	b580      	push	{r7, lr}
 8009996:	b082      	sub	sp, #8
 8009998:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800999a:	2300      	movs	r3, #0
 800999c:	607b      	str	r3, [r7, #4]
 800999e:	e00c      	b.n	80099ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80099a0:	687a      	ldr	r2, [r7, #4]
 80099a2:	4613      	mov	r3, r2
 80099a4:	009b      	lsls	r3, r3, #2
 80099a6:	4413      	add	r3, r2
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	4a12      	ldr	r2, [pc, #72]	; (80099f4 <prvInitialiseTaskLists+0x60>)
 80099ac:	4413      	add	r3, r2
 80099ae:	4618      	mov	r0, r3
 80099b0:	f7fe fc36 	bl	8008220 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	3301      	adds	r3, #1
 80099b8:	607b      	str	r3, [r7, #4]
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	2b37      	cmp	r3, #55	; 0x37
 80099be:	d9ef      	bls.n	80099a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80099c0:	480d      	ldr	r0, [pc, #52]	; (80099f8 <prvInitialiseTaskLists+0x64>)
 80099c2:	f7fe fc2d 	bl	8008220 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80099c6:	480d      	ldr	r0, [pc, #52]	; (80099fc <prvInitialiseTaskLists+0x68>)
 80099c8:	f7fe fc2a 	bl	8008220 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80099cc:	480c      	ldr	r0, [pc, #48]	; (8009a00 <prvInitialiseTaskLists+0x6c>)
 80099ce:	f7fe fc27 	bl	8008220 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80099d2:	480c      	ldr	r0, [pc, #48]	; (8009a04 <prvInitialiseTaskLists+0x70>)
 80099d4:	f7fe fc24 	bl	8008220 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80099d8:	480b      	ldr	r0, [pc, #44]	; (8009a08 <prvInitialiseTaskLists+0x74>)
 80099da:	f7fe fc21 	bl	8008220 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80099de:	4b0b      	ldr	r3, [pc, #44]	; (8009a0c <prvInitialiseTaskLists+0x78>)
 80099e0:	4a05      	ldr	r2, [pc, #20]	; (80099f8 <prvInitialiseTaskLists+0x64>)
 80099e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80099e4:	4b0a      	ldr	r3, [pc, #40]	; (8009a10 <prvInitialiseTaskLists+0x7c>)
 80099e6:	4a05      	ldr	r2, [pc, #20]	; (80099fc <prvInitialiseTaskLists+0x68>)
 80099e8:	601a      	str	r2, [r3, #0]
}
 80099ea:	bf00      	nop
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
 80099f2:	bf00      	nop
 80099f4:	20000924 	.word	0x20000924
 80099f8:	20000d84 	.word	0x20000d84
 80099fc:	20000d98 	.word	0x20000d98
 8009a00:	20000db4 	.word	0x20000db4
 8009a04:	20000dc8 	.word	0x20000dc8
 8009a08:	20000de0 	.word	0x20000de0
 8009a0c:	20000dac 	.word	0x20000dac
 8009a10:	20000db0 	.word	0x20000db0

08009a14 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b082      	sub	sp, #8
 8009a18:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a1a:	e019      	b.n	8009a50 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009a1c:	f000 fdd2 	bl	800a5c4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a20:	4b10      	ldr	r3, [pc, #64]	; (8009a64 <prvCheckTasksWaitingTermination+0x50>)
 8009a22:	68db      	ldr	r3, [r3, #12]
 8009a24:	68db      	ldr	r3, [r3, #12]
 8009a26:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	3304      	adds	r3, #4
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f7fe fc81 	bl	8008334 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009a32:	4b0d      	ldr	r3, [pc, #52]	; (8009a68 <prvCheckTasksWaitingTermination+0x54>)
 8009a34:	681b      	ldr	r3, [r3, #0]
 8009a36:	3b01      	subs	r3, #1
 8009a38:	4a0b      	ldr	r2, [pc, #44]	; (8009a68 <prvCheckTasksWaitingTermination+0x54>)
 8009a3a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009a3c:	4b0b      	ldr	r3, [pc, #44]	; (8009a6c <prvCheckTasksWaitingTermination+0x58>)
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	3b01      	subs	r3, #1
 8009a42:	4a0a      	ldr	r2, [pc, #40]	; (8009a6c <prvCheckTasksWaitingTermination+0x58>)
 8009a44:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009a46:	f000 fded 	bl	800a624 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009a4a:	6878      	ldr	r0, [r7, #4]
 8009a4c:	f000 f810 	bl	8009a70 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a50:	4b06      	ldr	r3, [pc, #24]	; (8009a6c <prvCheckTasksWaitingTermination+0x58>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d1e1      	bne.n	8009a1c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009a58:	bf00      	nop
 8009a5a:	bf00      	nop
 8009a5c:	3708      	adds	r7, #8
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}
 8009a62:	bf00      	nop
 8009a64:	20000dc8 	.word	0x20000dc8
 8009a68:	20000df4 	.word	0x20000df4
 8009a6c:	20000ddc 	.word	0x20000ddc

08009a70 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d108      	bne.n	8009a94 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a86:	4618      	mov	r0, r3
 8009a88:	f000 ff8a 	bl	800a9a0 <vPortFree>
				vPortFree( pxTCB );
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f000 ff87 	bl	800a9a0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009a92:	e018      	b.n	8009ac6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009a9a:	2b01      	cmp	r3, #1
 8009a9c:	d103      	bne.n	8009aa6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 ff7e 	bl	800a9a0 <vPortFree>
	}
 8009aa4:	e00f      	b.n	8009ac6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8009aac:	2b02      	cmp	r3, #2
 8009aae:	d00a      	beq.n	8009ac6 <prvDeleteTCB+0x56>
	__asm volatile
 8009ab0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ab4:	f383 8811 	msr	BASEPRI, r3
 8009ab8:	f3bf 8f6f 	isb	sy
 8009abc:	f3bf 8f4f 	dsb	sy
 8009ac0:	60fb      	str	r3, [r7, #12]
}
 8009ac2:	bf00      	nop
 8009ac4:	e7fe      	b.n	8009ac4 <prvDeleteTCB+0x54>
	}
 8009ac6:	bf00      	nop
 8009ac8:	3710      	adds	r7, #16
 8009aca:	46bd      	mov	sp, r7
 8009acc:	bd80      	pop	{r7, pc}
	...

08009ad0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009ad0:	b480      	push	{r7}
 8009ad2:	b083      	sub	sp, #12
 8009ad4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ad6:	4b0c      	ldr	r3, [pc, #48]	; (8009b08 <prvResetNextTaskUnblockTime+0x38>)
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	d104      	bne.n	8009aea <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ae0:	4b0a      	ldr	r3, [pc, #40]	; (8009b0c <prvResetNextTaskUnblockTime+0x3c>)
 8009ae2:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009ae8:	e008      	b.n	8009afc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009aea:	4b07      	ldr	r3, [pc, #28]	; (8009b08 <prvResetNextTaskUnblockTime+0x38>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	68db      	ldr	r3, [r3, #12]
 8009af0:	68db      	ldr	r3, [r3, #12]
 8009af2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	4a04      	ldr	r2, [pc, #16]	; (8009b0c <prvResetNextTaskUnblockTime+0x3c>)
 8009afa:	6013      	str	r3, [r2, #0]
}
 8009afc:	bf00      	nop
 8009afe:	370c      	adds	r7, #12
 8009b00:	46bd      	mov	sp, r7
 8009b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b06:	4770      	bx	lr
 8009b08:	20000dac 	.word	0x20000dac
 8009b0c:	20000e14 	.word	0x20000e14

08009b10 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b16:	4b0b      	ldr	r3, [pc, #44]	; (8009b44 <xTaskGetSchedulerState+0x34>)
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d102      	bne.n	8009b24 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009b1e:	2301      	movs	r3, #1
 8009b20:	607b      	str	r3, [r7, #4]
 8009b22:	e008      	b.n	8009b36 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b24:	4b08      	ldr	r3, [pc, #32]	; (8009b48 <xTaskGetSchedulerState+0x38>)
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d102      	bne.n	8009b32 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009b2c:	2302      	movs	r3, #2
 8009b2e:	607b      	str	r3, [r7, #4]
 8009b30:	e001      	b.n	8009b36 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009b32:	2300      	movs	r3, #0
 8009b34:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009b36:	687b      	ldr	r3, [r7, #4]
	}
 8009b38:	4618      	mov	r0, r3
 8009b3a:	370c      	adds	r7, #12
 8009b3c:	46bd      	mov	sp, r7
 8009b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b42:	4770      	bx	lr
 8009b44:	20000e00 	.word	0x20000e00
 8009b48:	20000e1c 	.word	0x20000e1c

08009b4c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b086      	sub	sp, #24
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009b58:	2300      	movs	r3, #0
 8009b5a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d056      	beq.n	8009c10 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009b62:	4b2e      	ldr	r3, [pc, #184]	; (8009c1c <xTaskPriorityDisinherit+0xd0>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	693a      	ldr	r2, [r7, #16]
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	d00a      	beq.n	8009b82 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8009b6c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b70:	f383 8811 	msr	BASEPRI, r3
 8009b74:	f3bf 8f6f 	isb	sy
 8009b78:	f3bf 8f4f 	dsb	sy
 8009b7c:	60fb      	str	r3, [r7, #12]
}
 8009b7e:	bf00      	nop
 8009b80:	e7fe      	b.n	8009b80 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d10a      	bne.n	8009ba0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8009b8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b8e:	f383 8811 	msr	BASEPRI, r3
 8009b92:	f3bf 8f6f 	isb	sy
 8009b96:	f3bf 8f4f 	dsb	sy
 8009b9a:	60bb      	str	r3, [r7, #8]
}
 8009b9c:	bf00      	nop
 8009b9e:	e7fe      	b.n	8009b9e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8009ba0:	693b      	ldr	r3, [r7, #16]
 8009ba2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009ba4:	1e5a      	subs	r2, r3, #1
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009bb2:	429a      	cmp	r2, r3
 8009bb4:	d02c      	beq.n	8009c10 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d128      	bne.n	8009c10 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	3304      	adds	r3, #4
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	f7fe fbb6 	bl	8008334 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009bc8:	693b      	ldr	r3, [r7, #16]
 8009bca:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009bcc:	693b      	ldr	r3, [r7, #16]
 8009bce:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bd4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009bdc:	693b      	ldr	r3, [r7, #16]
 8009bde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009be0:	4b0f      	ldr	r3, [pc, #60]	; (8009c20 <xTaskPriorityDisinherit+0xd4>)
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	429a      	cmp	r2, r3
 8009be6:	d903      	bls.n	8009bf0 <xTaskPriorityDisinherit+0xa4>
 8009be8:	693b      	ldr	r3, [r7, #16]
 8009bea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009bec:	4a0c      	ldr	r2, [pc, #48]	; (8009c20 <xTaskPriorityDisinherit+0xd4>)
 8009bee:	6013      	str	r3, [r2, #0]
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009bf4:	4613      	mov	r3, r2
 8009bf6:	009b      	lsls	r3, r3, #2
 8009bf8:	4413      	add	r3, r2
 8009bfa:	009b      	lsls	r3, r3, #2
 8009bfc:	4a09      	ldr	r2, [pc, #36]	; (8009c24 <xTaskPriorityDisinherit+0xd8>)
 8009bfe:	441a      	add	r2, r3
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	3304      	adds	r3, #4
 8009c04:	4619      	mov	r1, r3
 8009c06:	4610      	mov	r0, r2
 8009c08:	f7fe fb37 	bl	800827a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009c10:	697b      	ldr	r3, [r7, #20]
	}
 8009c12:	4618      	mov	r0, r3
 8009c14:	3718      	adds	r7, #24
 8009c16:	46bd      	mov	sp, r7
 8009c18:	bd80      	pop	{r7, pc}
 8009c1a:	bf00      	nop
 8009c1c:	20000920 	.word	0x20000920
 8009c20:	20000dfc 	.word	0x20000dfc
 8009c24:	20000924 	.word	0x20000924

08009c28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	b084      	sub	sp, #16
 8009c2c:	af00      	add	r7, sp, #0
 8009c2e:	6078      	str	r0, [r7, #4]
 8009c30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c32:	4b21      	ldr	r3, [pc, #132]	; (8009cb8 <prvAddCurrentTaskToDelayedList+0x90>)
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c38:	4b20      	ldr	r3, [pc, #128]	; (8009cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	3304      	adds	r3, #4
 8009c3e:	4618      	mov	r0, r3
 8009c40:	f7fe fb78 	bl	8008334 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c4a:	d10a      	bne.n	8009c62 <prvAddCurrentTaskToDelayedList+0x3a>
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d007      	beq.n	8009c62 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c52:	4b1a      	ldr	r3, [pc, #104]	; (8009cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	3304      	adds	r3, #4
 8009c58:	4619      	mov	r1, r3
 8009c5a:	4819      	ldr	r0, [pc, #100]	; (8009cc0 <prvAddCurrentTaskToDelayedList+0x98>)
 8009c5c:	f7fe fb0d 	bl	800827a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c60:	e026      	b.n	8009cb0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c62:	68fa      	ldr	r2, [r7, #12]
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	4413      	add	r3, r2
 8009c68:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c6a:	4b14      	ldr	r3, [pc, #80]	; (8009cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	68ba      	ldr	r2, [r7, #8]
 8009c70:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c72:	68ba      	ldr	r2, [r7, #8]
 8009c74:	68fb      	ldr	r3, [r7, #12]
 8009c76:	429a      	cmp	r2, r3
 8009c78:	d209      	bcs.n	8009c8e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c7a:	4b12      	ldr	r3, [pc, #72]	; (8009cc4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009c7c:	681a      	ldr	r2, [r3, #0]
 8009c7e:	4b0f      	ldr	r3, [pc, #60]	; (8009cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	3304      	adds	r3, #4
 8009c84:	4619      	mov	r1, r3
 8009c86:	4610      	mov	r0, r2
 8009c88:	f7fe fb1b 	bl	80082c2 <vListInsert>
}
 8009c8c:	e010      	b.n	8009cb0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c8e:	4b0e      	ldr	r3, [pc, #56]	; (8009cc8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	4b0a      	ldr	r3, [pc, #40]	; (8009cbc <prvAddCurrentTaskToDelayedList+0x94>)
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	3304      	adds	r3, #4
 8009c98:	4619      	mov	r1, r3
 8009c9a:	4610      	mov	r0, r2
 8009c9c:	f7fe fb11 	bl	80082c2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ca0:	4b0a      	ldr	r3, [pc, #40]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xa4>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	68ba      	ldr	r2, [r7, #8]
 8009ca6:	429a      	cmp	r2, r3
 8009ca8:	d202      	bcs.n	8009cb0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009caa:	4a08      	ldr	r2, [pc, #32]	; (8009ccc <prvAddCurrentTaskToDelayedList+0xa4>)
 8009cac:	68bb      	ldr	r3, [r7, #8]
 8009cae:	6013      	str	r3, [r2, #0]
}
 8009cb0:	bf00      	nop
 8009cb2:	3710      	adds	r7, #16
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	20000df8 	.word	0x20000df8
 8009cbc:	20000920 	.word	0x20000920
 8009cc0:	20000de0 	.word	0x20000de0
 8009cc4:	20000db0 	.word	0x20000db0
 8009cc8:	20000dac 	.word	0x20000dac
 8009ccc:	20000e14 	.word	0x20000e14

08009cd0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009cd0:	b580      	push	{r7, lr}
 8009cd2:	b08a      	sub	sp, #40	; 0x28
 8009cd4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009cd6:	2300      	movs	r3, #0
 8009cd8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009cda:	f000 fb07 	bl	800a2ec <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009cde:	4b1c      	ldr	r3, [pc, #112]	; (8009d50 <xTimerCreateTimerTask+0x80>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d021      	beq.n	8009d2a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009cea:	2300      	movs	r3, #0
 8009cec:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009cee:	1d3a      	adds	r2, r7, #4
 8009cf0:	f107 0108 	add.w	r1, r7, #8
 8009cf4:	f107 030c 	add.w	r3, r7, #12
 8009cf8:	4618      	mov	r0, r3
 8009cfa:	f7fe fa77 	bl	80081ec <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009cfe:	6879      	ldr	r1, [r7, #4]
 8009d00:	68bb      	ldr	r3, [r7, #8]
 8009d02:	68fa      	ldr	r2, [r7, #12]
 8009d04:	9202      	str	r2, [sp, #8]
 8009d06:	9301      	str	r3, [sp, #4]
 8009d08:	2302      	movs	r3, #2
 8009d0a:	9300      	str	r3, [sp, #0]
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	460a      	mov	r2, r1
 8009d10:	4910      	ldr	r1, [pc, #64]	; (8009d54 <xTimerCreateTimerTask+0x84>)
 8009d12:	4811      	ldr	r0, [pc, #68]	; (8009d58 <xTimerCreateTimerTask+0x88>)
 8009d14:	f7ff f8de 	bl	8008ed4 <xTaskCreateStatic>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	4a10      	ldr	r2, [pc, #64]	; (8009d5c <xTimerCreateTimerTask+0x8c>)
 8009d1c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009d1e:	4b0f      	ldr	r3, [pc, #60]	; (8009d5c <xTimerCreateTimerTask+0x8c>)
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d001      	beq.n	8009d2a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009d26:	2301      	movs	r3, #1
 8009d28:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009d2a:	697b      	ldr	r3, [r7, #20]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d10a      	bne.n	8009d46 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8009d30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d34:	f383 8811 	msr	BASEPRI, r3
 8009d38:	f3bf 8f6f 	isb	sy
 8009d3c:	f3bf 8f4f 	dsb	sy
 8009d40:	613b      	str	r3, [r7, #16]
}
 8009d42:	bf00      	nop
 8009d44:	e7fe      	b.n	8009d44 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009d46:	697b      	ldr	r3, [r7, #20]
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3718      	adds	r7, #24
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}
 8009d50:	20000e50 	.word	0x20000e50
 8009d54:	0800b4cc 	.word	0x0800b4cc
 8009d58:	08009e95 	.word	0x08009e95
 8009d5c:	20000e54 	.word	0x20000e54

08009d60 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b08a      	sub	sp, #40	; 0x28
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	60f8      	str	r0, [r7, #12]
 8009d68:	60b9      	str	r1, [r7, #8]
 8009d6a:	607a      	str	r2, [r7, #4]
 8009d6c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009d6e:	2300      	movs	r3, #0
 8009d70:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d10a      	bne.n	8009d8e <xTimerGenericCommand+0x2e>
	__asm volatile
 8009d78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d7c:	f383 8811 	msr	BASEPRI, r3
 8009d80:	f3bf 8f6f 	isb	sy
 8009d84:	f3bf 8f4f 	dsb	sy
 8009d88:	623b      	str	r3, [r7, #32]
}
 8009d8a:	bf00      	nop
 8009d8c:	e7fe      	b.n	8009d8c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009d8e:	4b1a      	ldr	r3, [pc, #104]	; (8009df8 <xTimerGenericCommand+0x98>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d02a      	beq.n	8009dec <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009d96:	68bb      	ldr	r3, [r7, #8]
 8009d98:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2b05      	cmp	r3, #5
 8009da6:	dc18      	bgt.n	8009dda <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009da8:	f7ff feb2 	bl	8009b10 <xTaskGetSchedulerState>
 8009dac:	4603      	mov	r3, r0
 8009dae:	2b02      	cmp	r3, #2
 8009db0:	d109      	bne.n	8009dc6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009db2:	4b11      	ldr	r3, [pc, #68]	; (8009df8 <xTimerGenericCommand+0x98>)
 8009db4:	6818      	ldr	r0, [r3, #0]
 8009db6:	f107 0110 	add.w	r1, r7, #16
 8009dba:	2300      	movs	r3, #0
 8009dbc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009dbe:	f7fe fc21 	bl	8008604 <xQueueGenericSend>
 8009dc2:	6278      	str	r0, [r7, #36]	; 0x24
 8009dc4:	e012      	b.n	8009dec <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009dc6:	4b0c      	ldr	r3, [pc, #48]	; (8009df8 <xTimerGenericCommand+0x98>)
 8009dc8:	6818      	ldr	r0, [r3, #0]
 8009dca:	f107 0110 	add.w	r1, r7, #16
 8009dce:	2300      	movs	r3, #0
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f7fe fc17 	bl	8008604 <xQueueGenericSend>
 8009dd6:	6278      	str	r0, [r7, #36]	; 0x24
 8009dd8:	e008      	b.n	8009dec <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009dda:	4b07      	ldr	r3, [pc, #28]	; (8009df8 <xTimerGenericCommand+0x98>)
 8009ddc:	6818      	ldr	r0, [r3, #0]
 8009dde:	f107 0110 	add.w	r1, r7, #16
 8009de2:	2300      	movs	r3, #0
 8009de4:	683a      	ldr	r2, [r7, #0]
 8009de6:	f7fe fd0b 	bl	8008800 <xQueueGenericSendFromISR>
 8009dea:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009dec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009dee:	4618      	mov	r0, r3
 8009df0:	3728      	adds	r7, #40	; 0x28
 8009df2:	46bd      	mov	sp, r7
 8009df4:	bd80      	pop	{r7, pc}
 8009df6:	bf00      	nop
 8009df8:	20000e50 	.word	0x20000e50

08009dfc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b088      	sub	sp, #32
 8009e00:	af02      	add	r7, sp, #8
 8009e02:	6078      	str	r0, [r7, #4]
 8009e04:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e06:	4b22      	ldr	r3, [pc, #136]	; (8009e90 <prvProcessExpiredTimer+0x94>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	68db      	ldr	r3, [r3, #12]
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e10:	697b      	ldr	r3, [r7, #20]
 8009e12:	3304      	adds	r3, #4
 8009e14:	4618      	mov	r0, r3
 8009e16:	f7fe fa8d 	bl	8008334 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e1a:	697b      	ldr	r3, [r7, #20]
 8009e1c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e20:	f003 0304 	and.w	r3, r3, #4
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d022      	beq.n	8009e6e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009e28:	697b      	ldr	r3, [r7, #20]
 8009e2a:	699a      	ldr	r2, [r3, #24]
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	18d1      	adds	r1, r2, r3
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	683a      	ldr	r2, [r7, #0]
 8009e34:	6978      	ldr	r0, [r7, #20]
 8009e36:	f000 f8d1 	bl	8009fdc <prvInsertTimerInActiveList>
 8009e3a:	4603      	mov	r3, r0
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d01f      	beq.n	8009e80 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e40:	2300      	movs	r3, #0
 8009e42:	9300      	str	r3, [sp, #0]
 8009e44:	2300      	movs	r3, #0
 8009e46:	687a      	ldr	r2, [r7, #4]
 8009e48:	2100      	movs	r1, #0
 8009e4a:	6978      	ldr	r0, [r7, #20]
 8009e4c:	f7ff ff88 	bl	8009d60 <xTimerGenericCommand>
 8009e50:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009e52:	693b      	ldr	r3, [r7, #16]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d113      	bne.n	8009e80 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8009e58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e5c:	f383 8811 	msr	BASEPRI, r3
 8009e60:	f3bf 8f6f 	isb	sy
 8009e64:	f3bf 8f4f 	dsb	sy
 8009e68:	60fb      	str	r3, [r7, #12]
}
 8009e6a:	bf00      	nop
 8009e6c:	e7fe      	b.n	8009e6c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e6e:	697b      	ldr	r3, [r7, #20]
 8009e70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8009e74:	f023 0301 	bic.w	r3, r3, #1
 8009e78:	b2da      	uxtb	r2, r3
 8009e7a:	697b      	ldr	r3, [r7, #20]
 8009e7c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e80:	697b      	ldr	r3, [r7, #20]
 8009e82:	6a1b      	ldr	r3, [r3, #32]
 8009e84:	6978      	ldr	r0, [r7, #20]
 8009e86:	4798      	blx	r3
}
 8009e88:	bf00      	nop
 8009e8a:	3718      	adds	r7, #24
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd80      	pop	{r7, pc}
 8009e90:	20000e48 	.word	0x20000e48

08009e94 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	b084      	sub	sp, #16
 8009e98:	af00      	add	r7, sp, #0
 8009e9a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009e9c:	f107 0308 	add.w	r3, r7, #8
 8009ea0:	4618      	mov	r0, r3
 8009ea2:	f000 f857 	bl	8009f54 <prvGetNextExpireTime>
 8009ea6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009ea8:	68bb      	ldr	r3, [r7, #8]
 8009eaa:	4619      	mov	r1, r3
 8009eac:	68f8      	ldr	r0, [r7, #12]
 8009eae:	f000 f803 	bl	8009eb8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009eb2:	f000 f8d5 	bl	800a060 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009eb6:	e7f1      	b.n	8009e9c <prvTimerTask+0x8>

08009eb8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009eb8:	b580      	push	{r7, lr}
 8009eba:	b084      	sub	sp, #16
 8009ebc:	af00      	add	r7, sp, #0
 8009ebe:	6078      	str	r0, [r7, #4]
 8009ec0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009ec2:	f7ff fa43 	bl	800934c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ec6:	f107 0308 	add.w	r3, r7, #8
 8009eca:	4618      	mov	r0, r3
 8009ecc:	f000 f866 	bl	8009f9c <prvSampleTimeNow>
 8009ed0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	2b00      	cmp	r3, #0
 8009ed6:	d130      	bne.n	8009f3a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d10a      	bne.n	8009ef4 <prvProcessTimerOrBlockTask+0x3c>
 8009ede:	687a      	ldr	r2, [r7, #4]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d806      	bhi.n	8009ef4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009ee6:	f7ff fa3f 	bl	8009368 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009eea:	68f9      	ldr	r1, [r7, #12]
 8009eec:	6878      	ldr	r0, [r7, #4]
 8009eee:	f7ff ff85 	bl	8009dfc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009ef2:	e024      	b.n	8009f3e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009ef4:	683b      	ldr	r3, [r7, #0]
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d008      	beq.n	8009f0c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009efa:	4b13      	ldr	r3, [pc, #76]	; (8009f48 <prvProcessTimerOrBlockTask+0x90>)
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	681b      	ldr	r3, [r3, #0]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d101      	bne.n	8009f08 <prvProcessTimerOrBlockTask+0x50>
 8009f04:	2301      	movs	r3, #1
 8009f06:	e000      	b.n	8009f0a <prvProcessTimerOrBlockTask+0x52>
 8009f08:	2300      	movs	r3, #0
 8009f0a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009f0c:	4b0f      	ldr	r3, [pc, #60]	; (8009f4c <prvProcessTimerOrBlockTask+0x94>)
 8009f0e:	6818      	ldr	r0, [r3, #0]
 8009f10:	687a      	ldr	r2, [r7, #4]
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	1ad3      	subs	r3, r2, r3
 8009f16:	683a      	ldr	r2, [r7, #0]
 8009f18:	4619      	mov	r1, r3
 8009f1a:	f7fe ffa7 	bl	8008e6c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009f1e:	f7ff fa23 	bl	8009368 <xTaskResumeAll>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d10a      	bne.n	8009f3e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009f28:	4b09      	ldr	r3, [pc, #36]	; (8009f50 <prvProcessTimerOrBlockTask+0x98>)
 8009f2a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009f2e:	601a      	str	r2, [r3, #0]
 8009f30:	f3bf 8f4f 	dsb	sy
 8009f34:	f3bf 8f6f 	isb	sy
}
 8009f38:	e001      	b.n	8009f3e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009f3a:	f7ff fa15 	bl	8009368 <xTaskResumeAll>
}
 8009f3e:	bf00      	nop
 8009f40:	3710      	adds	r7, #16
 8009f42:	46bd      	mov	sp, r7
 8009f44:	bd80      	pop	{r7, pc}
 8009f46:	bf00      	nop
 8009f48:	20000e4c 	.word	0x20000e4c
 8009f4c:	20000e50 	.word	0x20000e50
 8009f50:	e000ed04 	.word	0xe000ed04

08009f54 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009f54:	b480      	push	{r7}
 8009f56:	b085      	sub	sp, #20
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009f5c:	4b0e      	ldr	r3, [pc, #56]	; (8009f98 <prvGetNextExpireTime+0x44>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	2b00      	cmp	r3, #0
 8009f64:	d101      	bne.n	8009f6a <prvGetNextExpireTime+0x16>
 8009f66:	2201      	movs	r2, #1
 8009f68:	e000      	b.n	8009f6c <prvGetNextExpireTime+0x18>
 8009f6a:	2200      	movs	r2, #0
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d105      	bne.n	8009f84 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009f78:	4b07      	ldr	r3, [pc, #28]	; (8009f98 <prvGetNextExpireTime+0x44>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	68db      	ldr	r3, [r3, #12]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	60fb      	str	r3, [r7, #12]
 8009f82:	e001      	b.n	8009f88 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009f88:	68fb      	ldr	r3, [r7, #12]
}
 8009f8a:	4618      	mov	r0, r3
 8009f8c:	3714      	adds	r7, #20
 8009f8e:	46bd      	mov	sp, r7
 8009f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f94:	4770      	bx	lr
 8009f96:	bf00      	nop
 8009f98:	20000e48 	.word	0x20000e48

08009f9c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b084      	sub	sp, #16
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009fa4:	f7ff fa7e 	bl	80094a4 <xTaskGetTickCount>
 8009fa8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009faa:	4b0b      	ldr	r3, [pc, #44]	; (8009fd8 <prvSampleTimeNow+0x3c>)
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	68fa      	ldr	r2, [r7, #12]
 8009fb0:	429a      	cmp	r2, r3
 8009fb2:	d205      	bcs.n	8009fc0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009fb4:	f000 f936 	bl	800a224 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	601a      	str	r2, [r3, #0]
 8009fbe:	e002      	b.n	8009fc6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009fc6:	4a04      	ldr	r2, [pc, #16]	; (8009fd8 <prvSampleTimeNow+0x3c>)
 8009fc8:	68fb      	ldr	r3, [r7, #12]
 8009fca:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009fcc:	68fb      	ldr	r3, [r7, #12]
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3710      	adds	r7, #16
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	20000e58 	.word	0x20000e58

08009fdc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009fdc:	b580      	push	{r7, lr}
 8009fde:	b086      	sub	sp, #24
 8009fe0:	af00      	add	r7, sp, #0
 8009fe2:	60f8      	str	r0, [r7, #12]
 8009fe4:	60b9      	str	r1, [r7, #8]
 8009fe6:	607a      	str	r2, [r7, #4]
 8009fe8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009fea:	2300      	movs	r3, #0
 8009fec:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	68ba      	ldr	r2, [r7, #8]
 8009ff2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	68fa      	ldr	r2, [r7, #12]
 8009ff8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009ffa:	68ba      	ldr	r2, [r7, #8]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	429a      	cmp	r2, r3
 800a000:	d812      	bhi.n	800a028 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a002:	687a      	ldr	r2, [r7, #4]
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	1ad2      	subs	r2, r2, r3
 800a008:	68fb      	ldr	r3, [r7, #12]
 800a00a:	699b      	ldr	r3, [r3, #24]
 800a00c:	429a      	cmp	r2, r3
 800a00e:	d302      	bcc.n	800a016 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a010:	2301      	movs	r3, #1
 800a012:	617b      	str	r3, [r7, #20]
 800a014:	e01b      	b.n	800a04e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a016:	4b10      	ldr	r3, [pc, #64]	; (800a058 <prvInsertTimerInActiveList+0x7c>)
 800a018:	681a      	ldr	r2, [r3, #0]
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	3304      	adds	r3, #4
 800a01e:	4619      	mov	r1, r3
 800a020:	4610      	mov	r0, r2
 800a022:	f7fe f94e 	bl	80082c2 <vListInsert>
 800a026:	e012      	b.n	800a04e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d206      	bcs.n	800a03e <prvInsertTimerInActiveList+0x62>
 800a030:	68ba      	ldr	r2, [r7, #8]
 800a032:	683b      	ldr	r3, [r7, #0]
 800a034:	429a      	cmp	r2, r3
 800a036:	d302      	bcc.n	800a03e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a038:	2301      	movs	r3, #1
 800a03a:	617b      	str	r3, [r7, #20]
 800a03c:	e007      	b.n	800a04e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a03e:	4b07      	ldr	r3, [pc, #28]	; (800a05c <prvInsertTimerInActiveList+0x80>)
 800a040:	681a      	ldr	r2, [r3, #0]
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	3304      	adds	r3, #4
 800a046:	4619      	mov	r1, r3
 800a048:	4610      	mov	r0, r2
 800a04a:	f7fe f93a 	bl	80082c2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a04e:	697b      	ldr	r3, [r7, #20]
}
 800a050:	4618      	mov	r0, r3
 800a052:	3718      	adds	r7, #24
 800a054:	46bd      	mov	sp, r7
 800a056:	bd80      	pop	{r7, pc}
 800a058:	20000e4c 	.word	0x20000e4c
 800a05c:	20000e48 	.word	0x20000e48

0800a060 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a060:	b580      	push	{r7, lr}
 800a062:	b08e      	sub	sp, #56	; 0x38
 800a064:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a066:	e0ca      	b.n	800a1fe <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	da18      	bge.n	800a0a0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a06e:	1d3b      	adds	r3, r7, #4
 800a070:	3304      	adds	r3, #4
 800a072:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a074:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a076:	2b00      	cmp	r3, #0
 800a078:	d10a      	bne.n	800a090 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a07a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a07e:	f383 8811 	msr	BASEPRI, r3
 800a082:	f3bf 8f6f 	isb	sy
 800a086:	f3bf 8f4f 	dsb	sy
 800a08a:	61fb      	str	r3, [r7, #28]
}
 800a08c:	bf00      	nop
 800a08e:	e7fe      	b.n	800a08e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a090:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a096:	6850      	ldr	r0, [r2, #4]
 800a098:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a09a:	6892      	ldr	r2, [r2, #8]
 800a09c:	4611      	mov	r1, r2
 800a09e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	f2c0 80aa 	blt.w	800a1fc <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a0ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ae:	695b      	ldr	r3, [r3, #20]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d004      	beq.n	800a0be <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0b6:	3304      	adds	r3, #4
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f7fe f93b 	bl	8008334 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a0be:	463b      	mov	r3, r7
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f7ff ff6b 	bl	8009f9c <prvSampleTimeNow>
 800a0c6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	2b09      	cmp	r3, #9
 800a0cc:	f200 8097 	bhi.w	800a1fe <prvProcessReceivedCommands+0x19e>
 800a0d0:	a201      	add	r2, pc, #4	; (adr r2, 800a0d8 <prvProcessReceivedCommands+0x78>)
 800a0d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0d6:	bf00      	nop
 800a0d8:	0800a101 	.word	0x0800a101
 800a0dc:	0800a101 	.word	0x0800a101
 800a0e0:	0800a101 	.word	0x0800a101
 800a0e4:	0800a175 	.word	0x0800a175
 800a0e8:	0800a189 	.word	0x0800a189
 800a0ec:	0800a1d3 	.word	0x0800a1d3
 800a0f0:	0800a101 	.word	0x0800a101
 800a0f4:	0800a101 	.word	0x0800a101
 800a0f8:	0800a175 	.word	0x0800a175
 800a0fc:	0800a189 	.word	0x0800a189
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a100:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a102:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a106:	f043 0301 	orr.w	r3, r3, #1
 800a10a:	b2da      	uxtb	r2, r3
 800a10c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a10e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a112:	68ba      	ldr	r2, [r7, #8]
 800a114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a116:	699b      	ldr	r3, [r3, #24]
 800a118:	18d1      	adds	r1, r2, r3
 800a11a:	68bb      	ldr	r3, [r7, #8]
 800a11c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a11e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a120:	f7ff ff5c 	bl	8009fdc <prvInsertTimerInActiveList>
 800a124:	4603      	mov	r3, r0
 800a126:	2b00      	cmp	r3, #0
 800a128:	d069      	beq.n	800a1fe <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a12a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a12c:	6a1b      	ldr	r3, [r3, #32]
 800a12e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a130:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a134:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a138:	f003 0304 	and.w	r3, r3, #4
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	d05e      	beq.n	800a1fe <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a140:	68ba      	ldr	r2, [r7, #8]
 800a142:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a144:	699b      	ldr	r3, [r3, #24]
 800a146:	441a      	add	r2, r3
 800a148:	2300      	movs	r3, #0
 800a14a:	9300      	str	r3, [sp, #0]
 800a14c:	2300      	movs	r3, #0
 800a14e:	2100      	movs	r1, #0
 800a150:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a152:	f7ff fe05 	bl	8009d60 <xTimerGenericCommand>
 800a156:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a158:	6a3b      	ldr	r3, [r7, #32]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d14f      	bne.n	800a1fe <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a162:	f383 8811 	msr	BASEPRI, r3
 800a166:	f3bf 8f6f 	isb	sy
 800a16a:	f3bf 8f4f 	dsb	sy
 800a16e:	61bb      	str	r3, [r7, #24]
}
 800a170:	bf00      	nop
 800a172:	e7fe      	b.n	800a172 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a174:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a176:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a17a:	f023 0301 	bic.w	r3, r3, #1
 800a17e:	b2da      	uxtb	r2, r3
 800a180:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a182:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a186:	e03a      	b.n	800a1fe <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a188:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a18a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a18e:	f043 0301 	orr.w	r3, r3, #1
 800a192:	b2da      	uxtb	r2, r3
 800a194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a196:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a19a:	68ba      	ldr	r2, [r7, #8]
 800a19c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a19e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a2:	699b      	ldr	r3, [r3, #24]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d10a      	bne.n	800a1be <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a1a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ac:	f383 8811 	msr	BASEPRI, r3
 800a1b0:	f3bf 8f6f 	isb	sy
 800a1b4:	f3bf 8f4f 	dsb	sy
 800a1b8:	617b      	str	r3, [r7, #20]
}
 800a1ba:	bf00      	nop
 800a1bc:	e7fe      	b.n	800a1bc <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a1be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c0:	699a      	ldr	r2, [r3, #24]
 800a1c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c4:	18d1      	adds	r1, r2, r3
 800a1c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a1c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a1ca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1cc:	f7ff ff06 	bl	8009fdc <prvInsertTimerInActiveList>
					break;
 800a1d0:	e015      	b.n	800a1fe <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a1d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1d8:	f003 0302 	and.w	r3, r3, #2
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d103      	bne.n	800a1e8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800a1e0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a1e2:	f000 fbdd 	bl	800a9a0 <vPortFree>
 800a1e6:	e00a      	b.n	800a1fe <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a1ee:	f023 0301 	bic.w	r3, r3, #1
 800a1f2:	b2da      	uxtb	r2, r3
 800a1f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a1fa:	e000      	b.n	800a1fe <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800a1fc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a1fe:	4b08      	ldr	r3, [pc, #32]	; (800a220 <prvProcessReceivedCommands+0x1c0>)
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	1d39      	adds	r1, r7, #4
 800a204:	2200      	movs	r2, #0
 800a206:	4618      	mov	r0, r3
 800a208:	f7fe fb96 	bl	8008938 <xQueueReceive>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	f47f af2a 	bne.w	800a068 <prvProcessReceivedCommands+0x8>
	}
}
 800a214:	bf00      	nop
 800a216:	bf00      	nop
 800a218:	3730      	adds	r7, #48	; 0x30
 800a21a:	46bd      	mov	sp, r7
 800a21c:	bd80      	pop	{r7, pc}
 800a21e:	bf00      	nop
 800a220:	20000e50 	.word	0x20000e50

0800a224 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b088      	sub	sp, #32
 800a228:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a22a:	e048      	b.n	800a2be <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a22c:	4b2d      	ldr	r3, [pc, #180]	; (800a2e4 <prvSwitchTimerLists+0xc0>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	68db      	ldr	r3, [r3, #12]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a236:	4b2b      	ldr	r3, [pc, #172]	; (800a2e4 <prvSwitchTimerLists+0xc0>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	68db      	ldr	r3, [r3, #12]
 800a23c:	68db      	ldr	r3, [r3, #12]
 800a23e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	3304      	adds	r3, #4
 800a244:	4618      	mov	r0, r3
 800a246:	f7fe f875 	bl	8008334 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	6a1b      	ldr	r3, [r3, #32]
 800a24e:	68f8      	ldr	r0, [r7, #12]
 800a250:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a258:	f003 0304 	and.w	r3, r3, #4
 800a25c:	2b00      	cmp	r3, #0
 800a25e:	d02e      	beq.n	800a2be <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	699b      	ldr	r3, [r3, #24]
 800a264:	693a      	ldr	r2, [r7, #16]
 800a266:	4413      	add	r3, r2
 800a268:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a26a:	68ba      	ldr	r2, [r7, #8]
 800a26c:	693b      	ldr	r3, [r7, #16]
 800a26e:	429a      	cmp	r2, r3
 800a270:	d90e      	bls.n	800a290 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	68ba      	ldr	r2, [r7, #8]
 800a276:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	68fa      	ldr	r2, [r7, #12]
 800a27c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a27e:	4b19      	ldr	r3, [pc, #100]	; (800a2e4 <prvSwitchTimerLists+0xc0>)
 800a280:	681a      	ldr	r2, [r3, #0]
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	3304      	adds	r3, #4
 800a286:	4619      	mov	r1, r3
 800a288:	4610      	mov	r0, r2
 800a28a:	f7fe f81a 	bl	80082c2 <vListInsert>
 800a28e:	e016      	b.n	800a2be <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a290:	2300      	movs	r3, #0
 800a292:	9300      	str	r3, [sp, #0]
 800a294:	2300      	movs	r3, #0
 800a296:	693a      	ldr	r2, [r7, #16]
 800a298:	2100      	movs	r1, #0
 800a29a:	68f8      	ldr	r0, [r7, #12]
 800a29c:	f7ff fd60 	bl	8009d60 <xTimerGenericCommand>
 800a2a0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d10a      	bne.n	800a2be <prvSwitchTimerLists+0x9a>
	__asm volatile
 800a2a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2ac:	f383 8811 	msr	BASEPRI, r3
 800a2b0:	f3bf 8f6f 	isb	sy
 800a2b4:	f3bf 8f4f 	dsb	sy
 800a2b8:	603b      	str	r3, [r7, #0]
}
 800a2ba:	bf00      	nop
 800a2bc:	e7fe      	b.n	800a2bc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2be:	4b09      	ldr	r3, [pc, #36]	; (800a2e4 <prvSwitchTimerLists+0xc0>)
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d1b1      	bne.n	800a22c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a2c8:	4b06      	ldr	r3, [pc, #24]	; (800a2e4 <prvSwitchTimerLists+0xc0>)
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a2ce:	4b06      	ldr	r3, [pc, #24]	; (800a2e8 <prvSwitchTimerLists+0xc4>)
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	4a04      	ldr	r2, [pc, #16]	; (800a2e4 <prvSwitchTimerLists+0xc0>)
 800a2d4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a2d6:	4a04      	ldr	r2, [pc, #16]	; (800a2e8 <prvSwitchTimerLists+0xc4>)
 800a2d8:	697b      	ldr	r3, [r7, #20]
 800a2da:	6013      	str	r3, [r2, #0]
}
 800a2dc:	bf00      	nop
 800a2de:	3718      	adds	r7, #24
 800a2e0:	46bd      	mov	sp, r7
 800a2e2:	bd80      	pop	{r7, pc}
 800a2e4:	20000e48 	.word	0x20000e48
 800a2e8:	20000e4c 	.word	0x20000e4c

0800a2ec <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a2ec:	b580      	push	{r7, lr}
 800a2ee:	b082      	sub	sp, #8
 800a2f0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a2f2:	f000 f967 	bl	800a5c4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a2f6:	4b15      	ldr	r3, [pc, #84]	; (800a34c <prvCheckForValidListAndQueue+0x60>)
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	2b00      	cmp	r3, #0
 800a2fc:	d120      	bne.n	800a340 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a2fe:	4814      	ldr	r0, [pc, #80]	; (800a350 <prvCheckForValidListAndQueue+0x64>)
 800a300:	f7fd ff8e 	bl	8008220 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a304:	4813      	ldr	r0, [pc, #76]	; (800a354 <prvCheckForValidListAndQueue+0x68>)
 800a306:	f7fd ff8b 	bl	8008220 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a30a:	4b13      	ldr	r3, [pc, #76]	; (800a358 <prvCheckForValidListAndQueue+0x6c>)
 800a30c:	4a10      	ldr	r2, [pc, #64]	; (800a350 <prvCheckForValidListAndQueue+0x64>)
 800a30e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a310:	4b12      	ldr	r3, [pc, #72]	; (800a35c <prvCheckForValidListAndQueue+0x70>)
 800a312:	4a10      	ldr	r2, [pc, #64]	; (800a354 <prvCheckForValidListAndQueue+0x68>)
 800a314:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a316:	2300      	movs	r3, #0
 800a318:	9300      	str	r3, [sp, #0]
 800a31a:	4b11      	ldr	r3, [pc, #68]	; (800a360 <prvCheckForValidListAndQueue+0x74>)
 800a31c:	4a11      	ldr	r2, [pc, #68]	; (800a364 <prvCheckForValidListAndQueue+0x78>)
 800a31e:	2110      	movs	r1, #16
 800a320:	200a      	movs	r0, #10
 800a322:	f7fe f899 	bl	8008458 <xQueueGenericCreateStatic>
 800a326:	4603      	mov	r3, r0
 800a328:	4a08      	ldr	r2, [pc, #32]	; (800a34c <prvCheckForValidListAndQueue+0x60>)
 800a32a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a32c:	4b07      	ldr	r3, [pc, #28]	; (800a34c <prvCheckForValidListAndQueue+0x60>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d005      	beq.n	800a340 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a334:	4b05      	ldr	r3, [pc, #20]	; (800a34c <prvCheckForValidListAndQueue+0x60>)
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	490b      	ldr	r1, [pc, #44]	; (800a368 <prvCheckForValidListAndQueue+0x7c>)
 800a33a:	4618      	mov	r0, r3
 800a33c:	f7fe fd6c 	bl	8008e18 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a340:	f000 f970 	bl	800a624 <vPortExitCritical>
}
 800a344:	bf00      	nop
 800a346:	46bd      	mov	sp, r7
 800a348:	bd80      	pop	{r7, pc}
 800a34a:	bf00      	nop
 800a34c:	20000e50 	.word	0x20000e50
 800a350:	20000e20 	.word	0x20000e20
 800a354:	20000e34 	.word	0x20000e34
 800a358:	20000e48 	.word	0x20000e48
 800a35c:	20000e4c 	.word	0x20000e4c
 800a360:	20000efc 	.word	0x20000efc
 800a364:	20000e5c 	.word	0x20000e5c
 800a368:	0800b4d4 	.word	0x0800b4d4

0800a36c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a36c:	b480      	push	{r7}
 800a36e:	b085      	sub	sp, #20
 800a370:	af00      	add	r7, sp, #0
 800a372:	60f8      	str	r0, [r7, #12]
 800a374:	60b9      	str	r1, [r7, #8]
 800a376:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	3b04      	subs	r3, #4
 800a37c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800a384:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	3b04      	subs	r3, #4
 800a38a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	f023 0201 	bic.w	r2, r3, #1
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	3b04      	subs	r3, #4
 800a39a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a39c:	4a0c      	ldr	r2, [pc, #48]	; (800a3d0 <pxPortInitialiseStack+0x64>)
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	3b14      	subs	r3, #20
 800a3a6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a3a8:	687a      	ldr	r2, [r7, #4]
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	3b04      	subs	r3, #4
 800a3b2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f06f 0202 	mvn.w	r2, #2
 800a3ba:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a3bc:	68fb      	ldr	r3, [r7, #12]
 800a3be:	3b20      	subs	r3, #32
 800a3c0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
}
 800a3c4:	4618      	mov	r0, r3
 800a3c6:	3714      	adds	r7, #20
 800a3c8:	46bd      	mov	sp, r7
 800a3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ce:	4770      	bx	lr
 800a3d0:	0800a3d5 	.word	0x0800a3d5

0800a3d4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a3d4:	b480      	push	{r7}
 800a3d6:	b085      	sub	sp, #20
 800a3d8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a3da:	2300      	movs	r3, #0
 800a3dc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a3de:	4b12      	ldr	r3, [pc, #72]	; (800a428 <prvTaskExitError+0x54>)
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a3e6:	d00a      	beq.n	800a3fe <prvTaskExitError+0x2a>
	__asm volatile
 800a3e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3ec:	f383 8811 	msr	BASEPRI, r3
 800a3f0:	f3bf 8f6f 	isb	sy
 800a3f4:	f3bf 8f4f 	dsb	sy
 800a3f8:	60fb      	str	r3, [r7, #12]
}
 800a3fa:	bf00      	nop
 800a3fc:	e7fe      	b.n	800a3fc <prvTaskExitError+0x28>
	__asm volatile
 800a3fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a402:	f383 8811 	msr	BASEPRI, r3
 800a406:	f3bf 8f6f 	isb	sy
 800a40a:	f3bf 8f4f 	dsb	sy
 800a40e:	60bb      	str	r3, [r7, #8]
}
 800a410:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a412:	bf00      	nop
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d0fc      	beq.n	800a414 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a41a:	bf00      	nop
 800a41c:	bf00      	nop
 800a41e:	3714      	adds	r7, #20
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr
 800a428:	2000002c 	.word	0x2000002c
 800a42c:	00000000 	.word	0x00000000

0800a430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a430:	4b07      	ldr	r3, [pc, #28]	; (800a450 <pxCurrentTCBConst2>)
 800a432:	6819      	ldr	r1, [r3, #0]
 800a434:	6808      	ldr	r0, [r1, #0]
 800a436:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a43a:	f380 8809 	msr	PSP, r0
 800a43e:	f3bf 8f6f 	isb	sy
 800a442:	f04f 0000 	mov.w	r0, #0
 800a446:	f380 8811 	msr	BASEPRI, r0
 800a44a:	4770      	bx	lr
 800a44c:	f3af 8000 	nop.w

0800a450 <pxCurrentTCBConst2>:
 800a450:	20000920 	.word	0x20000920
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a454:	bf00      	nop
 800a456:	bf00      	nop

0800a458 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a458:	4808      	ldr	r0, [pc, #32]	; (800a47c <prvPortStartFirstTask+0x24>)
 800a45a:	6800      	ldr	r0, [r0, #0]
 800a45c:	6800      	ldr	r0, [r0, #0]
 800a45e:	f380 8808 	msr	MSP, r0
 800a462:	f04f 0000 	mov.w	r0, #0
 800a466:	f380 8814 	msr	CONTROL, r0
 800a46a:	b662      	cpsie	i
 800a46c:	b661      	cpsie	f
 800a46e:	f3bf 8f4f 	dsb	sy
 800a472:	f3bf 8f6f 	isb	sy
 800a476:	df00      	svc	0
 800a478:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a47a:	bf00      	nop
 800a47c:	e000ed08 	.word	0xe000ed08

0800a480 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b086      	sub	sp, #24
 800a484:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a486:	4b46      	ldr	r3, [pc, #280]	; (800a5a0 <xPortStartScheduler+0x120>)
 800a488:	681b      	ldr	r3, [r3, #0]
 800a48a:	4a46      	ldr	r2, [pc, #280]	; (800a5a4 <xPortStartScheduler+0x124>)
 800a48c:	4293      	cmp	r3, r2
 800a48e:	d10a      	bne.n	800a4a6 <xPortStartScheduler+0x26>
	__asm volatile
 800a490:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a494:	f383 8811 	msr	BASEPRI, r3
 800a498:	f3bf 8f6f 	isb	sy
 800a49c:	f3bf 8f4f 	dsb	sy
 800a4a0:	613b      	str	r3, [r7, #16]
}
 800a4a2:	bf00      	nop
 800a4a4:	e7fe      	b.n	800a4a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a4a6:	4b3e      	ldr	r3, [pc, #248]	; (800a5a0 <xPortStartScheduler+0x120>)
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	4a3f      	ldr	r2, [pc, #252]	; (800a5a8 <xPortStartScheduler+0x128>)
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	d10a      	bne.n	800a4c6 <xPortStartScheduler+0x46>
	__asm volatile
 800a4b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4b4:	f383 8811 	msr	BASEPRI, r3
 800a4b8:	f3bf 8f6f 	isb	sy
 800a4bc:	f3bf 8f4f 	dsb	sy
 800a4c0:	60fb      	str	r3, [r7, #12]
}
 800a4c2:	bf00      	nop
 800a4c4:	e7fe      	b.n	800a4c4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a4c6:	4b39      	ldr	r3, [pc, #228]	; (800a5ac <xPortStartScheduler+0x12c>)
 800a4c8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a4ca:	697b      	ldr	r3, [r7, #20]
 800a4cc:	781b      	ldrb	r3, [r3, #0]
 800a4ce:	b2db      	uxtb	r3, r3
 800a4d0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a4d2:	697b      	ldr	r3, [r7, #20]
 800a4d4:	22ff      	movs	r2, #255	; 0xff
 800a4d6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	781b      	ldrb	r3, [r3, #0]
 800a4dc:	b2db      	uxtb	r3, r3
 800a4de:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a4e0:	78fb      	ldrb	r3, [r7, #3]
 800a4e2:	b2db      	uxtb	r3, r3
 800a4e4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800a4e8:	b2da      	uxtb	r2, r3
 800a4ea:	4b31      	ldr	r3, [pc, #196]	; (800a5b0 <xPortStartScheduler+0x130>)
 800a4ec:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a4ee:	4b31      	ldr	r3, [pc, #196]	; (800a5b4 <xPortStartScheduler+0x134>)
 800a4f0:	2207      	movs	r2, #7
 800a4f2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a4f4:	e009      	b.n	800a50a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800a4f6:	4b2f      	ldr	r3, [pc, #188]	; (800a5b4 <xPortStartScheduler+0x134>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	3b01      	subs	r3, #1
 800a4fc:	4a2d      	ldr	r2, [pc, #180]	; (800a5b4 <xPortStartScheduler+0x134>)
 800a4fe:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a500:	78fb      	ldrb	r3, [r7, #3]
 800a502:	b2db      	uxtb	r3, r3
 800a504:	005b      	lsls	r3, r3, #1
 800a506:	b2db      	uxtb	r3, r3
 800a508:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a50a:	78fb      	ldrb	r3, [r7, #3]
 800a50c:	b2db      	uxtb	r3, r3
 800a50e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a512:	2b80      	cmp	r3, #128	; 0x80
 800a514:	d0ef      	beq.n	800a4f6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a516:	4b27      	ldr	r3, [pc, #156]	; (800a5b4 <xPortStartScheduler+0x134>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	f1c3 0307 	rsb	r3, r3, #7
 800a51e:	2b04      	cmp	r3, #4
 800a520:	d00a      	beq.n	800a538 <xPortStartScheduler+0xb8>
	__asm volatile
 800a522:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a526:	f383 8811 	msr	BASEPRI, r3
 800a52a:	f3bf 8f6f 	isb	sy
 800a52e:	f3bf 8f4f 	dsb	sy
 800a532:	60bb      	str	r3, [r7, #8]
}
 800a534:	bf00      	nop
 800a536:	e7fe      	b.n	800a536 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a538:	4b1e      	ldr	r3, [pc, #120]	; (800a5b4 <xPortStartScheduler+0x134>)
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	021b      	lsls	r3, r3, #8
 800a53e:	4a1d      	ldr	r2, [pc, #116]	; (800a5b4 <xPortStartScheduler+0x134>)
 800a540:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a542:	4b1c      	ldr	r3, [pc, #112]	; (800a5b4 <xPortStartScheduler+0x134>)
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800a54a:	4a1a      	ldr	r2, [pc, #104]	; (800a5b4 <xPortStartScheduler+0x134>)
 800a54c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	b2da      	uxtb	r2, r3
 800a552:	697b      	ldr	r3, [r7, #20]
 800a554:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a556:	4b18      	ldr	r3, [pc, #96]	; (800a5b8 <xPortStartScheduler+0x138>)
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	4a17      	ldr	r2, [pc, #92]	; (800a5b8 <xPortStartScheduler+0x138>)
 800a55c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800a560:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a562:	4b15      	ldr	r3, [pc, #84]	; (800a5b8 <xPortStartScheduler+0x138>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	4a14      	ldr	r2, [pc, #80]	; (800a5b8 <xPortStartScheduler+0x138>)
 800a568:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800a56c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a56e:	f000 f8dd 	bl	800a72c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a572:	4b12      	ldr	r3, [pc, #72]	; (800a5bc <xPortStartScheduler+0x13c>)
 800a574:	2200      	movs	r2, #0
 800a576:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a578:	f000 f8fc 	bl	800a774 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a57c:	4b10      	ldr	r3, [pc, #64]	; (800a5c0 <xPortStartScheduler+0x140>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a0f      	ldr	r2, [pc, #60]	; (800a5c0 <xPortStartScheduler+0x140>)
 800a582:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800a586:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a588:	f7ff ff66 	bl	800a458 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a58c:	f7ff f854 	bl	8009638 <vTaskSwitchContext>
	prvTaskExitError();
 800a590:	f7ff ff20 	bl	800a3d4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a594:	2300      	movs	r3, #0
}
 800a596:	4618      	mov	r0, r3
 800a598:	3718      	adds	r7, #24
 800a59a:	46bd      	mov	sp, r7
 800a59c:	bd80      	pop	{r7, pc}
 800a59e:	bf00      	nop
 800a5a0:	e000ed00 	.word	0xe000ed00
 800a5a4:	410fc271 	.word	0x410fc271
 800a5a8:	410fc270 	.word	0x410fc270
 800a5ac:	e000e400 	.word	0xe000e400
 800a5b0:	20000f4c 	.word	0x20000f4c
 800a5b4:	20000f50 	.word	0x20000f50
 800a5b8:	e000ed20 	.word	0xe000ed20
 800a5bc:	2000002c 	.word	0x2000002c
 800a5c0:	e000ef34 	.word	0xe000ef34

0800a5c4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a5c4:	b480      	push	{r7}
 800a5c6:	b083      	sub	sp, #12
 800a5c8:	af00      	add	r7, sp, #0
	__asm volatile
 800a5ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ce:	f383 8811 	msr	BASEPRI, r3
 800a5d2:	f3bf 8f6f 	isb	sy
 800a5d6:	f3bf 8f4f 	dsb	sy
 800a5da:	607b      	str	r3, [r7, #4]
}
 800a5dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a5de:	4b0f      	ldr	r3, [pc, #60]	; (800a61c <vPortEnterCritical+0x58>)
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	4a0d      	ldr	r2, [pc, #52]	; (800a61c <vPortEnterCritical+0x58>)
 800a5e6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a5e8:	4b0c      	ldr	r3, [pc, #48]	; (800a61c <vPortEnterCritical+0x58>)
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	2b01      	cmp	r3, #1
 800a5ee:	d10f      	bne.n	800a610 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a5f0:	4b0b      	ldr	r3, [pc, #44]	; (800a620 <vPortEnterCritical+0x5c>)
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	b2db      	uxtb	r3, r3
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d00a      	beq.n	800a610 <vPortEnterCritical+0x4c>
	__asm volatile
 800a5fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5fe:	f383 8811 	msr	BASEPRI, r3
 800a602:	f3bf 8f6f 	isb	sy
 800a606:	f3bf 8f4f 	dsb	sy
 800a60a:	603b      	str	r3, [r7, #0]
}
 800a60c:	bf00      	nop
 800a60e:	e7fe      	b.n	800a60e <vPortEnterCritical+0x4a>
	}
}
 800a610:	bf00      	nop
 800a612:	370c      	adds	r7, #12
 800a614:	46bd      	mov	sp, r7
 800a616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a61a:	4770      	bx	lr
 800a61c:	2000002c 	.word	0x2000002c
 800a620:	e000ed04 	.word	0xe000ed04

0800a624 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a62a:	4b12      	ldr	r3, [pc, #72]	; (800a674 <vPortExitCritical+0x50>)
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d10a      	bne.n	800a648 <vPortExitCritical+0x24>
	__asm volatile
 800a632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a636:	f383 8811 	msr	BASEPRI, r3
 800a63a:	f3bf 8f6f 	isb	sy
 800a63e:	f3bf 8f4f 	dsb	sy
 800a642:	607b      	str	r3, [r7, #4]
}
 800a644:	bf00      	nop
 800a646:	e7fe      	b.n	800a646 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a648:	4b0a      	ldr	r3, [pc, #40]	; (800a674 <vPortExitCritical+0x50>)
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	3b01      	subs	r3, #1
 800a64e:	4a09      	ldr	r2, [pc, #36]	; (800a674 <vPortExitCritical+0x50>)
 800a650:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a652:	4b08      	ldr	r3, [pc, #32]	; (800a674 <vPortExitCritical+0x50>)
 800a654:	681b      	ldr	r3, [r3, #0]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d105      	bne.n	800a666 <vPortExitCritical+0x42>
 800a65a:	2300      	movs	r3, #0
 800a65c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a65e:	683b      	ldr	r3, [r7, #0]
 800a660:	f383 8811 	msr	BASEPRI, r3
}
 800a664:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a666:	bf00      	nop
 800a668:	370c      	adds	r7, #12
 800a66a:	46bd      	mov	sp, r7
 800a66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a670:	4770      	bx	lr
 800a672:	bf00      	nop
 800a674:	2000002c 	.word	0x2000002c
	...

0800a680 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a680:	f3ef 8009 	mrs	r0, PSP
 800a684:	f3bf 8f6f 	isb	sy
 800a688:	4b15      	ldr	r3, [pc, #84]	; (800a6e0 <pxCurrentTCBConst>)
 800a68a:	681a      	ldr	r2, [r3, #0]
 800a68c:	f01e 0f10 	tst.w	lr, #16
 800a690:	bf08      	it	eq
 800a692:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a696:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a69a:	6010      	str	r0, [r2, #0]
 800a69c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a6a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a6a4:	f380 8811 	msr	BASEPRI, r0
 800a6a8:	f3bf 8f4f 	dsb	sy
 800a6ac:	f3bf 8f6f 	isb	sy
 800a6b0:	f7fe ffc2 	bl	8009638 <vTaskSwitchContext>
 800a6b4:	f04f 0000 	mov.w	r0, #0
 800a6b8:	f380 8811 	msr	BASEPRI, r0
 800a6bc:	bc09      	pop	{r0, r3}
 800a6be:	6819      	ldr	r1, [r3, #0]
 800a6c0:	6808      	ldr	r0, [r1, #0]
 800a6c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6c6:	f01e 0f10 	tst.w	lr, #16
 800a6ca:	bf08      	it	eq
 800a6cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a6d0:	f380 8809 	msr	PSP, r0
 800a6d4:	f3bf 8f6f 	isb	sy
 800a6d8:	4770      	bx	lr
 800a6da:	bf00      	nop
 800a6dc:	f3af 8000 	nop.w

0800a6e0 <pxCurrentTCBConst>:
 800a6e0:	20000920 	.word	0x20000920
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a6e4:	bf00      	nop
 800a6e6:	bf00      	nop

0800a6e8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
	__asm volatile
 800a6ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a6f2:	f383 8811 	msr	BASEPRI, r3
 800a6f6:	f3bf 8f6f 	isb	sy
 800a6fa:	f3bf 8f4f 	dsb	sy
 800a6fe:	607b      	str	r3, [r7, #4]
}
 800a700:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a702:	f7fe fedf 	bl	80094c4 <xTaskIncrementTick>
 800a706:	4603      	mov	r3, r0
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d003      	beq.n	800a714 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a70c:	4b06      	ldr	r3, [pc, #24]	; (800a728 <xPortSysTickHandler+0x40>)
 800a70e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a712:	601a      	str	r2, [r3, #0]
 800a714:	2300      	movs	r3, #0
 800a716:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a718:	683b      	ldr	r3, [r7, #0]
 800a71a:	f383 8811 	msr	BASEPRI, r3
}
 800a71e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a720:	bf00      	nop
 800a722:	3708      	adds	r7, #8
 800a724:	46bd      	mov	sp, r7
 800a726:	bd80      	pop	{r7, pc}
 800a728:	e000ed04 	.word	0xe000ed04

0800a72c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a72c:	b480      	push	{r7}
 800a72e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a730:	4b0b      	ldr	r3, [pc, #44]	; (800a760 <vPortSetupTimerInterrupt+0x34>)
 800a732:	2200      	movs	r2, #0
 800a734:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a736:	4b0b      	ldr	r3, [pc, #44]	; (800a764 <vPortSetupTimerInterrupt+0x38>)
 800a738:	2200      	movs	r2, #0
 800a73a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a73c:	4b0a      	ldr	r3, [pc, #40]	; (800a768 <vPortSetupTimerInterrupt+0x3c>)
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	4a0a      	ldr	r2, [pc, #40]	; (800a76c <vPortSetupTimerInterrupt+0x40>)
 800a742:	fba2 2303 	umull	r2, r3, r2, r3
 800a746:	099b      	lsrs	r3, r3, #6
 800a748:	4a09      	ldr	r2, [pc, #36]	; (800a770 <vPortSetupTimerInterrupt+0x44>)
 800a74a:	3b01      	subs	r3, #1
 800a74c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a74e:	4b04      	ldr	r3, [pc, #16]	; (800a760 <vPortSetupTimerInterrupt+0x34>)
 800a750:	2207      	movs	r2, #7
 800a752:	601a      	str	r2, [r3, #0]
}
 800a754:	bf00      	nop
 800a756:	46bd      	mov	sp, r7
 800a758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a75c:	4770      	bx	lr
 800a75e:	bf00      	nop
 800a760:	e000e010 	.word	0xe000e010
 800a764:	e000e018 	.word	0xe000e018
 800a768:	20000000 	.word	0x20000000
 800a76c:	10624dd3 	.word	0x10624dd3
 800a770:	e000e014 	.word	0xe000e014

0800a774 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a774:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a784 <vPortEnableVFP+0x10>
 800a778:	6801      	ldr	r1, [r0, #0]
 800a77a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a77e:	6001      	str	r1, [r0, #0]
 800a780:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a782:	bf00      	nop
 800a784:	e000ed88 	.word	0xe000ed88

0800a788 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a788:	b480      	push	{r7}
 800a78a:	b085      	sub	sp, #20
 800a78c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a78e:	f3ef 8305 	mrs	r3, IPSR
 800a792:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2b0f      	cmp	r3, #15
 800a798:	d914      	bls.n	800a7c4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a79a:	4a17      	ldr	r2, [pc, #92]	; (800a7f8 <vPortValidateInterruptPriority+0x70>)
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	4413      	add	r3, r2
 800a7a0:	781b      	ldrb	r3, [r3, #0]
 800a7a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a7a4:	4b15      	ldr	r3, [pc, #84]	; (800a7fc <vPortValidateInterruptPriority+0x74>)
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	7afa      	ldrb	r2, [r7, #11]
 800a7aa:	429a      	cmp	r2, r3
 800a7ac:	d20a      	bcs.n	800a7c4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800a7ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7b2:	f383 8811 	msr	BASEPRI, r3
 800a7b6:	f3bf 8f6f 	isb	sy
 800a7ba:	f3bf 8f4f 	dsb	sy
 800a7be:	607b      	str	r3, [r7, #4]
}
 800a7c0:	bf00      	nop
 800a7c2:	e7fe      	b.n	800a7c2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a7c4:	4b0e      	ldr	r3, [pc, #56]	; (800a800 <vPortValidateInterruptPriority+0x78>)
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a7cc:	4b0d      	ldr	r3, [pc, #52]	; (800a804 <vPortValidateInterruptPriority+0x7c>)
 800a7ce:	681b      	ldr	r3, [r3, #0]
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	d90a      	bls.n	800a7ea <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800a7d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a7d8:	f383 8811 	msr	BASEPRI, r3
 800a7dc:	f3bf 8f6f 	isb	sy
 800a7e0:	f3bf 8f4f 	dsb	sy
 800a7e4:	603b      	str	r3, [r7, #0]
}
 800a7e6:	bf00      	nop
 800a7e8:	e7fe      	b.n	800a7e8 <vPortValidateInterruptPriority+0x60>
	}
 800a7ea:	bf00      	nop
 800a7ec:	3714      	adds	r7, #20
 800a7ee:	46bd      	mov	sp, r7
 800a7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f4:	4770      	bx	lr
 800a7f6:	bf00      	nop
 800a7f8:	e000e3f0 	.word	0xe000e3f0
 800a7fc:	20000f4c 	.word	0x20000f4c
 800a800:	e000ed0c 	.word	0xe000ed0c
 800a804:	20000f50 	.word	0x20000f50

0800a808 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a808:	b580      	push	{r7, lr}
 800a80a:	b08a      	sub	sp, #40	; 0x28
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a810:	2300      	movs	r3, #0
 800a812:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a814:	f7fe fd9a 	bl	800934c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a818:	4b5b      	ldr	r3, [pc, #364]	; (800a988 <pvPortMalloc+0x180>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d101      	bne.n	800a824 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a820:	f000 f920 	bl	800aa64 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a824:	4b59      	ldr	r3, [pc, #356]	; (800a98c <pvPortMalloc+0x184>)
 800a826:	681a      	ldr	r2, [r3, #0]
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	4013      	ands	r3, r2
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	f040 8093 	bne.w	800a958 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2b00      	cmp	r3, #0
 800a836:	d01d      	beq.n	800a874 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800a838:	2208      	movs	r2, #8
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	4413      	add	r3, r2
 800a83e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	f003 0307 	and.w	r3, r3, #7
 800a846:	2b00      	cmp	r3, #0
 800a848:	d014      	beq.n	800a874 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	f023 0307 	bic.w	r3, r3, #7
 800a850:	3308      	adds	r3, #8
 800a852:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f003 0307 	and.w	r3, r3, #7
 800a85a:	2b00      	cmp	r3, #0
 800a85c:	d00a      	beq.n	800a874 <pvPortMalloc+0x6c>
	__asm volatile
 800a85e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a862:	f383 8811 	msr	BASEPRI, r3
 800a866:	f3bf 8f6f 	isb	sy
 800a86a:	f3bf 8f4f 	dsb	sy
 800a86e:	617b      	str	r3, [r7, #20]
}
 800a870:	bf00      	nop
 800a872:	e7fe      	b.n	800a872 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d06e      	beq.n	800a958 <pvPortMalloc+0x150>
 800a87a:	4b45      	ldr	r3, [pc, #276]	; (800a990 <pvPortMalloc+0x188>)
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	687a      	ldr	r2, [r7, #4]
 800a880:	429a      	cmp	r2, r3
 800a882:	d869      	bhi.n	800a958 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a884:	4b43      	ldr	r3, [pc, #268]	; (800a994 <pvPortMalloc+0x18c>)
 800a886:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a888:	4b42      	ldr	r3, [pc, #264]	; (800a994 <pvPortMalloc+0x18c>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a88e:	e004      	b.n	800a89a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800a890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a892:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a894:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a89a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	687a      	ldr	r2, [r7, #4]
 800a8a0:	429a      	cmp	r2, r3
 800a8a2:	d903      	bls.n	800a8ac <pvPortMalloc+0xa4>
 800a8a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d1f1      	bne.n	800a890 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a8ac:	4b36      	ldr	r3, [pc, #216]	; (800a988 <pvPortMalloc+0x180>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8b2:	429a      	cmp	r2, r3
 800a8b4:	d050      	beq.n	800a958 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a8b6:	6a3b      	ldr	r3, [r7, #32]
 800a8b8:	681b      	ldr	r3, [r3, #0]
 800a8ba:	2208      	movs	r2, #8
 800a8bc:	4413      	add	r3, r2
 800a8be:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a8c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8c2:	681a      	ldr	r2, [r3, #0]
 800a8c4:	6a3b      	ldr	r3, [r7, #32]
 800a8c6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a8c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ca:	685a      	ldr	r2, [r3, #4]
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	1ad2      	subs	r2, r2, r3
 800a8d0:	2308      	movs	r3, #8
 800a8d2:	005b      	lsls	r3, r3, #1
 800a8d4:	429a      	cmp	r2, r3
 800a8d6:	d91f      	bls.n	800a918 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a8d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	4413      	add	r3, r2
 800a8de:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8e0:	69bb      	ldr	r3, [r7, #24]
 800a8e2:	f003 0307 	and.w	r3, r3, #7
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d00a      	beq.n	800a900 <pvPortMalloc+0xf8>
	__asm volatile
 800a8ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ee:	f383 8811 	msr	BASEPRI, r3
 800a8f2:	f3bf 8f6f 	isb	sy
 800a8f6:	f3bf 8f4f 	dsb	sy
 800a8fa:	613b      	str	r3, [r7, #16]
}
 800a8fc:	bf00      	nop
 800a8fe:	e7fe      	b.n	800a8fe <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a900:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a902:	685a      	ldr	r2, [r3, #4]
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	1ad2      	subs	r2, r2, r3
 800a908:	69bb      	ldr	r3, [r7, #24]
 800a90a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a90c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a90e:	687a      	ldr	r2, [r7, #4]
 800a910:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a912:	69b8      	ldr	r0, [r7, #24]
 800a914:	f000 f908 	bl	800ab28 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a918:	4b1d      	ldr	r3, [pc, #116]	; (800a990 <pvPortMalloc+0x188>)
 800a91a:	681a      	ldr	r2, [r3, #0]
 800a91c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	1ad3      	subs	r3, r2, r3
 800a922:	4a1b      	ldr	r2, [pc, #108]	; (800a990 <pvPortMalloc+0x188>)
 800a924:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a926:	4b1a      	ldr	r3, [pc, #104]	; (800a990 <pvPortMalloc+0x188>)
 800a928:	681a      	ldr	r2, [r3, #0]
 800a92a:	4b1b      	ldr	r3, [pc, #108]	; (800a998 <pvPortMalloc+0x190>)
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	429a      	cmp	r2, r3
 800a930:	d203      	bcs.n	800a93a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a932:	4b17      	ldr	r3, [pc, #92]	; (800a990 <pvPortMalloc+0x188>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	4a18      	ldr	r2, [pc, #96]	; (800a998 <pvPortMalloc+0x190>)
 800a938:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a93a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a93c:	685a      	ldr	r2, [r3, #4]
 800a93e:	4b13      	ldr	r3, [pc, #76]	; (800a98c <pvPortMalloc+0x184>)
 800a940:	681b      	ldr	r3, [r3, #0]
 800a942:	431a      	orrs	r2, r3
 800a944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a946:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a948:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94a:	2200      	movs	r2, #0
 800a94c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a94e:	4b13      	ldr	r3, [pc, #76]	; (800a99c <pvPortMalloc+0x194>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	3301      	adds	r3, #1
 800a954:	4a11      	ldr	r2, [pc, #68]	; (800a99c <pvPortMalloc+0x194>)
 800a956:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a958:	f7fe fd06 	bl	8009368 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a95c:	69fb      	ldr	r3, [r7, #28]
 800a95e:	f003 0307 	and.w	r3, r3, #7
 800a962:	2b00      	cmp	r3, #0
 800a964:	d00a      	beq.n	800a97c <pvPortMalloc+0x174>
	__asm volatile
 800a966:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	60fb      	str	r3, [r7, #12]
}
 800a978:	bf00      	nop
 800a97a:	e7fe      	b.n	800a97a <pvPortMalloc+0x172>
	return pvReturn;
 800a97c:	69fb      	ldr	r3, [r7, #28]
}
 800a97e:	4618      	mov	r0, r3
 800a980:	3728      	adds	r7, #40	; 0x28
 800a982:	46bd      	mov	sp, r7
 800a984:	bd80      	pop	{r7, pc}
 800a986:	bf00      	nop
 800a988:	20004b5c 	.word	0x20004b5c
 800a98c:	20004b70 	.word	0x20004b70
 800a990:	20004b60 	.word	0x20004b60
 800a994:	20004b54 	.word	0x20004b54
 800a998:	20004b64 	.word	0x20004b64
 800a99c:	20004b68 	.word	0x20004b68

0800a9a0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b086      	sub	sp, #24
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	2b00      	cmp	r3, #0
 800a9b0:	d04d      	beq.n	800aa4e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a9b2:	2308      	movs	r3, #8
 800a9b4:	425b      	negs	r3, r3
 800a9b6:	697a      	ldr	r2, [r7, #20]
 800a9b8:	4413      	add	r3, r2
 800a9ba:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	685a      	ldr	r2, [r3, #4]
 800a9c4:	4b24      	ldr	r3, [pc, #144]	; (800aa58 <vPortFree+0xb8>)
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	4013      	ands	r3, r2
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d10a      	bne.n	800a9e4 <vPortFree+0x44>
	__asm volatile
 800a9ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9d2:	f383 8811 	msr	BASEPRI, r3
 800a9d6:	f3bf 8f6f 	isb	sy
 800a9da:	f3bf 8f4f 	dsb	sy
 800a9de:	60fb      	str	r3, [r7, #12]
}
 800a9e0:	bf00      	nop
 800a9e2:	e7fe      	b.n	800a9e2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	681b      	ldr	r3, [r3, #0]
 800a9e8:	2b00      	cmp	r3, #0
 800a9ea:	d00a      	beq.n	800aa02 <vPortFree+0x62>
	__asm volatile
 800a9ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9f0:	f383 8811 	msr	BASEPRI, r3
 800a9f4:	f3bf 8f6f 	isb	sy
 800a9f8:	f3bf 8f4f 	dsb	sy
 800a9fc:	60bb      	str	r3, [r7, #8]
}
 800a9fe:	bf00      	nop
 800aa00:	e7fe      	b.n	800aa00 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa02:	693b      	ldr	r3, [r7, #16]
 800aa04:	685a      	ldr	r2, [r3, #4]
 800aa06:	4b14      	ldr	r3, [pc, #80]	; (800aa58 <vPortFree+0xb8>)
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	4013      	ands	r3, r2
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d01e      	beq.n	800aa4e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa10:	693b      	ldr	r3, [r7, #16]
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d11a      	bne.n	800aa4e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa18:	693b      	ldr	r3, [r7, #16]
 800aa1a:	685a      	ldr	r2, [r3, #4]
 800aa1c:	4b0e      	ldr	r3, [pc, #56]	; (800aa58 <vPortFree+0xb8>)
 800aa1e:	681b      	ldr	r3, [r3, #0]
 800aa20:	43db      	mvns	r3, r3
 800aa22:	401a      	ands	r2, r3
 800aa24:	693b      	ldr	r3, [r7, #16]
 800aa26:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa28:	f7fe fc90 	bl	800934c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa2c:	693b      	ldr	r3, [r7, #16]
 800aa2e:	685a      	ldr	r2, [r3, #4]
 800aa30:	4b0a      	ldr	r3, [pc, #40]	; (800aa5c <vPortFree+0xbc>)
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	4413      	add	r3, r2
 800aa36:	4a09      	ldr	r2, [pc, #36]	; (800aa5c <vPortFree+0xbc>)
 800aa38:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa3a:	6938      	ldr	r0, [r7, #16]
 800aa3c:	f000 f874 	bl	800ab28 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800aa40:	4b07      	ldr	r3, [pc, #28]	; (800aa60 <vPortFree+0xc0>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	3301      	adds	r3, #1
 800aa46:	4a06      	ldr	r2, [pc, #24]	; (800aa60 <vPortFree+0xc0>)
 800aa48:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800aa4a:	f7fe fc8d 	bl	8009368 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa4e:	bf00      	nop
 800aa50:	3718      	adds	r7, #24
 800aa52:	46bd      	mov	sp, r7
 800aa54:	bd80      	pop	{r7, pc}
 800aa56:	bf00      	nop
 800aa58:	20004b70 	.word	0x20004b70
 800aa5c:	20004b60 	.word	0x20004b60
 800aa60:	20004b6c 	.word	0x20004b6c

0800aa64 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa64:	b480      	push	{r7}
 800aa66:	b085      	sub	sp, #20
 800aa68:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa6a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800aa6e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa70:	4b27      	ldr	r3, [pc, #156]	; (800ab10 <prvHeapInit+0xac>)
 800aa72:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	f003 0307 	and.w	r3, r3, #7
 800aa7a:	2b00      	cmp	r3, #0
 800aa7c:	d00c      	beq.n	800aa98 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa7e:	68fb      	ldr	r3, [r7, #12]
 800aa80:	3307      	adds	r3, #7
 800aa82:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f023 0307 	bic.w	r3, r3, #7
 800aa8a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa8c:	68ba      	ldr	r2, [r7, #8]
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	1ad3      	subs	r3, r2, r3
 800aa92:	4a1f      	ldr	r2, [pc, #124]	; (800ab10 <prvHeapInit+0xac>)
 800aa94:	4413      	add	r3, r2
 800aa96:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa9c:	4a1d      	ldr	r2, [pc, #116]	; (800ab14 <prvHeapInit+0xb0>)
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aaa2:	4b1c      	ldr	r3, [pc, #112]	; (800ab14 <prvHeapInit+0xb0>)
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	68ba      	ldr	r2, [r7, #8]
 800aaac:	4413      	add	r3, r2
 800aaae:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aab0:	2208      	movs	r2, #8
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	1a9b      	subs	r3, r3, r2
 800aab6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	f023 0307 	bic.w	r3, r3, #7
 800aabe:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	4a15      	ldr	r2, [pc, #84]	; (800ab18 <prvHeapInit+0xb4>)
 800aac4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aac6:	4b14      	ldr	r3, [pc, #80]	; (800ab18 <prvHeapInit+0xb4>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	2200      	movs	r2, #0
 800aacc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aace:	4b12      	ldr	r3, [pc, #72]	; (800ab18 <prvHeapInit+0xb4>)
 800aad0:	681b      	ldr	r3, [r3, #0]
 800aad2:	2200      	movs	r2, #0
 800aad4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aada:	683b      	ldr	r3, [r7, #0]
 800aadc:	68fa      	ldr	r2, [r7, #12]
 800aade:	1ad2      	subs	r2, r2, r3
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aae4:	4b0c      	ldr	r3, [pc, #48]	; (800ab18 <prvHeapInit+0xb4>)
 800aae6:	681a      	ldr	r2, [r3, #0]
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	4a0a      	ldr	r2, [pc, #40]	; (800ab1c <prvHeapInit+0xb8>)
 800aaf2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	4a09      	ldr	r2, [pc, #36]	; (800ab20 <prvHeapInit+0xbc>)
 800aafa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aafc:	4b09      	ldr	r3, [pc, #36]	; (800ab24 <prvHeapInit+0xc0>)
 800aafe:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800ab02:	601a      	str	r2, [r3, #0]
}
 800ab04:	bf00      	nop
 800ab06:	3714      	adds	r7, #20
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr
 800ab10:	20000f54 	.word	0x20000f54
 800ab14:	20004b54 	.word	0x20004b54
 800ab18:	20004b5c 	.word	0x20004b5c
 800ab1c:	20004b64 	.word	0x20004b64
 800ab20:	20004b60 	.word	0x20004b60
 800ab24:	20004b70 	.word	0x20004b70

0800ab28 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab28:	b480      	push	{r7}
 800ab2a:	b085      	sub	sp, #20
 800ab2c:	af00      	add	r7, sp, #0
 800ab2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab30:	4b28      	ldr	r3, [pc, #160]	; (800abd4 <prvInsertBlockIntoFreeList+0xac>)
 800ab32:	60fb      	str	r3, [r7, #12]
 800ab34:	e002      	b.n	800ab3c <prvInsertBlockIntoFreeList+0x14>
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	60fb      	str	r3, [r7, #12]
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	687a      	ldr	r2, [r7, #4]
 800ab42:	429a      	cmp	r2, r3
 800ab44:	d8f7      	bhi.n	800ab36 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	685b      	ldr	r3, [r3, #4]
 800ab4e:	68ba      	ldr	r2, [r7, #8]
 800ab50:	4413      	add	r3, r2
 800ab52:	687a      	ldr	r2, [r7, #4]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d108      	bne.n	800ab6a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	685a      	ldr	r2, [r3, #4]
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	685b      	ldr	r3, [r3, #4]
 800ab60:	441a      	add	r2, r3
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	685b      	ldr	r3, [r3, #4]
 800ab72:	68ba      	ldr	r2, [r7, #8]
 800ab74:	441a      	add	r2, r3
 800ab76:	68fb      	ldr	r3, [r7, #12]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	429a      	cmp	r2, r3
 800ab7c:	d118      	bne.n	800abb0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	681a      	ldr	r2, [r3, #0]
 800ab82:	4b15      	ldr	r3, [pc, #84]	; (800abd8 <prvInsertBlockIntoFreeList+0xb0>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	429a      	cmp	r2, r3
 800ab88:	d00d      	beq.n	800aba6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	685a      	ldr	r2, [r3, #4]
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	685b      	ldr	r3, [r3, #4]
 800ab94:	441a      	add	r2, r3
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	681a      	ldr	r2, [r3, #0]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	601a      	str	r2, [r3, #0]
 800aba4:	e008      	b.n	800abb8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800aba6:	4b0c      	ldr	r3, [pc, #48]	; (800abd8 <prvInsertBlockIntoFreeList+0xb0>)
 800aba8:	681a      	ldr	r2, [r3, #0]
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	601a      	str	r2, [r3, #0]
 800abae:	e003      	b.n	800abb8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	681a      	ldr	r2, [r3, #0]
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800abb8:	68fa      	ldr	r2, [r7, #12]
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	429a      	cmp	r2, r3
 800abbe:	d002      	beq.n	800abc6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abc6:	bf00      	nop
 800abc8:	3714      	adds	r7, #20
 800abca:	46bd      	mov	sp, r7
 800abcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd0:	4770      	bx	lr
 800abd2:	bf00      	nop
 800abd4:	20004b54 	.word	0x20004b54
 800abd8:	20004b5c 	.word	0x20004b5c

0800abdc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800abdc:	b580      	push	{r7, lr}
 800abde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800abe0:	2201      	movs	r2, #1
 800abe2:	490e      	ldr	r1, [pc, #56]	; (800ac1c <MX_USB_HOST_Init+0x40>)
 800abe4:	480e      	ldr	r0, [pc, #56]	; (800ac20 <MX_USB_HOST_Init+0x44>)
 800abe6:	f7fb fa0b 	bl	8006000 <USBH_Init>
 800abea:	4603      	mov	r3, r0
 800abec:	2b00      	cmp	r3, #0
 800abee:	d001      	beq.n	800abf4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800abf0:	f7f5 ff20 	bl	8000a34 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800abf4:	490b      	ldr	r1, [pc, #44]	; (800ac24 <MX_USB_HOST_Init+0x48>)
 800abf6:	480a      	ldr	r0, [pc, #40]	; (800ac20 <MX_USB_HOST_Init+0x44>)
 800abf8:	f7fb fab2 	bl	8006160 <USBH_RegisterClass>
 800abfc:	4603      	mov	r3, r0
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d001      	beq.n	800ac06 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800ac02:	f7f5 ff17 	bl	8000a34 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ac06:	4806      	ldr	r0, [pc, #24]	; (800ac20 <MX_USB_HOST_Init+0x44>)
 800ac08:	f7fb fb36 	bl	8006278 <USBH_Start>
 800ac0c:	4603      	mov	r3, r0
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d001      	beq.n	800ac16 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800ac12:	f7f5 ff0f 	bl	8000a34 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ac16:	bf00      	nop
 800ac18:	bd80      	pop	{r7, pc}
 800ac1a:	bf00      	nop
 800ac1c:	0800ac29 	.word	0x0800ac29
 800ac20:	20004b74 	.word	0x20004b74
 800ac24:	2000000c 	.word	0x2000000c

0800ac28 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ac28:	b480      	push	{r7}
 800ac2a:	b083      	sub	sp, #12
 800ac2c:	af00      	add	r7, sp, #0
 800ac2e:	6078      	str	r0, [r7, #4]
 800ac30:	460b      	mov	r3, r1
 800ac32:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ac34:	78fb      	ldrb	r3, [r7, #3]
 800ac36:	3b01      	subs	r3, #1
 800ac38:	2b04      	cmp	r3, #4
 800ac3a:	d819      	bhi.n	800ac70 <USBH_UserProcess+0x48>
 800ac3c:	a201      	add	r2, pc, #4	; (adr r2, 800ac44 <USBH_UserProcess+0x1c>)
 800ac3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ac42:	bf00      	nop
 800ac44:	0800ac71 	.word	0x0800ac71
 800ac48:	0800ac61 	.word	0x0800ac61
 800ac4c:	0800ac71 	.word	0x0800ac71
 800ac50:	0800ac69 	.word	0x0800ac69
 800ac54:	0800ac59 	.word	0x0800ac59
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800ac58:	4b09      	ldr	r3, [pc, #36]	; (800ac80 <USBH_UserProcess+0x58>)
 800ac5a:	2203      	movs	r2, #3
 800ac5c:	701a      	strb	r2, [r3, #0]
  break;
 800ac5e:	e008      	b.n	800ac72 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800ac60:	4b07      	ldr	r3, [pc, #28]	; (800ac80 <USBH_UserProcess+0x58>)
 800ac62:	2202      	movs	r2, #2
 800ac64:	701a      	strb	r2, [r3, #0]
  break;
 800ac66:	e004      	b.n	800ac72 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800ac68:	4b05      	ldr	r3, [pc, #20]	; (800ac80 <USBH_UserProcess+0x58>)
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	701a      	strb	r2, [r3, #0]
  break;
 800ac6e:	e000      	b.n	800ac72 <USBH_UserProcess+0x4a>

  default:
  break;
 800ac70:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800ac72:	bf00      	nop
 800ac74:	370c      	adds	r7, #12
 800ac76:	46bd      	mov	sp, r7
 800ac78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac7c:	4770      	bx	lr
 800ac7e:	bf00      	nop
 800ac80:	20004f58 	.word	0x20004f58

0800ac84 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b08a      	sub	sp, #40	; 0x28
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ac8c:	f107 0314 	add.w	r3, r7, #20
 800ac90:	2200      	movs	r2, #0
 800ac92:	601a      	str	r2, [r3, #0]
 800ac94:	605a      	str	r2, [r3, #4]
 800ac96:	609a      	str	r2, [r3, #8]
 800ac98:	60da      	str	r2, [r3, #12]
 800ac9a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800aca4:	d147      	bne.n	800ad36 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800aca6:	2300      	movs	r3, #0
 800aca8:	613b      	str	r3, [r7, #16]
 800acaa:	4b25      	ldr	r3, [pc, #148]	; (800ad40 <HAL_HCD_MspInit+0xbc>)
 800acac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acae:	4a24      	ldr	r2, [pc, #144]	; (800ad40 <HAL_HCD_MspInit+0xbc>)
 800acb0:	f043 0301 	orr.w	r3, r3, #1
 800acb4:	6313      	str	r3, [r2, #48]	; 0x30
 800acb6:	4b22      	ldr	r3, [pc, #136]	; (800ad40 <HAL_HCD_MspInit+0xbc>)
 800acb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acba:	f003 0301 	and.w	r3, r3, #1
 800acbe:	613b      	str	r3, [r7, #16]
 800acc0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800acc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800acc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800acc8:	2300      	movs	r3, #0
 800acca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800accc:	2300      	movs	r3, #0
 800acce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800acd0:	f107 0314 	add.w	r3, r7, #20
 800acd4:	4619      	mov	r1, r3
 800acd6:	481b      	ldr	r0, [pc, #108]	; (800ad44 <HAL_HCD_MspInit+0xc0>)
 800acd8:	f7f6 fa58 	bl	800118c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800acdc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800ace0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ace2:	2302      	movs	r3, #2
 800ace4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ace6:	2300      	movs	r3, #0
 800ace8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800acea:	2300      	movs	r3, #0
 800acec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800acee:	230a      	movs	r3, #10
 800acf0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800acf2:	f107 0314 	add.w	r3, r7, #20
 800acf6:	4619      	mov	r1, r3
 800acf8:	4812      	ldr	r0, [pc, #72]	; (800ad44 <HAL_HCD_MspInit+0xc0>)
 800acfa:	f7f6 fa47 	bl	800118c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800acfe:	4b10      	ldr	r3, [pc, #64]	; (800ad40 <HAL_HCD_MspInit+0xbc>)
 800ad00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ad02:	4a0f      	ldr	r2, [pc, #60]	; (800ad40 <HAL_HCD_MspInit+0xbc>)
 800ad04:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ad08:	6353      	str	r3, [r2, #52]	; 0x34
 800ad0a:	2300      	movs	r3, #0
 800ad0c:	60fb      	str	r3, [r7, #12]
 800ad0e:	4b0c      	ldr	r3, [pc, #48]	; (800ad40 <HAL_HCD_MspInit+0xbc>)
 800ad10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad12:	4a0b      	ldr	r2, [pc, #44]	; (800ad40 <HAL_HCD_MspInit+0xbc>)
 800ad14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ad18:	6453      	str	r3, [r2, #68]	; 0x44
 800ad1a:	4b09      	ldr	r3, [pc, #36]	; (800ad40 <HAL_HCD_MspInit+0xbc>)
 800ad1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ad1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ad22:	60fb      	str	r3, [r7, #12]
 800ad24:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800ad26:	2200      	movs	r2, #0
 800ad28:	2105      	movs	r1, #5
 800ad2a:	2043      	movs	r0, #67	; 0x43
 800ad2c:	f7f6 f9f7 	bl	800111e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ad30:	2043      	movs	r0, #67	; 0x43
 800ad32:	f7f6 fa10 	bl	8001156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ad36:	bf00      	nop
 800ad38:	3728      	adds	r7, #40	; 0x28
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd80      	pop	{r7, pc}
 800ad3e:	bf00      	nop
 800ad40:	40023800 	.word	0x40023800
 800ad44:	40020000 	.word	0x40020000

0800ad48 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b082      	sub	sp, #8
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ad56:	4618      	mov	r0, r3
 800ad58:	f7fb ff45 	bl	8006be6 <USBH_LL_IncTimer>
}
 800ad5c:	bf00      	nop
 800ad5e:	3708      	adds	r7, #8
 800ad60:	46bd      	mov	sp, r7
 800ad62:	bd80      	pop	{r7, pc}

0800ad64 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad64:	b580      	push	{r7, lr}
 800ad66:	b082      	sub	sp, #8
 800ad68:	af00      	add	r7, sp, #0
 800ad6a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ad72:	4618      	mov	r0, r3
 800ad74:	f7fb ff89 	bl	8006c8a <USBH_LL_Connect>
}
 800ad78:	bf00      	nop
 800ad7a:	3708      	adds	r7, #8
 800ad7c:	46bd      	mov	sp, r7
 800ad7e:	bd80      	pop	{r7, pc}

0800ad80 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800ad80:	b580      	push	{r7, lr}
 800ad82:	b082      	sub	sp, #8
 800ad84:	af00      	add	r7, sp, #0
 800ad86:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7fb ff9e 	bl	8006cd0 <USBH_LL_Disconnect>
}
 800ad94:	bf00      	nop
 800ad96:	3708      	adds	r7, #8
 800ad98:	46bd      	mov	sp, r7
 800ad9a:	bd80      	pop	{r7, pc}

0800ad9c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ad9c:	b580      	push	{r7, lr}
 800ad9e:	b082      	sub	sp, #8
 800ada0:	af00      	add	r7, sp, #0
 800ada2:	6078      	str	r0, [r7, #4]
 800ada4:	460b      	mov	r3, r1
 800ada6:	70fb      	strb	r3, [r7, #3]
 800ada8:	4613      	mov	r3, r2
 800adaa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 800adac:	687b      	ldr	r3, [r7, #4]
 800adae:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800adb2:	4618      	mov	r0, r3
 800adb4:	f7fb ffd5 	bl	8006d62 <USBH_LL_NotifyURBChange>
#endif
}
 800adb8:	bf00      	nop
 800adba:	3708      	adds	r7, #8
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b082      	sub	sp, #8
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800adce:	4618      	mov	r0, r3
 800add0:	f7fb ff33 	bl	8006c3a <USBH_LL_PortEnabled>
}
 800add4:	bf00      	nop
 800add6:	3708      	adds	r7, #8
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b082      	sub	sp, #8
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800adea:	4618      	mov	r0, r3
 800adec:	f7fb ff3f 	bl	8006c6e <USBH_LL_PortDisabled>
}
 800adf0:	bf00      	nop
 800adf2:	3708      	adds	r7, #8
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd80      	pop	{r7, pc}

0800adf8 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800adf8:	b580      	push	{r7, lr}
 800adfa:	b082      	sub	sp, #8
 800adfc:	af00      	add	r7, sp, #0
 800adfe:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800ae06:	2b01      	cmp	r3, #1
 800ae08:	d12a      	bne.n	800ae60 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ae0a:	4a18      	ldr	r2, [pc, #96]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800ae12:	687b      	ldr	r3, [r7, #4]
 800ae14:	4a15      	ldr	r2, [pc, #84]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae16:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ae1a:	4b14      	ldr	r3, [pc, #80]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae1c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ae20:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ae22:	4b12      	ldr	r3, [pc, #72]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae24:	2208      	movs	r2, #8
 800ae26:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ae28:	4b10      	ldr	r3, [pc, #64]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae2a:	2201      	movs	r2, #1
 800ae2c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ae2e:	4b0f      	ldr	r3, [pc, #60]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae30:	2200      	movs	r2, #0
 800ae32:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800ae34:	4b0d      	ldr	r3, [pc, #52]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae36:	2202      	movs	r2, #2
 800ae38:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800ae3a:	4b0c      	ldr	r3, [pc, #48]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae3c:	2200      	movs	r2, #0
 800ae3e:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800ae40:	480a      	ldr	r0, [pc, #40]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae42:	f7f6 fb8a 	bl	800155a <HAL_HCD_Init>
 800ae46:	4603      	mov	r3, r0
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d001      	beq.n	800ae50 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800ae4c:	f7f5 fdf2 	bl	8000a34 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800ae50:	4806      	ldr	r0, [pc, #24]	; (800ae6c <USBH_LL_Init+0x74>)
 800ae52:	f7f6 ff6e 	bl	8001d32 <HAL_HCD_GetCurrentFrame>
 800ae56:	4603      	mov	r3, r0
 800ae58:	4619      	mov	r1, r3
 800ae5a:	6878      	ldr	r0, [r7, #4]
 800ae5c:	f7fb feb4 	bl	8006bc8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800ae60:	2300      	movs	r3, #0
}
 800ae62:	4618      	mov	r0, r3
 800ae64:	3708      	adds	r7, #8
 800ae66:	46bd      	mov	sp, r7
 800ae68:	bd80      	pop	{r7, pc}
 800ae6a:	bf00      	nop
 800ae6c:	20004f5c 	.word	0x20004f5c

0800ae70 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800ae70:	b580      	push	{r7, lr}
 800ae72:	b084      	sub	sp, #16
 800ae74:	af00      	add	r7, sp, #0
 800ae76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae78:	2300      	movs	r3, #0
 800ae7a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800ae7c:	2300      	movs	r3, #0
 800ae7e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800ae86:	4618      	mov	r0, r3
 800ae88:	f7f6 fedd 	bl	8001c46 <HAL_HCD_Start>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800ae90:	7bfb      	ldrb	r3, [r7, #15]
 800ae92:	4618      	mov	r0, r3
 800ae94:	f000 f95c 	bl	800b150 <USBH_Get_USB_Status>
 800ae98:	4603      	mov	r3, r0
 800ae9a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800ae9c:	7bbb      	ldrb	r3, [r7, #14]
}
 800ae9e:	4618      	mov	r0, r3
 800aea0:	3710      	adds	r7, #16
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}

0800aea6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800aea6:	b580      	push	{r7, lr}
 800aea8:	b084      	sub	sp, #16
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aeae:	2300      	movs	r3, #0
 800aeb0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aeb2:	2300      	movs	r3, #0
 800aeb4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aebc:	4618      	mov	r0, r3
 800aebe:	f7f6 fee5 	bl	8001c8c <HAL_HCD_Stop>
 800aec2:	4603      	mov	r3, r0
 800aec4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800aec6:	7bfb      	ldrb	r3, [r7, #15]
 800aec8:	4618      	mov	r0, r3
 800aeca:	f000 f941 	bl	800b150 <USBH_Get_USB_Status>
 800aece:	4603      	mov	r3, r0
 800aed0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aed2:	7bbb      	ldrb	r3, [r7, #14]
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3710      	adds	r7, #16
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b084      	sub	sp, #16
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800aee4:	2301      	movs	r3, #1
 800aee6:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800aee8:	687b      	ldr	r3, [r7, #4]
 800aeea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800aeee:	4618      	mov	r0, r3
 800aef0:	f7f6 ff2d 	bl	8001d4e <HAL_HCD_GetCurrentSpeed>
 800aef4:	4603      	mov	r3, r0
 800aef6:	2b02      	cmp	r3, #2
 800aef8:	d00c      	beq.n	800af14 <USBH_LL_GetSpeed+0x38>
 800aefa:	2b02      	cmp	r3, #2
 800aefc:	d80d      	bhi.n	800af1a <USBH_LL_GetSpeed+0x3e>
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d002      	beq.n	800af08 <USBH_LL_GetSpeed+0x2c>
 800af02:	2b01      	cmp	r3, #1
 800af04:	d003      	beq.n	800af0e <USBH_LL_GetSpeed+0x32>
 800af06:	e008      	b.n	800af1a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800af08:	2300      	movs	r3, #0
 800af0a:	73fb      	strb	r3, [r7, #15]
    break;
 800af0c:	e008      	b.n	800af20 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800af0e:	2301      	movs	r3, #1
 800af10:	73fb      	strb	r3, [r7, #15]
    break;
 800af12:	e005      	b.n	800af20 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800af14:	2302      	movs	r3, #2
 800af16:	73fb      	strb	r3, [r7, #15]
    break;
 800af18:	e002      	b.n	800af20 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800af1a:	2301      	movs	r3, #1
 800af1c:	73fb      	strb	r3, [r7, #15]
    break;
 800af1e:	bf00      	nop
  }
  return  speed;
 800af20:	7bfb      	ldrb	r3, [r7, #15]
}
 800af22:	4618      	mov	r0, r3
 800af24:	3710      	adds	r7, #16
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b084      	sub	sp, #16
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af32:	2300      	movs	r3, #0
 800af34:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800af36:	2300      	movs	r3, #0
 800af38:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800af40:	4618      	mov	r0, r3
 800af42:	f7f6 fec0 	bl	8001cc6 <HAL_HCD_ResetPort>
 800af46:	4603      	mov	r3, r0
 800af48:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800af4a:	7bfb      	ldrb	r3, [r7, #15]
 800af4c:	4618      	mov	r0, r3
 800af4e:	f000 f8ff 	bl	800b150 <USBH_Get_USB_Status>
 800af52:	4603      	mov	r3, r0
 800af54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af56:	7bbb      	ldrb	r3, [r7, #14]
}
 800af58:	4618      	mov	r0, r3
 800af5a:	3710      	adds	r7, #16
 800af5c:	46bd      	mov	sp, r7
 800af5e:	bd80      	pop	{r7, pc}

0800af60 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800af60:	b580      	push	{r7, lr}
 800af62:	b082      	sub	sp, #8
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
 800af68:	460b      	mov	r3, r1
 800af6a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800af72:	78fa      	ldrb	r2, [r7, #3]
 800af74:	4611      	mov	r1, r2
 800af76:	4618      	mov	r0, r3
 800af78:	f7f6 fec7 	bl	8001d0a <HAL_HCD_HC_GetXferCount>
 800af7c:	4603      	mov	r3, r0
}
 800af7e:	4618      	mov	r0, r3
 800af80:	3708      	adds	r7, #8
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}

0800af86 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800af86:	b590      	push	{r4, r7, lr}
 800af88:	b089      	sub	sp, #36	; 0x24
 800af8a:	af04      	add	r7, sp, #16
 800af8c:	6078      	str	r0, [r7, #4]
 800af8e:	4608      	mov	r0, r1
 800af90:	4611      	mov	r1, r2
 800af92:	461a      	mov	r2, r3
 800af94:	4603      	mov	r3, r0
 800af96:	70fb      	strb	r3, [r7, #3]
 800af98:	460b      	mov	r3, r1
 800af9a:	70bb      	strb	r3, [r7, #2]
 800af9c:	4613      	mov	r3, r2
 800af9e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afa0:	2300      	movs	r3, #0
 800afa2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800afa4:	2300      	movs	r3, #0
 800afa6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800afae:	787c      	ldrb	r4, [r7, #1]
 800afb0:	78ba      	ldrb	r2, [r7, #2]
 800afb2:	78f9      	ldrb	r1, [r7, #3]
 800afb4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800afb6:	9302      	str	r3, [sp, #8]
 800afb8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800afbc:	9301      	str	r3, [sp, #4]
 800afbe:	f897 3020 	ldrb.w	r3, [r7, #32]
 800afc2:	9300      	str	r3, [sp, #0]
 800afc4:	4623      	mov	r3, r4
 800afc6:	f7f6 fb2a 	bl	800161e <HAL_HCD_HC_Init>
 800afca:	4603      	mov	r3, r0
 800afcc:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800afce:	7bfb      	ldrb	r3, [r7, #15]
 800afd0:	4618      	mov	r0, r3
 800afd2:	f000 f8bd 	bl	800b150 <USBH_Get_USB_Status>
 800afd6:	4603      	mov	r3, r0
 800afd8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afda:	7bbb      	ldrb	r3, [r7, #14]
}
 800afdc:	4618      	mov	r0, r3
 800afde:	3714      	adds	r7, #20
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd90      	pop	{r4, r7, pc}

0800afe4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800afe4:	b580      	push	{r7, lr}
 800afe6:	b084      	sub	sp, #16
 800afe8:	af00      	add	r7, sp, #0
 800afea:	6078      	str	r0, [r7, #4]
 800afec:	460b      	mov	r3, r1
 800afee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aff0:	2300      	movs	r3, #0
 800aff2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800aff4:	2300      	movs	r3, #0
 800aff6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800affe:	78fa      	ldrb	r2, [r7, #3]
 800b000:	4611      	mov	r1, r2
 800b002:	4618      	mov	r0, r3
 800b004:	f7f6 fb9a 	bl	800173c <HAL_HCD_HC_Halt>
 800b008:	4603      	mov	r3, r0
 800b00a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800b00c:	7bfb      	ldrb	r3, [r7, #15]
 800b00e:	4618      	mov	r0, r3
 800b010:	f000 f89e 	bl	800b150 <USBH_Get_USB_Status>
 800b014:	4603      	mov	r3, r0
 800b016:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b018:	7bbb      	ldrb	r3, [r7, #14]
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3710      	adds	r7, #16
 800b01e:	46bd      	mov	sp, r7
 800b020:	bd80      	pop	{r7, pc}

0800b022 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800b022:	b590      	push	{r4, r7, lr}
 800b024:	b089      	sub	sp, #36	; 0x24
 800b026:	af04      	add	r7, sp, #16
 800b028:	6078      	str	r0, [r7, #4]
 800b02a:	4608      	mov	r0, r1
 800b02c:	4611      	mov	r1, r2
 800b02e:	461a      	mov	r2, r3
 800b030:	4603      	mov	r3, r0
 800b032:	70fb      	strb	r3, [r7, #3]
 800b034:	460b      	mov	r3, r1
 800b036:	70bb      	strb	r3, [r7, #2]
 800b038:	4613      	mov	r3, r2
 800b03a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b03c:	2300      	movs	r3, #0
 800b03e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b040:	2300      	movs	r3, #0
 800b042:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 800b04a:	787c      	ldrb	r4, [r7, #1]
 800b04c:	78ba      	ldrb	r2, [r7, #2]
 800b04e:	78f9      	ldrb	r1, [r7, #3]
 800b050:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b054:	9303      	str	r3, [sp, #12]
 800b056:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800b058:	9302      	str	r3, [sp, #8]
 800b05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b05c:	9301      	str	r3, [sp, #4]
 800b05e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b062:	9300      	str	r3, [sp, #0]
 800b064:	4623      	mov	r3, r4
 800b066:	f7f6 fb8d 	bl	8001784 <HAL_HCD_HC_SubmitRequest>
 800b06a:	4603      	mov	r3, r0
 800b06c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800b06e:	7bfb      	ldrb	r3, [r7, #15]
 800b070:	4618      	mov	r0, r3
 800b072:	f000 f86d 	bl	800b150 <USBH_Get_USB_Status>
 800b076:	4603      	mov	r3, r0
 800b078:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b07a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b07c:	4618      	mov	r0, r3
 800b07e:	3714      	adds	r7, #20
 800b080:	46bd      	mov	sp, r7
 800b082:	bd90      	pop	{r4, r7, pc}

0800b084 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800b084:	b580      	push	{r7, lr}
 800b086:	b082      	sub	sp, #8
 800b088:	af00      	add	r7, sp, #0
 800b08a:	6078      	str	r0, [r7, #4]
 800b08c:	460b      	mov	r3, r1
 800b08e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b096:	78fa      	ldrb	r2, [r7, #3]
 800b098:	4611      	mov	r1, r2
 800b09a:	4618      	mov	r0, r3
 800b09c:	f7f6 fe21 	bl	8001ce2 <HAL_HCD_HC_GetURBState>
 800b0a0:	4603      	mov	r3, r0
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	3708      	adds	r7, #8
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}

0800b0aa <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800b0aa:	b580      	push	{r7, lr}
 800b0ac:	b082      	sub	sp, #8
 800b0ae:	af00      	add	r7, sp, #0
 800b0b0:	6078      	str	r0, [r7, #4]
 800b0b2:	460b      	mov	r3, r1
 800b0b4:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 800b0bc:	2b01      	cmp	r3, #1
 800b0be:	d103      	bne.n	800b0c8 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800b0c0:	78fb      	ldrb	r3, [r7, #3]
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f000 f870 	bl	800b1a8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800b0c8:	20c8      	movs	r0, #200	; 0xc8
 800b0ca:	f7f5 ff29 	bl	8000f20 <HAL_Delay>
  return USBH_OK;
 800b0ce:	2300      	movs	r3, #0
}
 800b0d0:	4618      	mov	r0, r3
 800b0d2:	3708      	adds	r7, #8
 800b0d4:	46bd      	mov	sp, r7
 800b0d6:	bd80      	pop	{r7, pc}

0800b0d8 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b085      	sub	sp, #20
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
 800b0e0:	460b      	mov	r3, r1
 800b0e2:	70fb      	strb	r3, [r7, #3]
 800b0e4:	4613      	mov	r3, r2
 800b0e6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800b0ee:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800b0f0:	78fb      	ldrb	r3, [r7, #3]
 800b0f2:	68fa      	ldr	r2, [r7, #12]
 800b0f4:	212c      	movs	r1, #44	; 0x2c
 800b0f6:	fb01 f303 	mul.w	r3, r1, r3
 800b0fa:	4413      	add	r3, r2
 800b0fc:	333b      	adds	r3, #59	; 0x3b
 800b0fe:	781b      	ldrb	r3, [r3, #0]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d009      	beq.n	800b118 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800b104:	78fb      	ldrb	r3, [r7, #3]
 800b106:	68fa      	ldr	r2, [r7, #12]
 800b108:	212c      	movs	r1, #44	; 0x2c
 800b10a:	fb01 f303 	mul.w	r3, r1, r3
 800b10e:	4413      	add	r3, r2
 800b110:	3354      	adds	r3, #84	; 0x54
 800b112:	78ba      	ldrb	r2, [r7, #2]
 800b114:	701a      	strb	r2, [r3, #0]
 800b116:	e008      	b.n	800b12a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800b118:	78fb      	ldrb	r3, [r7, #3]
 800b11a:	68fa      	ldr	r2, [r7, #12]
 800b11c:	212c      	movs	r1, #44	; 0x2c
 800b11e:	fb01 f303 	mul.w	r3, r1, r3
 800b122:	4413      	add	r3, r2
 800b124:	3355      	adds	r3, #85	; 0x55
 800b126:	78ba      	ldrb	r2, [r7, #2]
 800b128:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800b12a:	2300      	movs	r3, #0
}
 800b12c:	4618      	mov	r0, r3
 800b12e:	3714      	adds	r7, #20
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr

0800b138 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b082      	sub	sp, #8
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800b140:	6878      	ldr	r0, [r7, #4]
 800b142:	f7f5 feed 	bl	8000f20 <HAL_Delay>
}
 800b146:	bf00      	nop
 800b148:	3708      	adds	r7, #8
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd80      	pop	{r7, pc}
	...

0800b150 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b150:	b480      	push	{r7}
 800b152:	b085      	sub	sp, #20
 800b154:	af00      	add	r7, sp, #0
 800b156:	4603      	mov	r3, r0
 800b158:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800b15a:	2300      	movs	r3, #0
 800b15c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b15e:	79fb      	ldrb	r3, [r7, #7]
 800b160:	2b03      	cmp	r3, #3
 800b162:	d817      	bhi.n	800b194 <USBH_Get_USB_Status+0x44>
 800b164:	a201      	add	r2, pc, #4	; (adr r2, 800b16c <USBH_Get_USB_Status+0x1c>)
 800b166:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b16a:	bf00      	nop
 800b16c:	0800b17d 	.word	0x0800b17d
 800b170:	0800b183 	.word	0x0800b183
 800b174:	0800b189 	.word	0x0800b189
 800b178:	0800b18f 	.word	0x0800b18f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800b17c:	2300      	movs	r3, #0
 800b17e:	73fb      	strb	r3, [r7, #15]
    break;
 800b180:	e00b      	b.n	800b19a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800b182:	2302      	movs	r3, #2
 800b184:	73fb      	strb	r3, [r7, #15]
    break;
 800b186:	e008      	b.n	800b19a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800b188:	2301      	movs	r3, #1
 800b18a:	73fb      	strb	r3, [r7, #15]
    break;
 800b18c:	e005      	b.n	800b19a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800b18e:	2302      	movs	r3, #2
 800b190:	73fb      	strb	r3, [r7, #15]
    break;
 800b192:	e002      	b.n	800b19a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800b194:	2302      	movs	r3, #2
 800b196:	73fb      	strb	r3, [r7, #15]
    break;
 800b198:	bf00      	nop
  }
  return usb_status;
 800b19a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b19c:	4618      	mov	r0, r3
 800b19e:	3714      	adds	r7, #20
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1a6:	4770      	bx	lr

0800b1a8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800b1a8:	b580      	push	{r7, lr}
 800b1aa:	b084      	sub	sp, #16
 800b1ac:	af00      	add	r7, sp, #0
 800b1ae:	4603      	mov	r3, r0
 800b1b0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800b1b2:	79fb      	ldrb	r3, [r7, #7]
 800b1b4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800b1b6:	79fb      	ldrb	r3, [r7, #7]
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d102      	bne.n	800b1c2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	73fb      	strb	r3, [r7, #15]
 800b1c0:	e001      	b.n	800b1c6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800b1c2:	2301      	movs	r3, #1
 800b1c4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800b1c6:	7bfb      	ldrb	r3, [r7, #15]
 800b1c8:	461a      	mov	r2, r3
 800b1ca:	2101      	movs	r1, #1
 800b1cc:	4803      	ldr	r0, [pc, #12]	; (800b1dc <MX_DriverVbusFS+0x34>)
 800b1ce:	f7f6 f991 	bl	80014f4 <HAL_GPIO_WritePin>
}
 800b1d2:	bf00      	nop
 800b1d4:	3710      	adds	r7, #16
 800b1d6:	46bd      	mov	sp, r7
 800b1d8:	bd80      	pop	{r7, pc}
 800b1da:	bf00      	nop
 800b1dc:	40020800 	.word	0x40020800

0800b1e0 <__errno>:
 800b1e0:	4b01      	ldr	r3, [pc, #4]	; (800b1e8 <__errno+0x8>)
 800b1e2:	6818      	ldr	r0, [r3, #0]
 800b1e4:	4770      	bx	lr
 800b1e6:	bf00      	nop
 800b1e8:	20000030 	.word	0x20000030

0800b1ec <__libc_init_array>:
 800b1ec:	b570      	push	{r4, r5, r6, lr}
 800b1ee:	4d0d      	ldr	r5, [pc, #52]	; (800b224 <__libc_init_array+0x38>)
 800b1f0:	4c0d      	ldr	r4, [pc, #52]	; (800b228 <__libc_init_array+0x3c>)
 800b1f2:	1b64      	subs	r4, r4, r5
 800b1f4:	10a4      	asrs	r4, r4, #2
 800b1f6:	2600      	movs	r6, #0
 800b1f8:	42a6      	cmp	r6, r4
 800b1fa:	d109      	bne.n	800b210 <__libc_init_array+0x24>
 800b1fc:	4d0b      	ldr	r5, [pc, #44]	; (800b22c <__libc_init_array+0x40>)
 800b1fe:	4c0c      	ldr	r4, [pc, #48]	; (800b230 <__libc_init_array+0x44>)
 800b200:	f000 f93c 	bl	800b47c <_init>
 800b204:	1b64      	subs	r4, r4, r5
 800b206:	10a4      	asrs	r4, r4, #2
 800b208:	2600      	movs	r6, #0
 800b20a:	42a6      	cmp	r6, r4
 800b20c:	d105      	bne.n	800b21a <__libc_init_array+0x2e>
 800b20e:	bd70      	pop	{r4, r5, r6, pc}
 800b210:	f855 3b04 	ldr.w	r3, [r5], #4
 800b214:	4798      	blx	r3
 800b216:	3601      	adds	r6, #1
 800b218:	e7ee      	b.n	800b1f8 <__libc_init_array+0xc>
 800b21a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b21e:	4798      	blx	r3
 800b220:	3601      	adds	r6, #1
 800b222:	e7f2      	b.n	800b20a <__libc_init_array+0x1e>
 800b224:	0800b568 	.word	0x0800b568
 800b228:	0800b568 	.word	0x0800b568
 800b22c:	0800b568 	.word	0x0800b568
 800b230:	0800b56c 	.word	0x0800b56c

0800b234 <malloc>:
 800b234:	4b02      	ldr	r3, [pc, #8]	; (800b240 <malloc+0xc>)
 800b236:	4601      	mov	r1, r0
 800b238:	6818      	ldr	r0, [r3, #0]
 800b23a:	f000 b88d 	b.w	800b358 <_malloc_r>
 800b23e:	bf00      	nop
 800b240:	20000030 	.word	0x20000030

0800b244 <free>:
 800b244:	4b02      	ldr	r3, [pc, #8]	; (800b250 <free+0xc>)
 800b246:	4601      	mov	r1, r0
 800b248:	6818      	ldr	r0, [r3, #0]
 800b24a:	f000 b819 	b.w	800b280 <_free_r>
 800b24e:	bf00      	nop
 800b250:	20000030 	.word	0x20000030

0800b254 <memcpy>:
 800b254:	440a      	add	r2, r1
 800b256:	4291      	cmp	r1, r2
 800b258:	f100 33ff 	add.w	r3, r0, #4294967295
 800b25c:	d100      	bne.n	800b260 <memcpy+0xc>
 800b25e:	4770      	bx	lr
 800b260:	b510      	push	{r4, lr}
 800b262:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b266:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b26a:	4291      	cmp	r1, r2
 800b26c:	d1f9      	bne.n	800b262 <memcpy+0xe>
 800b26e:	bd10      	pop	{r4, pc}

0800b270 <memset>:
 800b270:	4402      	add	r2, r0
 800b272:	4603      	mov	r3, r0
 800b274:	4293      	cmp	r3, r2
 800b276:	d100      	bne.n	800b27a <memset+0xa>
 800b278:	4770      	bx	lr
 800b27a:	f803 1b01 	strb.w	r1, [r3], #1
 800b27e:	e7f9      	b.n	800b274 <memset+0x4>

0800b280 <_free_r>:
 800b280:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b282:	2900      	cmp	r1, #0
 800b284:	d044      	beq.n	800b310 <_free_r+0x90>
 800b286:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b28a:	9001      	str	r0, [sp, #4]
 800b28c:	2b00      	cmp	r3, #0
 800b28e:	f1a1 0404 	sub.w	r4, r1, #4
 800b292:	bfb8      	it	lt
 800b294:	18e4      	addlt	r4, r4, r3
 800b296:	f000 f8e3 	bl	800b460 <__malloc_lock>
 800b29a:	4a1e      	ldr	r2, [pc, #120]	; (800b314 <_free_r+0x94>)
 800b29c:	9801      	ldr	r0, [sp, #4]
 800b29e:	6813      	ldr	r3, [r2, #0]
 800b2a0:	b933      	cbnz	r3, 800b2b0 <_free_r+0x30>
 800b2a2:	6063      	str	r3, [r4, #4]
 800b2a4:	6014      	str	r4, [r2, #0]
 800b2a6:	b003      	add	sp, #12
 800b2a8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b2ac:	f000 b8de 	b.w	800b46c <__malloc_unlock>
 800b2b0:	42a3      	cmp	r3, r4
 800b2b2:	d908      	bls.n	800b2c6 <_free_r+0x46>
 800b2b4:	6825      	ldr	r5, [r4, #0]
 800b2b6:	1961      	adds	r1, r4, r5
 800b2b8:	428b      	cmp	r3, r1
 800b2ba:	bf01      	itttt	eq
 800b2bc:	6819      	ldreq	r1, [r3, #0]
 800b2be:	685b      	ldreq	r3, [r3, #4]
 800b2c0:	1949      	addeq	r1, r1, r5
 800b2c2:	6021      	streq	r1, [r4, #0]
 800b2c4:	e7ed      	b.n	800b2a2 <_free_r+0x22>
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	685b      	ldr	r3, [r3, #4]
 800b2ca:	b10b      	cbz	r3, 800b2d0 <_free_r+0x50>
 800b2cc:	42a3      	cmp	r3, r4
 800b2ce:	d9fa      	bls.n	800b2c6 <_free_r+0x46>
 800b2d0:	6811      	ldr	r1, [r2, #0]
 800b2d2:	1855      	adds	r5, r2, r1
 800b2d4:	42a5      	cmp	r5, r4
 800b2d6:	d10b      	bne.n	800b2f0 <_free_r+0x70>
 800b2d8:	6824      	ldr	r4, [r4, #0]
 800b2da:	4421      	add	r1, r4
 800b2dc:	1854      	adds	r4, r2, r1
 800b2de:	42a3      	cmp	r3, r4
 800b2e0:	6011      	str	r1, [r2, #0]
 800b2e2:	d1e0      	bne.n	800b2a6 <_free_r+0x26>
 800b2e4:	681c      	ldr	r4, [r3, #0]
 800b2e6:	685b      	ldr	r3, [r3, #4]
 800b2e8:	6053      	str	r3, [r2, #4]
 800b2ea:	4421      	add	r1, r4
 800b2ec:	6011      	str	r1, [r2, #0]
 800b2ee:	e7da      	b.n	800b2a6 <_free_r+0x26>
 800b2f0:	d902      	bls.n	800b2f8 <_free_r+0x78>
 800b2f2:	230c      	movs	r3, #12
 800b2f4:	6003      	str	r3, [r0, #0]
 800b2f6:	e7d6      	b.n	800b2a6 <_free_r+0x26>
 800b2f8:	6825      	ldr	r5, [r4, #0]
 800b2fa:	1961      	adds	r1, r4, r5
 800b2fc:	428b      	cmp	r3, r1
 800b2fe:	bf04      	itt	eq
 800b300:	6819      	ldreq	r1, [r3, #0]
 800b302:	685b      	ldreq	r3, [r3, #4]
 800b304:	6063      	str	r3, [r4, #4]
 800b306:	bf04      	itt	eq
 800b308:	1949      	addeq	r1, r1, r5
 800b30a:	6021      	streq	r1, [r4, #0]
 800b30c:	6054      	str	r4, [r2, #4]
 800b30e:	e7ca      	b.n	800b2a6 <_free_r+0x26>
 800b310:	b003      	add	sp, #12
 800b312:	bd30      	pop	{r4, r5, pc}
 800b314:	20005260 	.word	0x20005260

0800b318 <sbrk_aligned>:
 800b318:	b570      	push	{r4, r5, r6, lr}
 800b31a:	4e0e      	ldr	r6, [pc, #56]	; (800b354 <sbrk_aligned+0x3c>)
 800b31c:	460c      	mov	r4, r1
 800b31e:	6831      	ldr	r1, [r6, #0]
 800b320:	4605      	mov	r5, r0
 800b322:	b911      	cbnz	r1, 800b32a <sbrk_aligned+0x12>
 800b324:	f000 f88c 	bl	800b440 <_sbrk_r>
 800b328:	6030      	str	r0, [r6, #0]
 800b32a:	4621      	mov	r1, r4
 800b32c:	4628      	mov	r0, r5
 800b32e:	f000 f887 	bl	800b440 <_sbrk_r>
 800b332:	1c43      	adds	r3, r0, #1
 800b334:	d00a      	beq.n	800b34c <sbrk_aligned+0x34>
 800b336:	1cc4      	adds	r4, r0, #3
 800b338:	f024 0403 	bic.w	r4, r4, #3
 800b33c:	42a0      	cmp	r0, r4
 800b33e:	d007      	beq.n	800b350 <sbrk_aligned+0x38>
 800b340:	1a21      	subs	r1, r4, r0
 800b342:	4628      	mov	r0, r5
 800b344:	f000 f87c 	bl	800b440 <_sbrk_r>
 800b348:	3001      	adds	r0, #1
 800b34a:	d101      	bne.n	800b350 <sbrk_aligned+0x38>
 800b34c:	f04f 34ff 	mov.w	r4, #4294967295
 800b350:	4620      	mov	r0, r4
 800b352:	bd70      	pop	{r4, r5, r6, pc}
 800b354:	20005264 	.word	0x20005264

0800b358 <_malloc_r>:
 800b358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b35c:	1ccd      	adds	r5, r1, #3
 800b35e:	f025 0503 	bic.w	r5, r5, #3
 800b362:	3508      	adds	r5, #8
 800b364:	2d0c      	cmp	r5, #12
 800b366:	bf38      	it	cc
 800b368:	250c      	movcc	r5, #12
 800b36a:	2d00      	cmp	r5, #0
 800b36c:	4607      	mov	r7, r0
 800b36e:	db01      	blt.n	800b374 <_malloc_r+0x1c>
 800b370:	42a9      	cmp	r1, r5
 800b372:	d905      	bls.n	800b380 <_malloc_r+0x28>
 800b374:	230c      	movs	r3, #12
 800b376:	603b      	str	r3, [r7, #0]
 800b378:	2600      	movs	r6, #0
 800b37a:	4630      	mov	r0, r6
 800b37c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b380:	4e2e      	ldr	r6, [pc, #184]	; (800b43c <_malloc_r+0xe4>)
 800b382:	f000 f86d 	bl	800b460 <__malloc_lock>
 800b386:	6833      	ldr	r3, [r6, #0]
 800b388:	461c      	mov	r4, r3
 800b38a:	bb34      	cbnz	r4, 800b3da <_malloc_r+0x82>
 800b38c:	4629      	mov	r1, r5
 800b38e:	4638      	mov	r0, r7
 800b390:	f7ff ffc2 	bl	800b318 <sbrk_aligned>
 800b394:	1c43      	adds	r3, r0, #1
 800b396:	4604      	mov	r4, r0
 800b398:	d14d      	bne.n	800b436 <_malloc_r+0xde>
 800b39a:	6834      	ldr	r4, [r6, #0]
 800b39c:	4626      	mov	r6, r4
 800b39e:	2e00      	cmp	r6, #0
 800b3a0:	d140      	bne.n	800b424 <_malloc_r+0xcc>
 800b3a2:	6823      	ldr	r3, [r4, #0]
 800b3a4:	4631      	mov	r1, r6
 800b3a6:	4638      	mov	r0, r7
 800b3a8:	eb04 0803 	add.w	r8, r4, r3
 800b3ac:	f000 f848 	bl	800b440 <_sbrk_r>
 800b3b0:	4580      	cmp	r8, r0
 800b3b2:	d13a      	bne.n	800b42a <_malloc_r+0xd2>
 800b3b4:	6821      	ldr	r1, [r4, #0]
 800b3b6:	3503      	adds	r5, #3
 800b3b8:	1a6d      	subs	r5, r5, r1
 800b3ba:	f025 0503 	bic.w	r5, r5, #3
 800b3be:	3508      	adds	r5, #8
 800b3c0:	2d0c      	cmp	r5, #12
 800b3c2:	bf38      	it	cc
 800b3c4:	250c      	movcc	r5, #12
 800b3c6:	4629      	mov	r1, r5
 800b3c8:	4638      	mov	r0, r7
 800b3ca:	f7ff ffa5 	bl	800b318 <sbrk_aligned>
 800b3ce:	3001      	adds	r0, #1
 800b3d0:	d02b      	beq.n	800b42a <_malloc_r+0xd2>
 800b3d2:	6823      	ldr	r3, [r4, #0]
 800b3d4:	442b      	add	r3, r5
 800b3d6:	6023      	str	r3, [r4, #0]
 800b3d8:	e00e      	b.n	800b3f8 <_malloc_r+0xa0>
 800b3da:	6822      	ldr	r2, [r4, #0]
 800b3dc:	1b52      	subs	r2, r2, r5
 800b3de:	d41e      	bmi.n	800b41e <_malloc_r+0xc6>
 800b3e0:	2a0b      	cmp	r2, #11
 800b3e2:	d916      	bls.n	800b412 <_malloc_r+0xba>
 800b3e4:	1961      	adds	r1, r4, r5
 800b3e6:	42a3      	cmp	r3, r4
 800b3e8:	6025      	str	r5, [r4, #0]
 800b3ea:	bf18      	it	ne
 800b3ec:	6059      	strne	r1, [r3, #4]
 800b3ee:	6863      	ldr	r3, [r4, #4]
 800b3f0:	bf08      	it	eq
 800b3f2:	6031      	streq	r1, [r6, #0]
 800b3f4:	5162      	str	r2, [r4, r5]
 800b3f6:	604b      	str	r3, [r1, #4]
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	f104 060b 	add.w	r6, r4, #11
 800b3fe:	f000 f835 	bl	800b46c <__malloc_unlock>
 800b402:	f026 0607 	bic.w	r6, r6, #7
 800b406:	1d23      	adds	r3, r4, #4
 800b408:	1af2      	subs	r2, r6, r3
 800b40a:	d0b6      	beq.n	800b37a <_malloc_r+0x22>
 800b40c:	1b9b      	subs	r3, r3, r6
 800b40e:	50a3      	str	r3, [r4, r2]
 800b410:	e7b3      	b.n	800b37a <_malloc_r+0x22>
 800b412:	6862      	ldr	r2, [r4, #4]
 800b414:	42a3      	cmp	r3, r4
 800b416:	bf0c      	ite	eq
 800b418:	6032      	streq	r2, [r6, #0]
 800b41a:	605a      	strne	r2, [r3, #4]
 800b41c:	e7ec      	b.n	800b3f8 <_malloc_r+0xa0>
 800b41e:	4623      	mov	r3, r4
 800b420:	6864      	ldr	r4, [r4, #4]
 800b422:	e7b2      	b.n	800b38a <_malloc_r+0x32>
 800b424:	4634      	mov	r4, r6
 800b426:	6876      	ldr	r6, [r6, #4]
 800b428:	e7b9      	b.n	800b39e <_malloc_r+0x46>
 800b42a:	230c      	movs	r3, #12
 800b42c:	603b      	str	r3, [r7, #0]
 800b42e:	4638      	mov	r0, r7
 800b430:	f000 f81c 	bl	800b46c <__malloc_unlock>
 800b434:	e7a1      	b.n	800b37a <_malloc_r+0x22>
 800b436:	6025      	str	r5, [r4, #0]
 800b438:	e7de      	b.n	800b3f8 <_malloc_r+0xa0>
 800b43a:	bf00      	nop
 800b43c:	20005260 	.word	0x20005260

0800b440 <_sbrk_r>:
 800b440:	b538      	push	{r3, r4, r5, lr}
 800b442:	4d06      	ldr	r5, [pc, #24]	; (800b45c <_sbrk_r+0x1c>)
 800b444:	2300      	movs	r3, #0
 800b446:	4604      	mov	r4, r0
 800b448:	4608      	mov	r0, r1
 800b44a:	602b      	str	r3, [r5, #0]
 800b44c:	f7f5 fc84 	bl	8000d58 <_sbrk>
 800b450:	1c43      	adds	r3, r0, #1
 800b452:	d102      	bne.n	800b45a <_sbrk_r+0x1a>
 800b454:	682b      	ldr	r3, [r5, #0]
 800b456:	b103      	cbz	r3, 800b45a <_sbrk_r+0x1a>
 800b458:	6023      	str	r3, [r4, #0]
 800b45a:	bd38      	pop	{r3, r4, r5, pc}
 800b45c:	20005268 	.word	0x20005268

0800b460 <__malloc_lock>:
 800b460:	4801      	ldr	r0, [pc, #4]	; (800b468 <__malloc_lock+0x8>)
 800b462:	f000 b809 	b.w	800b478 <__retarget_lock_acquire_recursive>
 800b466:	bf00      	nop
 800b468:	2000526c 	.word	0x2000526c

0800b46c <__malloc_unlock>:
 800b46c:	4801      	ldr	r0, [pc, #4]	; (800b474 <__malloc_unlock+0x8>)
 800b46e:	f000 b804 	b.w	800b47a <__retarget_lock_release_recursive>
 800b472:	bf00      	nop
 800b474:	2000526c 	.word	0x2000526c

0800b478 <__retarget_lock_acquire_recursive>:
 800b478:	4770      	bx	lr

0800b47a <__retarget_lock_release_recursive>:
 800b47a:	4770      	bx	lr

0800b47c <_init>:
 800b47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b47e:	bf00      	nop
 800b480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b482:	bc08      	pop	{r3}
 800b484:	469e      	mov	lr, r3
 800b486:	4770      	bx	lr

0800b488 <_fini>:
 800b488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b48a:	bf00      	nop
 800b48c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b48e:	bc08      	pop	{r3}
 800b490:	469e      	mov	lr, r3
 800b492:	4770      	bx	lr
