

================================================================
== Vivado HLS Report for 'adder_tree_unbalanced'
================================================================
* Date:           Tue Apr 13 00:56:16 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        preventing_balancing
* Solution:       ap_ram
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.436 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8| 40.000 ns | 40.000 ns |    8|    8|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    173|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     65|    -|
|Register         |        -|      -|      80|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      80|    238|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_1_fu_59_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_2_fu_70_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_3_fu_81_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_4_fu_92_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_5_fu_103_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln700_6_fu_114_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln700_fu_48_p2       |     +    |      0|  0|  15|           8|           8|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2          |    or    |      0|  0|   2|           1|           1|
    |ap_return                |  select  |      0|  0|   8|           1|           8|
    |select_ln11_1_fu_53_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln11_2_fu_64_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln11_3_fu_75_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln11_4_fu_86_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln11_5_fu_97_p3   |  select  |      0|  0|   8|           1|           8|
    |select_ln11_6_fu_108_p3  |  select  |      0|  0|   8|           1|           8|
    |select_ln11_fu_40_p3     |  select  |      0|  0|   8|           1|           8|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 173|          66|         122|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  47|         10|    1|         10|
    |din_V_blk_n  |   9|          2|    1|          2|
    |s_blk_n      |   9|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |  65|         14|    3|         14|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+---+----+-----+-----------+
    |          Name         | FF| LUT| Bits| Const Bits|
    +-----------------------+---+----+-----+-----------+
    |ap_CS_fsm              |  9|   0|    9|          0|
    |reg_36                 |  8|   0|    8|          0|
    |s_read_1_reg_131       |  1|   0|    1|          0|
    |s_read_2_reg_142       |  1|   0|    1|          0|
    |s_read_3_reg_153       |  1|   0|    1|          0|
    |s_read_4_reg_164       |  1|   0|    1|          0|
    |s_read_5_reg_175       |  1|   0|    1|          0|
    |s_read_6_reg_186       |  1|   0|    1|          0|
    |s_read_7_reg_197       |  1|   0|    1|          0|
    |select_ln11_1_reg_136  |  8|   0|    8|          0|
    |select_ln11_2_reg_147  |  8|   0|    8|          0|
    |select_ln11_3_reg_158  |  8|   0|    8|          0|
    |select_ln11_4_reg_169  |  8|   0|    8|          0|
    |select_ln11_5_reg_180  |  8|   0|    8|          0|
    |select_ln11_6_reg_191  |  8|   0|    8|          0|
    |select_ln11_reg_125    |  8|   0|    8|          0|
    +-----------------------+---+----+-----+-----------+
    |Total                  | 80|   0|   80|          0|
    +-----------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+---------------+-----+-----+------------+-----------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | adder_tree_unbalanced | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | adder_tree_unbalanced | return value |
|ap_start       |  in |    1| ap_ctrl_hs | adder_tree_unbalanced | return value |
|ap_done        | out |    1| ap_ctrl_hs | adder_tree_unbalanced | return value |
|ap_idle        | out |    1| ap_ctrl_hs | adder_tree_unbalanced | return value |
|ap_ready       | out |    1| ap_ctrl_hs | adder_tree_unbalanced | return value |
|ap_return      | out |    8| ap_ctrl_hs | adder_tree_unbalanced | return value |
|din_V_dout     |  in |    8|   ap_fifo  |         din_V         |    pointer   |
|din_V_empty_n  |  in |    1|   ap_fifo  |         din_V         |    pointer   |
|din_V_read     | out |    1|   ap_fifo  |         din_V         |    pointer   |
|s_dout         |  in |    1|   ap_fifo  |           s           |    pointer   |
|s_empty_n      |  in |    1|   ap_fifo  |           s           |    pointer   |
|s_read         | out |    1|   ap_fifo  |           s           |    pointer   |
+---------------+-----+-----+------------+-----------------------+--------------+

