0.6
2019.2
Dec  5 2019
04:51:02
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/core_logic.v,1603879911,verilog,,/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_1/sim/design_1_graphic_controller_0_1.v,,core_logic,,,,,,,,
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/graphic_controller.v,1603879950,verilog,,/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/core_logic.v,,graphic_controller,,,,,,,,
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/sim.v,1603880401,verilog,,,,sim,,,,,,,,
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.ip_user_files/bd/design_1/ip/design_1_core_logic_0_1/sim/design_1_core_logic_0_1.v,1603881918,verilog,,/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.ip_user_files/bd/design_1/sim/design_1.v,,design_1_core_logic_0_1,,,,,,,,
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.ip_user_files/bd/design_1/ip/design_1_graphic_controller_0_1/sim/design_1_graphic_controller_0_1.v,1603881918,verilog,,/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.ip_user_files/bd/design_1/ip/design_1_core_logic_0_1/sim/design_1_core_logic_0_1.v,,design_1_graphic_controller_0_1,,,,,,,,
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.ip_user_files/bd/design_1/sim/design_1.v,1603881918,verilog,,/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.srcs/sim_1/new/test.v,1603882100,verilog,,,,test,,,,,,,,
/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1603881918,verilog,,/mnt/D6C8D6E4C8D6C243/Linux/smp/lab1/test/test.srcs/sim_1/new/test.v,,design_1_wrapper,,,,,,,,
