Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/hk-47/workspace/xilinx/_domaci/d1/cetBitniPuniSabirac/cetBitniPuniSabirac_tb_isim_beh.exe -prj /home/hk-47/workspace/xilinx/_domaci/d1/cetBitniPuniSabirac/cetBitniPuniSabirac_tb_beh.prj work.cetBitniPuniSabirac_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/hk-47/workspace/xilinx/_domaci/d1/cetBitniPuniSabirac/cetBitniPuniSabirac.vhd" into library work
Parsing VHDL file "/home/hk-47/workspace/xilinx/_domaci/d1/cetBitniPuniSabirac/cetBitniPuniSabirac_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 85060 KB
Fuse CPU Usage: 1740 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity cetBitniPuniSabirac [cetbitnipunisabirac_default]
Compiling architecture behavior of entity cetbitnipunisabirac_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable /home/hk-47/workspace/xilinx/_domaci/d1/cetBitniPuniSabirac/cetBitniPuniSabirac_tb_isim_beh.exe
Fuse Memory Usage: 650788 KB
Fuse CPU Usage: 1810 ms
GCC CPU Usage: 920 ms
