# Circuit Simulator

A high-performance circuit simulation tool.

## ğŸ“¦ Current Version

**Release: v2.0 - Phase 2 Complete**  
*DC Solver*

**Release: v1.0 - Phase 1 Complete**  
*MNA System Assembly*

---

## ğŸ“ Project Structure

```
circuitSimulator/
â”œâ”€â”€ include/              # Header files
â”œâ”€â”€ src/                  # Implementation files
â”œâ”€â”€ main/                 # Main application
â”œâ”€â”€ tests/                # Test suites
â””â”€â”€ build/                # Compiled executables
```

---

## ğŸš€ Quick Start

### Prerequisites
- C++17 compatible compiler (g++ recommended)
- Windows with MSYS2/MinGW (or equivalent on Linux/Mac)

### Building the Project

**Compile the main program:**
```bash
# Build main program
g++ -std=c++17 -Wall -g -I./include src/*.cpp main/main.cpp -o build/debug/main.exe

# Build tests
g++ -std=c++17 -Wall -g -I./include src/*.cpp tests/test_components.cpp -o build/debug/test_components.exe
g++ -std=c++17 -Wall -g -I./include src/*.cpp tests/test_netlist_parsing.cpp -o build/debug/test_netlist_parsing.exe
g++ -std=c++17 -Wall -g -I./include src/*.cpp tests/test_mna_assembly.cpp -o build/debug/test_mna_assembly.exe
g++ -std=c++17 -Wall -g -I./include src/*.cpp tests/test_dc_analysis.cpp -o build/debug/test_dc_analysis.exe
```

### Running the Simulator

```bash
# Basic usage
./build/debug/main.exe -i netlist.txt

# With output file
./build/debug/main.exe -i circuit.net -o results.txt

# Verbose mode
./build/debug/main.exe -i circuit.net -v

# Show help
./build/debug/main.exe -h
```

#### Command-Line Options
- `-i <file>` - Input netlist file (required)
- `-o <file>` - Output results file (default: output.log)
- `-v` - Verbose mode (display results to console)
- `-h` - Show help message

### Running Tests

**Run tests:**
```bash
./build/debug/test_components.exe
./build/debug/test_netlist_parsing.exe
./build/debug/test_mna_assembly.exe
./build/debug/test_dc_analysis.exe
```

### Netlist Format
The simulator uses a SPICE-like netlist format:
```
* Comment line
V1 node- node+ value
R1 node1 node2 resistance
I1 node- node+ current
```

Example (Wheatstone Bridge):
```
* Wheatstone Bridge
V1 1 0 10.0
R1 1 2 1000
R2 2 0 1000
R3 1 3 1000
R4 3 0 1000
R5 2 3 100
```

## âœ¨ Implemented Features

### V1.0: MNA Assembly âœ… COMPLETE
- âœ… Project structure and build system
- âœ… Core component classes
- âœ… Netlist parsing
- âœ… MNA system assembly

### V2.0 : DC Analysis âœ… COMPLETE
- âœ… Modified Gauss-Seidel Method solver (PIONEERED)
- âœ… DC analysis validation
- âœ… Solution verification

### Core Components
- âœ… **Resistors** - Linear resistive elements
- âœ… **Voltage Sources** - Independent DC voltage sources
- âœ… **Current Sources** - Independent DC current sources
```
â•”â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—
â•‘           COMPONENTS QUICK REFERENCE                 â•‘
â• â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•£
â•‘  RESISTOR                                            â•‘
â•‘  â”€â”€â”€â”€â”€â”€â”€â”€                                            â•‘
â•‘  Syntax:  R<name> <n+> <n-> <value>                  â•‘
â•‘  Example: R1 1 0 1000                                â•‘
â•‘  Units:     (ohms)                                   â•‘
â•‘  Range:   R > 0                                      â•‘
â•‘                                                      â•‘
â•‘  VOLTAGE SOURCE                                      â•‘
â•‘  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                      â•‘
â•‘  Syntax:  V<name> <n+> <n-> <DC_value>               â•‘
â•‘  Example: VCC 1 0 5                                  â•‘
â•‘  Units:   V (volts)                                  â•‘
â•‘  Range:   Any real number                            â•‘
â•‘                                                      â•‘
â•‘  CURRENT SOURCE                                      â•‘
â•‘  â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                      â•‘
â•‘  Syntax:  I<name> <n+> <n-> <DC_value>               â•‘
â•‘  Example: I1 0 1 1                                   â•‘
â•‘  Units:   A (amperes)                                â•‘
â•‘  Range:   Any real number                            â•‘
â•šâ•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•
```

### Netlist Parsing
- âœ… **SPICE-like Format** - Industry-standard syntax

### Circuit Analysis
- âœ… **Modified Nodal Analysis (MNA)** - Efficient matrix assembly
- âœ… **DC Analysis Solver (OP)** - DC Operating Point Solver

### User Interface
- âœ… **Command-Line Interface** - Flexible argument parsing

---

## ğŸ“‹ Phase 1: Foundation & Core Architecture âœ…
### Objectives:

- Set up project structure with proper build system
- Design core data structures:
  - Component base class (resistor, voltage source, current source)
  - Node class (connection points)
  - Circuit/Netlist class
- Implement basic I/O:
  - Parse simple netlist format (SPICE-like or custom)
  - Output circuit topology

### Deliverables:

- âœ… Project compiles
- âœ… Can read a simple circuit file
- âœ… Circuit Topology represented
- âœ… Unit tests for basic components

## ğŸ”§ Phase 2: DC Analysis Engine âœ…

### Objectives:

- Implement Modified Nodal Analysis (MNA):
  - Build conductance matrix (G matrix)
  - Build source vector (I vector)
  - Solve linear system: Gv = I
- Add linear solver:
  - Start with Gauss-Seidel
  - Later: LU decomposition ğŸ”§
- Support basic components:
  - Resistors
  - Independent voltage/current sources
  - Ground node handling

### Deliverables:

- âœ… DC operating point calculation
- âœ… Node voltage outputs
- âœ… Branch current calculations
- âœ… Validation against known circuits (voltage divider, Wheatstone bridge)


## ğŸ“Š Phase 3: AC Analysis

### Objectives:


- Component base class (capacitor, inductor, AC source)
- Frequency domain analysis:
  - Small-signal linearization
  - Complex arithmetic for impedances
  - Frequency sweep
- Calculate frequency response:
  - Magnitude and phase
  - Bode plots data generation

### Deliverables:

- âœ… AC sweep from fmin to fmax
- âœ… Filter response (low-pass, high-pass, band-pass)
- âœ… Gain and phase output
- âœ… Input/output impedance calculation

## âš¡ Phase 4: Transient Analysis

### Objectives:

- Implement time-domain simulation:
  - Numerical integration (Backward Euler or Trapezoidal)
  - Timestep control
- Add dynamic components:
  - Capacitors (companion model)
  - Inductors (companion model)
- Time-varying sources:
  - Pulse sources
  - Sinusoidal sources
  - PWL (Piecewise Linear) sources

### Deliverables:

- âœ… RC/RL/RLC circuit transient response
- âœ… Output waveform data (CSV format)
- âœ… Configurable simulation time and timestep
- âœ… Energy conservation verification

## ğŸ”¬ Phase 5: Nonlinear Components

### Objectives:

- Implement Newton-Raphson solver:
  - Jacobian matrix calculation
  - Iterative convergence
- Add nonlinear devices:
  - Diode (exponential I-V characteristic)
  - BJT transistor (Ebers-Moll model)
  - MOSFET (simple Level 1 model)
- Convergence handling:
  - Damping strategies
  - Source stepping
  - Continuation methods

### Deliverables:

- âœ… Diode rectifier circuit simulation
- âœ… BJT amplifier bias point
- âœ… MOSFET inverter analysis
- âœ… Convergence diagnostics

## ğŸš€ Phase 6: Optimization & Advanced Features
Objectives:

Performance optimization:
Sparse matrix techniques
Parallel processing (OpenMP)
Memory profiling


Advanced analyses:
Fourier analysis (FFT)
Noise analysis
Sensitivity analysis


Model library:
Op-amp models
Transformer models
Transmission lines



### Deliverables:

- âœ… 10x performance improvement
- âœ… Component library with 20+ models
- âœ… Benchmark suite
- âœ… Documentation and examples
