Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,14
design__inferred_latch__count,0
design__instance__count,21139
design__instance__area,181996
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,122
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,154
design__max_cap_violation__count__corner:nom_tt_025C_1v80,22
power__internal__total,0.005434504710137844
power__switching__total,0.001894995803013444
power__leakage__total,2.0954011858975718E-7
power__total,0.007329709827899933
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.4266784546450012
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.4280199371635955
timing__hold__ws__corner:nom_tt_025C_1v80,0.30838510395962165
timing__setup__ws__corner:nom_tt_025C_1v80,6.583809239698157
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.308385
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,6.583809
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,747
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,154
design__max_cap_violation__count__corner:nom_ss_100C_1v60,27
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.5252562977680408
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.5265434903791956
timing__hold__ws__corner:nom_ss_100C_1v60,0.8395979704678447
timing__setup__ws__corner:nom_ss_100C_1v60,-10.54064954043982
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-1117.7967596807841
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-10.54064954043982
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.839598
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,381
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-10.540649
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,381
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,15
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,154
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,22
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.3788631460235307
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3802260558471063
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11152679095909838
timing__setup__ws__corner:nom_ff_n40C_1v95,13.390221754842987
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111527
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.390222
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,949
design__max_fanout_violation__count,154
design__max_cap_violation__count,37
clock__skew__worst_hold,-0.36229950620609136
clock__skew__worst_setup,0.3631267334051352
timing__hold__ws,0.10901835298631683
timing__setup__ws,-11.47453187167287
timing__hold__tns,0.0
timing__setup__tns,-1427.7695021504464
timing__hold__wns,0
timing__setup__wns,-11.47453187167287
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109018
timing__hold_r2r_vio__count,0
timing__setup_vio__count,1199
timing__setup_r2r__ws,-11.474532
timing__setup_r2r_vio__count,1199
design__die__bbox,0.0 0.0 1378.16 225.76
design__core__bbox,2.76 2.72 1375.4 223.04
design__io,45
design__die__area,311133
design__core__area,302420
design__instance__count__stdcell,21139
design__instance__area__stdcell,181996
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.601798
design__instance__utilization__stdcell,0.601798
design__instance__count__class:buffer,39
design__instance__count__class:inverter,241
design__instance__count__class:sequential_cell,2580
design__instance__count__class:multi_input_combinational_cell,9988
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,17249
design__instance__count__class:tap_cell,4399
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,707913
design__violations,0
design__instance__count__class:timing_repair_buffer,3101
design__instance__count__class:clock_buffer,157
design__instance__count__class:clock_inverter,12
design__instance__count__setup_buffer,71
design__instance__count__hold_buffer,1514
antenna__violating__nets,97
antenna__violating__pins,147
route__antenna_violation__count,97
antenna_diodes_count,622
design__instance__count__class:antenna_cell,622
route__net,16089
route__net__special,2
route__drc_errors__iter:1,17317
route__wirelength__iter:1,861024
route__drc_errors__iter:2,9827
route__wirelength__iter:2,855221
route__drc_errors__iter:3,9405
route__wirelength__iter:3,853651
route__drc_errors__iter:4,2065
route__wirelength__iter:4,853282
route__drc_errors__iter:5,373
route__wirelength__iter:5,853233
route__drc_errors__iter:6,62
route__wirelength__iter:6,853237
route__drc_errors__iter:7,1
route__wirelength__iter:7,853218
route__drc_errors__iter:8,0
route__wirelength__iter:8,853212
route__drc_errors,0
route__wirelength,853212
route__vias,144986
route__vias__singlecut,144986
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,1319.52
timing__unannotated_net__count__corner:nom_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,65
design__max_fanout_violation__count__corner:min_tt_025C_1v80,154
design__max_cap_violation__count__corner:min_tt_025C_1v80,10
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.4017712665169272
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.40258472695007624
timing__hold__ws__corner:min_tt_025C_1v80,0.3054137029724779
timing__setup__ws__corner:min_tt_025C_1v80,7.186344167593055
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.305414
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,7.186344
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,560
design__max_fanout_violation__count__corner:min_ss_100C_1v60,154
design__max_cap_violation__count__corner:min_ss_100C_1v60,13
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4906171163754681
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.49139604887157484
timing__hold__ws__corner:min_ss_100C_1v60,0.8344860594286859
timing__setup__ws__corner:min_ss_100C_1v60,-9.4483445963612
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-836.7179257391782
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-9.4483445963612
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.834486
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,320
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-9.448344
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,320
timing__unannotated_net__count__corner:min_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,7
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,154
design__max_cap_violation__count__corner:min_ff_n40C_1v95,10
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.36229950620609136
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.3631267334051352
timing__hold__ws__corner:min_ff_n40C_1v95,0.10919532254144712
timing__setup__ws__corner:min_ff_n40C_1v95,13.80368214358315
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109195
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.803682
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,169
design__max_fanout_violation__count__corner:max_tt_025C_1v80,154
design__max_cap_violation__count__corner:max_tt_025C_1v80,30
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.46153990269339
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.4647682092956978
timing__hold__ws__corner:max_tt_025C_1v80,0.3114122381441778
timing__setup__ws__corner:max_tt_025C_1v80,6.057385875453623
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.311412
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,6.057386
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,57
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,949
design__max_fanout_violation__count__corner:max_ss_100C_1v60,154
design__max_cap_violation__count__corner:max_ss_100C_1v60,37
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.570944863103391
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.5740523774372033
timing__hold__ws__corner:max_ss_100C_1v60,0.8458127770908581
timing__setup__ws__corner:max_ss_100C_1v60,-11.47453187167287
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1427.7695021504464
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-11.47453187167287
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.845813
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,498
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-11.474532
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,498
timing__unannotated_net__count__corner:max_ss_100C_1v60,57
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,42
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,154
design__max_cap_violation__count__corner:max_ff_n40C_1v95,30
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.4048969885088583
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.40816903789957343
timing__hold__ws__corner:max_ff_n40C_1v95,0.10901835298631683
timing__setup__ws__corner:max_ff_n40C_1v95,12.992256527251147
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.109018
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,12.992256
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,57
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,57
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000812234
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000077434
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000683207
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000077434
design_powergrid__voltage__worst,0.000077434
design_powergrid__voltage__worst__net:VPWR,1.79992
design_powergrid__drop__worst,0.0000812234
design_powergrid__drop__worst__net:VPWR,0.0000812234
design_powergrid__voltage__worst__net:VGND,0.000077434
design_powergrid__drop__worst__net:VGND,0.000077434
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000675999999999999965174558858027609176133410073816776275634765625
ir__drop__worst,0.00008119999999999999505499725938051369666936807334423065185546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
