
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.150099                       # Number of seconds simulated
sim_ticks                                150099052500                       # Number of ticks simulated
final_tick                               150099052500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  43791                       # Simulator instruction rate (inst/s)
host_op_rate                                    69185                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               26456293                       # Simulator tick rate (ticks/s)
host_mem_usage                                4744876                       # Number of bytes of host memory used
host_seconds                                  5673.47                       # Real time elapsed on the host
sim_insts                                   248449511                       # Number of instructions simulated
sim_ops                                     392521687                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          157120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        14875776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15032896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       157120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        157120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      8091328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         8091328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           232434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              234889                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126427                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             126427                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1046775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           99106395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             100153171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1046775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1046775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        53906589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             53906589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        53906589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1046775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          99106395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            154059760                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      234889                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126427                       # Number of write requests accepted
system.mem_ctrls.readBursts                    234889                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   126427                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               15029376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 8089856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                15032896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8091328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     55                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12956                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            17117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8685                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             8952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             8526                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  150098968000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                234889                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               126427                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  187489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   38841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       108715                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    212.646130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   124.748859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   270.919814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        63518     58.43%     58.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17672     16.26%     74.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9070      8.34%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3771      3.47%     86.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3178      2.92%     89.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1952      1.80%     91.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1625      1.49%     92.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1677      1.54%     94.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6252      5.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       108715                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.496364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    371.175097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         7698     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7700                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.416104                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.394039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.878722                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6169     80.12%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              180      2.34%     82.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1061     13.78%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              265      3.44%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.27%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7700                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5724487750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             10127625250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1174170000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     24376.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43126.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       100.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        53.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    100.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     53.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      10.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   161067                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   91446                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     415422.98                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                377406120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                200573340                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               747757920                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              300985200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         6636268080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3697223490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            226626720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     22950682350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7735392000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      17395611540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            60268687860                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            401.526105                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         141401440750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    273970000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2811396000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  70925886500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  20144038000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5612197500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  50331564500                       # Time in different power states
system.mem_ctrls_1.actEnergy                398890380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                212000085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               928956840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              358843680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6924534240.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4057013760                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            239800800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     24120992100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7811147520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      16539684900                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            61592167995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            410.343483                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         140576417250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    265047750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2933414000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  67338496500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  20341049250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6324034750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  52897010250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                97957426                       # Number of BP lookups
system.cpu.branchPred.condPredicted          97957426                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           7578458                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             68594436                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 7133592                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              74563                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        68594436                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           47673449                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         20920987                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      2308812                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    60421547                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    27327710                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        182361                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        500332                       # TLB misses on write requests
system.cpu.dtb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    61228905                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           635                       # TLB misses on write requests
system.cpu.itb.spec_tlb_misses                      0                       # TLB misses on speculative memory requests
system.cpu.workload.numSyscalls                   110                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        300198106                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           64150343                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      613344313                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    97957426                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           54807041                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     228263916                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15168680                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  589                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2652                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          236                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  61228427                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               1912398                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          300002083                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.237200                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.522779                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                139538391     46.51%     46.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 13242579      4.41%     50.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 11142217      3.71%     54.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  8221056      2.74%     57.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 13150456      4.38%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  9003603      3.00%     64.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  9321129      3.11%     67.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 13631298      4.54%     72.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 82751354     27.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            300002083                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.326309                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.043132                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 49423199                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             110875647                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 113505746                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              18613151                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                7584340                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              905181568                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                7584340                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 59833322                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                68278459                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          78078                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 119085425                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              45142459                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              868008069                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                310153                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               27440339                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1117971                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               13033146                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents               56                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands          1236849370                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2055159623                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       1286965340                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           5111204                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             568969619                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                667879751                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               2018                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2288                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  81355177                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             70878433                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38572522                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          13018504                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         13576024                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  797778634                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                7669                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 660091045                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           3084091                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       405264615                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    531871561                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7487                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     300002083                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.200288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.352138                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           120760404     40.25%     40.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            28604757      9.53%     49.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            33120385     11.04%     60.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            23990748      8.00%     68.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            33047285     11.02%     79.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            22026549      7.34%     87.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            22391337      7.46%     94.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            11881577      3.96%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             4179041      1.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       300002083                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 7214805     98.73%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4058      0.06%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17002      0.23%     99.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1989      0.03%     99.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             56451      0.77%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            13429      0.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          11358412      1.72%      1.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             551084975     83.49%     85.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20037      0.00%     85.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                282761      0.04%     85.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1437371      0.22%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  52      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             66555272     10.08%     95.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            28319978      4.29%     99.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          730847      0.11%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         301340      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              660091045                       # Type of FU issued
system.cpu.iq.rate                           2.198851                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     7307734                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011071                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1624149837                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        1199496138                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    627546851                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             6426161                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            3562323                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2980668                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              652799571                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 3240796                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.instsSetReady                 663175136                       # Number of instructions added to ready list
system.cpu.iq.instsStalledBeforeSetReady            0                       # Number of instructions stalled before being added to ready list
system.cpu.iew.lsq.thread0.forwLoads         11304963                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.taintedforwLoads      3326137                       # Number of tainted loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     34853624                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses       144194                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         9227                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     20634570                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1586                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         58885                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.specBuffHits             0                       # Number of times an access hits in speculative buffer
system.cpu.iew.lsq.thread0.specBuffMisses            0                       # Number of times an access misses in speculative buffer
system.cpu.iew.lsq.thread0.numValidates             0                       # Number of validates sent to cache
system.cpu.iew.lsq.thread0.numExposes               0                       # Number of exposes sent to cache
system.cpu.iew.lsq.thread0.numConvertedExposes            0                       # Number of exposes converted from validation
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                7584340                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                54431716                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               9871273                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           797786303                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            350472                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              70878433                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38572522                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               3628                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 137383                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               9517742                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           9227                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        3551732                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      5995488                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              9547220                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             636735562                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              60392648                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          18499675                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     87712298                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 59455251                       # Number of branches executed
system.cpu.iew.exec_stores                   27319650                       # Number of stores executed
system.cpu.iew.exec_rate                     2.121051                       # Inst execution rate
system.cpu.iew.wb_sent                      633409021                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     630527519                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 481585392                       # num instructions producing a value
system.cpu.iew.wb_consumers                 787211267                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.100371                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.611761                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts       405269075                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             182                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           7578847                       # The number of times a branch was mispredicted
system.cpu.commit.memoryViolations               5492                       # The number of times a memory operation(load) has violation
system.cpu.commit.stalledBranchMispredicts      1079410                       # The number of times a branch misprediction is stalled(STT)
system.cpu.commit.stalledMemoryViolations            0                       # The number of times a memory violation is stalled(STT)
system.cpu.commit.loadHitInvalidations              0                       # The number of times a load hits a invalidation
system.cpu.commit.loadHitExternalEvictions            0                       # The number of times a load hits an external invalidation
system.cpu.commit.loadValidationFails               0                       # The number of times a load fails validation
system.cpu.commit.validationStalls                  0                       # The number of ticks the commit is stalled due to waiting for validation responses
system.cpu.commit.committed_per_cycle::samples    245022806                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.601980                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.143755                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     95949310     39.16%     39.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     66893775     27.30%     66.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     29877550     12.19%     78.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     17385152      7.10%     85.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      9875560      4.03%     89.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      6507544      2.66%     92.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2015099      0.82%     93.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      2563726      1.05%     94.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     13955090      5.70%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    245022806                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            248449511                       # Number of instructions committed
system.cpu.commit.committedOps              392521687                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       53962761                       # Number of memory references committed
system.cpu.commit.loads                      36024809                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.branches                   38540576                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2945469                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 385908812                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3778868                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      4505238      1.15%      1.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        332365179     84.67%     85.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           19029      0.00%     85.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           263752      0.07%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        1405728      0.36%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        35474715      9.04%     95.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       17645175      4.50%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       550094      0.14%     99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       292777      0.07%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         392521687                       # Class of committed instruction
system.cpu.commit.bw_lim_events              13955090                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1028858478                       # The number of ROB reads
system.cpu.rob.rob_writes                  1650978836                       # The number of ROB writes
system.cpu.timesIdled                            3114                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          196023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   248449511                       # Number of Instructions Simulated
system.cpu.committedOps                     392521687                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.208286                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.208286                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.827619                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.827619                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                846191244                       # number of integer regfile reads
system.cpu.int_regfile_writes               533861840                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4861392                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2708356                       # number of floating regfile writes
system.cpu.cc_regfile_reads                 292422668                       # number of cc regfile reads
system.cpu.cc_regfile_writes                325675092                       # number of cc regfile writes
system.cpu.misc_regfile_reads               216524561                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1096301                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1020.109510                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            68172119                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1096301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.183761                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1020.109510                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996201                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          894                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         141670437                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        141670437                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     50665710                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        50665710                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     17515791                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       17515791                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      68181501                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         68181501                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     68181501                       # number of overall hits
system.cpu.dcache.overall_hits::total        68181501                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1675619                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1675619                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       429436                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       429436                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      2105055                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2105055                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2105055                       # number of overall misses
system.cpu.dcache.overall_misses::total       2105055                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  65871858500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  65871858500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  14812030390                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14812030390                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  80683888890                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  80683888890                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  80683888890                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  80683888890                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     52341329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     52341329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17945227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17945227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     70286556                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     70286556                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     70286556                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     70286556                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032013                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032013                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023930                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029950                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029950                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029950                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029950                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39311.954866                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39311.954866                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34491.822740                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34491.822740                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38328.636967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38328.636967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38328.636967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38328.636967                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       536916                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        82816                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7638                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             713                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.295365                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.151473                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       963251                       # number of writebacks
system.cpu.dcache.writebacks::total            963251                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1007699                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1007699                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           31                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           31                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1007730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1007730                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1007730                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1007730                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       667920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       667920                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       429405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       429405                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1097325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1097325                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1097325                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1097325                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  18333839500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18333839500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  14381410890                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14381410890                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  32715250390                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32715250390                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  32715250390                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32715250390                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.012761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012761                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023929                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015612                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015612                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015612                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015612                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 27449.154839                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 27449.154839                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33491.484473                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33491.484473                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29813.638065                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29813.638065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29813.638065                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29813.638065                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              9001                       # number of replacements
system.cpu.icache.tags.tagsinuse           510.503589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            47596564                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9001                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5287.919564                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   510.503589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          138                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          133                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         122466359                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        122466359                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     61217818                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        61217818                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      61217818                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         61217818                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     61217818                       # number of overall hits
system.cpu.icache.overall_hits::total        61217818                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        10605                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         10605                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        10605                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          10605                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        10605                       # number of overall misses
system.cpu.icache.overall_misses::total         10605                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    413476996                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    413476996                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    413476996                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    413476996                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    413476996                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    413476996                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     61228423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     61228423                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     61228423                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     61228423                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     61228423                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     61228423                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000173                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000173                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000173                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000173                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000173                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000173                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 38988.872796                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 38988.872796                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 38988.872796                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 38988.872796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 38988.872796                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 38988.872796                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1812                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         9001                       # number of writebacks
system.cpu.icache.writebacks::total              9001                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1091                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1091                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1091                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1091                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1091                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1091                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         9514                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9514                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         9514                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9514                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         9514                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9514                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    342374496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    342374496                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    342374496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    342374496                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    342374496                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    342374496                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000155                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000155                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000155                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35986.388060                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35986.388060                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35986.388060                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35986.388060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35986.388060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35986.388060                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    203297                       # number of replacements
system.l2.tags.tagsinuse                 23590.136067                       # Cycle average of tags in use
system.l2.tags.total_refs                     1770051                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    203297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.706725                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       47.714773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        848.678884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      22693.742410                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001456                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.025900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.692558                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.719914                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        32405                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           80                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17933185                       # Number of tag accesses
system.l2.tags.data_accesses                 17933185                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       963251                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           963251                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         9001                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             9001                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             321386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                321386                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            7058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7058                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         543505                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            543505                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  7058                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                864891                       # number of demand (read+write) hits
system.l2.demand_hits::total                   871949                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7058                       # number of overall hits
system.l2.overall_hits::cpu.data               864891                       # number of overall hits
system.l2.overall_hits::total                  871949                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           108023                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              108023                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          2456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2456                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       124411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          124411                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                2456                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              232434                       # number of demand (read+write) misses
system.l2.demand_misses::total                 234890                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               2456                       # number of overall misses
system.l2.overall_misses::cpu.data             232434                       # number of overall misses
system.l2.overall_misses::total                234890                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  10308606500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10308606500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    253580500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    253580500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  11582812500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11582812500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     253580500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   21891419000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22144999500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    253580500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  21891419000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22144999500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       963251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       963251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         9001                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         9001                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         429409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            429409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         9514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9514                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       667916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        667916                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              9514                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1097325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1106839                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             9514                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1097325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1106839                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.251562                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.251562                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.258146                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.258146                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.186267                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.186267                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.258146                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.211819                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.212217                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.258146                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.211819                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.212217                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 95429.737186                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95429.737186                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 103249.389251                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103249.389251                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 93101.192821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93101.192821                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 103249.389251                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 94183.376787                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94278.170633                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 103249.389251                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 94183.376787                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94278.170633                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               126427                       # number of writebacks
system.l2.writebacks::total                    126427                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       108023                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         108023                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         2456                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2456                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       124411                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       124411                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           2456                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         232434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            234890                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          2456                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        232434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           234890                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   9228376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9228376500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    229030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    229030500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  10338702500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  10338702500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    229030500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  19567079000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19796109500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    229030500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  19567079000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19796109500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.251562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.251562                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.258146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.258146                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.186267                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.186267                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.258146                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.211819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.212217                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.258146                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.211819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.212217                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 85429.737186                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85429.737186                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 93253.460912                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 93253.460912                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 83101.192821                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83101.192821                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 93253.460912                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 84183.376787                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84278.213206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 93253.460912                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 84183.376787                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84278.213206                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        436876                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       201987                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             126866                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126427                       # Transaction distribution
system.membus.trans_dist::CleanEvict            75560                       # Transaction distribution
system.membus.trans_dist::ReadExReq            108023                       # Transaction distribution
system.membus.trans_dist::ReadExResp           108023                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        126866                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       671765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       671765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 671765                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     23124224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     23124224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                23124224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            234889                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  234889    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              234889                       # Request fanout histogram
system.membus.reqLayer2.occupancy           998504000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1254948500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      2212141                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1105302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1313                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1313                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 150099052500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            677429                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1089678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         9001                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          209920                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           429409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          429409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9514                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       667916                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        28028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3290951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3318979                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1184896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    131876864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              133061760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          203297                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8091328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1310136                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001003                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031654                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1308822     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1314      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1310136                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2078322500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14270997                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1645994486                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
