{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1580890526148 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ADDA EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"ADDA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580890526166 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580890526201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580890526201 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1580890526253 ""}  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 46 -1 0 } } { "" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1580890526253 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580890526287 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580890526467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580890526467 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580890526467 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580890526467 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 279 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890526470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 281 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890526470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 283 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890526470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 285 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890526470 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 287 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580890526470 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580890526470 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580890526471 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 23 " "No exact pin location assignment(s) for 23 pins of 23 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_n_w " "Pin r_n_w not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { r_n_w } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 13 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_n_w } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs_n " "Pin cs_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { cs_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 14 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cs_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "o_rest_n " "Pin o_rest_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { o_rest_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 15 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { o_rest_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[0\] " "Pin adc_data\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[0] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[1\] " "Pin adc_data\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[1] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[2\] " "Pin adc_data\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[2] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[3\] " "Pin adc_data\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[3] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[4\] " "Pin adc_data\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[4] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[5\] " "Pin adc_data\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[5] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[6\] " "Pin adc_data\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[6] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[7\] " "Pin adc_data\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[7] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[8\] " "Pin adc_data\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[8] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[9\] " "Pin adc_data\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[9] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[10\] " "Pin adc_data\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[10] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[11\] " "Pin adc_data\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[11] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[12\] " "Pin adc_data\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[12] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[13\] " "Pin adc_data\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[13] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[14\] " "Pin adc_data\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[14] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "adc_data\[15\] " "Pin adc_data\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { adc_data[15] } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 18 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { adc_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_rest_n " "Pin i_rest_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { i_rest_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 12 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_rest_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "command " "Pin command not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { command } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 11 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { command } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sysclk_50 " "Pin sysclk_50 not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { sysclk_50 } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 9 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sysclk_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "drdy_n " "Pin drdy_n not assigned to an exact location on the device" {  } { { "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1standard/quartus/bin64/pin_planner.ppl" { drdy_n } } } { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 10 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { drdy_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1580890526752 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1580890526752 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "20 " "TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1580890526969 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_t7n1 " "Entity dcfifo_t7n1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580890526971 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1580890526971 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1580890526971 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1580890526971 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *rdptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *rdptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890526973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *ws_dgrp\|dffpipe_kd9:dffpipe13\|dffe14a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890526974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890526974 ""}  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890526974 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890526974 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *delayed_wrptr_g* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *delayed_wrptr_g* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890526975 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "qfit2_legacy_fmain_fitter_flow.tcl 119 *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* clock or keeper or register or port or pin or cell or partition " "Ignored filter at qfit2_legacy_fmain_fitter_flow.tcl(119): *rs_dgwp\|dffpipe_jd9:dffpipe10\|dffe11a* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890526975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <from> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "run_legacy_fitter_flow " "run_legacy_fitter_flow" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890526975 ""}  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890526975 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path qfit2_legacy_fmain_fitter_flow.tcl 119 Argument <to> is not an object ID " "Ignored set_false_path at qfit2_legacy_fmain_fitter_flow.tcl(119): Argument <to> is not an object ID" {  } { { "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" "" { Text "D:/altera/13.1Standard/quartus/common/tcl/internal/qfit2_legacy_fmain_fitter_flow.tcl" 119 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890526976 ""}
{ "Info" "ISTA_SDC_FOUND" "ADDA.sdc " "Reading SDC File: 'ADDA.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1580890526976 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ADDA.sdc 41 clock_50 port " "Ignored filter at ADDA.sdc(41): clock_50 could not be matched with a port" {  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1580890526976 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ADDA.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at ADDA.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clock_50\}\] " "create_clock -name \{clk_50\} -period 20.000 -waveform \{ 0.000 10.000 \} \[get_ports \{clock_50\}\]" {  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1580890526977 ""}  } { { "E:/FPGAProgramm/ADDA/par/ADDA.sdc" "" { Text "E:/FPGAProgramm/ADDA/par/ADDA.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1580890526977 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1580890526977 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580890526978 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580890526978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580890526981 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1580890526982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ip:u_pll\|altpll:altpll_component\|ip_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580890526998 ""}  } { { "db/ip_altpll.v" "" { Text "E:/FPGAProgramm/ADDA/par/db/ip_altpll.v" 80 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ip:u_pll|altpll:altpll_component|ip_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 81 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580890526998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "next_sta.STATE0~0  " "Automatically promoted node next_sta.STATE0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580890526998 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 50 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.STATE0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580890526998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr20  " "Automatically promoted node WideOr20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 245 -1 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { WideOr20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580890526999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i_rest_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node i_rest_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~1 " "Destination node comb~1" {  } { { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WAIT_DRDY_682 " "Destination node next_sta.WAIT_DRDY_682" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WAIT_DRDY_682 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL2_VAL_END_689 " "Destination node next_sta.WRITECONTROL2_VAL_END_689" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL2_VAL_END_689 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL2_VAL_696 " "Destination node next_sta.WRITECONTROL2_VAL_696" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL2_VAL_696 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL2_ADR_END_703 " "Destination node next_sta.WRITECONTROL2_ADR_END_703" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL2_ADR_END_703 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL2_ADR_710 " "Destination node next_sta.WRITECONTROL2_ADR_710" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL2_ADR_710 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL1_VAL_END_717 " "Destination node next_sta.WRITECONTROL1_VAL_END_717" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL1_VAL_END_717 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL1_VAL_724 " "Destination node next_sta.WRITECONTROL1_VAL_724" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL1_VAL_724 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "next_sta.WRITECONTROL1_ADR_END_731 " "Destination node next_sta.WRITECONTROL1_ADR_END_731" {  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 147 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { next_sta.WRITECONTROL1_ADR_END_731 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580890526999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1580890526999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580890526999 ""}  } { { "../rtl/ADDA.v" "" { Text "E:/FPGAProgramm/ADDA/rtl/ADDA.v" 12 0 0 } } { "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1standard/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i_rest_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 0 { 0 ""} 0 268 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580890526999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580890527310 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580890527310 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580890527311 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580890527312 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580890527312 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580890527313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580890527313 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580890527313 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580890527313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580890527314 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580890527314 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 2 3 16 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 2 input, 3 output, 16 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1580890527316 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1580890527316 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1580890527316 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890527317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890527317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890527317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890527317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890527317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890527317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890527317 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1580890527317 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1580890527317 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1580890527317 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890527353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580890527952 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890528062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580890528071 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580890529149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890529149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580890529471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "E:/FPGAProgramm/ADDA/par/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580890530202 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580890530202 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890531147 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580890531147 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580890531147 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.86 " "Total time spent on timing analysis during the Fitter is 0.86 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580890531155 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580890531228 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580890531388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580890531452 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580890531626 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580890532224 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGAProgramm/ADDA/par/output_files/ADDA.fit.smsg " "Generated suppressed messages file E:/FPGAProgramm/ADDA/par/output_files/ADDA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580890532579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5740 " "Peak virtual memory: 5740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580890533107 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 05 16:15:33 2020 " "Processing ended: Wed Feb 05 16:15:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580890533107 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580890533107 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580890533107 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580890533107 ""}
