
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122263                       # Number of seconds simulated
sim_ticks                                122262929500                       # Number of ticks simulated
final_tick                               122262929500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1064037                       # Simulator instruction rate (inst/s)
host_op_rate                                  1131184                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2978184502                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662464                       # Number of bytes of host memory used
host_seconds                                    41.05                       # Real time elapsed on the host
sim_insts                                    43681715                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          120704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5148880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5269584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       120704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        120704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       347008                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          347008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             7544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           321805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              329349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         21688                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21688                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             987249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           42113174                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43100423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        987249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           987249                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         2838211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2838211                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         2838211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            987249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42113174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45938634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      329349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21688                       # Number of write requests accepted
system.mem_ctrls.readBursts                    329349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21688                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20902592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  175744                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  966528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5269584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               347008                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2746                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6563                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               898                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              240                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  122262851500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                329349                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                21688                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  326531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    483.797522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   293.888148                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.759285                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11616     25.70%     25.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7356     16.27%     41.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3123      6.91%     48.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2425      5.37%     54.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3104      6.87%     61.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2990      6.62%     67.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1735      3.84%     71.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1138      2.52%     74.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11713     25.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     383.253819                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    223.558345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    408.745534                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           404     47.47%     47.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          200     23.50%     70.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          150     17.63%     88.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           53      6.23%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           20      2.35%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            6      0.71%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            4      0.47%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            7      0.82%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.12%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.12%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.746181                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.732956                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              106     12.46%     12.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.71%     13.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              737     86.60%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           851                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   5458890500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11582696750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1633015000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16714.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35464.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       170.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.84                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.55                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   282804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13695                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     348290.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                204939420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                108916500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1255119180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               74478960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9920904240.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4721892540                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            346269120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     32687791710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12479127840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2417685480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            64219218900                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            525.255032                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         111001096250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    461993500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    4206122000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   6819997500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  32497523500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6593499750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  71683793250                       # Time in different power states
system.mem_ctrls_1.actEnergy                117831420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 62617500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1076826240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4353480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         7553310960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3352994790                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            342310560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22840855320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9531595680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      10339945620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            55224779220                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            451.688663                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         114013156750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    534531000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3206042000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  39102181000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  24821679250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4509158000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  50089338250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        244525859                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681715                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550911                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550911                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405331                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331325                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328390                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199991                       # number of memory refs
system.cpu.num_load_insts                     9180678                       # Number of load instructions
system.cpu.num_store_insts                    5019313                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  244525859                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180678     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019297     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587446                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1314474                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.924681                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            12848186                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1314730                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.772490                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         530937500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.924681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999706                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          57966394                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         57966394                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      7842567                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7842567                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4815159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4815159                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      12657726                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12657726                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     12657726                       # number of overall hits
system.cpu.dcache.overall_hits::total        12657726                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1267493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1267493                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        47237                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        47237                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      1314730                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1314730                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1314730                       # number of overall misses
system.cpu.dcache.overall_misses::total       1314730                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  40019024500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40019024500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1348462500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1348462500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  41367487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41367487000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  41367487000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41367487000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110060                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862396                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972456                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972456                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.139131                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.139131                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009715                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009715                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.094094                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.094094                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.094094                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.094094                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 31573.369241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31573.369241                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28546.743019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 28546.743019                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31464.625436                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31464.625436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31464.625436                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31464.625436                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       774724                       # number of writebacks
system.cpu.dcache.writebacks::total            774724                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1267493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1267493                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        47237                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        47237                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1314730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1314730                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1314730                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1314730                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  38751531500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38751531500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1301225500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1301225500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  40052757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40052757000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  40052757000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40052757000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.139131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.139131                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009715                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.094094                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.094094                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.094094                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.094094                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30573.369241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30573.369241                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27546.743019                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27546.743019                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 30464.625436                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30464.625436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 30464.625436                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30464.625436                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1978142                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.977656                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            41835747                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978270                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.147643                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          94954500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.977656                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999825                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792287                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792287                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     41835747                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835747                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      41835747                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835747                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     41835747                       # number of overall hits
system.cpu.icache.overall_hits::total        41835747                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1978270                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978270                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1978270                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978270                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1978270                       # number of overall misses
system.cpu.icache.overall_misses::total       1978270                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  26273986000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26273986000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  26273986000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26273986000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  26273986000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26273986000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045152                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.045152                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045152                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.045152                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045152                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13281.294262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13281.294262                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13281.294262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13281.294262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13281.294262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13281.294262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1978142                       # number of writebacks
system.cpu.icache.writebacks::total           1978142                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978270                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978270                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1978270                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978270                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  24295716000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24295716000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  24295716000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24295716000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  24295716000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24295716000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045152                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045152                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045152                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12281.294262                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12281.294262                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12281.294262                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12281.294262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12281.294262                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12281.294262                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    337564                       # number of replacements
system.l2.tags.tagsinuse                  1023.527950                       # Cycle average of tags in use
system.l2.tags.total_refs                     6235303                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    338588                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.415605                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1586556000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       59.373044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         88.415204                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        875.739702                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.057981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.086343                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.855215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999539                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          637                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105541340                       # Number of tag accesses
system.l2.tags.data_accesses                105541340                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       774724                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           774724                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1967698                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967698                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              41272                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 41272                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1970726                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970726                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         951653                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            951653                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1970726                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                992925                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2963651                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1970726                       # number of overall hits
system.l2.overall_hits::cpu.data               992925                       # number of overall hits
system.l2.overall_hits::total                 2963651                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             5965                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5965                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          7544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7544                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       315840                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          315840                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                7544                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              321805                       # number of demand (read+write) misses
system.l2.demand_misses::total                 329349                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               7544                       # number of overall misses
system.l2.overall_misses::cpu.data             321805                       # number of overall misses
system.l2.overall_misses::total                329349                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    797014000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     797014000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    625245000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    625245000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  26857888000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26857888000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     625245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   27654902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28280147000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    625245000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  27654902000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28280147000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       774724                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       774724                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1967698                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967698                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          47237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             47237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978270                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1267493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1267493                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1978270                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1314730                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3293000                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1978270                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1314730                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3293000                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.126278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.126278                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003813                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003813                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.249185                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.249185                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003813                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.244769                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100015                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003813                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.244769                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100015                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 133615.088013                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133615.088013                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 82879.772004                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82879.772004                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 85036.372847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85036.372847                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 82879.772004                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 85936.831311                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85866.806943                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 82879.772004                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 85936.831311                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85866.806943                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21688                       # number of writebacks
system.l2.writebacks::total                     21688                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         1281                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1281                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         5965                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5965                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         7544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7544                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       315840                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       315840                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           7544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         321805                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            329349                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          7544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        321805                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           329349                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    737364000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    737364000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    549805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    549805000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  23699488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23699488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    549805000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  24436852000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24986657000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    549805000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  24436852000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24986657000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.126278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.126278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003813                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.249185                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.249185                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003813                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.244769                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100015                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003813                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.244769                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.100015                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 123615.088013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 123615.088013                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72879.772004                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72879.772004                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75036.372847                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75036.372847                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 72879.772004                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 75936.831311                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75866.806943                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 72879.772004                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 75936.831311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75866.806943                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        657586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       328237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             323384                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21688                       # Transaction distribution
system.membus.trans_dist::CleanEvict           306549                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5965                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5965                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        323384                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       986935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 986935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5616592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5616592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            329349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  329349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              329349                       # Request fanout histogram
system.membus.reqLayer0.occupancy           680350000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          750337250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6585616                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3292617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10608                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10608                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 122262929500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3245763                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       796412                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978142                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          855626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            47237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           47237                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978270                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1267493                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3943934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9878616                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33431264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96733856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          337564                       # Total snoops (count)
system.tol2bus.snoopTraffic                    347008                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3630564                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075929                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3609511     99.42%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  21053      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3630564                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4669241000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978270000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1314730000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
