-- VHDL for IBM SMS ALD group AddressChannelControls
-- Title: AddressChannelControls
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 9/8/2020 2:21:05 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity AddressChannelControls is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MS_ANY_LAST_GATE: in STD_LOGIC;
		PS_LOGIC_GATE_Z: in STD_LOGIC;
		PS_LOGIC_GATE_F_1: in STD_LOGIC;
		MS_LOGIC_GATE_G: in STD_LOGIC;
		PS_LOGIC_GATE_H: in STD_LOGIC;
		PS_LOGIC_GATE_W: in STD_LOGIC;
		MS_X_CYCLE: in STD_LOGIC;
		MS_ADDRESS_SET_ROUTINE: in STD_LOGIC;
		PS_LOGIC_GATE_A_OR_R: in STD_LOGIC;
		PS_I_CYCLE: in STD_LOGIC;
		PS_X_CYCLE: in STD_LOGIC;
		PS_KEYBOARD_UNLOCK: in STD_LOGIC;
		MS_ADDR_SET_KEYBOARD_LOCK: in STD_LOGIC;
		MS_OP_MOD_CHAR_TIME_STAR_ARS: in STD_LOGIC;
		MS_STORAGE_SCAN_ROUTINE: in STD_LOGIC;
		PS_LOGIC_GATE_J: in STD_LOGIC;
		PS_LOGIC_GATE_K: in STD_LOGIC;
		PS_I_RING_1_OR_6_TIME: in STD_LOGIC;
		MS_I_CYCLE: in STD_LOGIC;
		MS_1401_MODE_1: in STD_LOGIC;
		MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME: in STD_LOGIC;
		MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10: in STD_LOGIC;
		PS_OP_OR_OP_MOD_POSITION: in STD_LOGIC;
		MS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (11 downTo 0);
		PS_CONS_MX_X_POS_BUS: in STD_LOGIC_VECTOR (8 downTo 1);
		PS_A_CH_NOT_BUS: in STD_LOGIC_VECTOR (6 downTo 0);
		PS_A_RING_BUS: in STD_LOGIC_VECTOR (6 downTo 1);
		MS_INSERT_ZERO_ON_ADDR_CH: out STD_LOGIC;
		PS_SET_NU_TO_ADDR_CH: out STD_LOGIC);
end AddressChannelControls;


ARCHITECTURE structural of AddressChannelControls is

	 signal PS_ZERO_TO_ADDR_CH: STD_LOGIC;

BEGIN

Page_14_71_60_1: ENTITY ALD_14_71_60_1_ADDRESS_CHANNEL_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_Z =>
		PS_LOGIC_GATE_Z,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	MS_ANY_LAST_GATE =>
		MS_ANY_LAST_GATE,
	PS_ZERO_TO_ADDR_CH =>
		PS_ZERO_TO_ADDR_CH,
	PS_LOGIC_GATE_W =>
		PS_LOGIC_GATE_W,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	MS_X_CYCLE =>
		MS_X_CYCLE,
	MS_LOGIC_GATE_G =>
		MS_LOGIC_GATE_G,
	PS_LOGIC_GATE_F_1 =>
		PS_LOGIC_GATE_F_1,
	MS_INSERT_ZERO_ON_ADDR_CH =>
		MS_INSERT_ZERO_ON_ADDR_CH
	);

Page_14_71_61_1: ENTITY ALD_14_71_61_1_ADDRESS_CHANNEL_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_CONS_MX_X1A_POS =>
		PS_CONS_MX_X_POS_BUS(7),
	PS_KEYBOARD_UNLOCK =>
		PS_KEYBOARD_UNLOCK,
	MS_ADDR_SET_KEYBOARD_LOCK =>
		MS_ADDR_SET_KEYBOARD_LOCK,
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_I_CYCLE =>
		PS_I_CYCLE,
	PS_A_CH_NOT_WM_BIT =>
		PS_A_CH_NOT_BUS(6),
	MS_OP_MOD_CHAR_TIME_STAR_ARS =>
		MS_OP_MOD_CHAR_TIME_STAR_ARS,
	MS_STORAGE_SCAN_ROUTINE =>
		MS_STORAGE_SCAN_ROUTINE,
	MS_I_RING_OP_TIME =>
		MS_I_RING_HDL_BUS(0),
	PS_SET_NU_TO_ADDR_CH =>
		PS_SET_NU_TO_ADDR_CH
	);

Page_14_71_62_1: ENTITY ALD_14_71_62_1_ADDRESS_CHANNEL_CONTROLS
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_LOGIC_GATE_J =>
		PS_LOGIC_GATE_J,
	MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME =>
		MS_1401_DOT_X_CYCLE_DOT_A_RING_4_TIME,
	MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10 =>
		MS_1401_DOT_I_CYCLE_DOT_I_RING_5_OR_10,
	MS_ADDRESS_SET_ROUTINE =>
		MS_ADDRESS_SET_ROUTINE,
	PS_LOGIC_GATE_K =>
		PS_LOGIC_GATE_K,
	MS_1401_MODE_1 =>
		MS_1401_MODE_1,
	PS_OP_OR_OP_MOD_POSITION =>
		PS_OP_OR_OP_MOD_POSITION,
	PS_A_RING_4_TIME =>
		PS_A_RING_BUS(4),
	PS_X_CYCLE =>
		PS_X_CYCLE,
	PS_A_RING_6_TIME =>
		PS_A_RING_BUS(6),
	PS_I_RING_1_OR_6_TIME =>
		PS_I_RING_1_OR_6_TIME,
	PS_LOGIC_GATE_H =>
		PS_LOGIC_GATE_H,
	MS_I_CYCLE =>
		MS_I_CYCLE,
	PS_LOGIC_GATE_A_OR_R =>
		PS_LOGIC_GATE_A_OR_R,
	PS_ZERO_TO_ADDR_CH =>
		PS_ZERO_TO_ADDR_CH
	);


END;
