Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Dec  3 08:10:50 2023
| Host         : xjh-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k70t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   1           
TIMING-20  Warning   Non-clocked latch               64          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: craft_encrypt_inst/done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.263        0.000                      0                  171        0.136        0.000                      0                  171        4.600        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.263        0.000                      0                  171        0.136        0.000                      0                  171        4.600        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 0.975ns (17.086%)  route 4.731ns (82.914%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 f  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.183     8.616 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.505     9.121    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X44Y77         LUT3 (Prop_lut3_I0_O)        0.172     9.293 f  craft_encrypt_inst/craft_round_inst_1/add_key[35]_INST_0/O
                         net (fo=5, routed)           0.710    10.003    craft_encrypt_inst/craft_round_inst_1/add_key[35]
    SLICE_X47Y78         LUT5 (Prop_lut5_I1_O)        0.063    10.066 r  craft_encrypt_inst/craft_round_inst_1/dout[17]_INST_0/O
                         net (fo=1, routed)           0.806    10.872    craft_encrypt_inst/state_next[17]
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.170    11.042 r  craft_encrypt_inst/state[17]_i_1/O
                         net (fo=1, routed)           0.000    11.042    craft_encrypt_inst/p_1_in[17]
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260    14.974    craft_encrypt_inst/clk
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[17]/C
                         clock pessimism              0.331    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X40Y78         FDRE (Setup_fdre_C_D)        0.035    15.305    craft_encrypt_inst/state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.042    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.990ns (17.593%)  route 4.637ns (82.407%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.432     7.036    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.053     7.089 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.743     7.832    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.066     7.898 r  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.439     8.337    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.168     8.505 r  craft_encrypt_inst/craft_round_inst_0/dout[1]_INST_0/O
                         net (fo=7, routed)           0.744     9.250    craft_encrypt_inst/craft_round_inst_1/din[1]
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.066     9.316 f  craft_encrypt_inst/craft_round_inst_1/add_key[49]_INST_0/O
                         net (fo=4, routed)           0.688    10.004    craft_encrypt_inst/craft_round_inst_1/add_key[49]
    SLICE_X45Y77         LUT4 (Prop_lut4_I0_O)        0.183    10.187 r  craft_encrypt_inst/craft_round_inst_1/dout[7]_INST_0/O
                         net (fo=1, routed)           0.591    10.777    craft_encrypt_inst/state_next[7]
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.185    10.962 r  craft_encrypt_inst/state[7]_i_1/O
                         net (fo=1, routed)           0.000    10.962    craft_encrypt_inst/p_1_in[7]
    SLICE_X45Y77         FDRE                                         r  craft_encrypt_inst/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.262    14.976    craft_encrypt_inst/clk
    SLICE_X45Y77         FDRE                                         r  craft_encrypt_inst/state_reg[7]/C
                         clock pessimism              0.331    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)        0.063    15.335    craft_encrypt_inst/state_reg[7]
  -------------------------------------------------------------------
                         required time                         15.335    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.847ns (15.825%)  route 4.505ns (84.175%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.432     7.036    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.053     7.089 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.743     7.832    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.066     7.898 r  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.439     8.337    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.168     8.505 r  craft_encrypt_inst/craft_round_inst_0/dout[1]_INST_0/O
                         net (fo=7, routed)           0.744     9.250    craft_encrypt_inst/craft_round_inst_1/din[1]
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.066     9.316 r  craft_encrypt_inst/craft_round_inst_1/add_key[49]_INST_0/O
                         net (fo=4, routed)           0.690    10.006    craft_encrypt_inst/craft_round_inst_1/add_key[49]
    SLICE_X45Y77         LUT4 (Prop_lut4_I2_O)        0.172    10.178 r  craft_encrypt_inst/craft_round_inst_1/dout[6]_INST_0/O
                         net (fo=1, routed)           0.457    10.634    craft_encrypt_inst/state_next[6]
    SLICE_X45Y77         LUT3 (Prop_lut3_I0_O)        0.053    10.687 r  craft_encrypt_inst/state[6]_i_1/O
                         net (fo=1, routed)           0.000    10.687    craft_encrypt_inst/p_1_in[6]
    SLICE_X45Y77         FDRE                                         r  craft_encrypt_inst/state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.262    14.976    craft_encrypt_inst/clk
    SLICE_X45Y77         FDRE                                         r  craft_encrypt_inst/state_reg[6]/C
                         clock pessimism              0.331    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X45Y77         FDRE (Setup_fdre_C_D)        0.034    15.306    craft_encrypt_inst/state_reg[6]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -10.687    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 0.714ns (13.310%)  route 4.650ns (86.690%))
  Logic Levels:           6  (LUT3=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 r  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.168     8.601 r  craft_encrypt_inst/craft_round_inst_0/dout[2]_INST_0/O
                         net (fo=11, routed)          0.994     9.595    craft_encrypt_inst/craft_round_inst_1/din[2]
    SLICE_X47Y78         LUT3 (Prop_lut3_I0_O)        0.053     9.648 r  craft_encrypt_inst/craft_round_inst_1/add_key[34]_INST_0/O
                         net (fo=2, routed)           0.249     9.897    craft_encrypt_inst/craft_round_inst_1/add_key[34]
    SLICE_X46Y77         LUT6 (Prop_lut6_I4_O)        0.053     9.950 r  craft_encrypt_inst/craft_round_inst_1/dout[16]_INST_0/O
                         net (fo=1, routed)           0.697    10.647    craft_encrypt_inst/state_next[16]
    SLICE_X46Y77         LUT3 (Prop_lut3_I0_O)        0.053    10.700 r  craft_encrypt_inst/state[16]_i_1/O
                         net (fo=1, routed)           0.000    10.700    craft_encrypt_inst/p_1_in[16]
    SLICE_X46Y77         FDRE                                         r  craft_encrypt_inst/state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.263    14.977    craft_encrypt_inst/clk
    SLICE_X46Y77         FDRE                                         r  craft_encrypt_inst/state_reg[16]/C
                         clock pessimism              0.331    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X46Y77         FDRE (Setup_fdre_C_D)        0.071    15.344    craft_encrypt_inst/state_reg[16]
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             4.652ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.349ns  (logic 0.861ns (16.097%)  route 4.488ns (83.903%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.432     7.036    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.053     7.089 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.743     7.832    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.066     7.898 r  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.439     8.337    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.168     8.505 r  craft_encrypt_inst/craft_round_inst_0/dout[1]_INST_0/O
                         net (fo=7, routed)           0.744     9.250    craft_encrypt_inst/craft_round_inst_1/din[1]
    SLICE_X48Y76         LUT4 (Prop_lut4_I2_O)        0.066     9.316 r  craft_encrypt_inst/craft_round_inst_1/add_key[49]_INST_0/O
                         net (fo=4, routed)           0.688    10.004    craft_encrypt_inst/craft_round_inst_1/add_key[49]
    SLICE_X45Y77         LUT4 (Prop_lut4_I0_O)        0.172    10.176 r  craft_encrypt_inst/craft_round_inst_1/dout[4]_INST_0/O
                         net (fo=1, routed)           0.441    10.617    craft_encrypt_inst/state_next[4]
    SLICE_X45Y78         LUT3 (Prop_lut3_I0_O)        0.067    10.684 r  craft_encrypt_inst/state[4]_i_1/O
                         net (fo=1, routed)           0.000    10.684    craft_encrypt_inst/p_1_in[4]
    SLICE_X45Y78         FDRE                                         r  craft_encrypt_inst/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.263    14.977    craft_encrypt_inst/clk
    SLICE_X45Y78         FDRE                                         r  craft_encrypt_inst/state_reg[4]/C
                         clock pessimism              0.331    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X45Y78         FDRE (Setup_fdre_C_D)        0.063    15.336    craft_encrypt_inst/state_reg[4]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                         -10.684    
  -------------------------------------------------------------------
                         slack                                  4.652    

Slack (MET) :             4.742ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.858ns (16.329%)  route 4.396ns (83.671%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.381     6.985    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.053     7.038 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.319     7.357    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.065     7.422 r  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.434     7.856    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.168     8.024 r  craft_encrypt_inst/craft_round_inst_0/dout[6]_INST_0/O
                         net (fo=11, routed)          0.875     8.898    craft_encrypt_inst/craft_round_inst_1/din[6]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.053     8.951 r  craft_encrypt_inst/craft_round_inst_1/add_key[54]_INST_0/O
                         net (fo=4, routed)           0.708     9.659    craft_encrypt_inst/craft_round_inst_1/add_key[54]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.068     9.727 r  craft_encrypt_inst/craft_round_inst_1/dout[8]_INST_0/O
                         net (fo=1, routed)           0.680    10.407    craft_encrypt_inst/state_next[8]
    SLICE_X40Y72         LUT3 (Prop_lut3_I0_O)        0.182    10.589 r  craft_encrypt_inst/state[8]_i_1/O
                         net (fo=1, routed)           0.000    10.589    craft_encrypt_inst/p_1_in[8]
    SLICE_X40Y72         FDRE                                         r  craft_encrypt_inst/state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.259    14.973    craft_encrypt_inst/clk
    SLICE_X40Y72         FDRE                                         r  craft_encrypt_inst/state_reg[8]/C
                         clock pessimism              0.331    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X40Y72         FDRE (Setup_fdre_C_D)        0.063    15.332    craft_encrypt_inst/state_reg[8]
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                         -10.589    
  -------------------------------------------------------------------
                         slack                                  4.742    

Slack (MET) :             4.769ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 0.661ns (12.709%)  route 4.540ns (87.291%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 r  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.168     8.601 r  craft_encrypt_inst/craft_round_inst_0/dout[2]_INST_0/O
                         net (fo=11, routed)          1.153     9.754    craft_encrypt_inst/craft_round_inst_1/din[2]
    SLICE_X47Y78         LUT6 (Prop_lut6_I3_O)        0.053     9.807 r  craft_encrypt_inst/craft_round_inst_1/dout[19]_INST_0/O
                         net (fo=1, routed)           0.676    10.483    craft_encrypt_inst/state_next[19]
    SLICE_X41Y78         LUT3 (Prop_lut3_I0_O)        0.053    10.536 r  craft_encrypt_inst/state[19]_i_1/O
                         net (fo=1, routed)           0.000    10.536    craft_encrypt_inst/p_1_in[19]
    SLICE_X41Y78         FDRE                                         r  craft_encrypt_inst/state_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260    14.974    craft_encrypt_inst/clk
    SLICE_X41Y78         FDRE                                         r  craft_encrypt_inst/state_reg[19]/C
                         clock pessimism              0.331    15.305    
                         clock uncertainty           -0.035    15.270    
    SLICE_X41Y78         FDRE (Setup_fdre_C_D)        0.035    15.305    craft_encrypt_inst/state_reg[19]
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -10.536    
  -------------------------------------------------------------------
                         slack                                  4.769    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.987ns (18.937%)  route 4.225ns (81.063%))
  Logic Levels:           6  (LUT3=1 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 f  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.183     8.616 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.672     9.288    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X46Y75         LUT4 (Prop_lut4_I2_O)        0.184     9.472 f  craft_encrypt_inst/craft_round_inst_1/add_key[51]_INST_0/O
                         net (fo=5, routed)           0.371     9.844    craft_encrypt_inst/craft_round_inst_1/add_key[51]
    SLICE_X45Y77         LUT6 (Prop_lut6_I1_O)        0.168    10.012 r  craft_encrypt_inst/craft_round_inst_1/dout[5]_INST_0/O
                         net (fo=1, routed)           0.471    10.482    craft_encrypt_inst/state_next[5]
    SLICE_X44Y77         LUT3 (Prop_lut3_I0_O)        0.065    10.547 r  craft_encrypt_inst/state[5]_i_1/O
                         net (fo=1, routed)           0.000    10.547    craft_encrypt_inst/p_1_in[5]
    SLICE_X44Y77         FDRE                                         r  craft_encrypt_inst/state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.262    14.976    craft_encrypt_inst/clk
    SLICE_X44Y77         FDRE                                         r  craft_encrypt_inst/state_reg[5]/C
                         clock pessimism              0.331    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X44Y77         FDRE (Setup_fdre_C_D)        0.092    15.364    craft_encrypt_inst/state_reg[5]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                         -10.547    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 0.848ns (16.542%)  route 4.278ns (83.458%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 f  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.183     8.616 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.672     9.288    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.172     9.460 r  craft_encrypt_inst/craft_round_inst_1/add_key[3]_INST_0/O
                         net (fo=4, routed)           0.334     9.794    craft_encrypt_inst/craft_round_inst_1/add_key[3]
    SLICE_X45Y75         LUT6 (Prop_lut6_I5_O)        0.053     9.847 r  craft_encrypt_inst/craft_round_inst_1/dout[60]_INST_0/O
                         net (fo=1, routed)           0.562    10.409    craft_encrypt_inst/state_next[60]
    SLICE_X45Y73         LUT3 (Prop_lut3_I0_O)        0.053    10.462 r  craft_encrypt_inst/state[60]_i_1/O
                         net (fo=1, routed)           0.000    10.462    craft_encrypt_inst/p_1_in[60]
    SLICE_X45Y73         FDRE                                         r  craft_encrypt_inst/state_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.261    14.975    craft_encrypt_inst/clk
    SLICE_X45Y73         FDRE                                         r  craft_encrypt_inst/state_reg[60]/C
                         clock pessimism              0.331    15.306    
                         clock uncertainty           -0.035    15.271    
    SLICE_X45Y73         FDRE (Setup_fdre_C_D)        0.035    15.306    craft_encrypt_inst/state_reg[60]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -10.462    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.856ns  (required time - arrival time)
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.714ns (13.969%)  route 4.397ns (86.031%))
  Logic Levels:           6  (LUT3=1 LUT4=4 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.973ns = ( 14.973 - 10.000 ) 
    Source Clock Delay      (SCD):    5.335ns
    Clock Pessimism Removal (CPR):    0.331ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.381     6.985    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.053     7.038 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[51]_INST_0/O
                         net (fo=1, routed)           0.319     7.357    craft_encrypt_inst/craft_round_inst_0/tk[51]
    SLICE_X44Y78         LUT4 (Prop_lut4_I1_O)        0.065     7.422 r  craft_encrypt_inst/craft_round_inst_0/add_key[51]_INST_0/O
                         net (fo=4, routed)           0.434     7.856    craft_encrypt_inst/craft_round_inst_0/add_key[51]
    SLICE_X44Y76         LUT4 (Prop_lut4_I3_O)        0.168     8.024 r  craft_encrypt_inst/craft_round_inst_0/dout[6]_INST_0/O
                         net (fo=11, routed)          0.875     8.898    craft_encrypt_inst/craft_round_inst_1/din[6]
    SLICE_X42Y72         LUT4 (Prop_lut4_I2_O)        0.053     8.951 f  craft_encrypt_inst/craft_round_inst_1/add_key[54]_INST_0/O
                         net (fo=4, routed)           0.708     9.659    craft_encrypt_inst/craft_round_inst_1/add_key[54]
    SLICE_X42Y72         LUT4 (Prop_lut4_I1_O)        0.053     9.712 r  craft_encrypt_inst/craft_round_inst_1/dout[11]_INST_0/O
                         net (fo=1, routed)           0.681    10.393    craft_encrypt_inst/state_next[11]
    SLICE_X41Y72         LUT3 (Prop_lut3_I0_O)        0.053    10.446 r  craft_encrypt_inst/state[11]_i_1/O
                         net (fo=1, routed)           0.000    10.446    craft_encrypt_inst/p_1_in[11]
    SLICE_X41Y72         FDRE                                         r  craft_encrypt_inst/state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    V19                                               0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561    11.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040    13.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.259    14.973    craft_encrypt_inst/clk
    SLICE_X41Y72         FDRE                                         r  craft_encrypt_inst/state_reg[11]/C
                         clock pessimism              0.331    15.304    
                         clock uncertainty           -0.035    15.269    
    SLICE_X41Y72         FDRE (Setup_fdre_C_D)        0.034    15.303    craft_encrypt_inst/state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.303    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.100ns (54.765%)  route 0.083ns (45.236%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.529     1.852    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.100     1.952 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/Q
                         net (fo=4, routed)           0.083     2.035    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[6]
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.728     2.316    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
                         clock pessimism             -0.464     1.852    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.047     1.899    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.482%)  route 0.106ns (51.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.528     1.851    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X39Y79         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.100     1.951 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/Q
                         net (fo=2, routed)           0.106     2.057    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[7]
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.728     2.316    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
                         clock pessimism             -0.433     1.883    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.038     1.921    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.921    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.171ns (72.698%)  route 0.064ns (27.302%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.848ns
    Clock Pessimism Removal (CPR):    0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.525     1.848    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X38Y76         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.107     1.955 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/Q
                         net (fo=2, routed)           0.064     2.019    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[0]
    SLICE_X38Y76         LUT2 (Prop_lut2_I0_O)        0.064     2.083 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next[1]_i_1/O
                         net (fo=1, routed)           0.000     2.083    craft_encrypt_inst/craft_round_constants_inst_0/b_next[1]_i_1_n_0
    SLICE_X38Y76         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.723     2.311    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X38Y76         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
                         clock pessimism             -0.463     1.848    
    SLICE_X38Y76         FDRE (Hold_fdre_C_D)         0.087     1.935    craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.157ns (70.100%)  route 0.067ns (29.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.316ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.529     1.852    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.091     1.943 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/Q
                         net (fo=2, routed)           0.067     2.010    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[4]
    SLICE_X40Y79         LUT2 (Prop_lut2_I0_O)        0.066     2.076 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next[2]_i_1/O
                         net (fo=1, routed)           0.000     2.076    craft_encrypt_inst/craft_round_constants_inst_0/a_next[2]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.728     2.316    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]/C
                         clock pessimism             -0.464     1.852    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.060     1.912    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.905%)  route 0.105ns (45.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.531     1.854    craft_encrypt_inst/clk
    SLICE_X37Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.100     1.954 r  craft_encrypt_inst/r1_reg[7]/Q
                         net (fo=3, routed)           0.105     2.059    craft_encrypt_inst/r1_reg[7]
    SLICE_X37Y82         LUT4 (Prop_lut4_I3_O)        0.028     2.087 r  craft_encrypt_inst/r1[7]_i_1/O
                         net (fo=1, routed)           0.000     2.087    craft_encrypt_inst/p_0_in__0[7]
    SLICE_X37Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.730     2.318    craft_encrypt_inst/clk
    SLICE_X37Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[7]/C
                         clock pessimism             -0.464     1.854    
    SLICE_X37Y82         FDRE (Hold_fdre_C_D)         0.060     1.914    craft_encrypt_inst/r1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.128ns (46.754%)  route 0.146ns (53.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.529     1.852    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.100     1.952 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/Q
                         net (fo=3, routed)           0.146     2.098    craft_encrypt_inst/craft_round_constants_inst_0/rc_next[5]
    SLICE_X39Y79         LUT2 (Prop_lut2_I0_O)        0.028     2.126 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next[3]_i_1/O
                         net (fo=1, routed)           0.000     2.126    craft_encrypt_inst/craft_round_constants_inst_0/a_next[3]_i_1_n_0
    SLICE_X39Y79         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.727     2.315    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X39Y79         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
                         clock pessimism             -0.433     1.882    
    SLICE_X39Y79         FDSE (Hold_fdse_C_D)         0.060     1.942    craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.146ns (52.995%)  route 0.129ns (47.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.530     1.853    craft_encrypt_inst/clk
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.118     1.971 r  craft_encrypt_inst/r0_reg[3]/Q
                         net (fo=6, routed)           0.129     2.100    craft_encrypt_inst/r0_reg[3]
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.028     2.128 r  craft_encrypt_inst/r0[6]_i_1/O
                         net (fo=1, routed)           0.000     2.128    craft_encrypt_inst/p_0_in__1[6]
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/C
                         clock pessimism             -0.464     1.853    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.087     1.940    craft_encrypt_inst/r0_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.129ns (48.033%)  route 0.140ns (51.967%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.527     1.850    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X39Y71         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.100     1.950 r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[1]/Q
                         net (fo=3, routed)           0.140     2.090    craft_encrypt_inst/craft_round_constants_inst_0/rc[1]
    SLICE_X39Y71         LUT2 (Prop_lut2_I0_O)        0.029     2.119 r  craft_encrypt_inst/craft_round_constants_inst_0/b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.119    craft_encrypt_inst/craft_round_constants_inst_0/p_2_out[2]
    SLICE_X39Y71         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.726     2.314    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X39Y71         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_reg[2]/C
                         clock pessimism             -0.464     1.850    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.075     1.925    craft_encrypt_inst/craft_round_constants_inst_0/b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.146ns (51.177%)  route 0.139ns (48.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.530     1.853    craft_encrypt_inst/clk
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.118     1.971 r  craft_encrypt_inst/r0_reg[7]/Q
                         net (fo=2, routed)           0.139     2.110    craft_encrypt_inst/r0_reg[7]
    SLICE_X38Y81         LUT3 (Prop_lut3_I2_O)        0.028     2.138 r  craft_encrypt_inst/r0[7]_i_1/O
                         net (fo=1, routed)           0.000     2.138    craft_encrypt_inst/p_0_in__1[7]
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C
                         clock pessimism             -0.464     1.853    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.087     1.940    craft_encrypt_inst/r0_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 craft_encrypt_inst/r1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/r1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (51.135%)  route 0.140ns (48.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    1.854ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.531     1.854    craft_encrypt_inst/clk
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.118     1.972 r  craft_encrypt_inst/r1_reg[3]/Q
                         net (fo=6, routed)           0.140     2.112    craft_encrypt_inst/r1_reg[3]
    SLICE_X38Y82         LUT6 (Prop_lut6_I1_O)        0.028     2.140 r  craft_encrypt_inst/r1[6]_i_1/O
                         net (fo=1, routed)           0.000     2.140    craft_encrypt_inst/p_0_in__0[6]
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.730     2.318    craft_encrypt_inst/clk
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[6]/C
                         clock pessimism             -0.464     1.854    
    SLICE_X38Y82         FDRE (Hold_fdre_C_D)         0.087     1.941    craft_encrypt_inst/r1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X37Y81   craft_encrypt_inst/r0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X38Y81   craft_encrypt_inst/r0_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X38Y82   craft_encrypt_inst/r1_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X38Y82   craft_encrypt_inst/r1_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X41Y72   craft_encrypt_inst/state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X41Y72   craft_encrypt_inst/state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X46Y77   craft_encrypt_inst/state_reg[18]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X41Y78   craft_encrypt_inst/state_reg[20]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X40Y78   craft_encrypt_inst/state_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X37Y81   craft_encrypt_inst/r0_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X37Y81   craft_encrypt_inst/r0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y81   craft_encrypt_inst/r0_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y81   craft_encrypt_inst/r0_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y82   craft_encrypt_inst/r1_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y82   craft_encrypt_inst/r1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y82   craft_encrypt_inst/r1_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X38Y82   craft_encrypt_inst/r1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X41Y72   craft_encrypt_inst/state_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X41Y72   craft_encrypt_inst/state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X36Y82   craft_encrypt_inst/done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X36Y82   craft_encrypt_inst/done_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X37Y81   craft_encrypt_inst/r0_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X37Y81   craft_encrypt_inst/r0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X37Y81   craft_encrypt_inst/r0_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X37Y81   craft_encrypt_inst/r0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y81   craft_encrypt_inst/r0_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y81   craft_encrypt_inst/r0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y81   craft_encrypt_inst/r0_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X38Y81   craft_encrypt_inst/r0_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            64 Endpoints
Min Delay            64 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111077]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.754ns  (logic 0.608ns (12.790%)  route 4.146ns (87.210%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 r  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.168     8.601 r  craft_encrypt_inst/craft_round_inst_0/dout[2]_INST_0/O
                         net (fo=11, routed)          0.994     9.595    craft_encrypt_inst/craft_round_inst_1/din[2]
    SLICE_X47Y78         LUT3 (Prop_lut3_I0_O)        0.053     9.648 r  craft_encrypt_inst/craft_round_inst_1/add_key[34]_INST_0/O
                         net (fo=2, routed)           0.441    10.089    craft_encrypt_inst/add_key[34]
    SLICE_X47Y78         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111077]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111108]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.524ns  (logic 0.742ns (16.401%)  route 3.782ns (83.599%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 f  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.183     8.616 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.672     9.288    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X46Y75         LUT2 (Prop_lut2_I1_O)        0.172     9.460 r  craft_encrypt_inst/craft_round_inst_1/add_key[3]_INST_0/O
                         net (fo=4, routed)           0.399     9.859    craft_encrypt_inst/add_key[3]
    SLICE_X47Y75         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111108]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111060]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.420ns  (logic 0.754ns (17.057%)  route 3.666ns (82.943%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 f  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.183     8.616 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.672     9.288    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X46Y75         LUT4 (Prop_lut4_I2_O)        0.184     9.472 r  craft_encrypt_inst/craft_round_inst_1/add_key[51]_INST_0/O
                         net (fo=5, routed)           0.283     9.755    craft_encrypt_inst/add_key[51]
    SLICE_X47Y75         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111060]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111076]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.329ns  (logic 0.742ns (17.139%)  route 3.587ns (82.861%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 f  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.183     8.616 r  craft_encrypt_inst/craft_round_inst_0/dout[3]_INST_0/O
                         net (fo=4, routed)           0.505     9.121    craft_encrypt_inst/craft_round_inst_1/din[3]
    SLICE_X44Y77         LUT3 (Prop_lut3_I0_O)        0.172     9.293 r  craft_encrypt_inst/craft_round_inst_1/add_key[35]_INST_0/O
                         net (fo=5, routed)           0.372     9.665    craft_encrypt_inst/add_key[35]
    SLICE_X47Y78         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111076]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111084]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.212ns  (logic 0.429ns (10.186%)  route 3.783ns (89.814%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.374     5.337    craft_encrypt_inst/clk
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.308     5.645 f  craft_encrypt_inst/r1_reg[1]/Q
                         net (fo=71, routed)          2.621     8.266    craft_encrypt_inst/craft_key_schedule_inst_1/r[1]
    SLICE_X37Y70         LUT6 (Prop_lut6_I1_O)        0.053     8.319 r  craft_encrypt_inst/craft_key_schedule_inst_1/TK[27]_INST_0/O
                         net (fo=2, routed)           0.600     8.919    craft_encrypt_inst/craft_round_inst_1/tk[27]
    SLICE_X37Y71         LUT2 (Prop_lut2_I0_O)        0.068     8.987 r  craft_encrypt_inst/craft_round_inst_1/add_key[27]_INST_0/O
                         net (fo=4, routed)           0.562     9.549    craft_encrypt_inst/add_key[27]
    SLICE_X36Y71         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111084]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111110]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.212ns  (logic 0.609ns (14.459%)  route 3.603ns (85.541%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.432     7.036    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X43Y71         LUT6 (Prop_lut6_I1_O)        0.053     7.089 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[60]_INST_0/O
                         net (fo=1, routed)           0.743     7.832    craft_encrypt_inst/craft_round_inst_0/tk[60]
    SLICE_X44Y71         LUT4 (Prop_lut4_I1_O)        0.066     7.898 r  craft_encrypt_inst/craft_round_inst_0/add_key[60]_INST_0/O
                         net (fo=4, routed)           0.439     8.337    craft_encrypt_inst/craft_round_inst_0/add_key[60]
    SLICE_X44Y72         LUT6 (Prop_lut6_I0_O)        0.168     8.505 r  craft_encrypt_inst/craft_round_inst_0/dout[1]_INST_0/O
                         net (fo=7, routed)           0.744     9.250    craft_encrypt_inst/craft_round_inst_1/din[1]
    SLICE_X48Y76         LUT2 (Prop_lut2_I1_O)        0.053     9.303 r  craft_encrypt_inst/craft_round_inst_1/add_key[1]_INST_0/O
                         net (fo=1, routed)           0.244     9.547    craft_encrypt_inst/add_key[1]
    SLICE_X48Y76         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111110]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111109]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.199ns  (logic 0.608ns (14.480%)  route 3.591ns (85.520%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 f  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.595     8.433    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I0_O)        0.168     8.601 f  craft_encrypt_inst/craft_round_inst_0/dout[2]_INST_0/O
                         net (fo=11, routed)          0.450     9.051    craft_encrypt_inst/craft_round_inst_1/din[2]
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.053     9.104 r  craft_encrypt_inst/craft_round_inst_1/add_key[2]_INST_0/O
                         net (fo=1, routed)           0.430     9.534    craft_encrypt_inst/add_key[2]
    SLICE_X45Y75         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111109]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111079]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.190ns  (logic 0.608ns (14.510%)  route 3.582ns (85.490%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 r  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.620     8.458    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.168     8.626 r  craft_encrypt_inst/craft_round_inst_0/dout[0]_INST_0/O
                         net (fo=4, routed)           0.445     9.071    craft_encrypt_inst/craft_round_inst_1/din[0]
    SLICE_X45Y76         LUT3 (Prop_lut3_I0_O)        0.053     9.124 r  craft_encrypt_inst/craft_round_inst_1/add_key[32]_INST_0/O
                         net (fo=5, routed)           0.401     9.525    craft_encrypt_inst/add_key[32]
    SLICE_X45Y76         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111079]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111111]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.135ns  (logic 0.608ns (14.705%)  route 3.527ns (85.295%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.372     5.335    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.269     5.604 f  craft_encrypt_inst/r0_reg[1]/Q
                         net (fo=71, routed)          1.645     7.249    craft_encrypt_inst/craft_key_schedule_inst_0/r[1]
    SLICE_X45Y72         LUT6 (Prop_lut6_I1_O)        0.053     7.302 r  craft_encrypt_inst/craft_key_schedule_inst_0/TK[62]_INST_0/O
                         net (fo=2, routed)           0.471     7.772    craft_encrypt_inst/craft_round_inst_0/tk[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I1_O)        0.065     7.837 r  craft_encrypt_inst/craft_round_inst_0/add_key[62]_INST_0/O
                         net (fo=3, routed)           0.620     8.458    craft_encrypt_inst/craft_round_inst_0/add_key[62]
    SLICE_X44Y72         LUT4 (Prop_lut4_I2_O)        0.168     8.626 r  craft_encrypt_inst/craft_round_inst_0/dout[0]_INST_0/O
                         net (fo=4, routed)           0.533     9.159    craft_encrypt_inst/craft_round_inst_1/din[0]
    SLICE_X45Y76         LUT2 (Prop_lut2_I1_O)        0.053     9.212 r  craft_encrypt_inst/craft_round_inst_1/add_key[0]_INST_0/O
                         net (fo=4, routed)           0.258     9.470    craft_encrypt_inst/add_key[0]
    SLICE_X45Y75         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111111]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/r1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111085]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 0.425ns (10.367%)  route 3.675ns (89.633%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.703     1.703 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.140     3.843    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.963 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.374     5.337    craft_encrypt_inst/clk
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y82         FDRE (Prop_fdre_C_Q)         0.308     5.645 r  craft_encrypt_inst/r1_reg[1]/Q
                         net (fo=71, routed)          2.718     8.363    craft_encrypt_inst/craft_key_schedule_inst_1/r[1]
    SLICE_X36Y71         LUT6 (Prop_lut6_I1_O)        0.053     8.416 r  craft_encrypt_inst/craft_key_schedule_inst_1/TK[26]_INST_0/O
                         net (fo=5, routed)           0.491     8.907    craft_encrypt_inst/craft_round_inst_1/tk[26]
    SLICE_X36Y71         LUT2 (Prop_lut2_I0_O)        0.064     8.971 r  craft_encrypt_inst/craft_round_inst_1/add_key[26]_INST_0/O
                         net (fo=1, routed)           0.465     9.437    craft_encrypt_inst/add_key[26]
    SLICE_X36Y71         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111085]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111066]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.128ns (30.549%)  route 0.291ns (69.451%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.529     1.852    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.100     1.952 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[1]/Q
                         net (fo=3, routed)           0.291     2.243    craft_encrypt_inst/craft_round_inst_1/rc[5]
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.028     2.271 r  craft_encrypt_inst/craft_round_inst_1/add_key[45]_INST_0/O
                         net (fo=4, routed)           0.000     2.271    craft_encrypt_inst/add_key[45]
    SLICE_X41Y79         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111066]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111063]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.187ns (44.151%)  route 0.237ns (55.849%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.530     1.853    craft_encrypt_inst/clk
    SLICE_X47Y76         FDRE                                         r  craft_encrypt_inst/state_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.091     1.944 r  craft_encrypt_inst/state_reg[33]/Q
                         net (fo=2, routed)           0.062     2.006    craft_encrypt_inst/craft_round_inst_0/din[33]
    SLICE_X47Y76         LUT6 (Prop_lut6_I1_O)        0.066     2.072 r  craft_encrypt_inst/craft_round_inst_0/dout[16]_INST_0/O
                         net (fo=3, routed)           0.175     2.247    craft_encrypt_inst/craft_round_inst_1/din[16]
    SLICE_X45Y76         LUT4 (Prop_lut4_I3_O)        0.030     2.277 r  craft_encrypt_inst/craft_round_inst_1/add_key[48]_INST_0/O
                         net (fo=5, routed)           0.000     2.277    craft_encrypt_inst/add_key[48]
    SLICE_X45Y76         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111063]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111071]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.171ns (36.216%)  route 0.301ns (63.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.525     1.848    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X38Y76         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.107     1.955 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[0]/Q
                         net (fo=2, routed)           0.131     2.086    craft_encrypt_inst/craft_round_inst_1/rc[0]
    SLICE_X38Y76         LUT4 (Prop_lut4_I1_O)        0.064     2.150 r  craft_encrypt_inst/craft_round_inst_1/add_key[40]_INST_0/O
                         net (fo=5, routed)           0.170     2.320    craft_encrypt_inst/add_key[40]
    SLICE_X38Y75         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111071]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111062]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.173ns (33.083%)  route 0.350ns (66.917%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.529     1.852    craft_encrypt_inst/clk
    SLICE_X46Y75         FDRE                                         r  craft_encrypt_inst/state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.118     1.970 r  craft_encrypt_inst/state_reg[34]/Q
                         net (fo=4, routed)           0.139     2.109    craft_encrypt_inst/craft_round_inst_0/din[34]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.028     2.137 r  craft_encrypt_inst/craft_round_inst_0/dout[17]_INST_0/O
                         net (fo=5, routed)           0.211     2.348    craft_encrypt_inst/craft_round_inst_1/din[17]
    SLICE_X48Y76         LUT4 (Prop_lut4_I3_O)        0.027     2.375 r  craft_encrypt_inst/craft_round_inst_1/add_key[49]_INST_0/O
                         net (fo=4, routed)           0.000     2.375    craft_encrypt_inst/add_key[49]
    SLICE_X48Y76         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111062]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111067]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.157ns (29.537%)  route 0.375ns (70.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.529     1.852    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X40Y79         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.091     1.943 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[0]/Q
                         net (fo=2, routed)           0.248     2.191    craft_encrypt_inst/craft_round_inst_1/rc[4]
    SLICE_X41Y79         LUT4 (Prop_lut4_I1_O)        0.066     2.257 r  craft_encrypt_inst/craft_round_inst_1/add_key[44]_INST_0/O
                         net (fo=5, routed)           0.127     2.384    craft_encrypt_inst/add_key[44]
    SLICE_X41Y79         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111067]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111054]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.156ns (28.971%)  route 0.382ns (71.029%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.528     1.851    craft_encrypt_inst/clk
    SLICE_X40Y71         FDRE                                         r  craft_encrypt_inst/state_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y71         FDRE (Prop_fdre_C_Q)         0.100     1.951 r  craft_encrypt_inst/state_reg[42]/Q
                         net (fo=2, routed)           0.136     2.087    craft_encrypt_inst/craft_round_inst_0/din[42]
    SLICE_X39Y71         LUT6 (Prop_lut6_I4_O)        0.028     2.115 r  craft_encrypt_inst/craft_round_inst_0/dout[25]_INST_0/O
                         net (fo=5, routed)           0.247     2.361    craft_encrypt_inst/craft_round_inst_1/din[25]
    SLICE_X39Y72         LUT4 (Prop_lut4_I3_O)        0.028     2.389 r  craft_encrypt_inst/craft_round_inst_1/add_key[57]_INST_0/O
                         net (fo=4, routed)           0.000     2.389    craft_encrypt_inst/add_key[57]
    SLICE_X39Y72         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111054]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111064]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.128ns (23.608%)  route 0.414ns (76.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.528     1.851    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X39Y79         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDSE (Prop_fdse_C_Q)         0.100     1.951 r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/Q
                         net (fo=2, routed)           0.235     2.186    craft_encrypt_inst/craft_round_inst_1/rc[7]
    SLICE_X40Y79         LUT4 (Prop_lut4_I1_O)        0.028     2.214 r  craft_encrypt_inst/craft_round_inst_1/add_key[47]_INST_0/O
                         net (fo=5, routed)           0.179     2.393    craft_encrypt_inst/add_key[47]
    SLICE_X41Y79         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111064]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111070]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.562ns  (logic 0.146ns (25.957%)  route 0.416ns (74.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.525     1.848    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X38Y76         FDRE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDRE (Prop_fdre_C_Q)         0.118     1.966 r  craft_encrypt_inst/craft_round_constants_inst_0/b_next_reg[1]/Q
                         net (fo=3, routed)           0.258     2.224    craft_encrypt_inst/craft_round_inst_1/rc[1]
    SLICE_X38Y76         LUT4 (Prop_lut4_I1_O)        0.028     2.252 r  craft_encrypt_inst/craft_round_inst_1/add_key[41]_INST_0/O
                         net (fo=4, routed)           0.158     2.410    craft_encrypt_inst/add_key[41]
    SLICE_X38Y75         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111070]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111095]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.576ns  (logic 0.185ns (32.117%)  route 0.391ns (67.883%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.530     1.853    craft_encrypt_inst/clk
    SLICE_X47Y76         FDRE                                         r  craft_encrypt_inst/state_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y76         FDRE (Prop_fdre_C_Q)         0.091     1.944 r  craft_encrypt_inst/state_reg[33]/Q
                         net (fo=2, routed)           0.062     2.006    craft_encrypt_inst/craft_round_inst_0/din[33]
    SLICE_X47Y76         LUT6 (Prop_lut6_I1_O)        0.066     2.072 r  craft_encrypt_inst/craft_round_inst_0/dout[16]_INST_0/O
                         net (fo=3, routed)           0.210     2.282    craft_encrypt_inst/craft_round_inst_1/din[16]
    SLICE_X47Y74         LUT2 (Prop_lut2_I1_O)        0.028     2.310 r  craft_encrypt_inst/craft_round_inst_1/add_key[16]_INST_0/O
                         net (fo=4, routed)           0.119     2.429    craft_encrypt_inst/add_key[16]
    SLICE_X47Y74         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111095]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 craft_encrypt_inst/state_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            craft_encrypt_inst/ciphertext[-1111111072]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.580ns  (logic 0.174ns (30.019%)  route 0.406ns (69.981%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.863     1.297    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.323 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.529     1.852    craft_encrypt_inst/clk
    SLICE_X44Y73         FDRE                                         r  craft_encrypt_inst/state_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y73         FDRE (Prop_fdre_C_Q)         0.118     1.970 f  craft_encrypt_inst/state_reg[30]/Q
                         net (fo=7, routed)           0.158     2.128    craft_encrypt_inst/craft_round_inst_0/din[30]
    SLICE_X46Y73         LUT6 (Prop_lut6_I2_O)        0.028     2.156 r  craft_encrypt_inst/craft_round_inst_0/dout[39]_INST_0/O
                         net (fo=1, routed)           0.130     2.286    craft_encrypt_inst/craft_round_inst_1/din[39]
    SLICE_X45Y73         LUT3 (Prop_lut3_I1_O)        0.028     2.314 r  craft_encrypt_inst/craft_round_inst_1/add_key[39]_INST_0/O
                         net (fo=5, routed)           0.118     2.432    craft_encrypt_inst/add_key[39]
    SLICE_X44Y74         LDCE                                         r  craft_encrypt_inst/ciphertext[-1111111072]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.774ns (25.756%)  route 5.113ns (74.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.915     6.887    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260     4.974    craft_encrypt_inst/clk
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[17]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.774ns (25.756%)  route 5.113ns (74.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.915     6.887    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X41Y78         FDRE                                         r  craft_encrypt_inst/state_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260     4.974    craft_encrypt_inst/clk
    SLICE_X41Y78         FDRE                                         r  craft_encrypt_inst/state_reg[19]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.774ns (25.756%)  route 5.113ns (74.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.915     6.887    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X41Y78         FDRE                                         r  craft_encrypt_inst/state_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260     4.974    craft_encrypt_inst/clk
    SLICE_X41Y78         FDRE                                         r  craft_encrypt_inst/state_reg[20]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.774ns (25.756%)  route 5.113ns (74.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.915     6.887    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260     4.974    craft_encrypt_inst/clk
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[21]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.774ns (25.756%)  route 5.113ns (74.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.915     6.887    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260     4.974    craft_encrypt_inst/clk
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[56]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.774ns (25.756%)  route 5.113ns (74.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.915     6.887    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[57]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260     4.974    craft_encrypt_inst/clk
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[57]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[58]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.774ns (25.756%)  route 5.113ns (74.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.915     6.887    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[58]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260     4.974    craft_encrypt_inst/clk
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[58]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[59]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.887ns  (logic 1.774ns (25.756%)  route 5.113ns (74.244%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.915     6.887    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[59]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.260     4.974    craft_encrypt_inst/clk
    SLICE_X40Y78         FDRE                                         r  craft_encrypt_inst/state_reg[59]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.774ns (25.782%)  route 5.106ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.908     6.880    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X39Y77         FDRE                                         r  craft_encrypt_inst/state_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.258     4.972    craft_encrypt_inst/clk
    SLICE_X39Y77         FDRE                                         r  craft_encrypt_inst/state_reg[52]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/state_reg[53]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.774ns (25.782%)  route 5.106ns (74.218%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.721     1.721 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          4.198     5.919    craft_encrypt_inst/rst_n
    SLICE_X45Y73         LUT2 (Prop_lut2_I1_O)        0.053     5.972 r  craft_encrypt_inst/state[63]_i_1/O
                         net (fo=64, routed)          0.908     6.880    craft_encrypt_inst/state[63]_i_1_n_0
    SLICE_X39Y77         FDRE                                         r  craft_encrypt_inst/state_reg[53]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.040     3.601    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     3.714 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.258     4.972    craft_encrypt_inst/clk
    SLICE_X39Y77         FDRE                                         r  craft_encrypt_inst/state_reg[53]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.479ns (23.058%)  route 1.600ns (76.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.139     2.079    craft_encrypt_inst/clear
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.479ns (23.058%)  route 1.600ns (76.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.139     2.079    craft_encrypt_inst/clear
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.479ns (23.058%)  route 1.600ns (76.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.139     2.079    craft_encrypt_inst/clear
    SLICE_X39Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X39Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.479ns (23.058%)  route 1.600ns (76.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.139     2.079    craft_encrypt_inst/clear
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.079ns  (logic 0.479ns (23.058%)  route 1.600ns (76.942%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.139     2.079    craft_encrypt_inst/clear
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X38Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.479ns (22.821%)  route 1.621ns (77.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.160     2.101    craft_encrypt_inst/clear
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.101ns  (logic 0.479ns (22.821%)  route 1.621ns (77.179%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.317ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.160     2.101    craft_encrypt_inst/clear
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.729     2.317    craft_encrypt_inst/clk
    SLICE_X37Y81         FDRE                                         r  craft_encrypt_inst/r0_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.117ns  (logic 0.479ns (22.645%)  route 1.638ns (77.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.177     2.117    craft_encrypt_inst/craft_round_constants_inst_0/rst
    SLICE_X39Y79         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.727     2.315    craft_encrypt_inst/craft_round_constants_inst_0/clk
    SLICE_X39Y79         FDSE                                         r  craft_encrypt_inst/craft_round_constants_inst_0/a_next_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.479ns (22.447%)  route 1.656ns (77.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.195     2.136    craft_encrypt_inst/clear
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.730     2.318    craft_encrypt_inst/clk
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            craft_encrypt_inst/r1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.479ns (22.447%)  route 1.656ns (77.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.451     0.451 f  CPU_RESETN_IBUF_inst/O
                         net (fo=66, routed)          1.461     1.913    craft_encrypt_inst/rst_n
    SLICE_X38Y80         LUT1 (Prop_lut1_I0_O)        0.028     1.941 r  craft_encrypt_inst/craft_round_constants_inst_0_i_1/O
                         net (fo=28, routed)          0.195     2.136    craft_encrypt_inst/clear
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    V19                                               0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    V19                  IBUF (Prop_ibuf_I_O)         0.630     0.630 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.928     1.558    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.588 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.730     2.318    craft_encrypt_inst/clk
    SLICE_X38Y82         FDRE                                         r  craft_encrypt_inst/r1_reg[2]/C





