
*** Running vivado
    with args -log hnn_fpga_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hnn_fpga_wrapper.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source hnn_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.cache/ip 
Command: synth_design -top hnn_fpga_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-1540] The version limit for your license is '2020.04' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1492.191 ; gain = 66.074
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_wrapper' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/hdl/hnn_fpga_wrapper.vhd:17]
INFO: [Synth 8-3491] module 'hnn_fpga' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:1744' bound to instance 'hnn_fpga_i' of component 'hnn_fpga' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/hdl/hnn_fpga_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:1751]
INFO: [Synth 8-3491] module 'hnn_fpga_hnn_fpga_0_0' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_hnn_fpga_0_0_stub.vhdl:5' bound to instance 'hnn_fpga_0' of component 'hnn_fpga_hnn_fpga_0_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:1981]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_hnn_fpga_0_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_hnn_fpga_0_0_stub.vhdl:31]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_ps8_0_axi_periph_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:1221]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_KHO8WW' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_KHO8WW' (1#1) [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:57]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1D317QA' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:180]
INFO: [Synth 8-3491] module 'hnn_fpga_auto_ds_0' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'hnn_fpga_auto_ds_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:473]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_auto_ds_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-3491] module 'hnn_fpga_auto_pc_0' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'hnn_fpga_auto_pc_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:552]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_auto_pc_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1D317QA' (2#1) [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:180]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_QK0H37' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:681]
INFO: [Synth 8-3491] module 'hnn_fpga_auto_ds_1' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'hnn_fpga_auto_ds_1' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:974]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_auto_ds_1' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'hnn_fpga_auto_pc_1' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'hnn_fpga_auto_pc_1' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_auto_pc_1' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_QK0H37' (3#1) [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:681]
INFO: [Synth 8-3491] module 'hnn_fpga_xbar_0' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'hnn_fpga_xbar_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:1677]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_xbar_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_ps8_0_axi_periph_0' (4#1) [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:1221]
INFO: [Synth 8-3491] module 'hnn_fpga_rst_ps8_0_99M_0' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_rst_ps8_0_99M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_99M' of component 'hnn_fpga_rst_ps8_0_99M_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:2106]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_rst_ps8_0_99M_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_rst_ps8_0_99M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'hnn_fpga_zynq_ultra_ps_e_0_0' declared at 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'hnn_fpga_zynq_ultra_ps_e_0_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:2119]
INFO: [Synth 8-638] synthesizing module 'hnn_fpga_zynq_ultra_ps_e_0_0' [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/.Xil/Vivado-708-DESKTOP-UCL1PSP/realtime/hnn_fpga_zynq_ultra_ps_e_0_0_stub.vhdl:94]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga' (5#1) [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/synth/hnn_fpga.vhd:1751]
INFO: [Synth 8-256] done synthesizing module 'hnn_fpga_wrapper' (6#1) [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/hdl/hnn_fpga_wrapper.vhd:17]
WARNING: [Synth 8-3331] design s01_couplers_imp_QK0H37 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_QK0H37 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1D317QA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1D317QA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_KHO8WW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_KHO8WW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_KHO8WW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_KHO8WW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1570.223 ; gain = 144.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1570.223 ; gain = 144.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1570.223 ; gain = 144.105
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1570.223 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_hnn_fpga_0_0/hnn_fpga_hnn_fpga_0_0/hnn_fpga_hnn_fpga_0_0_in_context.xdc] for cell 'hnn_fpga_i/hnn_fpga_0'
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_hnn_fpga_0_0/hnn_fpga_hnn_fpga_0_0/hnn_fpga_hnn_fpga_0_0_in_context.xdc] for cell 'hnn_fpga_i/hnn_fpga_0'
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_zynq_ultra_ps_e_0_0/hnn_fpga_zynq_ultra_ps_e_0_0/hnn_fpga_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'hnn_fpga_i/zynq_ultra_ps_e_0'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1624.273 ; gain = 21.340
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_zynq_ultra_ps_e_0_0/hnn_fpga_zynq_ultra_ps_e_0_0/hnn_fpga_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'hnn_fpga_i/zynq_ultra_ps_e_0'
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_xbar_0/hnn_fpga_xbar_0/hnn_fpga_xbar_0_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_xbar_0/hnn_fpga_xbar_0/hnn_fpga_xbar_0_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/xbar'
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_auto_ds_0/hnn_fpga_auto_ds_0/hnn_fpga_auto_ds_0_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_auto_ds_0/hnn_fpga_auto_ds_0/hnn_fpga_auto_ds_0_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_auto_pc_0/hnn_fpga_auto_pc_0/hnn_fpga_auto_pc_1_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_auto_pc_0/hnn_fpga_auto_pc_0/hnn_fpga_auto_pc_1_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_auto_ds_1/hnn_fpga_auto_ds_1/hnn_fpga_auto_ds_0_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_auto_ds_1/hnn_fpga_auto_ds_1/hnn_fpga_auto_ds_0_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_auto_pc_1/hnn_fpga_auto_pc_1/hnn_fpga_auto_pc_1_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_auto_pc_1/hnn_fpga_auto_pc_1/hnn_fpga_auto_pc_1_in_context.xdc] for cell 'hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_rst_ps8_0_99M_0/hnn_fpga_rst_ps8_0_99M_0/hnn_fpga_rst_ps8_0_99M_0_in_context.xdc] for cell 'hnn_fpga_i/rst_ps8_0_99M'
Finished Parsing XDC File [c:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.srcs/sources_1/bd/hnn_fpga/ip/hnn_fpga_rst_ps8_0_99M_0/hnn_fpga_rst_ps8_0_99M_0/hnn_fpga_rst_ps8_0_99M_0_in_context.xdc] for cell 'hnn_fpga_i/rst_ps8_0_99M'
Parsing XDC File [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1624.273 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1624.273 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.273 ; gain = 198.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.273 ; gain = 198.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for hnn_fpga_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/hnn_fpga_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hnn_fpga_i/rst_ps8_0_99M. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1624.273 ; gain = 198.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1624.273 ; gain = 198.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port S01_ACLK
WARNING: [Synth 8-3331] design hnn_fpga_ps8_0_axi_periph_0 has unconnected port S01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 1624.273 ; gain = 198.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2266.602 ; gain = 840.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:18 . Memory (MB): peak = 2266.676 ; gain = 840.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:18 . Memory (MB): peak = 2277.375 ; gain = 851.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2292.152 ; gain = 866.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2292.152 ; gain = 866.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2292.152 ; gain = 866.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2292.152 ; gain = 866.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2292.152 ; gain = 866.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2292.152 ; gain = 866.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |hnn_fpga_xbar_0              |         1|
|2     |hnn_fpga_auto_ds_0           |         1|
|3     |hnn_fpga_auto_pc_0           |         1|
|4     |hnn_fpga_auto_ds_1           |         1|
|5     |hnn_fpga_auto_pc_1           |         1|
|6     |hnn_fpga_hnn_fpga_0_0        |         1|
|7     |hnn_fpga_rst_ps8_0_99M_0     |         1|
|8     |hnn_fpga_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |hnn_fpga_auto_ds_0_bbox_1           |     1|
|2     |hnn_fpga_auto_ds_1_bbox_3           |     1|
|3     |hnn_fpga_auto_pc_0_bbox_2           |     1|
|4     |hnn_fpga_auto_pc_1_bbox_4           |     1|
|5     |hnn_fpga_hnn_fpga_0_0_bbox_0        |     1|
|6     |hnn_fpga_rst_ps8_0_99M_0_bbox_6     |     1|
|7     |hnn_fpga_xbar_0_bbox_5              |     1|
|8     |hnn_fpga_zynq_ultra_ps_e_0_0_bbox_7 |     1|
+------+------------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1984|
|2     |  hnn_fpga_i         |hnn_fpga                    |  1984|
|3     |    ps8_0_axi_periph |hnn_fpga_ps8_0_axi_periph_0 |  1247|
|4     |      s00_couplers   |s00_couplers_imp_1D317QA    |   519|
|5     |      s01_couplers   |s01_couplers_imp_QK0H37     |   519|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2292.152 ; gain = 866.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:19 . Memory (MB): peak = 2292.152 ; gain = 811.984
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:34 . Memory (MB): peak = 2292.152 ; gain = 866.035
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2292.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:52 . Memory (MB): peak = 2340.844 ; gain = 1909.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2340.844 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/aguss/Desktop/Github/FPGA/ultrascale/hnn_fpga/hnn_fpga/hnn_fpga.runs/synth_1/hnn_fpga_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file hnn_fpga_wrapper_utilization_synth.rpt -pb hnn_fpga_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 13 19:42:21 2021...
