<stg><name>KBEST_Pipeline_VITIS_LOOP_57_7</name>


<trans_list>

<trans id="75" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %dist_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="dist_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %i_27_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %i_27

]]></Node>
<StgValue><ssdm name="i_27_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:3 %p_reload247_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload247

]]></Node>
<StgValue><ssdm name="p_reload247_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %p_reload253_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload253

]]></Node>
<StgValue><ssdm name="p_reload253_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %p_reload252_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload252

]]></Node>
<StgValue><ssdm name="p_reload252_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %p_reload251_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload251

]]></Node>
<StgValue><ssdm name="p_reload251_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %p_reload250_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload250

]]></Node>
<StgValue><ssdm name="p_reload250_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %p_reload249_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload249

]]></Node>
<StgValue><ssdm name="p_reload249_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %p_reload248_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload248

]]></Node>
<StgValue><ssdm name="p_reload248_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %select_ln42_58_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln42_58

]]></Node>
<StgValue><ssdm name="select_ln42_58_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %p_reload254_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload254

]]></Node>
<StgValue><ssdm name="p_reload254_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %p_reload260_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload260

]]></Node>
<StgValue><ssdm name="p_reload260_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %p_reload259_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload259

]]></Node>
<StgValue><ssdm name="p_reload259_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %p_reload258_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload258

]]></Node>
<StgValue><ssdm name="p_reload258_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %p_reload257_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload257

]]></Node>
<StgValue><ssdm name="p_reload257_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %p_reload256_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload256

]]></Node>
<StgValue><ssdm name="p_reload256_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %p_reload255_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload255

]]></Node>
<StgValue><ssdm name="p_reload255_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %select_ln42_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln42_18

]]></Node>
<StgValue><ssdm name="select_ln42_18_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %p_reload261_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload261

]]></Node>
<StgValue><ssdm name="p_reload261_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %p_reload267_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload267

]]></Node>
<StgValue><ssdm name="p_reload267_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %p_reload266_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload266

]]></Node>
<StgValue><ssdm name="p_reload266_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %p_reload265_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload265

]]></Node>
<StgValue><ssdm name="p_reload265_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %p_reload264_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload264

]]></Node>
<StgValue><ssdm name="p_reload264_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %p_reload263_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload263

]]></Node>
<StgValue><ssdm name="p_reload263_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %p_reload262_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload262

]]></Node>
<StgValue><ssdm name="p_reload262_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %select_ln42_39_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln42_39

]]></Node>
<StgValue><ssdm name="select_ln42_39_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %p_reload268_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload268

]]></Node>
<StgValue><ssdm name="p_reload268_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %p_reload274_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload274

]]></Node>
<StgValue><ssdm name="p_reload274_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %p_reload273_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload273

]]></Node>
<StgValue><ssdm name="p_reload273_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %p_reload272_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload272

]]></Node>
<StgValue><ssdm name="p_reload272_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %p_reload271_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload271

]]></Node>
<StgValue><ssdm name="p_reload271_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %p_reload270_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload270

]]></Node>
<StgValue><ssdm name="p_reload270_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:33 %p_reload269_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_reload269

]]></Node>
<StgValue><ssdm name="p_reload269_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:34 %select_ln42_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %select_ln42_37

]]></Node>
<StgValue><ssdm name="select_ln42_37_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:35 %zext_ln712_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln712

]]></Node>
<StgValue><ssdm name="zext_ln712_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:36 %zext_ln36_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln36

]]></Node>
<StgValue><ssdm name="zext_ln36_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="3">
<![CDATA[
newFuncRoot:37 %zext_ln36_cast = zext i3 %zext_ln36_read

]]></Node>
<StgValue><ssdm name="zext_ln36_cast"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i64 %zext_ln36_cast, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i16 0, i16 %dist_V

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:40 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0 %j_3 = load i64 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="64">
<![CDATA[
:1 %trunc_ln712 = trunc i64 %j_3

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2 %add_ln712 = add i6 %zext_ln712_read, i6 %trunc_ln712

]]></Node>
<StgValue><ssdm name="add_ln712"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="6">
<![CDATA[
:3 %zext_ln712_1 = zext i6 %add_ln712

]]></Node>
<StgValue><ssdm name="zext_ln712_1"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4 %R_V_addr = getelementptr i16 %R_V, i64 0, i64 %zext_ln712_1

]]></Node>
<StgValue><ssdm name="R_V_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6 %icmp_ln57 = icmp_eq  i64 %j_3, i64 8

]]></Node>
<StgValue><ssdm name="icmp_ln57"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln57 = br i1 %icmp_ln57, void %.split40.i, void %._crit_edge749.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
.split40.i:2 %tmp_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %select_ln42_37_read, i32 %p_reload269_read, i32 %p_reload270_read, i32 %p_reload271_read, i32 %p_reload272_read, i32 %p_reload273_read, i32 %p_reload274_read, i32 %p_reload268_read, i64 %j_3

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
.split40.i:3 %tmp_103_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %select_ln42_39_read, i32 %p_reload262_read, i32 %p_reload263_read, i32 %p_reload264_read, i32 %p_reload265_read, i32 %p_reload266_read, i32 %p_reload267_read, i32 %p_reload261_read, i64 %j_3

]]></Node>
<StgValue><ssdm name="tmp_103_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
.split40.i:4 %tmp_104_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %select_ln42_18_read, i32 %p_reload255_read, i32 %p_reload256_read, i32 %p_reload257_read, i32 %p_reload258_read, i32 %p_reload259_read, i32 %p_reload260_read, i32 %p_reload254_read, i64 %j_3

]]></Node>
<StgValue><ssdm name="tmp_104_i"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="64">
<![CDATA[
.split40.i:5 %tmp_105_i = mux i32 @_ssdm_op_Mux.ap_auto.8i32.i64, i32 %select_ln42_58_read, i32 %p_reload248_read, i32 %p_reload249_read, i32 %p_reload250_read, i32 %p_reload251_read, i32 %p_reload252_read, i32 %p_reload253_read, i32 %p_reload247_read, i64 %j_3

]]></Node>
<StgValue><ssdm name="tmp_105_i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split40.i:6 %tmp_106_i = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %tmp_i, i32 %tmp_103_i, i32 %tmp_104_i, i32 %tmp_105_i, i2 %i_27_read

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split40.i:7 %icmp_ln58 = icmp_eq  i32 %tmp_106_i, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="6">
<![CDATA[
.split40.i:8 %R_V_load = load i6 %R_V_addr

]]></Node>
<StgValue><ssdm name="R_V_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split40.i:12 %add_ln57 = add i64 %j_3, i64 1

]]></Node>
<StgValue><ssdm name="add_ln57"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split40.i:13 %store_ln57 = store i64 %add_ln57, i64 %j

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge749.i.exitStub:0 %dist_V_load_1 = load i16 %dist_V

]]></Node>
<StgValue><ssdm name="dist_V_load_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge749.i.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %dist_V_out, i16 %dist_V_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln57" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
._crit_edge749.i.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.split40.i:0 %dist_V_load = load i16 %dist_V

]]></Node>
<StgValue><ssdm name="dist_V_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split40.i:1 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="6">
<![CDATA[
.split40.i:8 %R_V_load = load i6 %R_V_addr

]]></Node>
<StgValue><ssdm name="R_V_load"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split40.i:9 %dist_V_1 = add i16 %R_V_load, i16 %dist_V_load

]]></Node>
<StgValue><ssdm name="dist_V_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln58" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split40.i:10 %dist_V_2 = sub i16 %dist_V_load, i16 %R_V_load

]]></Node>
<StgValue><ssdm name="dist_V_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.split40.i:11 %dist_V_3 = select i1 %icmp_ln58, i16 %dist_V_1, i16 %dist_V_2

]]></Node>
<StgValue><ssdm name="dist_V_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split40.i:14 %store_ln58 = store i16 %dist_V_3, i16 %dist_V

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
.split40.i:15 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
