###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Sat Aug 20 16:50:57 2022
#  Design:            SYS_TOP
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix SYS_TOP_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin U0_RegFile/regArr_reg[7][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][3]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                          (^) triggered by  leading edge of '@'
Path Groups: {SCAN_CLK}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.000
  Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                |      |       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[1]                          |  ^   | SI[1] |           |       |   0.000 |    0.042 | 
     | U0_RegFile/regArr_reg[7][3]/SI |  ^   | SI[1] | SDFFRQX2M | 0.000 |   0.000 |    0.042 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |   -0.042 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |   -0.042 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |   -0.042 | 
     | U0_RegFile/regArr_reg[7][3]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |   -0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_
reg[2]/CK 
Endpoint:   U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SI (^) checked with 
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                              (^) triggered by 
leading edge of '@'
Path Groups: {SCAN_CLK}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.001
  Slack Time                   -0.041
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |       |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[0]                                              |  ^   | SI[0] |           |       |   0.000 |    0.041 | 
     | U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/SI |  ^   | SI[0] | SDFFRQX2M | 0.001 |   0.001 |    0.042 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |              |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk     |           |       |   0.000 |   -0.041 | 
     | U0_mux2X1/U1/B                                     |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |   -0.041 | 
     | U0_mux2X1/U1/Y                                     |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |   -0.041 | 
     | U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |   -0.041 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_ALU/ALU_OUT_reg[0]/CK 
Endpoint:   U0_ALU/ALU_OUT_reg[0]/SI (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: SI[2]                    (^) triggered by  leading edge of '@'
Path Groups: {ALU_CLK}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.058
+ Phase Shift                   0.000
= Required Time                -0.058
  Arrival Time                  0.001
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                          |      |       |           |       |  Time   |   Time   | 
     |--------------------------+------+-------+-----------+-------+---------+----------| 
     | SI[2]                    |  ^   | SI[2] |           |       |   0.000 |   -0.059 | 
     | U0_ALU/ALU_OUT_reg[0]/SI |  ^   | SI[2] | SDFFRQX2M | 0.001 |   0.001 |   -0.058 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |   Net   |   Cell    | Delay | Arrival | Required | 
     |                          |      |         |           |       |  Time   |   Time   | 
     |--------------------------+------+---------+-----------+-------+---------+----------| 
     | U0_CLK_GATE/GATED_CLK    |  ^   | ALU_CLK | CLK_GATE  |       |   0.000 |    0.059 | 
     | U0_ALU/ALU_OUT_reg[0]/CK |  ^   | ALU_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.059 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U1_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U1_RST_SYNC/sync_flop_reg/D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: U1_RST_SYNC/meta_flop_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.093
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                              |      |                       |           |       |  Time   |   Time   | 
     |------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk              |           |       |   0.000 |   -0.093 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk              | CLKMX2X4M | 0.000 |   0.000 |   -0.093 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK          | CLKMX2X4M | 0.000 |   0.000 |   -0.093 | 
     | U1_RST_SYNC/meta_flop_reg/CK |  ^   | REF_SCAN_CLK          | SDFFRQX2M | 0.000 |   0.000 |   -0.093 | 
     | U1_RST_SYNC/meta_flop_reg/Q  |  ^   | U1_RST_SYNC/meta_flop | SDFFRQX2M | 0.141 |   0.141 |    0.048 | 
     | U1_RST_SYNC/sync_flop_reg/D  |  ^   | U1_RST_SYNC/meta_flop | SDFFRQX2M | 0.000 |   0.141 |    0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk     |           |       |   0.000 |    0.093 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.093 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.093 | 
     | U1_RST_SYNC/sync_flop_reg/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.093 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U0_RST_SYNC/sync_flop_reg/D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: U0_RST_SYNC/meta_flop_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.141
  Slack Time                    0.094
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                              |      |                       |           |       |  Time   |   Time   | 
     |------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk              |           |       |   0.000 |   -0.094 | 
     | U1_mux2X1/U1/B               |  ^   | scan_clk              | MX2X2M    | 0.000 |   0.000 |   -0.094 | 
     | U1_mux2X1/U1/Y               |  ^   | RX_SCAN_CLK           | MX2X2M    | 0.000 |   0.000 |   -0.094 | 
     | U0_RST_SYNC/meta_flop_reg/CK |  ^   | RX_SCAN_CLK           | SDFFRQX2M | 0.000 |   0.000 |   -0.094 | 
     | U0_RST_SYNC/meta_flop_reg/Q  |  ^   | U0_RST_SYNC/meta_flop | SDFFRQX2M | 0.141 |   0.141 |    0.048 | 
     | U0_RST_SYNC/sync_flop_reg/D  |  ^   | U0_RST_SYNC/meta_flop | SDFFRQX2M | 0.000 |   0.141 |    0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                              |      |             |           |       |  Time   |   Time   | 
     |------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk    |           |       |   0.000 |    0.094 | 
     | U1_mux2X1/U1/B               |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.094 | 
     | U1_mux2X1/U1/Y               |  ^   | RX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.094 | 
     | U0_RST_SYNC/sync_flop_reg/CK |  ^   | RX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.094 | 
     +--------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_bit_sync/sync_flop_reg/CK 
Endpoint:   U0_bit_sync/sync_flop_reg/D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: U0_bit_sync/meta_flop_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.144
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                              |      |                       |           |       |  Time   |   Time   | 
     |------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk              |           |       |   0.000 |   -0.096 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk              | CLKMX2X4M | 0.000 |   0.000 |   -0.096 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK          | CLKMX2X4M | 0.000 |   0.000 |   -0.096 | 
     | U0_bit_sync/meta_flop_reg/CK |  ^   | REF_SCAN_CLK          | SDFFRQX2M | 0.000 |   0.000 |   -0.096 | 
     | U0_bit_sync/meta_flop_reg/Q  |  ^   | U0_bit_sync/meta_flop | SDFFRQX2M | 0.144 |   0.144 |    0.048 | 
     | U0_bit_sync/sync_flop_reg/D  |  ^   | U0_bit_sync/meta_flop | SDFFRQX2M | 0.000 |   0.144 |    0.048 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk     |           |       |   0.000 |    0.096 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.096 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.096 | 
     | U0_bit_sync/sync_flop_reg/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.096 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_ref_sync/sync_flop_reg/CK 
Endpoint:   U0_ref_sync/sync_flop_reg/D (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: U0_ref_sync/meta_flop_reg/Q (^) triggered by  leading edge of 'SCAN_
CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.142
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                              |      |                       |           |       |  Time   |   Time   | 
     |------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk              |           |       |   0.000 |   -0.099 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk              | CLKMX2X4M | 0.000 |   0.000 |   -0.099 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK          | CLKMX2X4M | 0.000 |   0.000 |   -0.099 | 
     | U0_ref_sync/meta_flop_reg/CK |  ^   | REF_SCAN_CLK          | SDFFRQX2M | 0.000 |   0.000 |   -0.099 | 
     | U0_ref_sync/meta_flop_reg/Q  |  ^   | U0_ref_sync/meta_flop | SDFFRQX2M | 0.142 |   0.142 |    0.044 | 
     | U0_ref_sync/sync_flop_reg/D  |  ^   | U0_ref_sync/meta_flop | SDFFRQX1M | 0.000 |   0.142 |    0.044 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk     |           |       |   0.000 |    0.099 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.099 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.099 | 
     | U0_ref_sync/sync_flop_reg/CK |  ^   | REF_SCAN_CLK | SDFFRQX1M | 0.000 |   0.000 |    0.099 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U1_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U1_RST_SYNC/sync_flop_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/meta_flop_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                              |      |                       |           |       |  Time   |   Time   | 
     |------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk              |           |       |   0.000 |   -0.100 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk              | CLKMX2X4M | 0.000 |   0.000 |   -0.100 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK          | CLKMX2X4M | 0.000 |   0.000 |   -0.100 | 
     | U1_RST_SYNC/meta_flop_reg/CK |  ^   | REF_SCAN_CLK          | SDFFRQX2M | 0.000 |   0.000 |   -0.100 | 
     | U1_RST_SYNC/meta_flop_reg/Q  |  ^   | U1_RST_SYNC/meta_flop | SDFFRQX2M | 0.141 |   0.141 |    0.040 | 
     | U1_RST_SYNC/sync_flop_reg/SI |  ^   | U1_RST_SYNC/meta_flop | SDFFRQX2M | 0.000 |   0.141 |    0.040 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk     |           |       |   0.000 |    0.100 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.100 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.100 | 
     | U1_RST_SYNC/sync_flop_reg/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.100 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_RST_SYNC/sync_flop_reg/CK 
Endpoint:   U0_RST_SYNC/sync_flop_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/meta_flop_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.141
  Slack Time                    0.101
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                              |      |                       |           |       |  Time   |   Time   | 
     |------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk              |           |       |   0.000 |   -0.101 | 
     | U1_mux2X1/U1/B               |  ^   | scan_clk              | MX2X2M    | 0.000 |   0.000 |   -0.101 | 
     | U1_mux2X1/U1/Y               |  ^   | RX_SCAN_CLK           | MX2X2M    | 0.000 |   0.000 |   -0.101 | 
     | U0_RST_SYNC/meta_flop_reg/CK |  ^   | RX_SCAN_CLK           | SDFFRQX2M | 0.000 |   0.000 |   -0.101 | 
     | U0_RST_SYNC/meta_flop_reg/Q  |  ^   | U0_RST_SYNC/meta_flop | SDFFRQX2M | 0.141 |   0.141 |    0.040 | 
     | U0_RST_SYNC/sync_flop_reg/SI |  ^   | U0_RST_SYNC/meta_flop | SDFFRQX2M | 0.000 |   0.141 |    0.040 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                              |      |             |           |       |  Time   |   Time   | 
     |------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk    |           |       |   0.000 |    0.101 | 
     | U1_mux2X1/U1/B               |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.101 | 
     | U1_mux2X1/U1/Y               |  ^   | RX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.101 | 
     | U0_RST_SYNC/sync_flop_reg/CK |  ^   | RX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.101 | 
     +--------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U1_uart_sync/sync_flop_reg/CK 
Endpoint:   U1_uart_sync/sync_flop_reg/D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_uart_sync/meta_flop_reg/Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.146
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin              | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                               |      |                        |           |       |  Time   |   Time   | 
     |-------------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_clk                      |  ^   | scan_clk               |           |       |   0.000 |   -0.102 | 
     | U2_mux2X1/U1/B                |  ^   | scan_clk               | MX2X2M    | 0.000 |   0.000 |   -0.102 | 
     | U2_mux2X1/U1/Y                |  ^   | TX_SCAN_CLK            | MX2X2M    | 0.000 |   0.000 |   -0.102 | 
     | U1_uart_sync/meta_flop_reg/CK |  ^   | TX_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.102 | 
     | U1_uart_sync/meta_flop_reg/Q  |  ^   | U1_uart_sync/meta_flop | SDFFRQX2M | 0.146 |   0.146 |    0.043 | 
     | U1_uart_sync/sync_flop_reg/D  |  ^   | U1_uart_sync/meta_flop | SDFFRQX1M | 0.000 |   0.146 |    0.043 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |              Pin              | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                               |      |             |           |       |  Time   |   Time   | 
     |-------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                      |  ^   | scan_clk    |           |       |   0.000 |    0.102 | 
     | U2_mux2X1/U1/B                |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.102 | 
     | U2_mux2X1/U1/Y                |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.102 | 
     | U1_uart_sync/sync_flop_reg/CK |  ^   | TX_SCAN_CLK | SDFFRQX1M | 0.000 |   0.000 |    0.102 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_ref_sync/sync_bus_reg[0]/CK 
Endpoint:   U0_ref_sync/sync_bus_reg[0]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/meta_flop_reg/Q    (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.142
  Slack Time                    0.102
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                                |      |                       |           |       |  Time   |   Time   | 
     |--------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk              |           |       |   0.000 |   -0.102 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk              | CLKMX2X4M | 0.000 |   0.000 |   -0.102 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK          | CLKMX2X4M | 0.000 |   0.000 |   -0.102 | 
     | U0_ref_sync/meta_flop_reg/CK   |  ^   | REF_SCAN_CLK          | SDFFRQX2M | 0.000 |   0.000 |   -0.102 | 
     | U0_ref_sync/meta_flop_reg/Q    |  ^   | U0_ref_sync/meta_flop | SDFFRQX2M | 0.142 |   0.142 |    0.040 | 
     | U0_ref_sync/sync_bus_reg[0]/SI |  ^   | U0_ref_sync/meta_flop | SDFFRQX2M | 0.000 |   0.142 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.102 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.102 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.102 | 
     | U0_ref_sync/sync_bus_reg[0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.102 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_bit_sync/sync_flop_reg/CK 
Endpoint:   U0_bit_sync/sync_flop_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_bit_sync/meta_flop_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.144
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |          Net          |   Cell    | Delay | Arrival | Required | 
     |                              |      |                       |           |       |  Time   |   Time   | 
     |------------------------------+------+-----------------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk              |           |       |   0.000 |   -0.103 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk              | CLKMX2X4M | 0.000 |   0.000 |   -0.103 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK          | CLKMX2X4M | 0.000 |   0.000 |   -0.103 | 
     | U0_bit_sync/meta_flop_reg/CK |  ^   | REF_SCAN_CLK          | SDFFRQX2M | 0.000 |   0.000 |   -0.103 | 
     | U0_bit_sync/meta_flop_reg/Q  |  ^   | U0_bit_sync/meta_flop | SDFFRQX2M | 0.144 |   0.144 |    0.040 | 
     | U0_bit_sync/sync_flop_reg/SI |  ^   | U0_bit_sync/meta_flop | SDFFRQX2M | 0.000 |   0.144 |    0.040 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk     |           |       |   0.000 |    0.103 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.103 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.103 | 
     | U0_bit_sync/sync_flop_reg/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.103 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U1_uart_sync/enable_pulse_d_reg/CK 
Endpoint:   U1_uart_sync/enable_pulse_d_reg/SI (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: U1_uart_sync/enable_flop_reg/Q     (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.145
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                    |      |                          |           |       |  Time   |   Time   | 
     |------------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk                 |           |       |   0.000 |   -0.105 | 
     | U2_mux2X1/U1/B                     |  ^   | scan_clk                 | MX2X2M    | 0.000 |   0.000 |   -0.105 | 
     | U2_mux2X1/U1/Y                     |  ^   | TX_SCAN_CLK              | MX2X2M    | 0.000 |   0.000 |   -0.105 | 
     | U1_uart_sync/enable_flop_reg/CK    |  ^   | TX_SCAN_CLK              | SDFFRQX2M | 0.000 |   0.000 |   -0.105 | 
     | U1_uart_sync/enable_flop_reg/Q     |  ^   | U1_uart_sync/enable_flop | SDFFRQX2M | 0.145 |   0.145 |    0.040 | 
     | U1_uart_sync/enable_pulse_d_reg/SI |  ^   | U1_uart_sync/enable_flop | SDFFRQX2M | 0.000 |   0.145 |    0.040 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                 | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                    |      |             |           |       |  Time   |   Time   | 
     |------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                           |  ^   | scan_clk    |           |       |   0.000 |    0.105 | 
     | U2_mux2X1/U1/B                     |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.105 | 
     | U2_mux2X1/U1/Y                     |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.105 | 
     | U1_uart_sync/enable_pulse_d_reg/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.105 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U1_uart_sync/sync_bus_reg[0]/CK 
Endpoint:   U1_uart_sync/sync_bus_reg[0]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_uart_sync/meta_flop_reg/Q    (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.146
  Slack Time                    0.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |          Net           |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                        |           |       |  Time   |   Time   | 
     |---------------------------------+------+------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk               |           |       |   0.000 |   -0.105 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk               | MX2X2M    | 0.000 |   0.000 |   -0.105 | 
     | U2_mux2X1/U1/Y                  |  ^   | TX_SCAN_CLK            | MX2X2M    | 0.000 |   0.000 |   -0.105 | 
     | U1_uart_sync/meta_flop_reg/CK   |  ^   | TX_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.105 | 
     | U1_uart_sync/meta_flop_reg/Q    |  ^   | U1_uart_sync/meta_flop | SDFFRQX2M | 0.146 |   0.146 |    0.040 | 
     | U1_uart_sync/sync_bus_reg[0]/SI |  ^   | U1_uart_sync/meta_flop | SDFFRQX2M | 0.000 |   0.146 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                 |      |             |           |       |  Time   |   Time   | 
     |---------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk    |           |       |   0.000 |    0.105 | 
     | U2_mux2X1/U1/B                  |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.105 | 
     | U2_mux2X1/U1/Y                  |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.105 | 
     | U1_uart_sync/sync_bus_reg[0]/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.105 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/enable_flop_reg/Q     (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.150
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                   |      |                         |           |       |  Time   |   Time   | 
     |-----------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk                |           |       |   0.000 |   -0.111 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.111 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.111 | 
     | U0_ref_sync/enable_flop_reg/CK    |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.111 | 
     | U0_ref_sync/enable_flop_reg/Q     |  ^   | U0_ref_sync/enable_flop | SDFFRQX2M | 0.150 |   0.150 |    0.040 | 
     | U0_ref_sync/enable_pulse_d_reg/SI |  ^   | U0_ref_sync/enable_flop | SDFFRQX2M | 0.000 |   0.150 |    0.040 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |                Pin                | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                   |      |              |           |       |  Time   |   Time   | 
     |-----------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                          |  ^   | scan_clk     |           |       |   0.000 |    0.111 | 
     | U0_mux2X1/U1/B                    |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.111 | 
     | U0_mux2X1/U1/Y                    |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.111 | 
     | U0_ref_sync/enable_pulse_d_reg/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.111 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_
count_reg[0]/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.037
  Arrival Time                  0.150
  Slack Time                    0.113
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                            |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                   |           |       |   0.000 |   -0.113 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk                                   | MX2X2M    | 0.000 |   0.000 |   -0.113 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK                                | MX2X2M    | 0.000 |   0.000 |   -0.113 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | RX_SCAN_CLK                                | SDFFRX1M  | 0.000 |   0.000 |   -0.113 | 
     | eg[3]/CK                                           |      |                                            |           |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_r |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n11 | SDFFRX1M  | 0.150 |   0.150 |    0.037 | 
     | eg[3]/QN                                           |      |                                            |           |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  ^   | U0_UART/U0_UART_RX/U0_edge_bit_counter/n11 | SDFFRQX2M | 0.000 |   0.150 |    0.037 | 
     | reg[0]/SI                                          |      |                                            |           |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.113 | 
     | U1_mux2X1/U1/B                                     |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.113 | 
     | U1_mux2X1/U1/Y                                     |  ^   | RX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.113 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_ |  ^   | RX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.113 | 
     | reg[0]/CK                                          |      |             |           |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_RegFile/regArr_reg[7][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][0]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[6][7]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.153
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.114 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.114 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.114 | 
     | U0_RegFile/regArr_reg[6][7]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.114 | 
     | U0_RegFile/regArr_reg[6][7]/Q  |  ^   | U0_RegFile/regArr[6][7] | SDFFRQX2M | 0.153 |   0.153 |    0.040 | 
     | U0_RegFile/regArr_reg[7][0]/SI |  ^   | U0_RegFile/regArr[6][7] | SDFFRQX2M | 0.000 |   0.153 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.114 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.114 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.114 | 
     | U0_RegFile/regArr_reg[7][0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.114 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_RegFile/regArr_reg[11][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[11][0]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[10][7]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.153
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.114 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.114 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.114 | 
     | U0_RegFile/regArr_reg[10][7]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.114 | 
     | U0_RegFile/regArr_reg[10][7]/Q  |  ^   | U0_RegFile/regArr[10][7] | SDFFRQX2M | 0.153 |   0.153 |    0.040 | 
     | U0_RegFile/regArr_reg[11][0]/SI |  ^   | U0_RegFile/regArr[10][7] | SDFFRQX2M | 0.000 |   0.153 |    0.040 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.114 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.114 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.114 | 
     | U0_RegFile/regArr_reg[11][0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.114 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_
reg[1]/CK 
Endpoint:   U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SI (^) checked with 
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/Q  (^) triggered by 
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.153
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                    |           |       |   0.000 |   -0.114 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk                                    | MX2X2M    | 0.000 |   0.000 |   -0.114 | 
     | U2_mux2X1/U1/Y                                     |  ^   | TX_SCAN_CLK                                 | MX2X2M    | 0.000 |   0.000 |   -0.114 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK |  ^   | TX_SCAN_CLK                                 | SDFFRQX2M | 0.000 |   0.000 |   -0.114 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/Q  |  ^   | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V[0] | SDFFRQX2M | 0.153 |   0.153 |    0.040 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/SI |  ^   | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V[0] | SDFFRQX2M | 0.000 |   0.153 |    0.040 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.114 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.114 | 
     | U2_mux2X1/U1/Y                                     |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.114 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.114 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_RegFile/regArr_reg[12][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[12][5]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[12][4]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.154
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.115 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.115 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.115 | 
     | U0_RegFile/regArr_reg[12][4]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.115 | 
     | U0_RegFile/regArr_reg[12][4]/Q  |  ^   | U0_RegFile/regArr[12][4] | SDFFRQX2M | 0.154 |   0.154 |    0.039 | 
     | U0_RegFile/regArr_reg[12][5]/SI |  ^   | U0_RegFile/regArr[12][4] | SDFFRQX2M | 0.000 |   0.154 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.115 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.115 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.115 | 
     | U0_RegFile/regArr_reg[12][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.115 | 
     +------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_RegFile/regArr_reg[10][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[10][6]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[10][5]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.154
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.115 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.115 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.115 | 
     | U0_RegFile/regArr_reg[10][5]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.115 | 
     | U0_RegFile/regArr_reg[10][5]/Q  |  ^   | U0_RegFile/regArr[10][5] | SDFFRQX2M | 0.154 |   0.154 |    0.039 | 
     | U0_RegFile/regArr_reg[10][6]/SI |  ^   | U0_RegFile/regArr[10][5] | SDFFRQX2M | 0.000 |   0.154 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.115 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.115 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.115 | 
     | U0_RegFile/regArr_reg[10][6]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.115 | 
     +------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_RegFile/regArr_reg[13][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][4]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[13][3]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.155
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.115 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.115 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.115 | 
     | U0_RegFile/regArr_reg[13][3]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.115 | 
     | U0_RegFile/regArr_reg[13][3]/Q  |  ^   | U0_RegFile/regArr[13][3] | SDFFRQX2M | 0.155 |   0.155 |    0.039 | 
     | U0_RegFile/regArr_reg[13][4]/SI |  ^   | U0_RegFile/regArr[13][3] | SDFFRQX2M | 0.000 |   0.155 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.115 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.115 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.115 | 
     | U0_RegFile/regArr_reg[13][4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.115 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_RegFile/regArr_reg[6][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[6][5]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[6][4]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.155
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[6][4]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[6][4]/Q  |  ^   | U0_RegFile/regArr[6][4] | SDFFRQX2M | 0.155 |   0.155 |    0.039 | 
     | U0_RegFile/regArr_reg[6][5]/SI |  ^   | U0_RegFile/regArr[6][4] | SDFFRQX2M | 0.000 |   0.155 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_RegFile/regArr_reg[6][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.116 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_RegFile/regArr_reg[12][3]/CK 
Endpoint:   U0_RegFile/regArr_reg[12][3]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[12][2]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.155
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[12][2]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[12][2]/Q  |  ^   | U0_RegFile/regArr[12][2] | SDFFRQX2M | 0.155 |   0.155 |    0.039 | 
     | U0_RegFile/regArr_reg[12][3]/SI |  ^   | U0_RegFile/regArr[12][2] | SDFFRQX2M | 0.000 |   0.155 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_RegFile/regArr_reg[12][3]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.116 | 
     +------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_bit_sync/meta_flop_reg/CK 
Endpoint:   U0_bit_sync/meta_flop_reg/D          (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (^) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: capture_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.161
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                       |      |              |           |       |  Time   |   Time   | 
     |---------------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                              |  ^   | scan_clk     |           |       |   0.000 |   -0.116 | 
     | U2_mux2X1/U1/B                        |  ^   | scan_clk     | MX2X2M    | 0.000 |   0.000 |   -0.116 | 
     | U2_mux2X1/U1/Y                        |  ^   | TX_SCAN_CLK  | MX2X2M    | 0.000 |   0.000 |   -0.116 | 
     | U0_UART/U0_UART_TX/U0_fsm/busy_reg/CK |  ^   | TX_SCAN_CLK  | SDFFRQX2M | 0.000 |   0.000 |   -0.116 | 
     | U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q  |  ^   | UART_TX_Busy | SDFFRQX2M | 0.161 |   0.161 |    0.045 | 
     | U0_bit_sync/meta_flop_reg/D           |  ^   | UART_TX_Busy | SDFFRQX2M | 0.000 |   0.161 |    0.045 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                              |      |              |           |       |  Time   |   Time   | 
     |------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                     |  ^   | scan_clk     |           |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1/B               |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_mux2X1/U1/Y               |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_bit_sync/meta_flop_reg/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.116 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_
reg[7]/CK 
Endpoint:   U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SI (^) checked with 
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/Q  (^) triggered by 
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.155
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                    |           |       |   0.000 |   -0.116 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk                                    | MX2X2M    | 0.000 |   0.000 |   -0.116 | 
     | U2_mux2X1/U1/Y                                     |  ^   | TX_SCAN_CLK                                 | MX2X2M    | 0.000 |   0.000 |   -0.116 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK |  ^   | TX_SCAN_CLK                                 | SDFFRQX2M | 0.000 |   0.000 |   -0.116 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/Q  |  ^   | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V[6] | SDFFRQX2M | 0.155 |   0.155 |    0.039 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/SI |  ^   | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V[6] | SDFFRQX2M | 0.000 |   0.155 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.116 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.116 | 
     | U2_mux2X1/U1/Y                                     |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.116 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.116 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_RegFile/regArr_reg[10][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[10][5]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[10][4]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[10][4]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[10][4]/Q  |  ^   | U0_RegFile/regArr[10][4] | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_RegFile/regArr_reg[10][5]/SI |  ^   | U0_RegFile/regArr[10][4] | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_RegFile/regArr_reg[10][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.116 | 
     +------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_RegFile/regArr_reg[15][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][4]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[15][3]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[15][3]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[15][3]/Q  |  ^   | U0_RegFile/regArr[15][3] | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_RegFile/regArr_reg[15][4]/SI |  ^   | U0_RegFile/regArr[15][3] | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_RegFile/regArr_reg[15][4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.116 | 
     +------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_RegFile/regArr_reg[13][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][1]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[13][0]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[13][0]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.116 | 
     | U0_RegFile/regArr_reg[13][0]/Q  |  ^   | U0_RegFile/regArr[13][0] | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_RegFile/regArr_reg[13][1]/SI |  ^   | U0_RegFile/regArr[13][0] | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.116 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.116 | 
     | U0_RegFile/regArr_reg[13][1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.116 | 
     +------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_
reg[5]/CK 
Endpoint:   U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SI (^) checked with 
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/Q  (^) triggered by 
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                    |           |       |   0.000 |   -0.117 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk                                    | MX2X2M    | 0.000 |   0.000 |   -0.117 | 
     | U2_mux2X1/U1/Y                                     |  ^   | TX_SCAN_CLK                                 | MX2X2M    | 0.000 |   0.000 |   -0.117 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK |  ^   | TX_SCAN_CLK                                 | SDFFRQX2M | 0.000 |   0.000 |   -0.117 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/Q  |  ^   | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V[4] | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/SI |  ^   | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V[4] | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.117 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.117 | 
     | U2_mux2X1/U1/Y                                     |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.117 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.117 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_RegFile/regArr_reg[3][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[3][5]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[3][4]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.117 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.117 | 
     | U0_RegFile/regArr_reg[3][4]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.117 | 
     | U0_RegFile/regArr_reg[3][4]/Q  |  ^   | SYNOPSYS_UNCONNECTED__4 | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_RegFile/regArr_reg[3][5]/SI |  ^   | SYNOPSYS_UNCONNECTED__4 | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.117 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.117 | 
     | U0_RegFile/regArr_reg[3][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.117 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U0_RegFile/regArr_reg[8][0]/CK 
Endpoint:   U0_RegFile/regArr_reg[8][0]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[7][7]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.117 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.117 | 
     | U0_RegFile/regArr_reg[7][7]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.117 | 
     | U0_RegFile/regArr_reg[7][7]/Q  |  ^   | U0_RegFile/regArr[7][7] | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_RegFile/regArr_reg[8][0]/SI |  ^   | U0_RegFile/regArr[7][7] | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.117 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.117 | 
     | U0_RegFile/regArr_reg[8][0]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.117 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/
CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |                                            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                          |  ^   | scan_clk                                   |           |       |   0.000 |   -0.117 | 
     | U2_mux2X1/U1/B                                    |  ^   | scan_clk                                   | MX2X2M    | 0.000 |   0.000 |   -0.117 | 
     | U2_mux2X1/U1/Y                                    |  ^   | TX_SCAN_CLK                                | MX2X2M    | 0.000 |   0.000 |   -0.117 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK |  ^   | TX_SCAN_CLK                                | SDFFRQX2M | 0.000 |   0.000 |   -0.117 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/Q  |  ^   | U0_UART/U0_UART_TX/U0_Serializer/DATA_V[4] | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/SI |  ^   | U0_UART/U0_UART_TX/U0_Serializer/DATA_V[4] | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |             |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                          |  ^   | scan_clk    |           |       |   0.000 |    0.117 | 
     | U2_mux2X1/U1/B                                    |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.117 | 
     | U2_mux2X1/U1/Y                                    |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.117 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.117 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_RegFile/regArr_reg[15][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][1]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[15][0]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.117 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.117 | 
     | U0_RegFile/regArr_reg[15][0]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.117 | 
     | U0_RegFile/regArr_reg[15][0]/Q  |  ^   | U0_RegFile/regArr[15][0] | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_RegFile/regArr_reg[15][1]/SI |  ^   | U0_RegFile/regArr[15][0] | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.117 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.117 | 
     | U0_RegFile/regArr_reg[15][1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.117 | 
     +------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_
reg[4]/CK 
Endpoint:   U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SI (^) checked with 
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/Q  (^) triggered by 
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.156
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |                     Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |                                             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+---------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk                                    |           |       |   0.000 |   -0.117 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk                                    | MX2X2M    | 0.000 |   0.000 |   -0.117 | 
     | U2_mux2X1/U1/Y                                     |  ^   | TX_SCAN_CLK                                 | MX2X2M    | 0.000 |   0.000 |   -0.117 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK |  ^   | TX_SCAN_CLK                                 | SDFFRQX2M | 0.000 |   0.000 |   -0.117 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/Q  |  ^   | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V[3] | SDFFRQX2M | 0.156 |   0.156 |    0.039 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/SI |  ^   | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V[3] | SDFFRQX2M | 0.000 |   0.156 |    0.039 | 
     +--------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                         | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                    |      |             |           |       |  Time   |   Time   | 
     |----------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                           |  ^   | scan_clk    |           |       |   0.000 |    0.117 | 
     | U2_mux2X1/U1/B                                     |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.117 | 
     | U2_mux2X1/U1/Y                                     |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.117 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.117 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_RegFile/regArr_reg[6][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[6][2]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[6][1]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.157
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.117 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.117 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.117 | 
     | U0_RegFile/regArr_reg[6][1]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.117 | 
     | U0_RegFile/regArr_reg[6][1]/Q  |  ^   | U0_RegFile/regArr[6][1] | SDFFRQX2M | 0.157 |   0.157 |    0.039 | 
     | U0_RegFile/regArr_reg[6][2]/SI |  ^   | U0_RegFile/regArr[6][1] | SDFFRQX2M | 0.000 |   0.157 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.117 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.117 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.117 | 
     | U0_RegFile/regArr_reg[6][2]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.117 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_RegFile/regArr_reg[15][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[15][7]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[15][6]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.157
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.118 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | U0_RegFile/regArr_reg[15][6]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.118 | 
     | U0_RegFile/regArr_reg[15][6]/Q  |  ^   | U0_RegFile/regArr[15][6] | SDFFRQX2M | 0.157 |   0.157 |    0.039 | 
     | U0_RegFile/regArr_reg[15][7]/SI |  ^   | U0_RegFile/regArr[15][6] | SDFFRQX2M | 0.000 |   0.157 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.118 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | U0_RegFile/regArr_reg[15][7]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/
CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.157
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |                                            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                          |  ^   | scan_clk                                   |           |       |   0.000 |   -0.118 | 
     | U2_mux2X1/U1/B                                    |  ^   | scan_clk                                   | MX2X2M    | 0.000 |   0.000 |   -0.118 | 
     | U2_mux2X1/U1/Y                                    |  ^   | TX_SCAN_CLK                                | MX2X2M    | 0.000 |   0.000 |   -0.118 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK |  ^   | TX_SCAN_CLK                                | SDFFRQX2M | 0.000 |   0.000 |   -0.118 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/Q  |  ^   | U0_UART/U0_UART_TX/U0_Serializer/DATA_V[3] | SDFFRQX2M | 0.157 |   0.157 |    0.039 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/SI |  ^   | U0_UART/U0_UART_TX/U0_Serializer/DATA_V[3] | SDFFRQX2M | 0.000 |   0.157 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |             |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                          |  ^   | scan_clk    |           |       |   0.000 |    0.118 | 
     | U2_mux2X1/U1/B                                    |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.118 | 
     | U2_mux2X1/U1/Y                                    |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.118 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_RegFile/regArr_reg[5][7]/CK 
Endpoint:   U0_RegFile/regArr_reg[5][7]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[5][6]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.157
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.118 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | U0_RegFile/regArr_reg[5][6]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.118 | 
     | U0_RegFile/regArr_reg[5][6]/Q  |  ^   | U0_RegFile/regArr[5][6] | SDFFRQX2M | 0.157 |   0.157 |    0.039 | 
     | U0_RegFile/regArr_reg[5][7]/SI |  ^   | U0_RegFile/regArr[5][6] | SDFFRQX2M | 0.000 |   0.157 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.118 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | U0_RegFile/regArr_reg[5][7]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/
CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.157
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |                    Net                     |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |                                            |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+--------------------------------------------+-----------+-------+---------+----------| 
     | scan_clk                                          |  ^   | scan_clk                                   |           |       |   0.000 |   -0.118 | 
     | U2_mux2X1/U1/B                                    |  ^   | scan_clk                                   | MX2X2M    | 0.000 |   0.000 |   -0.118 | 
     | U2_mux2X1/U1/Y                                    |  ^   | TX_SCAN_CLK                                | MX2X2M    | 0.000 |   0.000 |   -0.118 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK |  ^   | TX_SCAN_CLK                                | SDFFRQX2M | 0.000 |   0.000 |   -0.118 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/Q  |  ^   | U0_UART/U0_UART_TX/U0_Serializer/DATA_V[5] | SDFFRQX2M | 0.157 |   0.157 |    0.039 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/SI |  ^   | U0_UART/U0_UART_TX/U0_Serializer/DATA_V[5] | SDFFRQX2M | 0.000 |   0.157 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                        Pin                        | Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                                   |      |             |           |       |  Time   |   Time   | 
     |---------------------------------------------------+------+-------------+-----------+-------+---------+----------| 
     | scan_clk                                          |  ^   | scan_clk    |           |       |   0.000 |    0.118 | 
     | U2_mux2X1/U1/B                                    |  ^   | scan_clk    | MX2X2M    | 0.000 |   0.000 |    0.118 | 
     | U2_mux2X1/U1/Y                                    |  ^   | TX_SCAN_CLK | MX2X2M    | 0.000 |   0.000 |    0.118 | 
     | U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK |  ^   | TX_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.118 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_RegFile/regArr_reg[13][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[13][5]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[13][4]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.157
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.118 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | U0_RegFile/regArr_reg[13][4]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.118 | 
     | U0_RegFile/regArr_reg[13][4]/Q  |  ^   | U0_RegFile/regArr[13][4] | SDFFRQX2M | 0.157 |   0.157 |    0.039 | 
     | U0_RegFile/regArr_reg[13][5]/SI |  ^   | U0_RegFile/regArr[13][4] | SDFFRQX2M | 0.000 |   0.157 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.118 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | U0_RegFile/regArr_reg[13][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_RegFile/regArr_reg[11][2]/CK 
Endpoint:   U0_RegFile/regArr_reg[11][2]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[11][1]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.118 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.118 | 
     | U0_RegFile/regArr_reg[11][1]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.118 | 
     | U0_RegFile/regArr_reg[11][1]/Q  |  ^   | U0_RegFile/regArr[11][1] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[11][2]/SI |  ^   | U0_RegFile/regArr[11][1] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.118 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.118 | 
     | U0_RegFile/regArr_reg[11][2]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.118 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_RegFile/regArr_reg[4][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[4][5]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[4][4]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[4][4]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[4][4]/Q  |  ^   | U0_RegFile/regArr[4][4] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[4][5]/SI |  ^   | U0_RegFile/regArr[4][4] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_RegFile/regArr_reg[4][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_RegFile/regArr_reg[11][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[11][1]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[11][0]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[11][0]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[11][0]/Q  |  ^   | U0_RegFile/regArr[11][0] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[11][1]/SI |  ^   | U0_RegFile/regArr[11][0] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_RegFile/regArr_reg[11][1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_RegFile/regArr_reg[12][6]/CK 
Endpoint:   U0_RegFile/regArr_reg[12][6]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[12][5]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[12][5]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[12][5]/Q  |  ^   | U0_RegFile/regArr[12][5] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[12][6]/SI |  ^   | U0_RegFile/regArr[12][5] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_RegFile/regArr_reg[12][6]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_RegFile/regArr_reg[14][5]/CK 
Endpoint:   U0_RegFile/regArr_reg[14][5]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[14][4]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[14][4]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[14][4]/Q  |  ^   | U0_RegFile/regArr[14][4] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[14][5]/SI |  ^   | U0_RegFile/regArr[14][4] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_RegFile/regArr_reg[14][5]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_RegFile/regArr_reg[7][1]/CK 
Endpoint:   U0_RegFile/regArr_reg[7][1]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[7][0]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[7][0]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[7][0]/Q  |  ^   | U0_RegFile/regArr[7][0] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[7][1]/SI |  ^   | U0_RegFile/regArr[7][0] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_RegFile/regArr_reg[7][1]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_RegFile/regArr_reg[4][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[4][4]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[4][3]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[4][3]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[4][3]/Q  |  ^   | U0_RegFile/regArr[4][3] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[4][4]/SI |  ^   | U0_RegFile/regArr[4][3] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_RegFile/regArr_reg[4][4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_RegFile/regArr_reg[8][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[8][4]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[8][3]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |           Net           |   Cell    | Delay | Arrival | Required | 
     |                                |      |                         |           |       |  Time   |   Time   | 
     |--------------------------------+------+-------------------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk                |           |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk                | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK            | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[8][3]/CK |  ^   | REF_SCAN_CLK            | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[8][3]/Q  |  ^   | U0_RegFile/regArr[8][3] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[8][4]/SI |  ^   | U0_RegFile/regArr[8][3] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |              Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                |      |              |           |       |  Time   |   Time   | 
     |--------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                       |  ^   | scan_clk     |           |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1/B                 |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1/Y                 |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_RegFile/regArr_reg[8][4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_RegFile/regArr_reg[10][4]/CK 
Endpoint:   U0_RegFile/regArr_reg[10][4]/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/regArr_reg[10][3]/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups: {reg2reg}
Analysis View: scan_hold_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.158
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |           Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |      |                          |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk                 |           |       |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk                 | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK             | CLKMX2X4M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[10][3]/CK |  ^   | REF_SCAN_CLK             | SDFFRQX2M | 0.000 |   0.000 |   -0.119 | 
     | U0_RegFile/regArr_reg[10][3]/Q  |  ^   | U0_RegFile/regArr[10][3] | SDFFRQX2M | 0.158 |   0.158 |    0.039 | 
     | U0_RegFile/regArr_reg[10][4]/SI |  ^   | U0_RegFile/regArr[10][3] | SDFFRQX2M | 0.000 |   0.158 |    0.039 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |               Pin               | Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |      |              |           |       |  Time   |   Time   | 
     |---------------------------------+------+--------------+-----------+-------+---------+----------| 
     | scan_clk                        |  ^   | scan_clk     |           |       |   0.000 |    0.119 | 
     | U0_mux2X1/U1/B                  |  ^   | scan_clk     | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_mux2X1/U1/Y                  |  ^   | REF_SCAN_CLK | CLKMX2X4M | 0.000 |   0.000 |    0.119 | 
     | U0_RegFile/regArr_reg[10][4]/CK |  ^   | REF_SCAN_CLK | SDFFRQX2M | 0.000 |   0.000 |    0.119 | 
     +------------------------------------------------------------------------------------------------+ 

