`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2023/05/02 16:25:17
// Design Name: 
// Module Name: Weight_Control_B3
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module Weight_Control_B3(
    input                clk,
    input                rst_n,
    output   reg [6:0]   w_0, w_1, w_2, w_3, w_4, w_5, w_6, w_7, w_8, w_9, w_10, w_11, w_12, w_13, w_14, w_15,
    output   reg [31:0]  new_weight_val, //æ¯ä¸€ä¸ªå¯¹åº”ä¸€ä¸ªè¾“å‡ºé?šé“çš„å­˜å‚¨æƒé‡æ ‡å¿?
    output   reg         Weight_Trans_Done
);
wire                enable;
reg     [ 6:0]      addr;
wire    [27:0]      data_o;
reg     [ 2:0]      cnt;
reg                 enable0 ;
//128,ä¹Ÿå°±æ˜¯æ¯ä¸?ä¸ªåœ°å?å­˜ç€4ä¸ªweightï¼?31*16*7=128*28
//WeightBuffer_ROM_B3  #(.ADDR_WIDTH(7), .DATA_WIDTH(28),.DATA_DEPTH(128))  WeightBuffer_B3( .clk(clk),  .enable(enable),  .addr(addr),  .data_o(data_o));
WeightBuffer_ROM_B3_IP WeightBuffer_B3 (
  .clka(clk),    // input wire clka
  .ena(enable),      // input wire ena
  .addra(addr),  // input wire [6 : 0] addra
  .douta(data_o)  // output wire [27 : 0] douta
);

always @(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        w_0 <= 0;
        w_1 <= 0;
        w_2 <= 0;
        w_3 <= 0;
        w_4 <= 0;
        w_5 <= 0;
        w_6 <= 0;
        w_7 <= 0;
        w_8 <= 0;
        w_9 <= 0;
        w_10 <= 0;
        w_11 <= 0;
        w_12 <= 0;
        w_13 <= 0;
        w_14 <= 0;
        w_15 <= 0; 
    end
    else begin
    case(cnt)
        1:
            begin  
                w_0 <= data_o[27:21];
                w_1 <= data_o[20:14];
                w_2 <= data_o[13: 7];
                w_3 <= data_o[ 6: 0];            
            end 
        2:
            begin
                w_4 <= data_o[27:21];
                w_5 <= data_o[20:14];
                w_6 <= data_o[13: 7];
                w_7 <= data_o[ 6: 0];   
            end
         3:
            begin
                w_8  <= data_o[27:21];
                w_9  <= data_o[20:14];
                w_10 <= data_o[13: 7];
                w_11 <= data_o[ 6: 0];
            end  
          4:
            begin
                w_12  <= data_o[27:21];
                w_13  <= data_o[20:14];
                w_14  <= data_o[13: 7];
                w_15  <= data_o[ 6: 0];
            end  
        default:;
    endcase  
    end
end

always @(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        addr <= 0;
    end
    else begin
        if(!enable0)
            addr <= addr + 1;
        else
            addr <= 0;        
    end
end

always @(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        cnt <= 2'b0;
    end
    else if(!enable0)begin
        if(cnt == 4)begin
            cnt <= 1;
        end 
        else begin
            cnt <= cnt + 1;
        end
    end
    else begin
        cnt <= 2'b0;
    end
end



always@(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        enable0 <= 0;
    end
    else begin
        if(addr == 127)begin
            enable0 <= 1;
        end
    end    

end
assign enable = rst_n ^ enable0;

//*******************************************ç»™PEçš„è¾“å‡ºä¿¡å?*****************************
always@(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        new_weight_val <= 0;
    end
    else begin
        if(cnt == 4)begin
            new_weight_val <= {new_weight_val[30:0], 1'b1};
        end
    end
end


always@(posedge clk or negedge rst_n)begin
    if(!rst_n)begin
        Weight_Trans_Done <= 0;
    end
    else if(cnt == 4 && addr ==0)
        Weight_Trans_Done <= 1;
end

endmodule
