# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../SPI.ip_user_files/ipstatic/work/hdl" --include "../../../../SPI.gen/sources_1/ip/clk_wiz_0" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/synth_reg.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/synth_reg_w_init.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/convert_type.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/xlclockdriver_rd.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/fftmodule_entity_declarations.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/fftmodule.v" \
"../../../../SPI.gen/sources_1/ip/fftmodule_0/sim/fftmodule_0.v" \
"../../../../SPI.gen/sources_1/ip/ila_0/sim/ila_0.v" \
"../../../../SPI.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../../SPI.gen/sources_1/ip/ila_3/sim/ila_3.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/configurablereceiver_entity_declarations.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/configurablereceiver.v" \
"../../../../SPI.gen/sources_1/ip/configurablereceiver_0/sim/configurablereceiver_0.v" \
"../../../../SPI.gen/sources_1/ip/ila_1/sim/ila_1.v" \
"../../../../SPI.gen/sources_1/ip/ila_2/sim/ila_2.v" \
"../../../../SPI.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../SPI.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../SPI.gen/sources_1/ip/ila_4/sim/ila_4.v" \
"../../../../SPI.gen/sources_1/ip/ila_5/sim/ila_5.v" \
"../../../../SPI.gen/sources_1/ip/rom_sine/sim/rom_sine.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/decimator_entity_declarations.v" \
"../../../../SPI.ip_user_files/ipstatic/work/hdl/decimator.v" \
"../../../../SPI.gen/sources_1/ip/decimator_0/sim/decimator_0.v" \
"../../../../SPI.gen/sources_1/ip/decimator_ila/sim/decimator_ila.v" \
"../../../../SPI.srcs/sources_1/new/SPIMasterReceive.v" \
"../../../../SPI.srcs/sources_1/new/SPIMasterSend.v" \
"../../../../SPI.srcs/sources_1/new/FrequencyScanner.v" \
"../../../../SPI.srcs/sources_1/new/ADCBuffer.v" \
"../../../../SPI.srcs/sources_1/new/SPISlaveReceive.v" \
"../../../../SPI.srcs/sources_1/new/ConfigurableReceiver.v" \
"../../../../SPI.srcs/sources_1/new/RegisterModule.v" \
"../../../../SPI.srcs/sources_1/new/DACTest.v" \
"../../../../SPI.srcs/sources_1/new/DDSTrigger.v" \
"../../../../SPI.srcs/sources_1/new/DDSModule.v" \
"../../../../SPI.srcs/sources_1/new/TriangleDDS.v" \
"../../../../SPI.srcs/sources_1/new/SineDDS.v" \
"../../../../SPI.srcs/sources_1/new/DecimatorBuffer.v" \
"../../../../SPI.gen/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v" \
"../../../../SPI.gen/sources_1/ip/decimator_buffer_fifo/sim/decimator_buffer_fifo.v" \
"../../../../SPI.srcs/sim_1/new/FFTTest_tb.v" \
"../../../../SPI.srcs/sim_1/new/SPI_tb.v" \
"../../../../SPI.srcs/sim_1/new/FrequencyScanner_tb.v" \
"../../../../SPI.srcs/sim_1/new/SPISlaveReceive_tb.v" \
"../../../../SPI.srcs/sim_1/new/ConfigurableReceiver_tb.v" \
"../../../../SPI.srcs/sim_1/new/TriangleDDS_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
