
BTL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000485c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000138  08004968  08004968  00014968  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004aa0  08004aa0  00020108  2**0
                  CONTENTS
  4 .ARM          00000000  08004aa0  08004aa0  00020108  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004aa0  08004aa0  00020108  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004aa0  08004aa0  00014aa0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004aa4  08004aa4  00014aa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000108  20000000  08004aa8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000044c  20000108  08004bb0  00020108  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000554  08004bb0  00020554  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020108  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ab8  00000000  00000000  00020131  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029fc  00000000  00000000  00033be9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001028  00000000  00000000  000365e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  00037610  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019140  00000000  00000000  00038520  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000142b4  00000000  00000000  00051660  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008db50  00000000  00000000  00065914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f3464  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004664  00000000  00000000  000f34b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000108 	.word	0x20000108
 8000128:	00000000 	.word	0x00000000
 800012c:	08004950 	.word	0x08004950

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000010c 	.word	0x2000010c
 8000148:	08004950 	.word	0x08004950

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <subKeyProcess>:
int KeyReg2[ARRAY_SIZE] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};

int KeyReg3[ARRAY_SIZE] = {NORMAL_STATE, NORMAL_STATE, NORMAL_STATE, NORMAL_STATE};
int TimerForKeyPress[ARRAY_SIZE] = {2000, 2000, 2000, 2000};

void subKeyProcess(int i) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
    for (int j = 0; j < ARRAY_SIZE; j++) {
 8000164:	2300      	movs	r3, #0
 8000166:	61fb      	str	r3, [r7, #28]
 8000168:	e007      	b.n	800017a <subKeyProcess+0x1e>
        button_flag[j] = 0;
 800016a:	4a15      	ldr	r2, [pc, #84]	; (80001c0 <subKeyProcess+0x64>)
 800016c:	69fb      	ldr	r3, [r7, #28]
 800016e:	2100      	movs	r1, #0
 8000170:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int j = 0; j < ARRAY_SIZE; j++) {
 8000174:	69fb      	ldr	r3, [r7, #28]
 8000176:	3301      	adds	r3, #1
 8000178:	61fb      	str	r3, [r7, #28]
 800017a:	69fb      	ldr	r3, [r7, #28]
 800017c:	2b03      	cmp	r3, #3
 800017e:	ddf4      	ble.n	800016a <subKeyProcess+0xe>
    }
    char buffer[20];
    snprintf(buffer, sizeof(buffer), "%d", i + 1);
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	3301      	adds	r3, #1
 8000184:	f107 0008 	add.w	r0, r7, #8
 8000188:	4a0e      	ldr	r2, [pc, #56]	; (80001c4 <subKeyProcess+0x68>)
 800018a:	2114      	movs	r1, #20
 800018c:	f003 ff72 	bl	8004074 <sniprintf>

    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 1000);
 8000190:	f107 0308 	add.w	r3, r7, #8
 8000194:	4618      	mov	r0, r3
 8000196:	f7ff ffd9 	bl	800014c <strlen>
 800019a:	4603      	mov	r3, r0
 800019c:	b29a      	uxth	r2, r3
 800019e:	f107 0108 	add.w	r1, r7, #8
 80001a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80001a6:	4808      	ldr	r0, [pc, #32]	; (80001c8 <subKeyProcess+0x6c>)
 80001a8:	f003 fd5e 	bl	8003c68 <HAL_UART_Transmit>

    button_flag[i] = 1;
 80001ac:	4a04      	ldr	r2, [pc, #16]	; (80001c0 <subKeyProcess+0x64>)
 80001ae:	687b      	ldr	r3, [r7, #4]
 80001b0:	2101      	movs	r1, #1
 80001b2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80001b6:	bf00      	nop
 80001b8:	3720      	adds	r7, #32
 80001ba:	46bd      	mov	sp, r7
 80001bc:	bd80      	pop	{r7, pc}
 80001be:	bf00      	nop
 80001c0:	20000124 	.word	0x20000124
 80001c4:	08004968 	.word	0x08004968
 80001c8:	20000430 	.word	0x20000430

080001cc <subKeyProcess0>:

void subKeyProcess0(){
 80001cc:	b480      	push	{r7}
 80001ce:	af00      	add	r7, sp, #0
	PRESSED_STATE_0 = 1;
 80001d0:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <subKeyProcess0+0x14>)
 80001d2:	2201      	movs	r2, #1
 80001d4:	601a      	str	r2, [r3, #0]
}
 80001d6:	bf00      	nop
 80001d8:	46bd      	mov	sp, r7
 80001da:	bc80      	pop	{r7}
 80001dc:	4770      	bx	lr
 80001de:	bf00      	nop
 80001e0:	20000134 	.word	0x20000134

080001e4 <getKeyInput>:

void getKeyInput(){
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b082      	sub	sp, #8
 80001e8:	af00      	add	r7, sp, #0
	KeyReg0[0] = KeyReg1[0];
 80001ea:	4b57      	ldr	r3, [pc, #348]	; (8000348 <getKeyInput+0x164>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	4a57      	ldr	r2, [pc, #348]	; (800034c <getKeyInput+0x168>)
 80001f0:	6013      	str	r3, [r2, #0]
	KeyReg1[0] = KeyReg2[0];
 80001f2:	4b57      	ldr	r3, [pc, #348]	; (8000350 <getKeyInput+0x16c>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4a54      	ldr	r2, [pc, #336]	; (8000348 <getKeyInput+0x164>)
 80001f8:	6013      	str	r3, [r2, #0]
	KeyReg2[0] = HAL_GPIO_ReadPin(Button1_GPIO_Port, Button1_Pin);
 80001fa:	2101      	movs	r1, #1
 80001fc:	4855      	ldr	r0, [pc, #340]	; (8000354 <getKeyInput+0x170>)
 80001fe:	f002 f817 	bl	8002230 <HAL_GPIO_ReadPin>
 8000202:	4603      	mov	r3, r0
 8000204:	461a      	mov	r2, r3
 8000206:	4b52      	ldr	r3, [pc, #328]	; (8000350 <getKeyInput+0x16c>)
 8000208:	601a      	str	r2, [r3, #0]

	KeyReg0[1] = KeyReg1[1];
 800020a:	4b4f      	ldr	r3, [pc, #316]	; (8000348 <getKeyInput+0x164>)
 800020c:	685b      	ldr	r3, [r3, #4]
 800020e:	4a4f      	ldr	r2, [pc, #316]	; (800034c <getKeyInput+0x168>)
 8000210:	6053      	str	r3, [r2, #4]
	KeyReg1[1] = KeyReg2[1];
 8000212:	4b4f      	ldr	r3, [pc, #316]	; (8000350 <getKeyInput+0x16c>)
 8000214:	685b      	ldr	r3, [r3, #4]
 8000216:	4a4c      	ldr	r2, [pc, #304]	; (8000348 <getKeyInput+0x164>)
 8000218:	6053      	str	r3, [r2, #4]
	KeyReg2[1] = HAL_GPIO_ReadPin(Button2_GPIO_Port, Button2_Pin);
 800021a:	2102      	movs	r1, #2
 800021c:	484d      	ldr	r0, [pc, #308]	; (8000354 <getKeyInput+0x170>)
 800021e:	f002 f807 	bl	8002230 <HAL_GPIO_ReadPin>
 8000222:	4603      	mov	r3, r0
 8000224:	461a      	mov	r2, r3
 8000226:	4b4a      	ldr	r3, [pc, #296]	; (8000350 <getKeyInput+0x16c>)
 8000228:	605a      	str	r2, [r3, #4]

	KeyReg0[2] = KeyReg1[2];
 800022a:	4b47      	ldr	r3, [pc, #284]	; (8000348 <getKeyInput+0x164>)
 800022c:	689b      	ldr	r3, [r3, #8]
 800022e:	4a47      	ldr	r2, [pc, #284]	; (800034c <getKeyInput+0x168>)
 8000230:	6093      	str	r3, [r2, #8]
	KeyReg1[2] = KeyReg2[2];
 8000232:	4b47      	ldr	r3, [pc, #284]	; (8000350 <getKeyInput+0x16c>)
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	4a44      	ldr	r2, [pc, #272]	; (8000348 <getKeyInput+0x164>)
 8000238:	6093      	str	r3, [r2, #8]
	KeyReg2[2] = HAL_GPIO_ReadPin(Button3_GPIO_Port, Button3_Pin);
 800023a:	2110      	movs	r1, #16
 800023c:	4845      	ldr	r0, [pc, #276]	; (8000354 <getKeyInput+0x170>)
 800023e:	f001 fff7 	bl	8002230 <HAL_GPIO_ReadPin>
 8000242:	4603      	mov	r3, r0
 8000244:	461a      	mov	r2, r3
 8000246:	4b42      	ldr	r3, [pc, #264]	; (8000350 <getKeyInput+0x16c>)
 8000248:	609a      	str	r2, [r3, #8]

	KeyReg0[3] = KeyReg1[3];
 800024a:	4b3f      	ldr	r3, [pc, #252]	; (8000348 <getKeyInput+0x164>)
 800024c:	68db      	ldr	r3, [r3, #12]
 800024e:	4a3f      	ldr	r2, [pc, #252]	; (800034c <getKeyInput+0x168>)
 8000250:	60d3      	str	r3, [r2, #12]
	KeyReg1[3] = KeyReg2[3];
 8000252:	4b3f      	ldr	r3, [pc, #252]	; (8000350 <getKeyInput+0x16c>)
 8000254:	68db      	ldr	r3, [r3, #12]
 8000256:	4a3c      	ldr	r2, [pc, #240]	; (8000348 <getKeyInput+0x164>)
 8000258:	60d3      	str	r3, [r2, #12]
	KeyReg2[3] = HAL_GPIO_ReadPin(Button4_GPIO_Port, Button4_Pin);
 800025a:	2101      	movs	r1, #1
 800025c:	483e      	ldr	r0, [pc, #248]	; (8000358 <getKeyInput+0x174>)
 800025e:	f001 ffe7 	bl	8002230 <HAL_GPIO_ReadPin>
 8000262:	4603      	mov	r3, r0
 8000264:	461a      	mov	r2, r3
 8000266:	4b3a      	ldr	r3, [pc, #232]	; (8000350 <getKeyInput+0x16c>)
 8000268:	60da      	str	r2, [r3, #12]

	for(int i = 0; i < ARRAY_SIZE; i++){
 800026a:	2300      	movs	r3, #0
 800026c:	607b      	str	r3, [r7, #4]
 800026e:	e063      	b.n	8000338 <getKeyInput+0x154>
		if((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])){
 8000270:	4a36      	ldr	r2, [pc, #216]	; (800034c <getKeyInput+0x168>)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000278:	4933      	ldr	r1, [pc, #204]	; (8000348 <getKeyInput+0x164>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000280:	429a      	cmp	r2, r3
 8000282:	d156      	bne.n	8000332 <getKeyInput+0x14e>
 8000284:	4a30      	ldr	r2, [pc, #192]	; (8000348 <getKeyInput+0x164>)
 8000286:	687b      	ldr	r3, [r7, #4]
 8000288:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800028c:	4930      	ldr	r1, [pc, #192]	; (8000350 <getKeyInput+0x16c>)
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000294:	429a      	cmp	r2, r3
 8000296:	d14c      	bne.n	8000332 <getKeyInput+0x14e>
			if(KeyReg3[i] != KeyReg2[i]){
 8000298:	4a30      	ldr	r2, [pc, #192]	; (800035c <getKeyInput+0x178>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002a0:	492b      	ldr	r1, [pc, #172]	; (8000350 <getKeyInput+0x16c>)
 80002a2:	687b      	ldr	r3, [r7, #4]
 80002a4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80002a8:	429a      	cmp	r2, r3
 80002aa:	d017      	beq.n	80002dc <getKeyInput+0xf8>
				KeyReg3[i] = KeyReg2[i];
 80002ac:	4a28      	ldr	r2, [pc, #160]	; (8000350 <getKeyInput+0x16c>)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80002b4:	4929      	ldr	r1, [pc, #164]	; (800035c <getKeyInput+0x178>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg2[i] == PRESSED_STATE){
 80002bc:	4a24      	ldr	r2, [pc, #144]	; (8000350 <getKeyInput+0x16c>)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d134      	bne.n	8000332 <getKeyInput+0x14e>
					subKeyProcess(i);
 80002c8:	6878      	ldr	r0, [r7, #4]
 80002ca:	f7ff ff47 	bl	800015c <subKeyProcess>
					TimerForKeyPress[i] = 2000;
 80002ce:	4a24      	ldr	r2, [pc, #144]	; (8000360 <getKeyInput+0x17c>)
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 80002d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002da:	e02a      	b.n	8000332 <getKeyInput+0x14e>
				}
			}else{
				TimerForKeyPress[i]--;
 80002dc:	4a20      	ldr	r2, [pc, #128]	; (8000360 <getKeyInput+0x17c>)
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002e4:	1e5a      	subs	r2, r3, #1
 80002e6:	491e      	ldr	r1, [pc, #120]	; (8000360 <getKeyInput+0x17c>)
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(TimerForKeyPress[i] == 0){
 80002ee:	4a1c      	ldr	r2, [pc, #112]	; (8000360 <getKeyInput+0x17c>)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002f6:	2b00      	cmp	r3, #0
 80002f8:	d11b      	bne.n	8000332 <getKeyInput+0x14e>
					if(i == 0 && KeyReg2[0] == PRESSED_STATE){
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d106      	bne.n	800030e <getKeyInput+0x12a>
 8000300:	4b13      	ldr	r3, [pc, #76]	; (8000350 <getKeyInput+0x16c>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d102      	bne.n	800030e <getKeyInput+0x12a>
						subKeyProcess0();
 8000308:	f7ff ff60 	bl	80001cc <subKeyProcess0>
 800030c:	e00b      	b.n	8000326 <getKeyInput+0x142>
					}
					else if(i != 0 && KeyReg2[i] == PRESSED_STATE){
 800030e:	687b      	ldr	r3, [r7, #4]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d008      	beq.n	8000326 <getKeyInput+0x142>
 8000314:	4a0e      	ldr	r2, [pc, #56]	; (8000350 <getKeyInput+0x16c>)
 8000316:	687b      	ldr	r3, [r7, #4]
 8000318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d102      	bne.n	8000326 <getKeyInput+0x142>
						subKeyProcess(i);
 8000320:	6878      	ldr	r0, [r7, #4]
 8000322:	f7ff ff1b 	bl	800015c <subKeyProcess>
					}
					TimerForKeyPress[i] = 2000;
 8000326:	4a0e      	ldr	r2, [pc, #56]	; (8000360 <getKeyInput+0x17c>)
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800032e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < ARRAY_SIZE; i++){
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	3301      	adds	r3, #1
 8000336:	607b      	str	r3, [r7, #4]
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	2b03      	cmp	r3, #3
 800033c:	dd98      	ble.n	8000270 <getKeyInput+0x8c>
				}
			}
		}
	}
}
 800033e:	bf00      	nop
 8000340:	bf00      	nop
 8000342:	3708      	adds	r7, #8
 8000344:	46bd      	mov	sp, r7
 8000346:	bd80      	pop	{r7, pc}
 8000348:	20000010 	.word	0x20000010
 800034c:	20000000 	.word	0x20000000
 8000350:	20000020 	.word	0x20000020
 8000354:	40010800 	.word	0x40010800
 8000358:	40010c00 	.word	0x40010c00
 800035c:	20000030 	.word	0x20000030
 8000360:	20000040 	.word	0x20000040

08000364 <print>:
#include "fsm_automatic.h"
#include "global.h"
#include "i2c-lcd.h"
#include <String.h>

void print(){
 8000364:	b580      	push	{r7, lr}
 8000366:	af00      	add	r7, sp, #0
	lcd_goto_XY(0, 0);
 8000368:	2100      	movs	r1, #0
 800036a:	2000      	movs	r0, #0
 800036c:	f000 fd14 	bl	8000d98 <lcd_goto_XY>
	lcd_send_string(buffer1);
 8000370:	4805      	ldr	r0, [pc, #20]	; (8000388 <print+0x24>)
 8000372:	f000 fcf5 	bl	8000d60 <lcd_send_string>
	lcd_goto_XY(1, 0);
 8000376:	2100      	movs	r1, #0
 8000378:	2001      	movs	r0, #1
 800037a:	f000 fd0d 	bl	8000d98 <lcd_goto_XY>
	lcd_send_string(buffer2);
 800037e:	4803      	ldr	r0, [pc, #12]	; (800038c <print+0x28>)
 8000380:	f000 fcee 	bl	8000d60 <lcd_send_string>
}
 8000384:	bf00      	nop
 8000386:	bd80      	pop	{r7, pc}
 8000388:	20000490 	.word	0x20000490
 800038c:	2000047c 	.word	0x2000047c

08000390 <Reset>:

void Reset(){
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
	en0 = 1; en1 = 0; en2 = 1; en3 = 0;
 8000394:	4b1e      	ldr	r3, [pc, #120]	; (8000410 <Reset+0x80>)
 8000396:	2201      	movs	r2, #1
 8000398:	601a      	str	r2, [r3, #0]
 800039a:	4b1e      	ldr	r3, [pc, #120]	; (8000414 <Reset+0x84>)
 800039c:	2200      	movs	r2, #0
 800039e:	601a      	str	r2, [r3, #0]
 80003a0:	4b1d      	ldr	r3, [pc, #116]	; (8000418 <Reset+0x88>)
 80003a2:	2201      	movs	r2, #1
 80003a4:	601a      	str	r2, [r3, #0]
 80003a6:	4b1d      	ldr	r3, [pc, #116]	; (800041c <Reset+0x8c>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	601a      	str	r2, [r3, #0]
	i_1 = max_Red;
 80003ac:	4b1c      	ldr	r3, [pc, #112]	; (8000420 <Reset+0x90>)
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a1c      	ldr	r2, [pc, #112]	; (8000424 <Reset+0x94>)
 80003b2:	6013      	str	r3, [r2, #0]
	j_1 = max_Yellow;
 80003b4:	4b1c      	ldr	r3, [pc, #112]	; (8000428 <Reset+0x98>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a1c      	ldr	r2, [pc, #112]	; (800042c <Reset+0x9c>)
 80003ba:	6013      	str	r3, [r2, #0]
	t_1 = max_Green;
 80003bc:	4b1c      	ldr	r3, [pc, #112]	; (8000430 <Reset+0xa0>)
 80003be:	681b      	ldr	r3, [r3, #0]
 80003c0:	4a1c      	ldr	r2, [pc, #112]	; (8000434 <Reset+0xa4>)
 80003c2:	6013      	str	r3, [r2, #0]
	i_2 = max_Red;
 80003c4:	4b16      	ldr	r3, [pc, #88]	; (8000420 <Reset+0x90>)
 80003c6:	681b      	ldr	r3, [r3, #0]
 80003c8:	4a1b      	ldr	r2, [pc, #108]	; (8000438 <Reset+0xa8>)
 80003ca:	6013      	str	r3, [r2, #0]
	j_2 = max_Yellow;
 80003cc:	4b16      	ldr	r3, [pc, #88]	; (8000428 <Reset+0x98>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a1a      	ldr	r2, [pc, #104]	; (800043c <Reset+0xac>)
 80003d2:	6013      	str	r3, [r2, #0]
	t_2 = max_Green;
 80003d4:	4b16      	ldr	r3, [pc, #88]	; (8000430 <Reset+0xa0>)
 80003d6:	681b      	ldr	r3, [r3, #0]
 80003d8:	4a19      	ldr	r2, [pc, #100]	; (8000440 <Reset+0xb0>)
 80003da:	6013      	str	r3, [r2, #0]
	test = 1; r = 1; dem = 2;
 80003dc:	4b19      	ldr	r3, [pc, #100]	; (8000444 <Reset+0xb4>)
 80003de:	2201      	movs	r2, #1
 80003e0:	601a      	str	r2, [r3, #0]
 80003e2:	4b19      	ldr	r3, [pc, #100]	; (8000448 <Reset+0xb8>)
 80003e4:	2201      	movs	r2, #1
 80003e6:	601a      	str	r2, [r3, #0]
 80003e8:	4b18      	ldr	r3, [pc, #96]	; (800044c <Reset+0xbc>)
 80003ea:	2202      	movs	r2, #2
 80003ec:	601a      	str	r2, [r3, #0]
	turn = 0;
 80003ee:	4b18      	ldr	r3, [pc, #96]	; (8000450 <Reset+0xc0>)
 80003f0:	2200      	movs	r2, #0
 80003f2:	601a      	str	r2, [r3, #0]
	counter = 0, counter2 = 1;
 80003f4:	4b17      	ldr	r3, [pc, #92]	; (8000454 <Reset+0xc4>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	601a      	str	r2, [r3, #0]
 80003fa:	4b17      	ldr	r3, [pc, #92]	; (8000458 <Reset+0xc8>)
 80003fc:	2201      	movs	r2, #1
 80003fe:	601a      	str	r2, [r3, #0]
	bool = 0;
 8000400:	4b16      	ldr	r3, [pc, #88]	; (800045c <Reset+0xcc>)
 8000402:	2200      	movs	r2, #0
 8000404:	601a      	str	r2, [r3, #0]
}
 8000406:	bf00      	nop
 8000408:	46bd      	mov	sp, r7
 800040a:	bc80      	pop	{r7}
 800040c:	4770      	bx	lr
 800040e:	bf00      	nop
 8000410:	20000050 	.word	0x20000050
 8000414:	20000140 	.word	0x20000140
 8000418:	20000054 	.word	0x20000054
 800041c:	20000144 	.word	0x20000144
 8000420:	20000080 	.word	0x20000080
 8000424:	2000005c 	.word	0x2000005c
 8000428:	20000084 	.word	0x20000084
 800042c:	20000060 	.word	0x20000060
 8000430:	20000088 	.word	0x20000088
 8000434:	20000064 	.word	0x20000064
 8000438:	20000068 	.word	0x20000068
 800043c:	2000006c 	.word	0x2000006c
 8000440:	20000070 	.word	0x20000070
 8000444:	20000074 	.word	0x20000074
 8000448:	20000078 	.word	0x20000078
 800044c:	2000007c 	.word	0x2000007c
 8000450:	20000150 	.word	0x20000150
 8000454:	2000014c 	.word	0x2000014c
 8000458:	20000058 	.word	0x20000058
 800045c:	20000148 	.word	0x20000148

08000460 <case1>:

void case1() {
 8000460:	b580      	push	{r7, lr}
 8000462:	af00      	add	r7, sp, #0
	switch(counter){
 8000464:	4b8e      	ldr	r3, [pc, #568]	; (80006a0 <case1+0x240>)
 8000466:	681b      	ldr	r3, [r3, #0]
 8000468:	2b02      	cmp	r3, #2
 800046a:	d05b      	beq.n	8000524 <case1+0xc4>
 800046c:	2b02      	cmp	r3, #2
 800046e:	f300 8086 	bgt.w	800057e <case1+0x11e>
 8000472:	2b00      	cmp	r3, #0
 8000474:	d002      	beq.n	800047c <case1+0x1c>
 8000476:	2b01      	cmp	r3, #1
 8000478:	d02a      	beq.n	80004d0 <case1+0x70>
 800047a:	e080      	b.n	800057e <case1+0x11e>
	case 0:
		LED_RED_1();
 800047c:	f000 fcae 	bl	8000ddc <LED_RED_1>
		LED_RED_3();
 8000480:	f000 fd12 	bl	8000ea8 <LED_RED_3>
		if(i_1 <= 9){
 8000484:	4b87      	ldr	r3, [pc, #540]	; (80006a4 <case1+0x244>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	2b09      	cmp	r3, #9
 800048a:	dc07      	bgt.n	800049c <case1+0x3c>
			sprintf(buffer1, "Traffic 1: %d ", i_1);
 800048c:	4b85      	ldr	r3, [pc, #532]	; (80006a4 <case1+0x244>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	461a      	mov	r2, r3
 8000492:	4985      	ldr	r1, [pc, #532]	; (80006a8 <case1+0x248>)
 8000494:	4885      	ldr	r0, [pc, #532]	; (80006ac <case1+0x24c>)
 8000496:	f003 fe21 	bl	80040dc <siprintf>
 800049a:	e006      	b.n	80004aa <case1+0x4a>
		}else{
			sprintf(buffer1, "Traffic 1: %d", i_1);
 800049c:	4b81      	ldr	r3, [pc, #516]	; (80006a4 <case1+0x244>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	461a      	mov	r2, r3
 80004a2:	4983      	ldr	r1, [pc, #524]	; (80006b0 <case1+0x250>)
 80004a4:	4881      	ldr	r0, [pc, #516]	; (80006ac <case1+0x24c>)
 80004a6:	f003 fe19 	bl	80040dc <siprintf>
		}

		i_1--;
 80004aa:	4b7e      	ldr	r3, [pc, #504]	; (80006a4 <case1+0x244>)
 80004ac:	681b      	ldr	r3, [r3, #0]
 80004ae:	3b01      	subs	r3, #1
 80004b0:	4a7c      	ldr	r2, [pc, #496]	; (80006a4 <case1+0x244>)
 80004b2:	6013      	str	r3, [r2, #0]
		if(i_1 == 0) {
 80004b4:	4b7b      	ldr	r3, [pc, #492]	; (80006a4 <case1+0x244>)
 80004b6:	681b      	ldr	r3, [r3, #0]
 80004b8:	2b00      	cmp	r3, #0
 80004ba:	d15b      	bne.n	8000574 <case1+0x114>
			i_1 = max_Red;
 80004bc:	4b7d      	ldr	r3, [pc, #500]	; (80006b4 <case1+0x254>)
 80004be:	681b      	ldr	r3, [r3, #0]
 80004c0:	4a78      	ldr	r2, [pc, #480]	; (80006a4 <case1+0x244>)
 80004c2:	6013      	str	r3, [r2, #0]
			counter++;
 80004c4:	4b76      	ldr	r3, [pc, #472]	; (80006a0 <case1+0x240>)
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	3301      	adds	r3, #1
 80004ca:	4a75      	ldr	r2, [pc, #468]	; (80006a0 <case1+0x240>)
 80004cc:	6013      	str	r3, [r2, #0]
		}
		break;
 80004ce:	e051      	b.n	8000574 <case1+0x114>
	case 1:
		LED_GREEN_1();
 80004d0:	f000 fc94 	bl	8000dfc <LED_GREEN_1>
		LED_GREEN_3();
 80004d4:	f000 fcfa 	bl	8000ecc <LED_GREEN_3>
		if(t_1 <= 9){
 80004d8:	4b77      	ldr	r3, [pc, #476]	; (80006b8 <case1+0x258>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	2b09      	cmp	r3, #9
 80004de:	dc07      	bgt.n	80004f0 <case1+0x90>
			sprintf(buffer1, "Traffic 1: %d ", t_1);
 80004e0:	4b75      	ldr	r3, [pc, #468]	; (80006b8 <case1+0x258>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	461a      	mov	r2, r3
 80004e6:	4970      	ldr	r1, [pc, #448]	; (80006a8 <case1+0x248>)
 80004e8:	4870      	ldr	r0, [pc, #448]	; (80006ac <case1+0x24c>)
 80004ea:	f003 fdf7 	bl	80040dc <siprintf>
 80004ee:	e006      	b.n	80004fe <case1+0x9e>
		}else{
			sprintf(buffer1, "Traffic 1: %d", t_1);
 80004f0:	4b71      	ldr	r3, [pc, #452]	; (80006b8 <case1+0x258>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	461a      	mov	r2, r3
 80004f6:	496e      	ldr	r1, [pc, #440]	; (80006b0 <case1+0x250>)
 80004f8:	486c      	ldr	r0, [pc, #432]	; (80006ac <case1+0x24c>)
 80004fa:	f003 fdef 	bl	80040dc <siprintf>
		}
		t_1--;
 80004fe:	4b6e      	ldr	r3, [pc, #440]	; (80006b8 <case1+0x258>)
 8000500:	681b      	ldr	r3, [r3, #0]
 8000502:	3b01      	subs	r3, #1
 8000504:	4a6c      	ldr	r2, [pc, #432]	; (80006b8 <case1+0x258>)
 8000506:	6013      	str	r3, [r2, #0]
		if(t_1 == 0) {
 8000508:	4b6b      	ldr	r3, [pc, #428]	; (80006b8 <case1+0x258>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	2b00      	cmp	r3, #0
 800050e:	d133      	bne.n	8000578 <case1+0x118>
			t_1 = max_Green;
 8000510:	4b6a      	ldr	r3, [pc, #424]	; (80006bc <case1+0x25c>)
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	4a68      	ldr	r2, [pc, #416]	; (80006b8 <case1+0x258>)
 8000516:	6013      	str	r3, [r2, #0]
			counter++;
 8000518:	4b61      	ldr	r3, [pc, #388]	; (80006a0 <case1+0x240>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	3301      	adds	r3, #1
 800051e:	4a60      	ldr	r2, [pc, #384]	; (80006a0 <case1+0x240>)
 8000520:	6013      	str	r3, [r2, #0]
		}
		break;
 8000522:	e029      	b.n	8000578 <case1+0x118>
	 case 2:
		LED_YELLOW_1();
 8000524:	f000 fc7a 	bl	8000e1c <LED_YELLOW_1>
		LED_YELLOW_3();
 8000528:	f000 fce2 	bl	8000ef0 <LED_YELLOW_3>
		if(j_1 <= 9){
 800052c:	4b64      	ldr	r3, [pc, #400]	; (80006c0 <case1+0x260>)
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	2b09      	cmp	r3, #9
 8000532:	dc07      	bgt.n	8000544 <case1+0xe4>
			sprintf(buffer1, "Traffic 1: %d ", j_1);
 8000534:	4b62      	ldr	r3, [pc, #392]	; (80006c0 <case1+0x260>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	461a      	mov	r2, r3
 800053a:	495b      	ldr	r1, [pc, #364]	; (80006a8 <case1+0x248>)
 800053c:	485b      	ldr	r0, [pc, #364]	; (80006ac <case1+0x24c>)
 800053e:	f003 fdcd 	bl	80040dc <siprintf>
 8000542:	e006      	b.n	8000552 <case1+0xf2>
		}else{
			sprintf(buffer1, "Traffic 1: %d", j_1);
 8000544:	4b5e      	ldr	r3, [pc, #376]	; (80006c0 <case1+0x260>)
 8000546:	681b      	ldr	r3, [r3, #0]
 8000548:	461a      	mov	r2, r3
 800054a:	4959      	ldr	r1, [pc, #356]	; (80006b0 <case1+0x250>)
 800054c:	4857      	ldr	r0, [pc, #348]	; (80006ac <case1+0x24c>)
 800054e:	f003 fdc5 	bl	80040dc <siprintf>
		}
		j_1--;
 8000552:	4b5b      	ldr	r3, [pc, #364]	; (80006c0 <case1+0x260>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	3b01      	subs	r3, #1
 8000558:	4a59      	ldr	r2, [pc, #356]	; (80006c0 <case1+0x260>)
 800055a:	6013      	str	r3, [r2, #0]
		if(j_1 == 0) {
 800055c:	4b58      	ldr	r3, [pc, #352]	; (80006c0 <case1+0x260>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d10b      	bne.n	800057c <case1+0x11c>
			j_1 = max_Yellow;
 8000564:	4b57      	ldr	r3, [pc, #348]	; (80006c4 <case1+0x264>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a55      	ldr	r2, [pc, #340]	; (80006c0 <case1+0x260>)
 800056a:	6013      	str	r3, [r2, #0]
			counter = 0;
 800056c:	4b4c      	ldr	r3, [pc, #304]	; (80006a0 <case1+0x240>)
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
		}
		break;
 8000572:	e003      	b.n	800057c <case1+0x11c>
		break;
 8000574:	bf00      	nop
 8000576:	e002      	b.n	800057e <case1+0x11e>
		break;
 8000578:	bf00      	nop
 800057a:	e000      	b.n	800057e <case1+0x11e>
		break;
 800057c:	bf00      	nop
	}

	switch(counter2){
 800057e:	4b52      	ldr	r3, [pc, #328]	; (80006c8 <case1+0x268>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	2b02      	cmp	r3, #2
 8000584:	d05b      	beq.n	800063e <case1+0x1de>
 8000586:	2b02      	cmp	r3, #2
 8000588:	f300 8086 	bgt.w	8000698 <case1+0x238>
 800058c:	2b00      	cmp	r3, #0
 800058e:	d002      	beq.n	8000596 <case1+0x136>
 8000590:	2b01      	cmp	r3, #1
 8000592:	d02a      	beq.n	80005ea <case1+0x18a>
 8000594:	e080      	b.n	8000698 <case1+0x238>
	case 0:
		LED_RED_2();
 8000596:	f000 fc51 	bl	8000e3c <LED_RED_2>
		LED_RED_4();
 800059a:	f000 fcbb 	bl	8000f14 <LED_RED_4>
		if(i_2 <= 9){
 800059e:	4b4b      	ldr	r3, [pc, #300]	; (80006cc <case1+0x26c>)
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	2b09      	cmp	r3, #9
 80005a4:	dc07      	bgt.n	80005b6 <case1+0x156>
			sprintf(buffer2, "Traffic 2: %d ", i_2);
 80005a6:	4b49      	ldr	r3, [pc, #292]	; (80006cc <case1+0x26c>)
 80005a8:	681b      	ldr	r3, [r3, #0]
 80005aa:	461a      	mov	r2, r3
 80005ac:	4948      	ldr	r1, [pc, #288]	; (80006d0 <case1+0x270>)
 80005ae:	4849      	ldr	r0, [pc, #292]	; (80006d4 <case1+0x274>)
 80005b0:	f003 fd94 	bl	80040dc <siprintf>
 80005b4:	e006      	b.n	80005c4 <case1+0x164>
		}else{
			sprintf(buffer2, "Traffic 2: %d", i_2);
 80005b6:	4b45      	ldr	r3, [pc, #276]	; (80006cc <case1+0x26c>)
 80005b8:	681b      	ldr	r3, [r3, #0]
 80005ba:	461a      	mov	r2, r3
 80005bc:	4946      	ldr	r1, [pc, #280]	; (80006d8 <case1+0x278>)
 80005be:	4845      	ldr	r0, [pc, #276]	; (80006d4 <case1+0x274>)
 80005c0:	f003 fd8c 	bl	80040dc <siprintf>
		}
		i_2--;
 80005c4:	4b41      	ldr	r3, [pc, #260]	; (80006cc <case1+0x26c>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	3b01      	subs	r3, #1
 80005ca:	4a40      	ldr	r2, [pc, #256]	; (80006cc <case1+0x26c>)
 80005cc:	6013      	str	r3, [r2, #0]
		if(i_2 == 0) {
 80005ce:	4b3f      	ldr	r3, [pc, #252]	; (80006cc <case1+0x26c>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	2b00      	cmp	r3, #0
 80005d4:	d15b      	bne.n	800068e <case1+0x22e>
			i_2 = max_Red;
 80005d6:	4b37      	ldr	r3, [pc, #220]	; (80006b4 <case1+0x254>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a3c      	ldr	r2, [pc, #240]	; (80006cc <case1+0x26c>)
 80005dc:	6013      	str	r3, [r2, #0]
			counter2++;
 80005de:	4b3a      	ldr	r3, [pc, #232]	; (80006c8 <case1+0x268>)
 80005e0:	681b      	ldr	r3, [r3, #0]
 80005e2:	3301      	adds	r3, #1
 80005e4:	4a38      	ldr	r2, [pc, #224]	; (80006c8 <case1+0x268>)
 80005e6:	6013      	str	r3, [r2, #0]
		}
		break;
 80005e8:	e051      	b.n	800068e <case1+0x22e>
	case 1:
		LED_GREEN_2();
 80005ea:	f000 fc39 	bl	8000e60 <LED_GREEN_2>
		LED_GREEN_4();
 80005ee:	f000 fca3 	bl	8000f38 <LED_GREEN_4>
		if(t_2 <= 9){
 80005f2:	4b3a      	ldr	r3, [pc, #232]	; (80006dc <case1+0x27c>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b09      	cmp	r3, #9
 80005f8:	dc07      	bgt.n	800060a <case1+0x1aa>
			sprintf(buffer2, "Traffic 2: %d ", t_2);
 80005fa:	4b38      	ldr	r3, [pc, #224]	; (80006dc <case1+0x27c>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	461a      	mov	r2, r3
 8000600:	4933      	ldr	r1, [pc, #204]	; (80006d0 <case1+0x270>)
 8000602:	4834      	ldr	r0, [pc, #208]	; (80006d4 <case1+0x274>)
 8000604:	f003 fd6a 	bl	80040dc <siprintf>
 8000608:	e006      	b.n	8000618 <case1+0x1b8>
		}else{
			sprintf(buffer2, "Traffic 2: %d", t_2);
 800060a:	4b34      	ldr	r3, [pc, #208]	; (80006dc <case1+0x27c>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	461a      	mov	r2, r3
 8000610:	4931      	ldr	r1, [pc, #196]	; (80006d8 <case1+0x278>)
 8000612:	4830      	ldr	r0, [pc, #192]	; (80006d4 <case1+0x274>)
 8000614:	f003 fd62 	bl	80040dc <siprintf>
		}
		t_2--;
 8000618:	4b30      	ldr	r3, [pc, #192]	; (80006dc <case1+0x27c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	3b01      	subs	r3, #1
 800061e:	4a2f      	ldr	r2, [pc, #188]	; (80006dc <case1+0x27c>)
 8000620:	6013      	str	r3, [r2, #0]
		if(t_2 == 0) {
 8000622:	4b2e      	ldr	r3, [pc, #184]	; (80006dc <case1+0x27c>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d133      	bne.n	8000692 <case1+0x232>
			t_2 = max_Green;
 800062a:	4b24      	ldr	r3, [pc, #144]	; (80006bc <case1+0x25c>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a2b      	ldr	r2, [pc, #172]	; (80006dc <case1+0x27c>)
 8000630:	6013      	str	r3, [r2, #0]
			counter2++;
 8000632:	4b25      	ldr	r3, [pc, #148]	; (80006c8 <case1+0x268>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	3301      	adds	r3, #1
 8000638:	4a23      	ldr	r2, [pc, #140]	; (80006c8 <case1+0x268>)
 800063a:	6013      	str	r3, [r2, #0]
		}
		break;
 800063c:	e029      	b.n	8000692 <case1+0x232>
	case 2:
		LED_YELLOW_2();
 800063e:	f000 fc21 	bl	8000e84 <LED_YELLOW_2>
		LED_YELLOW_4();
 8000642:	f000 fc8b 	bl	8000f5c <LED_YELLOW_4>
		if(j_2 <= 9){
 8000646:	4b26      	ldr	r3, [pc, #152]	; (80006e0 <case1+0x280>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	2b09      	cmp	r3, #9
 800064c:	dc07      	bgt.n	800065e <case1+0x1fe>
			sprintf(buffer2, "Traffic 2: %d ", j_2);
 800064e:	4b24      	ldr	r3, [pc, #144]	; (80006e0 <case1+0x280>)
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	461a      	mov	r2, r3
 8000654:	491e      	ldr	r1, [pc, #120]	; (80006d0 <case1+0x270>)
 8000656:	481f      	ldr	r0, [pc, #124]	; (80006d4 <case1+0x274>)
 8000658:	f003 fd40 	bl	80040dc <siprintf>
 800065c:	e006      	b.n	800066c <case1+0x20c>
		}else{
			sprintf(buffer2, "Traffic 2: %d", j_2);
 800065e:	4b20      	ldr	r3, [pc, #128]	; (80006e0 <case1+0x280>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	461a      	mov	r2, r3
 8000664:	491c      	ldr	r1, [pc, #112]	; (80006d8 <case1+0x278>)
 8000666:	481b      	ldr	r0, [pc, #108]	; (80006d4 <case1+0x274>)
 8000668:	f003 fd38 	bl	80040dc <siprintf>
		}
		j_2--;
 800066c:	4b1c      	ldr	r3, [pc, #112]	; (80006e0 <case1+0x280>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	3b01      	subs	r3, #1
 8000672:	4a1b      	ldr	r2, [pc, #108]	; (80006e0 <case1+0x280>)
 8000674:	6013      	str	r3, [r2, #0]
		if(j_2 == 0) {
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <case1+0x280>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b00      	cmp	r3, #0
 800067c:	d10b      	bne.n	8000696 <case1+0x236>
			j_2 = max_Yellow;
 800067e:	4b11      	ldr	r3, [pc, #68]	; (80006c4 <case1+0x264>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a17      	ldr	r2, [pc, #92]	; (80006e0 <case1+0x280>)
 8000684:	6013      	str	r3, [r2, #0]
			counter2 = 0;
 8000686:	4b10      	ldr	r3, [pc, #64]	; (80006c8 <case1+0x268>)
 8000688:	2200      	movs	r2, #0
 800068a:	601a      	str	r2, [r3, #0]
		}
		break;
 800068c:	e003      	b.n	8000696 <case1+0x236>
		break;
 800068e:	bf00      	nop
 8000690:	e002      	b.n	8000698 <case1+0x238>
		break;
 8000692:	bf00      	nop
 8000694:	e000      	b.n	8000698 <case1+0x238>
		break;
 8000696:	bf00      	nop
	}
	print();
 8000698:	f7ff fe64 	bl	8000364 <print>
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	2000014c 	.word	0x2000014c
 80006a4:	2000005c 	.word	0x2000005c
 80006a8:	0800496c 	.word	0x0800496c
 80006ac:	20000490 	.word	0x20000490
 80006b0:	0800497c 	.word	0x0800497c
 80006b4:	20000080 	.word	0x20000080
 80006b8:	20000064 	.word	0x20000064
 80006bc:	20000088 	.word	0x20000088
 80006c0:	20000060 	.word	0x20000060
 80006c4:	20000084 	.word	0x20000084
 80006c8:	20000058 	.word	0x20000058
 80006cc:	20000068 	.word	0x20000068
 80006d0:	0800498c 	.word	0x0800498c
 80006d4:	2000047c 	.word	0x2000047c
 80006d8:	0800499c 	.word	0x0800499c
 80006dc:	20000070 	.word	0x20000070
 80006e0:	2000006c 	.word	0x2000006c

080006e4 <case3>:

void case3() {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	switch(counter){
 80006e8:	4b1e      	ldr	r3, [pc, #120]	; (8000764 <case3+0x80>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	2b02      	cmp	r3, #2
 80006ee:	d028      	beq.n	8000742 <case3+0x5e>
 80006f0:	2b02      	cmp	r3, #2
 80006f2:	dc35      	bgt.n	8000760 <case3+0x7c>
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d002      	beq.n	80006fe <case3+0x1a>
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d011      	beq.n	8000720 <case3+0x3c>
		LED_YELLOW_3();
		sprintf(buffer1, "Den 1: %d", j_1);
		counter = 0;
		break;
	}
}
 80006fc:	e030      	b.n	8000760 <case3+0x7c>
		LED_RED_1();
 80006fe:	f000 fb6d 	bl	8000ddc <LED_RED_1>
		LED_RED_3();
 8000702:	f000 fbd1 	bl	8000ea8 <LED_RED_3>
		sprintf(buffer1, "Den 1: %d", i_1);
 8000706:	4b18      	ldr	r3, [pc, #96]	; (8000768 <case3+0x84>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	461a      	mov	r2, r3
 800070c:	4917      	ldr	r1, [pc, #92]	; (800076c <case3+0x88>)
 800070e:	4818      	ldr	r0, [pc, #96]	; (8000770 <case3+0x8c>)
 8000710:	f003 fce4 	bl	80040dc <siprintf>
		counter++;
 8000714:	4b13      	ldr	r3, [pc, #76]	; (8000764 <case3+0x80>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	3301      	adds	r3, #1
 800071a:	4a12      	ldr	r2, [pc, #72]	; (8000764 <case3+0x80>)
 800071c:	6013      	str	r3, [r2, #0]
		break;
 800071e:	e01f      	b.n	8000760 <case3+0x7c>
		LED_GREEN_1();
 8000720:	f000 fb6c 	bl	8000dfc <LED_GREEN_1>
		LED_GREEN_3();
 8000724:	f000 fbd2 	bl	8000ecc <LED_GREEN_3>
		sprintf(buffer1, "Den 1: %d", t_1);
 8000728:	4b12      	ldr	r3, [pc, #72]	; (8000774 <case3+0x90>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	461a      	mov	r2, r3
 800072e:	490f      	ldr	r1, [pc, #60]	; (800076c <case3+0x88>)
 8000730:	480f      	ldr	r0, [pc, #60]	; (8000770 <case3+0x8c>)
 8000732:	f003 fcd3 	bl	80040dc <siprintf>
		counter++;
 8000736:	4b0b      	ldr	r3, [pc, #44]	; (8000764 <case3+0x80>)
 8000738:	681b      	ldr	r3, [r3, #0]
 800073a:	3301      	adds	r3, #1
 800073c:	4a09      	ldr	r2, [pc, #36]	; (8000764 <case3+0x80>)
 800073e:	6013      	str	r3, [r2, #0]
		break;
 8000740:	e00e      	b.n	8000760 <case3+0x7c>
		LED_YELLOW_1();
 8000742:	f000 fb6b 	bl	8000e1c <LED_YELLOW_1>
		LED_YELLOW_3();
 8000746:	f000 fbd3 	bl	8000ef0 <LED_YELLOW_3>
		sprintf(buffer1, "Den 1: %d", j_1);
 800074a:	4b0b      	ldr	r3, [pc, #44]	; (8000778 <case3+0x94>)
 800074c:	681b      	ldr	r3, [r3, #0]
 800074e:	461a      	mov	r2, r3
 8000750:	4906      	ldr	r1, [pc, #24]	; (800076c <case3+0x88>)
 8000752:	4807      	ldr	r0, [pc, #28]	; (8000770 <case3+0x8c>)
 8000754:	f003 fcc2 	bl	80040dc <siprintf>
		counter = 0;
 8000758:	4b02      	ldr	r3, [pc, #8]	; (8000764 <case3+0x80>)
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
		break;
 800075e:	bf00      	nop
}
 8000760:	bf00      	nop
 8000762:	bd80      	pop	{r7, pc}
 8000764:	2000014c 	.word	0x2000014c
 8000768:	2000005c 	.word	0x2000005c
 800076c:	080049ac 	.word	0x080049ac
 8000770:	20000490 	.word	0x20000490
 8000774:	20000064 	.word	0x20000064
 8000778:	20000060 	.word	0x20000060

0800077c <case4>:

void case4() {
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	switch(counter2){
 8000780:	4b1e      	ldr	r3, [pc, #120]	; (80007fc <case4+0x80>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	2b02      	cmp	r3, #2
 8000786:	d028      	beq.n	80007da <case4+0x5e>
 8000788:	2b02      	cmp	r3, #2
 800078a:	dc35      	bgt.n	80007f8 <case4+0x7c>
 800078c:	2b00      	cmp	r3, #0
 800078e:	d002      	beq.n	8000796 <case4+0x1a>
 8000790:	2b01      	cmp	r3, #1
 8000792:	d011      	beq.n	80007b8 <case4+0x3c>
		LED_YELLOW_4();
		sprintf(buffer2, "Den 2: %d", j_2);
		counter2 = 0;
		break;
	}
}
 8000794:	e030      	b.n	80007f8 <case4+0x7c>
		LED_RED_2();
 8000796:	f000 fb51 	bl	8000e3c <LED_RED_2>
		LED_RED_4();
 800079a:	f000 fbbb 	bl	8000f14 <LED_RED_4>
		sprintf(buffer2, "Den 2: %d", i_2);
 800079e:	4b18      	ldr	r3, [pc, #96]	; (8000800 <case4+0x84>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	461a      	mov	r2, r3
 80007a4:	4917      	ldr	r1, [pc, #92]	; (8000804 <case4+0x88>)
 80007a6:	4818      	ldr	r0, [pc, #96]	; (8000808 <case4+0x8c>)
 80007a8:	f003 fc98 	bl	80040dc <siprintf>
		counter2++;
 80007ac:	4b13      	ldr	r3, [pc, #76]	; (80007fc <case4+0x80>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	3301      	adds	r3, #1
 80007b2:	4a12      	ldr	r2, [pc, #72]	; (80007fc <case4+0x80>)
 80007b4:	6013      	str	r3, [r2, #0]
		break;
 80007b6:	e01f      	b.n	80007f8 <case4+0x7c>
		LED_GREEN_2();
 80007b8:	f000 fb52 	bl	8000e60 <LED_GREEN_2>
		LED_GREEN_4();
 80007bc:	f000 fbbc 	bl	8000f38 <LED_GREEN_4>
		sprintf(buffer2, "Den 2: %d", t_2);
 80007c0:	4b12      	ldr	r3, [pc, #72]	; (800080c <case4+0x90>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	461a      	mov	r2, r3
 80007c6:	490f      	ldr	r1, [pc, #60]	; (8000804 <case4+0x88>)
 80007c8:	480f      	ldr	r0, [pc, #60]	; (8000808 <case4+0x8c>)
 80007ca:	f003 fc87 	bl	80040dc <siprintf>
		counter2++;
 80007ce:	4b0b      	ldr	r3, [pc, #44]	; (80007fc <case4+0x80>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	3301      	adds	r3, #1
 80007d4:	4a09      	ldr	r2, [pc, #36]	; (80007fc <case4+0x80>)
 80007d6:	6013      	str	r3, [r2, #0]
		break;
 80007d8:	e00e      	b.n	80007f8 <case4+0x7c>
		LED_YELLOW_2();
 80007da:	f000 fb53 	bl	8000e84 <LED_YELLOW_2>
		LED_YELLOW_4();
 80007de:	f000 fbbd 	bl	8000f5c <LED_YELLOW_4>
		sprintf(buffer2, "Den 2: %d", j_2);
 80007e2:	4b0b      	ldr	r3, [pc, #44]	; (8000810 <case4+0x94>)
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	461a      	mov	r2, r3
 80007e8:	4906      	ldr	r1, [pc, #24]	; (8000804 <case4+0x88>)
 80007ea:	4807      	ldr	r0, [pc, #28]	; (8000808 <case4+0x8c>)
 80007ec:	f003 fc76 	bl	80040dc <siprintf>
		counter2 = 0;
 80007f0:	4b02      	ldr	r3, [pc, #8]	; (80007fc <case4+0x80>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	601a      	str	r2, [r3, #0]
		break;
 80007f6:	bf00      	nop
}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000058 	.word	0x20000058
 8000800:	20000068 	.word	0x20000068
 8000804:	080049b8 	.word	0x080049b8
 8000808:	2000047c 	.word	0x2000047c
 800080c:	20000070 	.word	0x20000070
 8000810:	2000006c 	.word	0x2000006c

08000814 <case2>:
#include <stdio.h>
#include <stdlib.h>

int temp, test_1 = 0;

int case2(int mode,int a){
 8000814:	b580      	push	{r7, lr}
 8000816:	b088      	sub	sp, #32
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
 800081c:	6039      	str	r1, [r7, #0]
	if(en0 == 1)
 800081e:	4b5d      	ldr	r3, [pc, #372]	; (8000994 <case2+0x180>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	2b01      	cmp	r3, #1
 8000824:	d127      	bne.n	8000876 <case2+0x62>
		switch(mode){
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	2b03      	cmp	r3, #3
 800082a:	d01b      	beq.n	8000864 <case2+0x50>
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	2b03      	cmp	r3, #3
 8000830:	dc23      	bgt.n	800087a <case2+0x66>
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d003      	beq.n	8000840 <case2+0x2c>
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	2b02      	cmp	r3, #2
 800083c:	d009      	beq.n	8000852 <case2+0x3e>
 800083e:	e01c      	b.n	800087a <case2+0x66>
		case 1:
			LED_RED_1();
 8000840:	f000 facc 	bl	8000ddc <LED_RED_1>
			LED_RED_2();
 8000844:	f000 fafa 	bl	8000e3c <LED_RED_2>
			LED_RED_3();
 8000848:	f000 fb2e 	bl	8000ea8 <LED_RED_3>
			LED_RED_4();
 800084c:	f000 fb62 	bl	8000f14 <LED_RED_4>
			break;
 8000850:	e013      	b.n	800087a <case2+0x66>
		case 2:
			LED_YELLOW_1();
 8000852:	f000 fae3 	bl	8000e1c <LED_YELLOW_1>
			LED_YELLOW_2();
 8000856:	f000 fb15 	bl	8000e84 <LED_YELLOW_2>
			LED_YELLOW_3();
 800085a:	f000 fb49 	bl	8000ef0 <LED_YELLOW_3>
			LED_YELLOW_4();
 800085e:	f000 fb7d 	bl	8000f5c <LED_YELLOW_4>
			break;
 8000862:	e00a      	b.n	800087a <case2+0x66>
		case 3:
			LED_GREEN_1();
 8000864:	f000 faca 	bl	8000dfc <LED_GREEN_1>
			LED_GREEN_2();
 8000868:	f000 fafa 	bl	8000e60 <LED_GREEN_2>
			LED_GREEN_3();
 800086c:	f000 fb2e 	bl	8000ecc <LED_GREEN_3>
			LED_GREEN_4();
 8000870:	f000 fb62 	bl	8000f38 <LED_GREEN_4>
			break;
 8000874:	e001      	b.n	800087a <case2+0x66>
		}
	else{
		off_LED();
 8000876:	f000 fb83 	bl	8000f80 <off_LED>
	}

	if(button_flag[1] == 1){
 800087a:	4b47      	ldr	r3, [pc, #284]	; (8000998 <case2+0x184>)
 800087c:	685b      	ldr	r3, [r3, #4]
 800087e:	2b01      	cmp	r3, #1
 8000880:	d10b      	bne.n	800089a <case2+0x86>
	  button_flag[1] = 0;
 8000882:	4b45      	ldr	r3, [pc, #276]	; (8000998 <case2+0x184>)
 8000884:	2200      	movs	r2, #0
 8000886:	605a      	str	r2, [r3, #4]
	  if(a == 99){
 8000888:	683b      	ldr	r3, [r7, #0]
 800088a:	2b63      	cmp	r3, #99	; 0x63
 800088c:	d102      	bne.n	8000894 <case2+0x80>
		  a = 1;
 800088e:	2301      	movs	r3, #1
 8000890:	603b      	str	r3, [r7, #0]
 8000892:	e002      	b.n	800089a <case2+0x86>
	  }else
		  a++;
 8000894:	683b      	ldr	r3, [r7, #0]
 8000896:	3301      	adds	r3, #1
 8000898:	603b      	str	r3, [r7, #0]
	}
	if(button_flag[3] == 1){
 800089a:	4b3f      	ldr	r3, [pc, #252]	; (8000998 <case2+0x184>)
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d105      	bne.n	80008ae <case2+0x9a>
	  button_flag[3] = 0;
 80008a2:	4b3d      	ldr	r3, [pc, #244]	; (8000998 <case2+0x184>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	60da      	str	r2, [r3, #12]
	  a--;
 80008a8:	683b      	ldr	r3, [r7, #0]
 80008aa:	3b01      	subs	r3, #1
 80008ac:	603b      	str	r3, [r7, #0]
	}
	if(a == 0){
 80008ae:	683b      	ldr	r3, [r7, #0]
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d101      	bne.n	80008b8 <case2+0xa4>
	  a = 99;
 80008b4:	2363      	movs	r3, #99	; 0x63
 80008b6:	603b      	str	r3, [r7, #0]
	}
	if(button_flag[2] == 1){
 80008b8:	4b37      	ldr	r3, [pc, #220]	; (8000998 <case2+0x184>)
 80008ba:	689b      	ldr	r3, [r3, #8]
 80008bc:	2b01      	cmp	r3, #1
 80008be:	d11b      	bne.n	80008f8 <case2+0xe4>
	  button_flag[2] = 0;
 80008c0:	4b35      	ldr	r3, [pc, #212]	; (8000998 <case2+0x184>)
 80008c2:	2200      	movs	r2, #0
 80008c4:	609a      	str	r2, [r3, #8]
	  switch(mode){
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	2b03      	cmp	r3, #3
 80008ca:	d011      	beq.n	80008f0 <case2+0xdc>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b03      	cmp	r3, #3
 80008d0:	dc13      	bgt.n	80008fa <case2+0xe6>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d003      	beq.n	80008e0 <case2+0xcc>
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	2b02      	cmp	r3, #2
 80008dc:	d004      	beq.n	80008e8 <case2+0xd4>
 80008de:	e00c      	b.n	80008fa <case2+0xe6>
	  case 1:
		  prev_max_Red = a;
 80008e0:	4a2e      	ldr	r2, [pc, #184]	; (800099c <case2+0x188>)
 80008e2:	683b      	ldr	r3, [r7, #0]
 80008e4:	6013      	str	r3, [r2, #0]
		  break;
 80008e6:	e008      	b.n	80008fa <case2+0xe6>
	  case 2:
		  prev_max_Yellow = a;
 80008e8:	4a2d      	ldr	r2, [pc, #180]	; (80009a0 <case2+0x18c>)
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	6013      	str	r3, [r2, #0]
		  break;
 80008ee:	e004      	b.n	80008fa <case2+0xe6>
	  case 3:
		  prev_max_Green = a;
 80008f0:	4a2c      	ldr	r2, [pc, #176]	; (80009a4 <case2+0x190>)
 80008f2:	683b      	ldr	r3, [r7, #0]
 80008f4:	6013      	str	r3, [r2, #0]
		  break;
 80008f6:	e000      	b.n	80008fa <case2+0xe6>
	  }
	}
 80008f8:	bf00      	nop
	lcd_goto_XY(0, 0);
 80008fa:	2100      	movs	r1, #0
 80008fc:	2000      	movs	r0, #0
 80008fe:	f000 fa4b 	bl	8000d98 <lcd_goto_XY>
	char buffer[20];
	if(mode == 1){
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d111      	bne.n	800092c <case2+0x118>
		if(a <= 9){
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	2b09      	cmp	r3, #9
 800090c:	dc07      	bgt.n	800091e <case2+0x10a>
			sprintf(buffer, "Time Red: %d ", a);
 800090e:	f107 030c 	add.w	r3, r7, #12
 8000912:	683a      	ldr	r2, [r7, #0]
 8000914:	4924      	ldr	r1, [pc, #144]	; (80009a8 <case2+0x194>)
 8000916:	4618      	mov	r0, r3
 8000918:	f003 fbe0 	bl	80040dc <siprintf>
 800091c:	e006      	b.n	800092c <case2+0x118>
		}else{
			sprintf(buffer, "Time Red: %d", a);
 800091e:	f107 030c 	add.w	r3, r7, #12
 8000922:	683a      	ldr	r2, [r7, #0]
 8000924:	4921      	ldr	r1, [pc, #132]	; (80009ac <case2+0x198>)
 8000926:	4618      	mov	r0, r3
 8000928:	f003 fbd8 	bl	80040dc <siprintf>
		}
	}

	if(mode == 2){
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	2b02      	cmp	r3, #2
 8000930:	d111      	bne.n	8000956 <case2+0x142>
		if(a <= 9){
 8000932:	683b      	ldr	r3, [r7, #0]
 8000934:	2b09      	cmp	r3, #9
 8000936:	dc07      	bgt.n	8000948 <case2+0x134>
			sprintf(buffer, "Time Yellow: %d ", a);
 8000938:	f107 030c 	add.w	r3, r7, #12
 800093c:	683a      	ldr	r2, [r7, #0]
 800093e:	491c      	ldr	r1, [pc, #112]	; (80009b0 <case2+0x19c>)
 8000940:	4618      	mov	r0, r3
 8000942:	f003 fbcb 	bl	80040dc <siprintf>
 8000946:	e006      	b.n	8000956 <case2+0x142>
		}else{
			sprintf(buffer, "Time Yellow: %d", a);
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	683a      	ldr	r2, [r7, #0]
 800094e:	4919      	ldr	r1, [pc, #100]	; (80009b4 <case2+0x1a0>)
 8000950:	4618      	mov	r0, r3
 8000952:	f003 fbc3 	bl	80040dc <siprintf>
		}
	}

	if(mode == 3){
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	2b03      	cmp	r3, #3
 800095a:	d111      	bne.n	8000980 <case2+0x16c>
		if(a <= 9){
 800095c:	683b      	ldr	r3, [r7, #0]
 800095e:	2b09      	cmp	r3, #9
 8000960:	dc07      	bgt.n	8000972 <case2+0x15e>
			sprintf(buffer, "Time Green: %d ", a);
 8000962:	f107 030c 	add.w	r3, r7, #12
 8000966:	683a      	ldr	r2, [r7, #0]
 8000968:	4913      	ldr	r1, [pc, #76]	; (80009b8 <case2+0x1a4>)
 800096a:	4618      	mov	r0, r3
 800096c:	f003 fbb6 	bl	80040dc <siprintf>
 8000970:	e006      	b.n	8000980 <case2+0x16c>
		}else{
			sprintf(buffer, "Time Green: %d", a);
 8000972:	f107 030c 	add.w	r3, r7, #12
 8000976:	683a      	ldr	r2, [r7, #0]
 8000978:	4910      	ldr	r1, [pc, #64]	; (80009bc <case2+0x1a8>)
 800097a:	4618      	mov	r0, r3
 800097c:	f003 fbae 	bl	80040dc <siprintf>
		}
	}
	lcd_send_string(buffer);
 8000980:	f107 030c 	add.w	r3, r7, #12
 8000984:	4618      	mov	r0, r3
 8000986:	f000 f9eb 	bl	8000d60 <lcd_send_string>
	return a;
 800098a:	683b      	ldr	r3, [r7, #0]
}
 800098c:	4618      	mov	r0, r3
 800098e:	3720      	adds	r7, #32
 8000990:	46bd      	mov	sp, r7
 8000992:	bd80      	pop	{r7, pc}
 8000994:	20000050 	.word	0x20000050
 8000998:	20000124 	.word	0x20000124
 800099c:	2000008c 	.word	0x2000008c
 80009a0:	20000090 	.word	0x20000090
 80009a4:	20000094 	.word	0x20000094
 80009a8:	080049c4 	.word	0x080049c4
 80009ac:	080049d4 	.word	0x080049d4
 80009b0:	080049e4 	.word	0x080049e4
 80009b4:	080049f8 	.word	0x080049f8
 80009b8:	08004a08 	.word	0x08004a08
 80009bc:	08004a18 	.word	0x08004a18

080009c0 <fsm_manual>:


void fsm_manual(){
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b08a      	sub	sp, #40	; 0x28
 80009c4:	af00      	add	r7, sp, #0
	if(button_flag[0] == 1){
 80009c6:	4b85      	ldr	r3, [pc, #532]	; (8000bdc <fsm_manual+0x21c>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d157      	bne.n	8000a7e <fsm_manual+0xbe>
		lcd_clear_display();
 80009ce:	f000 f9dc 	bl	8000d8a <lcd_clear_display>
		button_flag[0] = 0;
 80009d2:	4b82      	ldr	r3, [pc, #520]	; (8000bdc <fsm_manual+0x21c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	601a      	str	r2, [r3, #0]
		mode++;
 80009d8:	4b81      	ldr	r3, [pc, #516]	; (8000be0 <fsm_manual+0x220>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	3301      	adds	r3, #1
 80009de:	4a80      	ldr	r2, [pc, #512]	; (8000be0 <fsm_manual+0x220>)
 80009e0:	6013      	str	r3, [r2, #0]
		test_1 = 1;
 80009e2:	4b80      	ldr	r3, [pc, #512]	; (8000be4 <fsm_manual+0x224>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	601a      	str	r2, [r3, #0]
		if(mode == 4 || mode == 6) {
 80009e8:	4b7d      	ldr	r3, [pc, #500]	; (8000be0 <fsm_manual+0x220>)
 80009ea:	681b      	ldr	r3, [r3, #0]
 80009ec:	2b04      	cmp	r3, #4
 80009ee:	d003      	beq.n	80009f8 <fsm_manual+0x38>
 80009f0:	4b7b      	ldr	r3, [pc, #492]	; (8000be0 <fsm_manual+0x220>)
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	2b06      	cmp	r3, #6
 80009f6:	d139      	bne.n	8000a6c <fsm_manual+0xac>
			SCH_Delete_Task(2);
 80009f8:	2002      	movs	r0, #2
 80009fa:	f000 fe0b 	bl	8001614 <SCH_Delete_Task>
			lcd_clear_display();
 80009fe:	f000 f9c4 	bl	8000d8a <lcd_clear_display>
			if(prev_max_Red == prev_max_Green + prev_max_Yellow){
 8000a02:	4b79      	ldr	r3, [pc, #484]	; (8000be8 <fsm_manual+0x228>)
 8000a04:	681a      	ldr	r2, [r3, #0]
 8000a06:	4b79      	ldr	r3, [pc, #484]	; (8000bec <fsm_manual+0x22c>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	441a      	add	r2, r3
 8000a0c:	4b78      	ldr	r3, [pc, #480]	; (8000bf0 <fsm_manual+0x230>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	429a      	cmp	r2, r3
 8000a12:	d10c      	bne.n	8000a2e <fsm_manual+0x6e>
				max_Red = prev_max_Red;
 8000a14:	4b76      	ldr	r3, [pc, #472]	; (8000bf0 <fsm_manual+0x230>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	4a76      	ldr	r2, [pc, #472]	; (8000bf4 <fsm_manual+0x234>)
 8000a1a:	6013      	str	r3, [r2, #0]
				max_Green = prev_max_Green;
 8000a1c:	4b72      	ldr	r3, [pc, #456]	; (8000be8 <fsm_manual+0x228>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	4a75      	ldr	r2, [pc, #468]	; (8000bf8 <fsm_manual+0x238>)
 8000a22:	6013      	str	r3, [r2, #0]
				max_Yellow = prev_max_Yellow;
 8000a24:	4b71      	ldr	r3, [pc, #452]	; (8000bec <fsm_manual+0x22c>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	4a74      	ldr	r2, [pc, #464]	; (8000bfc <fsm_manual+0x23c>)
 8000a2a:	6013      	str	r3, [r2, #0]
 8000a2c:	e018      	b.n	8000a60 <fsm_manual+0xa0>
			}else if(prev_max_Red > prev_max_Yellow){
 8000a2e:	4b70      	ldr	r3, [pc, #448]	; (8000bf0 <fsm_manual+0x230>)
 8000a30:	681a      	ldr	r2, [r3, #0]
 8000a32:	4b6e      	ldr	r3, [pc, #440]	; (8000bec <fsm_manual+0x22c>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	429a      	cmp	r2, r3
 8000a38:	dd12      	ble.n	8000a60 <fsm_manual+0xa0>
				prev_max_Green = prev_max_Red - prev_max_Yellow;
 8000a3a:	4b6d      	ldr	r3, [pc, #436]	; (8000bf0 <fsm_manual+0x230>)
 8000a3c:	681a      	ldr	r2, [r3, #0]
 8000a3e:	4b6b      	ldr	r3, [pc, #428]	; (8000bec <fsm_manual+0x22c>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	1ad3      	subs	r3, r2, r3
 8000a44:	4a68      	ldr	r2, [pc, #416]	; (8000be8 <fsm_manual+0x228>)
 8000a46:	6013      	str	r3, [r2, #0]
				max_Red = prev_max_Red;
 8000a48:	4b69      	ldr	r3, [pc, #420]	; (8000bf0 <fsm_manual+0x230>)
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a69      	ldr	r2, [pc, #420]	; (8000bf4 <fsm_manual+0x234>)
 8000a4e:	6013      	str	r3, [r2, #0]
				max_Green = prev_max_Green;
 8000a50:	4b65      	ldr	r3, [pc, #404]	; (8000be8 <fsm_manual+0x228>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a68      	ldr	r2, [pc, #416]	; (8000bf8 <fsm_manual+0x238>)
 8000a56:	6013      	str	r3, [r2, #0]
				max_Yellow = prev_max_Yellow;
 8000a58:	4b64      	ldr	r3, [pc, #400]	; (8000bec <fsm_manual+0x22c>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a67      	ldr	r2, [pc, #412]	; (8000bfc <fsm_manual+0x23c>)
 8000a5e:	6013      	str	r3, [r2, #0]
			}
			Reset();
 8000a60:	f7ff fc96 	bl	8000390 <Reset>
			mode = 0;
 8000a64:	4b5e      	ldr	r3, [pc, #376]	; (8000be0 <fsm_manual+0x220>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	e008      	b.n	8000a7e <fsm_manual+0xbe>
		}
		else if(mode == 1){
 8000a6c:	4b5c      	ldr	r3, [pc, #368]	; (8000be0 <fsm_manual+0x220>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	2b01      	cmp	r3, #1
 8000a72:	d104      	bne.n	8000a7e <fsm_manual+0xbe>
			SCH_Add_Task(setup_Led7SEG, 50, 50);
 8000a74:	2232      	movs	r2, #50	; 0x32
 8000a76:	2132      	movs	r1, #50	; 0x32
 8000a78:	4861      	ldr	r0, [pc, #388]	; (8000c00 <fsm_manual+0x240>)
 8000a7a:	f000 fcc7 	bl	800140c <SCH_Add_Task>
		}
	}
	if(mode != 0 && mode != 6){
 8000a7e:	4b58      	ldr	r3, [pc, #352]	; (8000be0 <fsm_manual+0x220>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d016      	beq.n	8000ab4 <fsm_manual+0xf4>
 8000a86:	4b56      	ldr	r3, [pc, #344]	; (8000be0 <fsm_manual+0x220>)
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	2b06      	cmp	r3, #6
 8000a8c:	d012      	beq.n	8000ab4 <fsm_manual+0xf4>
		lcd_goto_XY(1, 0);
 8000a8e:	2100      	movs	r1, #0
 8000a90:	2001      	movs	r0, #1
 8000a92:	f000 f981 	bl	8000d98 <lcd_goto_XY>
		char buffer[20];
		sprintf(buffer, "Mode: %d", mode + 1);
 8000a96:	4b52      	ldr	r3, [pc, #328]	; (8000be0 <fsm_manual+0x220>)
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	1c5a      	adds	r2, r3, #1
 8000a9c:	f107 0314 	add.w	r3, r7, #20
 8000aa0:	4958      	ldr	r1, [pc, #352]	; (8000c04 <fsm_manual+0x244>)
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f003 fb1a 	bl	80040dc <siprintf>
		lcd_send_string(buffer);
 8000aa8:	f107 0314 	add.w	r3, r7, #20
 8000aac:	4618      	mov	r0, r3
 8000aae:	f000 f957 	bl	8000d60 <lcd_send_string>
	if(mode != 0 && mode != 6){
 8000ab2:	e010      	b.n	8000ad6 <fsm_manual+0x116>
	}else if(mode == 6){
 8000ab4:	4b4a      	ldr	r3, [pc, #296]	; (8000be0 <fsm_manual+0x220>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2b06      	cmp	r3, #6
 8000aba:	d10c      	bne.n	8000ad6 <fsm_manual+0x116>
		lcd_goto_XY(1, 0);
 8000abc:	2100      	movs	r1, #0
 8000abe:	2001      	movs	r0, #1
 8000ac0:	f000 f96a 	bl	8000d98 <lcd_goto_XY>
		char buffer[20];
		sprintf(buffer, "Mode manual");
 8000ac4:	463b      	mov	r3, r7
 8000ac6:	4950      	ldr	r1, [pc, #320]	; (8000c08 <fsm_manual+0x248>)
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f003 fb07 	bl	80040dc <siprintf>
		lcd_send_string(buffer);
 8000ace:	463b      	mov	r3, r7
 8000ad0:	4618      	mov	r0, r3
 8000ad2:	f000 f945 	bl	8000d60 <lcd_send_string>
	}
	switch(mode){
 8000ad6:	4b42      	ldr	r3, [pc, #264]	; (8000be0 <fsm_manual+0x220>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	2b03      	cmp	r3, #3
 8000adc:	d852      	bhi.n	8000b84 <fsm_manual+0x1c4>
 8000ade:	a201      	add	r2, pc, #4	; (adr r2, 8000ae4 <fsm_manual+0x124>)
 8000ae0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ae4:	08000af5 	.word	0x08000af5
 8000ae8:	08000afb 	.word	0x08000afb
 8000aec:	08000b29 	.word	0x08000b29
 8000af0:	08000b57 	.word	0x08000b57
	case 0:
	  case1();
 8000af4:	f7ff fcb4 	bl	8000460 <case1>
	  break;
 8000af8:	e044      	b.n	8000b84 <fsm_manual+0x1c4>
	case 1:
		if(test_1 == 1){
 8000afa:	4b3a      	ldr	r3, [pc, #232]	; (8000be4 <fsm_manual+0x224>)
 8000afc:	681b      	ldr	r3, [r3, #0]
 8000afe:	2b01      	cmp	r3, #1
 8000b00:	d106      	bne.n	8000b10 <fsm_manual+0x150>
			temp = max_Red;
 8000b02:	4b3c      	ldr	r3, [pc, #240]	; (8000bf4 <fsm_manual+0x234>)
 8000b04:	681b      	ldr	r3, [r3, #0]
 8000b06:	4a41      	ldr	r2, [pc, #260]	; (8000c0c <fsm_manual+0x24c>)
 8000b08:	6013      	str	r3, [r2, #0]
			test_1 = 0;
 8000b0a:	4b36      	ldr	r3, [pc, #216]	; (8000be4 <fsm_manual+0x224>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	601a      	str	r2, [r3, #0]
		}
		temp = case2(mode, temp);
 8000b10:	4b33      	ldr	r3, [pc, #204]	; (8000be0 <fsm_manual+0x220>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	4a3d      	ldr	r2, [pc, #244]	; (8000c0c <fsm_manual+0x24c>)
 8000b16:	6812      	ldr	r2, [r2, #0]
 8000b18:	4611      	mov	r1, r2
 8000b1a:	4618      	mov	r0, r3
 8000b1c:	f7ff fe7a 	bl	8000814 <case2>
 8000b20:	4603      	mov	r3, r0
 8000b22:	4a3a      	ldr	r2, [pc, #232]	; (8000c0c <fsm_manual+0x24c>)
 8000b24:	6013      	str	r3, [r2, #0]
		break;
 8000b26:	e02d      	b.n	8000b84 <fsm_manual+0x1c4>
	case 2:
		if(test_1 == 1){
 8000b28:	4b2e      	ldr	r3, [pc, #184]	; (8000be4 <fsm_manual+0x224>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	2b01      	cmp	r3, #1
 8000b2e:	d106      	bne.n	8000b3e <fsm_manual+0x17e>
			temp = max_Yellow;
 8000b30:	4b32      	ldr	r3, [pc, #200]	; (8000bfc <fsm_manual+0x23c>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	4a35      	ldr	r2, [pc, #212]	; (8000c0c <fsm_manual+0x24c>)
 8000b36:	6013      	str	r3, [r2, #0]
			test_1 = 0;
 8000b38:	4b2a      	ldr	r3, [pc, #168]	; (8000be4 <fsm_manual+0x224>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	601a      	str	r2, [r3, #0]
		}
		temp = case2(mode, temp);
 8000b3e:	4b28      	ldr	r3, [pc, #160]	; (8000be0 <fsm_manual+0x220>)
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	4a32      	ldr	r2, [pc, #200]	; (8000c0c <fsm_manual+0x24c>)
 8000b44:	6812      	ldr	r2, [r2, #0]
 8000b46:	4611      	mov	r1, r2
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f7ff fe63 	bl	8000814 <case2>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	4a2e      	ldr	r2, [pc, #184]	; (8000c0c <fsm_manual+0x24c>)
 8000b52:	6013      	str	r3, [r2, #0]
		break;
 8000b54:	e016      	b.n	8000b84 <fsm_manual+0x1c4>
	case 3:
		if(test_1 == 1){
 8000b56:	4b23      	ldr	r3, [pc, #140]	; (8000be4 <fsm_manual+0x224>)
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	2b01      	cmp	r3, #1
 8000b5c:	d106      	bne.n	8000b6c <fsm_manual+0x1ac>
			temp = max_Green;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	; (8000bf8 <fsm_manual+0x238>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	4a2a      	ldr	r2, [pc, #168]	; (8000c0c <fsm_manual+0x24c>)
 8000b64:	6013      	str	r3, [r2, #0]
			test_1 = 0;
 8000b66:	4b1f      	ldr	r3, [pc, #124]	; (8000be4 <fsm_manual+0x224>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	601a      	str	r2, [r3, #0]
		}
		temp = case2(mode, temp);
 8000b6c:	4b1c      	ldr	r3, [pc, #112]	; (8000be0 <fsm_manual+0x220>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a26      	ldr	r2, [pc, #152]	; (8000c0c <fsm_manual+0x24c>)
 8000b72:	6812      	ldr	r2, [r2, #0]
 8000b74:	4611      	mov	r1, r2
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff fe4c 	bl	8000814 <case2>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	4a23      	ldr	r2, [pc, #140]	; (8000c0c <fsm_manual+0x24c>)
 8000b80:	6013      	str	r3, [r2, #0]
		break;
 8000b82:	bf00      	nop
	}
	if(PRESSED_STATE_0 == 1){
 8000b84:	4b22      	ldr	r3, [pc, #136]	; (8000c10 <fsm_manual+0x250>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b01      	cmp	r3, #1
 8000b8a:	d109      	bne.n	8000ba0 <fsm_manual+0x1e0>
		lcd_clear_display();
 8000b8c:	f000 f8fd 	bl	8000d8a <lcd_clear_display>
		case3();
 8000b90:	f7ff fda8 	bl	80006e4 <case3>
		mode = 5;
 8000b94:	4b12      	ldr	r3, [pc, #72]	; (8000be0 <fsm_manual+0x220>)
 8000b96:	2205      	movs	r2, #5
 8000b98:	601a      	str	r2, [r3, #0]
		PRESSED_STATE_0 = 0;
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	; (8000c10 <fsm_manual+0x250>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	601a      	str	r2, [r3, #0]
	}
	if(mode == 5){
 8000ba0:	4b0f      	ldr	r3, [pc, #60]	; (8000be0 <fsm_manual+0x220>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b05      	cmp	r3, #5
 8000ba6:	d115      	bne.n	8000bd4 <fsm_manual+0x214>
		if(button_flag[1] == 1){
 8000ba8:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <fsm_manual+0x21c>)
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	2b01      	cmp	r3, #1
 8000bae:	d106      	bne.n	8000bbe <fsm_manual+0x1fe>
			lcd_clear_display();
 8000bb0:	f000 f8eb 	bl	8000d8a <lcd_clear_display>
			case3();
 8000bb4:	f7ff fd96 	bl	80006e4 <case3>
			button_flag[1] = 0;
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <fsm_manual+0x21c>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	605a      	str	r2, [r3, #4]
		}
		if(button_flag[2] == 1){
 8000bbe:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <fsm_manual+0x21c>)
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d106      	bne.n	8000bd4 <fsm_manual+0x214>
			lcd_clear_display();
 8000bc6:	f000 f8e0 	bl	8000d8a <lcd_clear_display>
			case4();
 8000bca:	f7ff fdd7 	bl	800077c <case4>
			button_flag[2] = 0;
 8000bce:	4b03      	ldr	r3, [pc, #12]	; (8000bdc <fsm_manual+0x21c>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
		}
	}
}
 8000bd4:	bf00      	nop
 8000bd6:	3728      	adds	r7, #40	; 0x28
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000124 	.word	0x20000124
 8000be0:	2000013c 	.word	0x2000013c
 8000be4:	20000138 	.word	0x20000138
 8000be8:	20000094 	.word	0x20000094
 8000bec:	20000090 	.word	0x20000090
 8000bf0:	2000008c 	.word	0x2000008c
 8000bf4:	20000080 	.word	0x20000080
 8000bf8:	20000088 	.word	0x20000088
 8000bfc:	20000084 	.word	0x20000084
 8000c00:	08000c15 	.word	0x08000c15
 8000c04:	08004a28 	.word	0x08004a28
 8000c08:	08004a34 	.word	0x08004a34
 8000c0c:	20000478 	.word	0x20000478
 8000c10:	20000134 	.word	0x20000134

08000c14 <setup_Led7SEG>:

#include "fsm_setting.h"

int mode = 0, en0 = 1, en1 = 0, en2 = 1, en3 = 0;

void setup_Led7SEG(){
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
	switch(en0){
 8000c18:	4b09      	ldr	r3, [pc, #36]	; (8000c40 <setup_Led7SEG+0x2c>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d002      	beq.n	8000c26 <setup_Led7SEG+0x12>
 8000c20:	2b01      	cmp	r3, #1
 8000c22:	d004      	beq.n	8000c2e <setup_Led7SEG+0x1a>
		break;
	case 1:
		en0 = 0;
		break;
	}
}
 8000c24:	e007      	b.n	8000c36 <setup_Led7SEG+0x22>
		en0 = 1;
 8000c26:	4b06      	ldr	r3, [pc, #24]	; (8000c40 <setup_Led7SEG+0x2c>)
 8000c28:	2201      	movs	r2, #1
 8000c2a:	601a      	str	r2, [r3, #0]
		break;
 8000c2c:	e003      	b.n	8000c36 <setup_Led7SEG+0x22>
		en0 = 0;
 8000c2e:	4b04      	ldr	r3, [pc, #16]	; (8000c40 <setup_Led7SEG+0x2c>)
 8000c30:	2200      	movs	r2, #0
 8000c32:	601a      	str	r2, [r3, #0]
		break;
 8000c34:	bf00      	nop
}
 8000c36:	bf00      	nop
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bc80      	pop	{r7}
 8000c3c:	4770      	bx	lr
 8000c3e:	bf00      	nop
 8000c40:	20000050 	.word	0x20000050

08000c44 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b086      	sub	sp, #24
 8000c48:	af02      	add	r7, sp, #8
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000c4e:	79fb      	ldrb	r3, [r7, #7]
 8000c50:	f023 030f 	bic.w	r3, r3, #15
 8000c54:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000c56:	79fb      	ldrb	r3, [r7, #7]
 8000c58:	011b      	lsls	r3, r3, #4
 8000c5a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000c5c:	7bfb      	ldrb	r3, [r7, #15]
 8000c5e:	f043 030c 	orr.w	r3, r3, #12
 8000c62:	b2db      	uxtb	r3, r3
 8000c64:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000c66:	7bfb      	ldrb	r3, [r7, #15]
 8000c68:	f043 0308 	orr.w	r3, r3, #8
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000c70:	7bbb      	ldrb	r3, [r7, #14]
 8000c72:	f043 030c 	orr.w	r3, r3, #12
 8000c76:	b2db      	uxtb	r3, r3
 8000c78:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000c7a:	7bbb      	ldrb	r3, [r7, #14]
 8000c7c:	f043 0308 	orr.w	r3, r3, #8
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000c84:	f107 0208 	add.w	r2, r7, #8
 8000c88:	2364      	movs	r3, #100	; 0x64
 8000c8a:	9300      	str	r3, [sp, #0]
 8000c8c:	2304      	movs	r3, #4
 8000c8e:	2142      	movs	r1, #66	; 0x42
 8000c90:	4803      	ldr	r0, [pc, #12]	; (8000ca0 <lcd_send_cmd+0x5c>)
 8000c92:	f001 fc41 	bl	8002518 <HAL_I2C_Master_Transmit>
}
 8000c96:	bf00      	nop
 8000c98:	3710      	adds	r7, #16
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	200004a4 	.word	0x200004a4

08000ca4 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b086      	sub	sp, #24
 8000ca8:	af02      	add	r7, sp, #8
 8000caa:	4603      	mov	r3, r0
 8000cac:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	f023 030f 	bic.w	r3, r3, #15
 8000cb4:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000cb6:	79fb      	ldrb	r3, [r7, #7]
 8000cb8:	011b      	lsls	r3, r3, #4
 8000cba:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]
 8000cbe:	f043 030d 	orr.w	r3, r3, #13
 8000cc2:	b2db      	uxtb	r3, r3
 8000cc4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000cc6:	7bfb      	ldrb	r3, [r7, #15]
 8000cc8:	f043 0309 	orr.w	r3, r3, #9
 8000ccc:	b2db      	uxtb	r3, r3
 8000cce:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000cd0:	7bbb      	ldrb	r3, [r7, #14]
 8000cd2:	f043 030d 	orr.w	r3, r3, #13
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000cda:	7bbb      	ldrb	r3, [r7, #14]
 8000cdc:	f043 0309 	orr.w	r3, r3, #9
 8000ce0:	b2db      	uxtb	r3, r3
 8000ce2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ce4:	f107 0208 	add.w	r2, r7, #8
 8000ce8:	2364      	movs	r3, #100	; 0x64
 8000cea:	9300      	str	r3, [sp, #0]
 8000cec:	2304      	movs	r3, #4
 8000cee:	2142      	movs	r1, #66	; 0x42
 8000cf0:	4803      	ldr	r0, [pc, #12]	; (8000d00 <lcd_send_data+0x5c>)
 8000cf2:	f001 fc11 	bl	8002518 <HAL_I2C_Master_Transmit>
}
 8000cf6:	bf00      	nop
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	200004a4 	.word	0x200004a4

08000d04 <lcd_init>:

void lcd_init (void) {
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000d08:	2033      	movs	r0, #51	; 0x33
 8000d0a:	f7ff ff9b 	bl	8000c44 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000d0e:	2032      	movs	r0, #50	; 0x32
 8000d10:	f7ff ff98 	bl	8000c44 <lcd_send_cmd>
	HAL_Delay(50);
 8000d14:	2032      	movs	r0, #50	; 0x32
 8000d16:	f000 ffd5 	bl	8001cc4 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000d1a:	2028      	movs	r0, #40	; 0x28
 8000d1c:	f7ff ff92 	bl	8000c44 <lcd_send_cmd>
	HAL_Delay(50);
 8000d20:	2032      	movs	r0, #50	; 0x32
 8000d22:	f000 ffcf 	bl	8001cc4 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000d26:	2001      	movs	r0, #1
 8000d28:	f7ff ff8c 	bl	8000c44 <lcd_send_cmd>
	HAL_Delay(50);
 8000d2c:	2032      	movs	r0, #50	; 0x32
 8000d2e:	f000 ffc9 	bl	8001cc4 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000d32:	2006      	movs	r0, #6
 8000d34:	f7ff ff86 	bl	8000c44 <lcd_send_cmd>
	HAL_Delay(50);
 8000d38:	2032      	movs	r0, #50	; 0x32
 8000d3a:	f000 ffc3 	bl	8001cc4 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8000d3e:	200c      	movs	r0, #12
 8000d40:	f7ff ff80 	bl	8000c44 <lcd_send_cmd>
	HAL_Delay(50);
 8000d44:	2032      	movs	r0, #50	; 0x32
 8000d46:	f000 ffbd 	bl	8001cc4 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000d4a:	2002      	movs	r0, #2
 8000d4c:	f7ff ff7a 	bl	8000c44 <lcd_send_cmd>
	HAL_Delay(50);
 8000d50:	2032      	movs	r0, #50	; 0x32
 8000d52:	f000 ffb7 	bl	8001cc4 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000d56:	2080      	movs	r0, #128	; 0x80
 8000d58:	f7ff ff74 	bl	8000c44 <lcd_send_cmd>
}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b082      	sub	sp, #8
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000d68:	e006      	b.n	8000d78 <lcd_send_string+0x18>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	1c5a      	adds	r2, r3, #1
 8000d6e:	607a      	str	r2, [r7, #4]
 8000d70:	781b      	ldrb	r3, [r3, #0]
 8000d72:	4618      	mov	r0, r3
 8000d74:	f7ff ff96 	bl	8000ca4 <lcd_send_data>
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d1f4      	bne.n	8000d6a <lcd_send_string+0xa>
}
 8000d80:	bf00      	nop
 8000d82:	bf00      	nop
 8000d84:	3708      	adds	r7, #8
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <lcd_clear_display>:

void lcd_clear_display (void)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8000d8e:	2001      	movs	r0, #1
 8000d90:	f7ff ff58 	bl	8000c44 <lcd_send_cmd>
}
 8000d94:	bf00      	nop
 8000d96:	bd80      	pop	{r7, pc}

08000d98 <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b084      	sub	sp, #16
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1) 
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d108      	bne.n	8000dba <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	b2da      	uxtb	r2, r3
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	b2db      	uxtb	r3, r3
 8000db0:	4413      	add	r3, r2
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	337f      	adds	r3, #127	; 0x7f
 8000db6:	73fb      	strb	r3, [r7, #15]
 8000db8:	e008      	b.n	8000dcc <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	3340      	adds	r3, #64	; 0x40
 8000dc0:	b2db      	uxtb	r3, r3
 8000dc2:	b25b      	sxtb	r3, r3
 8000dc4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000dc8:	b25b      	sxtb	r3, r3
 8000dca:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	4618      	mov	r0, r3
 8000dd0:	f7ff ff38 	bl	8000c44 <lcd_send_cmd>
}
 8000dd4:	bf00      	nop
 8000dd6:	3710      	adds	r7, #16
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <LED_RED_1>:
 */

#include "led_traffic.h"


void LED_RED_1(void) {
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_SET);
 8000de0:	2201      	movs	r2, #1
 8000de2:	2108      	movs	r1, #8
 8000de4:	4804      	ldr	r0, [pc, #16]	; (8000df8 <LED_RED_1+0x1c>)
 8000de6:	f001 fa3a 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_SET);
 8000dea:	2201      	movs	r2, #1
 8000dec:	2120      	movs	r1, #32
 8000dee:	4802      	ldr	r0, [pc, #8]	; (8000df8 <LED_RED_1+0x1c>)
 8000df0:	f001 fa35 	bl	800225e <HAL_GPIO_WritePin>
}
 8000df4:	bf00      	nop
 8000df6:	bd80      	pop	{r7, pc}
 8000df8:	40010c00 	.word	0x40010c00

08000dfc <LED_GREEN_1>:

void LED_GREEN_1(void) {
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_SET);
 8000e00:	2201      	movs	r2, #1
 8000e02:	2108      	movs	r1, #8
 8000e04:	4804      	ldr	r0, [pc, #16]	; (8000e18 <LED_GREEN_1+0x1c>)
 8000e06:	f001 fa2a 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2120      	movs	r1, #32
 8000e0e:	4802      	ldr	r0, [pc, #8]	; (8000e18 <LED_GREEN_1+0x1c>)
 8000e10:	f001 fa25 	bl	800225e <HAL_GPIO_WritePin>
}
 8000e14:	bf00      	nop
 8000e16:	bd80      	pop	{r7, pc}
 8000e18:	40010c00 	.word	0x40010c00

08000e1c <LED_YELLOW_1>:

void LED_YELLOW_1(void){
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000e20:	2200      	movs	r2, #0
 8000e22:	2108      	movs	r1, #8
 8000e24:	4804      	ldr	r0, [pc, #16]	; (8000e38 <LED_YELLOW_1+0x1c>)
 8000e26:	f001 fa1a 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_SET);
 8000e2a:	2201      	movs	r2, #1
 8000e2c:	2120      	movs	r1, #32
 8000e2e:	4802      	ldr	r0, [pc, #8]	; (8000e38 <LED_YELLOW_1+0x1c>)
 8000e30:	f001 fa15 	bl	800225e <HAL_GPIO_WritePin>
}
 8000e34:	bf00      	nop
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40010c00 	.word	0x40010c00

08000e3c <LED_RED_2>:

void LED_RED_2(void) {
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_SET);
 8000e40:	2201      	movs	r2, #1
 8000e42:	2110      	movs	r1, #16
 8000e44:	4805      	ldr	r0, [pc, #20]	; (8000e5c <LED_RED_2+0x20>)
 8000e46:	f001 fa0a 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_SET);
 8000e4a:	2201      	movs	r2, #1
 8000e4c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e50:	4802      	ldr	r0, [pc, #8]	; (8000e5c <LED_RED_2+0x20>)
 8000e52:	f001 fa04 	bl	800225e <HAL_GPIO_WritePin>
}
 8000e56:	bf00      	nop
 8000e58:	bd80      	pop	{r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	40010c00 	.word	0x40010c00

08000e60 <LED_GREEN_2>:

void LED_GREEN_2(void) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_SET);
 8000e64:	2201      	movs	r2, #1
 8000e66:	2110      	movs	r1, #16
 8000e68:	4805      	ldr	r0, [pc, #20]	; (8000e80 <LED_GREEN_2+0x20>)
 8000e6a:	f001 f9f8 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000e6e:	2200      	movs	r2, #0
 8000e70:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e74:	4802      	ldr	r0, [pc, #8]	; (8000e80 <LED_GREEN_2+0x20>)
 8000e76:	f001 f9f2 	bl	800225e <HAL_GPIO_WritePin>
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40010c00 	.word	0x40010c00

08000e84 <LED_YELLOW_2>:

void LED_YELLOW_2(void){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	2110      	movs	r1, #16
 8000e8c:	4805      	ldr	r0, [pc, #20]	; (8000ea4 <LED_YELLOW_2+0x20>)
 8000e8e:	f001 f9e6 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_SET);
 8000e92:	2201      	movs	r2, #1
 8000e94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e98:	4802      	ldr	r0, [pc, #8]	; (8000ea4 <LED_YELLOW_2+0x20>)
 8000e9a:	f001 f9e0 	bl	800225e <HAL_GPIO_WritePin>
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
 8000ea2:	bf00      	nop
 8000ea4:	40010c00 	.word	0x40010c00

08000ea8 <LED_RED_3>:

void LED_RED_3(void) {
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 8000eac:	2201      	movs	r2, #1
 8000eae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eb2:	4805      	ldr	r0, [pc, #20]	; (8000ec8 <LED_RED_3+0x20>)
 8000eb4:	f001 f9d3 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_SET);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ebe:	4802      	ldr	r0, [pc, #8]	; (8000ec8 <LED_RED_3+0x20>)
 8000ec0:	f001 f9cd 	bl	800225e <HAL_GPIO_WritePin>
}
 8000ec4:	bf00      	nop
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40010800 	.word	0x40010800

08000ecc <LED_GREEN_3>:

void LED_GREEN_3(void) {
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ed6:	4805      	ldr	r0, [pc, #20]	; (8000eec <LED_GREEN_3+0x20>)
 8000ed8:	f001 f9c1 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000ee2:	4802      	ldr	r0, [pc, #8]	; (8000eec <LED_GREEN_3+0x20>)
 8000ee4:	f001 f9bb 	bl	800225e <HAL_GPIO_WritePin>
}
 8000ee8:	bf00      	nop
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40010800 	.word	0x40010800

08000ef0 <LED_YELLOW_3>:

void LED_YELLOW_3(void){
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000efa:	4805      	ldr	r0, [pc, #20]	; (8000f10 <LED_YELLOW_3+0x20>)
 8000efc:	f001 f9af 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_SET);
 8000f00:	2201      	movs	r2, #1
 8000f02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f06:	4802      	ldr	r0, [pc, #8]	; (8000f10 <LED_YELLOW_3+0x20>)
 8000f08:	f001 f9a9 	bl	800225e <HAL_GPIO_WritePin>
}
 8000f0c:	bf00      	nop
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	40010800 	.word	0x40010800

08000f14 <LED_RED_4>:

void LED_RED_4(void) {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2180      	movs	r1, #128	; 0x80
 8000f1c:	4804      	ldr	r0, [pc, #16]	; (8000f30 <LED_RED_4+0x1c>)
 8000f1e:	f001 f99e 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(h_GPIO_Port, h_Pin, GPIO_PIN_SET);
 8000f22:	2201      	movs	r2, #1
 8000f24:	2140      	movs	r1, #64	; 0x40
 8000f26:	4803      	ldr	r0, [pc, #12]	; (8000f34 <LED_RED_4+0x20>)
 8000f28:	f001 f999 	bl	800225e <HAL_GPIO_WritePin>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	40011000 	.word	0x40011000
 8000f34:	40010c00 	.word	0x40010c00

08000f38 <LED_GREEN_4>:

void LED_GREEN_4(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_SET);
 8000f3c:	2201      	movs	r2, #1
 8000f3e:	2180      	movs	r1, #128	; 0x80
 8000f40:	4804      	ldr	r0, [pc, #16]	; (8000f54 <LED_GREEN_4+0x1c>)
 8000f42:	f001 f98c 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(h_GPIO_Port, h_Pin, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2140      	movs	r1, #64	; 0x40
 8000f4a:	4803      	ldr	r0, [pc, #12]	; (8000f58 <LED_GREEN_4+0x20>)
 8000f4c:	f001 f987 	bl	800225e <HAL_GPIO_WritePin>
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	40011000 	.word	0x40011000
 8000f58:	40010c00 	.word	0x40010c00

08000f5c <LED_YELLOW_4>:

void LED_YELLOW_4(void){
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 8000f60:	2200      	movs	r2, #0
 8000f62:	2180      	movs	r1, #128	; 0x80
 8000f64:	4804      	ldr	r0, [pc, #16]	; (8000f78 <LED_YELLOW_4+0x1c>)
 8000f66:	f001 f97a 	bl	800225e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(h_GPIO_Port, h_Pin, GPIO_PIN_SET);
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	2140      	movs	r1, #64	; 0x40
 8000f6e:	4803      	ldr	r0, [pc, #12]	; (8000f7c <LED_YELLOW_4+0x20>)
 8000f70:	f001 f975 	bl	800225e <HAL_GPIO_WritePin>
}
 8000f74:	bf00      	nop
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	40011000 	.word	0x40011000
 8000f7c:	40010c00 	.word	0x40010c00

08000f80 <off_LED>:


void off_LED(void){
 8000f80:	b580      	push	{r7, lr}
 8000f82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, GPIO_PIN_RESET);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2108      	movs	r1, #8
 8000f88:	4815      	ldr	r0, [pc, #84]	; (8000fe0 <off_LED+0x60>)
 8000f8a:	f001 f968 	bl	800225e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, GPIO_PIN_RESET);
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2120      	movs	r1, #32
 8000f92:	4813      	ldr	r0, [pc, #76]	; (8000fe0 <off_LED+0x60>)
 8000f94:	f001 f963 	bl	800225e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2110      	movs	r1, #16
 8000f9c:	4810      	ldr	r0, [pc, #64]	; (8000fe0 <off_LED+0x60>)
 8000f9e:	f001 f95e 	bl	800225e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, GPIO_PIN_RESET);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fa8:	480d      	ldr	r0, [pc, #52]	; (8000fe0 <off_LED+0x60>)
 8000faa:	f001 f958 	bl	800225e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, GPIO_PIN_RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fb4:	480b      	ldr	r0, [pc, #44]	; (8000fe4 <off_LED+0x64>)
 8000fb6:	f001 f952 	bl	800225e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fc0:	4808      	ldr	r0, [pc, #32]	; (8000fe4 <off_LED+0x64>)
 8000fc2:	f001 f94c 	bl	800225e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	2180      	movs	r1, #128	; 0x80
 8000fca:	4807      	ldr	r0, [pc, #28]	; (8000fe8 <off_LED+0x68>)
 8000fcc:	f001 f947 	bl	800225e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(h_GPIO_Port, h_Pin, GPIO_PIN_RESET);
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	2140      	movs	r1, #64	; 0x40
 8000fd4:	4802      	ldr	r0, [pc, #8]	; (8000fe0 <off_LED+0x60>)
 8000fd6:	f001 f942 	bl	800225e <HAL_GPIO_WritePin>
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	40010c00 	.word	0x40010c00
 8000fe4:	40010800 	.word	0x40010800
 8000fe8:	40011000 	.word	0x40011000

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff0:	f000 fe06 	bl	8001c00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff4:	f000 f81e 	bl	8001034 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ff8:	f000 f92c 	bl	8001254 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000ffc:	f000 f88a 	bl	8001114 <MX_TIM2_Init>
  MX_I2C1_Init();
 8001000:	f000 f85a 	bl	80010b8 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001004:	f000 f8d2 	bl	80011ac <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001008:	f000 f8fa 	bl	8001200 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 800100c:	f7ff fe7a 	bl	8000d04 <lcd_init>
  HAL_TIM_Base_Start_IT(&htim2);
 8001010:	4806      	ldr	r0, [pc, #24]	; (800102c <main+0x40>)
 8001012:	f002 fa37 	bl	8003484 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  SCH_Add_Task(fsm_manual, 1000, 1000);
 8001016:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800101a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800101e:	4804      	ldr	r0, [pc, #16]	; (8001030 <main+0x44>)
 8001020:	f000 f9f4 	bl	800140c <SCH_Add_Task>
  while (1)
  {
	  SCH_Dispatch_Task();
 8001024:	f000 fbb4 	bl	8001790 <SCH_Dispatch_Task>
 8001028:	e7fc      	b.n	8001024 <main+0x38>
 800102a:	bf00      	nop
 800102c:	200004f8 	.word	0x200004f8
 8001030:	080009c1 	.word	0x080009c1

08001034 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b090      	sub	sp, #64	; 0x40
 8001038:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800103a:	f107 0318 	add.w	r3, r7, #24
 800103e:	2228      	movs	r2, #40	; 0x28
 8001040:	2100      	movs	r1, #0
 8001042:	4618      	mov	r0, r3
 8001044:	f003 f80e 	bl	8004064 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001048:	1d3b      	adds	r3, r7, #4
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
 800104e:	605a      	str	r2, [r3, #4]
 8001050:	609a      	str	r2, [r3, #8]
 8001052:	60da      	str	r2, [r3, #12]
 8001054:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001056:	2302      	movs	r3, #2
 8001058:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800105a:	2301      	movs	r3, #1
 800105c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800105e:	2310      	movs	r3, #16
 8001060:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001062:	2302      	movs	r3, #2
 8001064:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8001066:	2300      	movs	r3, #0
 8001068:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800106a:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800106e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001070:	f107 0318 	add.w	r3, r7, #24
 8001074:	4618      	mov	r0, r3
 8001076:	f001 fda7 	bl	8002bc8 <HAL_RCC_OscConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001080:	f000 f984 	bl	800138c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001084:	230f      	movs	r3, #15
 8001086:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001088:	2302      	movs	r3, #2
 800108a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800108c:	2300      	movs	r3, #0
 800108e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001090:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001094:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800109a:	1d3b      	adds	r3, r7, #4
 800109c:	2102      	movs	r1, #2
 800109e:	4618      	mov	r0, r3
 80010a0:	f002 f812 	bl	80030c8 <HAL_RCC_ClockConfig>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <SystemClock_Config+0x7a>
  {
    Error_Handler();
 80010aa:	f000 f96f 	bl	800138c <Error_Handler>
  }
}
 80010ae:	bf00      	nop
 80010b0:	3740      	adds	r7, #64	; 0x40
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}
	...

080010b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80010bc:	4b12      	ldr	r3, [pc, #72]	; (8001108 <MX_I2C1_Init+0x50>)
 80010be:	4a13      	ldr	r2, [pc, #76]	; (800110c <MX_I2C1_Init+0x54>)
 80010c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80010c2:	4b11      	ldr	r3, [pc, #68]	; (8001108 <MX_I2C1_Init+0x50>)
 80010c4:	4a12      	ldr	r2, [pc, #72]	; (8001110 <MX_I2C1_Init+0x58>)
 80010c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80010c8:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <MX_I2C1_Init+0x50>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	; (8001108 <MX_I2C1_Init+0x50>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <MX_I2C1_Init+0x50>)
 80010d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80010da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010dc:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <MX_I2C1_Init+0x50>)
 80010de:	2200      	movs	r2, #0
 80010e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80010e2:	4b09      	ldr	r3, [pc, #36]	; (8001108 <MX_I2C1_Init+0x50>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010e8:	4b07      	ldr	r3, [pc, #28]	; (8001108 <MX_I2C1_Init+0x50>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80010ee:	4b06      	ldr	r3, [pc, #24]	; (8001108 <MX_I2C1_Init+0x50>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80010f4:	4804      	ldr	r0, [pc, #16]	; (8001108 <MX_I2C1_Init+0x50>)
 80010f6:	f001 f8cb 	bl	8002290 <HAL_I2C_Init>
 80010fa:	4603      	mov	r3, r0
 80010fc:	2b00      	cmp	r3, #0
 80010fe:	d001      	beq.n	8001104 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001100:	f000 f944 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	200004a4 	.word	0x200004a4
 800110c:	40005400 	.word	0x40005400
 8001110:	000186a0 	.word	0x000186a0

08001114 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800111a:	f107 0308 	add.w	r3, r7, #8
 800111e:	2200      	movs	r2, #0
 8001120:	601a      	str	r2, [r3, #0]
 8001122:	605a      	str	r2, [r3, #4]
 8001124:	609a      	str	r2, [r3, #8]
 8001126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001128:	463b      	mov	r3, r7
 800112a:	2200      	movs	r2, #0
 800112c:	601a      	str	r2, [r3, #0]
 800112e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001130:	4b1d      	ldr	r3, [pc, #116]	; (80011a8 <MX_TIM2_Init+0x94>)
 8001132:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001136:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001138:	4b1b      	ldr	r3, [pc, #108]	; (80011a8 <MX_TIM2_Init+0x94>)
 800113a:	2200      	movs	r2, #0
 800113c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800113e:	4b1a      	ldr	r3, [pc, #104]	; (80011a8 <MX_TIM2_Init+0x94>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001144:	4b18      	ldr	r3, [pc, #96]	; (80011a8 <MX_TIM2_Init+0x94>)
 8001146:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800114a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800114c:	4b16      	ldr	r3, [pc, #88]	; (80011a8 <MX_TIM2_Init+0x94>)
 800114e:	2200      	movs	r2, #0
 8001150:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001152:	4b15      	ldr	r3, [pc, #84]	; (80011a8 <MX_TIM2_Init+0x94>)
 8001154:	2200      	movs	r2, #0
 8001156:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001158:	4813      	ldr	r0, [pc, #76]	; (80011a8 <MX_TIM2_Init+0x94>)
 800115a:	f002 f943 	bl	80033e4 <HAL_TIM_Base_Init>
 800115e:	4603      	mov	r3, r0
 8001160:	2b00      	cmp	r3, #0
 8001162:	d001      	beq.n	8001168 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001164:	f000 f912 	bl	800138c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001168:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800116c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800116e:	f107 0308 	add.w	r3, r7, #8
 8001172:	4619      	mov	r1, r3
 8001174:	480c      	ldr	r0, [pc, #48]	; (80011a8 <MX_TIM2_Init+0x94>)
 8001176:	f002 fac7 	bl	8003708 <HAL_TIM_ConfigClockSource>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001180:	f000 f904 	bl	800138c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001184:	2300      	movs	r3, #0
 8001186:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001188:	2300      	movs	r3, #0
 800118a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800118c:	463b      	mov	r3, r7
 800118e:	4619      	mov	r1, r3
 8001190:	4805      	ldr	r0, [pc, #20]	; (80011a8 <MX_TIM2_Init+0x94>)
 8001192:	f002 fca9 	bl	8003ae8 <HAL_TIMEx_MasterConfigSynchronization>
 8001196:	4603      	mov	r3, r0
 8001198:	2b00      	cmp	r3, #0
 800119a:	d001      	beq.n	80011a0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800119c:	f000 f8f6 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80011a0:	bf00      	nop
 80011a2:	3718      	adds	r7, #24
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}
 80011a8:	200004f8 	.word	0x200004f8

080011ac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011b0:	4b11      	ldr	r3, [pc, #68]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011b2:	4a12      	ldr	r2, [pc, #72]	; (80011fc <MX_USART2_UART_Init+0x50>)
 80011b4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80011bc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011be:	4b0e      	ldr	r3, [pc, #56]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011c4:	4b0c      	ldr	r3, [pc, #48]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011ca:	4b0b      	ldr	r3, [pc, #44]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011d0:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011d2:	220c      	movs	r2, #12
 80011d4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011d6:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011d8:	2200      	movs	r2, #0
 80011da:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80011dc:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011de:	2200      	movs	r2, #0
 80011e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80011e2:	4805      	ldr	r0, [pc, #20]	; (80011f8 <MX_USART2_UART_Init+0x4c>)
 80011e4:	f002 fcf0 	bl	8003bc8 <HAL_UART_Init>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80011ee:	f000 f8cd 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80011f2:	bf00      	nop
 80011f4:	bd80      	pop	{r7, pc}
 80011f6:	bf00      	nop
 80011f8:	20000430 	.word	0x20000430
 80011fc:	40004400 	.word	0x40004400

08001200 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001204:	4b11      	ldr	r3, [pc, #68]	; (800124c <MX_USART3_UART_Init+0x4c>)
 8001206:	4a12      	ldr	r2, [pc, #72]	; (8001250 <MX_USART3_UART_Init+0x50>)
 8001208:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800120a:	4b10      	ldr	r3, [pc, #64]	; (800124c <MX_USART3_UART_Init+0x4c>)
 800120c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001210:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <MX_USART3_UART_Init+0x4c>)
 8001214:	2200      	movs	r2, #0
 8001216:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001218:	4b0c      	ldr	r3, [pc, #48]	; (800124c <MX_USART3_UART_Init+0x4c>)
 800121a:	2200      	movs	r2, #0
 800121c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800121e:	4b0b      	ldr	r3, [pc, #44]	; (800124c <MX_USART3_UART_Init+0x4c>)
 8001220:	2200      	movs	r2, #0
 8001222:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001224:	4b09      	ldr	r3, [pc, #36]	; (800124c <MX_USART3_UART_Init+0x4c>)
 8001226:	220c      	movs	r2, #12
 8001228:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800122a:	4b08      	ldr	r3, [pc, #32]	; (800124c <MX_USART3_UART_Init+0x4c>)
 800122c:	2200      	movs	r2, #0
 800122e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001230:	4b06      	ldr	r3, [pc, #24]	; (800124c <MX_USART3_UART_Init+0x4c>)
 8001232:	2200      	movs	r2, #0
 8001234:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001236:	4805      	ldr	r0, [pc, #20]	; (800124c <MX_USART3_UART_Init+0x4c>)
 8001238:	f002 fcc6 	bl	8003bc8 <HAL_UART_Init>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d001      	beq.n	8001246 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001242:	f000 f8a3 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	200003e8 	.word	0x200003e8
 8001250:	40004800 	.word	0x40004800

08001254 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001254:	b580      	push	{r7, lr}
 8001256:	b088      	sub	sp, #32
 8001258:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800125a:	f107 0310 	add.w	r3, r7, #16
 800125e:	2200      	movs	r2, #0
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	605a      	str	r2, [r3, #4]
 8001264:	609a      	str	r2, [r3, #8]
 8001266:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001268:	4b3e      	ldr	r3, [pc, #248]	; (8001364 <MX_GPIO_Init+0x110>)
 800126a:	699b      	ldr	r3, [r3, #24]
 800126c:	4a3d      	ldr	r2, [pc, #244]	; (8001364 <MX_GPIO_Init+0x110>)
 800126e:	f043 0304 	orr.w	r3, r3, #4
 8001272:	6193      	str	r3, [r2, #24]
 8001274:	4b3b      	ldr	r3, [pc, #236]	; (8001364 <MX_GPIO_Init+0x110>)
 8001276:	699b      	ldr	r3, [r3, #24]
 8001278:	f003 0304 	and.w	r3, r3, #4
 800127c:	60fb      	str	r3, [r7, #12]
 800127e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001280:	4b38      	ldr	r3, [pc, #224]	; (8001364 <MX_GPIO_Init+0x110>)
 8001282:	699b      	ldr	r3, [r3, #24]
 8001284:	4a37      	ldr	r2, [pc, #220]	; (8001364 <MX_GPIO_Init+0x110>)
 8001286:	f043 0308 	orr.w	r3, r3, #8
 800128a:	6193      	str	r3, [r2, #24]
 800128c:	4b35      	ldr	r3, [pc, #212]	; (8001364 <MX_GPIO_Init+0x110>)
 800128e:	699b      	ldr	r3, [r3, #24]
 8001290:	f003 0308 	and.w	r3, r3, #8
 8001294:	60bb      	str	r3, [r7, #8]
 8001296:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001298:	4b32      	ldr	r3, [pc, #200]	; (8001364 <MX_GPIO_Init+0x110>)
 800129a:	699b      	ldr	r3, [r3, #24]
 800129c:	4a31      	ldr	r2, [pc, #196]	; (8001364 <MX_GPIO_Init+0x110>)
 800129e:	f043 0310 	orr.w	r3, r3, #16
 80012a2:	6193      	str	r3, [r2, #24]
 80012a4:	4b2f      	ldr	r3, [pc, #188]	; (8001364 <MX_GPIO_Init+0x110>)
 80012a6:	699b      	ldr	r3, [r3, #24]
 80012a8:	f003 0310 	and.w	r3, r3, #16
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED_Pin|e_Pin|f_Pin, GPIO_PIN_RESET);
 80012b0:	2200      	movs	r2, #0
 80012b2:	f44f 7148 	mov.w	r1, #800	; 0x320
 80012b6:	482c      	ldr	r0, [pc, #176]	; (8001368 <MX_GPIO_Init+0x114>)
 80012b8:	f000 ffd1 	bl	800225e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, d_Pin|a_Pin|c_Pin|b_Pin
 80012bc:	2200      	movs	r2, #0
 80012be:	f44f 619f 	mov.w	r1, #1272	; 0x4f8
 80012c2:	482a      	ldr	r0, [pc, #168]	; (800136c <MX_GPIO_Init+0x118>)
 80012c4:	f000 ffcb 	bl	800225e <HAL_GPIO_WritePin>
                          |h_Pin|GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, GPIO_PIN_RESET);
 80012c8:	2200      	movs	r2, #0
 80012ca:	2180      	movs	r1, #128	; 0x80
 80012cc:	4828      	ldr	r0, [pc, #160]	; (8001370 <MX_GPIO_Init+0x11c>)
 80012ce:	f000 ffc6 	bl	800225e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Button1_Pin Button2_Pin Button3_Pin */
  GPIO_InitStruct.Pin = Button1_Pin|Button2_Pin|Button3_Pin;
 80012d2:	2313      	movs	r3, #19
 80012d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012de:	f107 0310 	add.w	r3, r7, #16
 80012e2:	4619      	mov	r1, r3
 80012e4:	4820      	ldr	r0, [pc, #128]	; (8001368 <MX_GPIO_Init+0x114>)
 80012e6:	f000 fe1f 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin e_Pin f_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|e_Pin|f_Pin;
 80012ea:	f44f 7348 	mov.w	r3, #800	; 0x320
 80012ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012f0:	2301      	movs	r3, #1
 80012f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f8:	2302      	movs	r3, #2
 80012fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012fc:	f107 0310 	add.w	r3, r7, #16
 8001300:	4619      	mov	r1, r3
 8001302:	4819      	ldr	r0, [pc, #100]	; (8001368 <MX_GPIO_Init+0x114>)
 8001304:	f000 fe10 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button4_Pin */
  GPIO_InitStruct.Pin = Button4_Pin;
 8001308:	2301      	movs	r3, #1
 800130a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800130c:	2300      	movs	r3, #0
 800130e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001310:	2300      	movs	r3, #0
 8001312:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Button4_GPIO_Port, &GPIO_InitStruct);
 8001314:	f107 0310 	add.w	r3, r7, #16
 8001318:	4619      	mov	r1, r3
 800131a:	4814      	ldr	r0, [pc, #80]	; (800136c <MX_GPIO_Init+0x118>)
 800131c:	f000 fe04 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pins : d_Pin a_Pin c_Pin b_Pin
                           h_Pin PB7 */
  GPIO_InitStruct.Pin = d_Pin|a_Pin|c_Pin|b_Pin
 8001320:	f44f 639f 	mov.w	r3, #1272	; 0x4f8
 8001324:	613b      	str	r3, [r7, #16]
                          |h_Pin|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001326:	2301      	movs	r3, #1
 8001328:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800132a:	2300      	movs	r3, #0
 800132c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800132e:	2302      	movs	r3, #2
 8001330:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001332:	f107 0310 	add.w	r3, r7, #16
 8001336:	4619      	mov	r1, r3
 8001338:	480c      	ldr	r0, [pc, #48]	; (800136c <MX_GPIO_Init+0x118>)
 800133a:	f000 fdf5 	bl	8001f28 <HAL_GPIO_Init>

  /*Configure GPIO pin : g_Pin */
  GPIO_InitStruct.Pin = g_Pin;
 800133e:	2380      	movs	r3, #128	; 0x80
 8001340:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001342:	2301      	movs	r3, #1
 8001344:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134a:	2302      	movs	r3, #2
 800134c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(g_GPIO_Port, &GPIO_InitStruct);
 800134e:	f107 0310 	add.w	r3, r7, #16
 8001352:	4619      	mov	r1, r3
 8001354:	4806      	ldr	r0, [pc, #24]	; (8001370 <MX_GPIO_Init+0x11c>)
 8001356:	f000 fde7 	bl	8001f28 <HAL_GPIO_Init>

}
 800135a:	bf00      	nop
 800135c:	3720      	adds	r7, #32
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	40021000 	.word	0x40021000
 8001368:	40010800 	.word	0x40010800
 800136c:	40010c00 	.word	0x40010c00
 8001370:	40011000 	.word	0x40011000

08001374 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback ( TIM_HandleTypeDef * htim )
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b082      	sub	sp, #8
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
	getKeyInput();
 800137c:	f7fe ff32 	bl	80001e4 <getKeyInput>
	SCH_Update();
 8001380:	f000 f824 	bl	80013cc <SCH_Update>
}
 8001384:	bf00      	nop
 8001386:	3708      	adds	r7, #8
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001390:	b672      	cpsid	i
}
 8001392:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001394:	e7fe      	b.n	8001394 <Error_Handler+0x8>
	...

08001398 <Get_New_Task_ID>:


//SCHEDULER STATIC FUNCTION
//static void TIMER_Init(void);

static uint32_t Get_New_Task_ID(void) {
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
   newTaskID++;
 800139c:	4b0a      	ldr	r3, [pc, #40]	; (80013c8 <Get_New_Task_ID+0x30>)
 800139e:	881b      	ldrh	r3, [r3, #0]
 80013a0:	3301      	adds	r3, #1
 80013a2:	b29a      	uxth	r2, r3
 80013a4:	4b08      	ldr	r3, [pc, #32]	; (80013c8 <Get_New_Task_ID+0x30>)
 80013a6:	801a      	strh	r2, [r3, #0]
   if (newTaskID == NO_TASK_ID)
 80013a8:	4b07      	ldr	r3, [pc, #28]	; (80013c8 <Get_New_Task_ID+0x30>)
 80013aa:	881b      	ldrh	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d105      	bne.n	80013bc <Get_New_Task_ID+0x24>
   {
      newTaskID++;
 80013b0:	4b05      	ldr	r3, [pc, #20]	; (80013c8 <Get_New_Task_ID+0x30>)
 80013b2:	881b      	ldrh	r3, [r3, #0]
 80013b4:	3301      	adds	r3, #1
 80013b6:	b29a      	uxth	r2, r3
 80013b8:	4b03      	ldr	r3, [pc, #12]	; (80013c8 <Get_New_Task_ID+0x30>)
 80013ba:	801a      	strh	r2, [r3, #0]
   }
   return newTaskID;
 80013bc:	4b02      	ldr	r3, [pc, #8]	; (80013c8 <Get_New_Task_ID+0x30>)
 80013be:	881b      	ldrh	r3, [r3, #0]
}
 80013c0:	4618      	mov	r0, r3
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	200003d4 	.word	0x200003d4

080013cc <SCH_Update>:
	 MX_IWDG_Init(); //Watchdog init
}



void SCH_Update(void){
 80013cc:	b480      	push	{r7}
 80013ce:	af00      	add	r7, sp, #0
    // check if there is a task at this location
    //count_SCH_Update++;
    if (SCH_tasks_G[0].pTask && SCH_tasks_G[0].RunMe == 0)
 80013d0:	4b0d      	ldr	r3, [pc, #52]	; (8001408 <SCH_Update+0x3c>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d013      	beq.n	8001400 <SCH_Update+0x34>
 80013d8:	4b0b      	ldr	r3, [pc, #44]	; (8001408 <SCH_Update+0x3c>)
 80013da:	7b1b      	ldrb	r3, [r3, #12]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d10f      	bne.n	8001400 <SCH_Update+0x34>
    {
       if (SCH_tasks_G[0].Delay > 0)
 80013e0:	4b09      	ldr	r3, [pc, #36]	; (8001408 <SCH_Update+0x3c>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d004      	beq.n	80013f2 <SCH_Update+0x26>
       {
          SCH_tasks_G[0].Delay = SCH_tasks_G[0].Delay - 1;
 80013e8:	4b07      	ldr	r3, [pc, #28]	; (8001408 <SCH_Update+0x3c>)
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	3b01      	subs	r3, #1
 80013ee:	4a06      	ldr	r2, [pc, #24]	; (8001408 <SCH_Update+0x3c>)
 80013f0:	6053      	str	r3, [r2, #4]
       }
       if (SCH_tasks_G[0].Delay == 0)
 80013f2:	4b05      	ldr	r3, [pc, #20]	; (8001408 <SCH_Update+0x3c>)
 80013f4:	685b      	ldr	r3, [r3, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d102      	bne.n	8001400 <SCH_Update+0x34>
       {
          SCH_tasks_G[0].RunMe = 1;
 80013fa:	4b03      	ldr	r3, [pc, #12]	; (8001408 <SCH_Update+0x3c>)
 80013fc:	2201      	movs	r2, #1
 80013fe:	731a      	strb	r2, [r3, #12]
       }
    }
}
 8001400:	bf00      	nop
 8001402:	46bd      	mov	sp, r7
 8001404:	bc80      	pop	{r7}
 8001406:	4770      	bx	lr
 8001408:	20000154 	.word	0x20000154

0800140c <SCH_Add_Task>:

uint32_t SCH_Add_Task(void(* pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 800140c:	b580      	push	{r7, lr}
 800140e:	b088      	sub	sp, #32
 8001410:	af00      	add	r7, sp, #0
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
	DELAY = DELAY;
	PERIOD = PERIOD;
	uint16_t newTaskIndex = 0;
 8001418:	2300      	movs	r3, #0
 800141a:	83fb      	strh	r3, [r7, #30]
   uint32_t sumDelay = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	61bb      	str	r3, [r7, #24]
   uint32_t newDelay = 0;
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]

   for (newTaskIndex ; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++)
 8001424:	e0e5      	b.n	80015f2 <SCH_Add_Task+0x1e6>
   {
      sumDelay = sumDelay + SCH_tasks_G[newTaskIndex].Delay;
 8001426:	8bfb      	ldrh	r3, [r7, #30]
 8001428:	4a79      	ldr	r2, [pc, #484]	; (8001610 <SCH_Add_Task+0x204>)
 800142a:	011b      	lsls	r3, r3, #4
 800142c:	4413      	add	r3, r2
 800142e:	3304      	adds	r3, #4
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	69ba      	ldr	r2, [r7, #24]
 8001434:	4413      	add	r3, r2
 8001436:	61bb      	str	r3, [r7, #24]
      if (sumDelay > DELAY)
 8001438:	69ba      	ldr	r2, [r7, #24]
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	429a      	cmp	r2, r3
 800143e:	f240 808f 	bls.w	8001560 <SCH_Add_Task+0x154>
      {
         newDelay = DELAY - (sumDelay - SCH_tasks_G[newTaskIndex].Delay);
 8001442:	8bfb      	ldrh	r3, [r7, #30]
 8001444:	4a72      	ldr	r2, [pc, #456]	; (8001610 <SCH_Add_Task+0x204>)
 8001446:	011b      	lsls	r3, r3, #4
 8001448:	4413      	add	r3, r2
 800144a:	3304      	adds	r3, #4
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	69bb      	ldr	r3, [r7, #24]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	68ba      	ldr	r2, [r7, #8]
 8001454:	4413      	add	r3, r2
 8001456:	613b      	str	r3, [r7, #16]
         SCH_tasks_G[newTaskIndex].Delay = sumDelay - DELAY;
 8001458:	8bfb      	ldrh	r3, [r7, #30]
 800145a:	69b9      	ldr	r1, [r7, #24]
 800145c:	68ba      	ldr	r2, [r7, #8]
 800145e:	1a8a      	subs	r2, r1, r2
 8001460:	496b      	ldr	r1, [pc, #428]	; (8001610 <SCH_Add_Task+0x204>)
 8001462:	011b      	lsls	r3, r3, #4
 8001464:	440b      	add	r3, r1
 8001466:	3304      	adds	r3, #4
 8001468:	601a      	str	r2, [r3, #0]
         for (uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i--)
 800146a:	2327      	movs	r3, #39	; 0x27
 800146c:	75fb      	strb	r3, [r7, #23]
 800146e:	e035      	b.n	80014dc <SCH_Add_Task+0xd0>
         {
            SCH_tasks_G[i].pTask = SCH_tasks_G[i - 1].pTask;
 8001470:	7dfb      	ldrb	r3, [r7, #23]
 8001472:	1e5a      	subs	r2, r3, #1
 8001474:	7dfb      	ldrb	r3, [r7, #23]
 8001476:	4966      	ldr	r1, [pc, #408]	; (8001610 <SCH_Add_Task+0x204>)
 8001478:	0112      	lsls	r2, r2, #4
 800147a:	440a      	add	r2, r1
 800147c:	6812      	ldr	r2, [r2, #0]
 800147e:	4964      	ldr	r1, [pc, #400]	; (8001610 <SCH_Add_Task+0x204>)
 8001480:	011b      	lsls	r3, r3, #4
 8001482:	440b      	add	r3, r1
 8001484:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[i].Period = SCH_tasks_G[i - 1].Period;
 8001486:	7dfb      	ldrb	r3, [r7, #23]
 8001488:	1e5a      	subs	r2, r3, #1
 800148a:	7dfb      	ldrb	r3, [r7, #23]
 800148c:	4960      	ldr	r1, [pc, #384]	; (8001610 <SCH_Add_Task+0x204>)
 800148e:	0112      	lsls	r2, r2, #4
 8001490:	440a      	add	r2, r1
 8001492:	3208      	adds	r2, #8
 8001494:	6812      	ldr	r2, [r2, #0]
 8001496:	495e      	ldr	r1, [pc, #376]	; (8001610 <SCH_Add_Task+0x204>)
 8001498:	011b      	lsls	r3, r3, #4
 800149a:	440b      	add	r3, r1
 800149c:	3308      	adds	r3, #8
 800149e:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[i].Delay = SCH_tasks_G[i - 1].Delay;
 80014a0:	7dfb      	ldrb	r3, [r7, #23]
 80014a2:	1e5a      	subs	r2, r3, #1
 80014a4:	7dfb      	ldrb	r3, [r7, #23]
 80014a6:	495a      	ldr	r1, [pc, #360]	; (8001610 <SCH_Add_Task+0x204>)
 80014a8:	0112      	lsls	r2, r2, #4
 80014aa:	440a      	add	r2, r1
 80014ac:	3204      	adds	r2, #4
 80014ae:	6812      	ldr	r2, [r2, #0]
 80014b0:	4957      	ldr	r1, [pc, #348]	; (8001610 <SCH_Add_Task+0x204>)
 80014b2:	011b      	lsls	r3, r3, #4
 80014b4:	440b      	add	r3, r1
 80014b6:	3304      	adds	r3, #4
 80014b8:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[i].TaskID = SCH_tasks_G[i - 1].TaskID;
 80014ba:	7dfb      	ldrb	r3, [r7, #23]
 80014bc:	1e5a      	subs	r2, r3, #1
 80014be:	7dfb      	ldrb	r3, [r7, #23]
 80014c0:	4953      	ldr	r1, [pc, #332]	; (8001610 <SCH_Add_Task+0x204>)
 80014c2:	0112      	lsls	r2, r2, #4
 80014c4:	440a      	add	r2, r1
 80014c6:	320e      	adds	r2, #14
 80014c8:	8811      	ldrh	r1, [r2, #0]
 80014ca:	4a51      	ldr	r2, [pc, #324]	; (8001610 <SCH_Add_Task+0x204>)
 80014cc:	011b      	lsls	r3, r3, #4
 80014ce:	4413      	add	r3, r2
 80014d0:	330e      	adds	r3, #14
 80014d2:	460a      	mov	r2, r1
 80014d4:	801a      	strh	r2, [r3, #0]
         for (uint8_t i = SCH_MAX_TASKS - 1; i > newTaskIndex; i--)
 80014d6:	7dfb      	ldrb	r3, [r7, #23]
 80014d8:	3b01      	subs	r3, #1
 80014da:	75fb      	strb	r3, [r7, #23]
 80014dc:	7dfb      	ldrb	r3, [r7, #23]
 80014de:	b29b      	uxth	r3, r3
 80014e0:	8bfa      	ldrh	r2, [r7, #30]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	d3c4      	bcc.n	8001470 <SCH_Add_Task+0x64>
         }
         SCH_tasks_G[newTaskIndex].pTask = pFunction;
 80014e6:	8bfb      	ldrh	r3, [r7, #30]
 80014e8:	4a49      	ldr	r2, [pc, #292]	; (8001610 <SCH_Add_Task+0x204>)
 80014ea:	011b      	lsls	r3, r3, #4
 80014ec:	4413      	add	r3, r2
 80014ee:	68fa      	ldr	r2, [r7, #12]
 80014f0:	601a      	str	r2, [r3, #0]
         SCH_tasks_G[newTaskIndex].Delay = newDelay;
 80014f2:	8bfb      	ldrh	r3, [r7, #30]
 80014f4:	4a46      	ldr	r2, [pc, #280]	; (8001610 <SCH_Add_Task+0x204>)
 80014f6:	011b      	lsls	r3, r3, #4
 80014f8:	4413      	add	r3, r2
 80014fa:	3304      	adds	r3, #4
 80014fc:	693a      	ldr	r2, [r7, #16]
 80014fe:	601a      	str	r2, [r3, #0]
         SCH_tasks_G[newTaskIndex].Period = PERIOD;
 8001500:	8bfb      	ldrh	r3, [r7, #30]
 8001502:	4a43      	ldr	r2, [pc, #268]	; (8001610 <SCH_Add_Task+0x204>)
 8001504:	011b      	lsls	r3, r3, #4
 8001506:	4413      	add	r3, r2
 8001508:	3308      	adds	r3, #8
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	601a      	str	r2, [r3, #0]

         if (SCH_tasks_G[newTaskIndex].Delay == 0)
 800150e:	8bfb      	ldrh	r3, [r7, #30]
 8001510:	4a3f      	ldr	r2, [pc, #252]	; (8001610 <SCH_Add_Task+0x204>)
 8001512:	011b      	lsls	r3, r3, #4
 8001514:	4413      	add	r3, r2
 8001516:	3304      	adds	r3, #4
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d107      	bne.n	800152e <SCH_Add_Task+0x122>
         {
            SCH_tasks_G[newTaskIndex].RunMe = 1;
 800151e:	8bfb      	ldrh	r3, [r7, #30]
 8001520:	4a3b      	ldr	r2, [pc, #236]	; (8001610 <SCH_Add_Task+0x204>)
 8001522:	011b      	lsls	r3, r3, #4
 8001524:	4413      	add	r3, r2
 8001526:	330c      	adds	r3, #12
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
 800152c:	e006      	b.n	800153c <SCH_Add_Task+0x130>
         }
         else
         {
            SCH_tasks_G[newTaskIndex].RunMe = 0;
 800152e:	8bfb      	ldrh	r3, [r7, #30]
 8001530:	4a37      	ldr	r2, [pc, #220]	; (8001610 <SCH_Add_Task+0x204>)
 8001532:	011b      	lsls	r3, r3, #4
 8001534:	4413      	add	r3, r2
 8001536:	330c      	adds	r3, #12
 8001538:	2200      	movs	r2, #0
 800153a:	701a      	strb	r2, [r3, #0]
         }
         SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 800153c:	f7ff ff2c 	bl	8001398 <Get_New_Task_ID>
 8001540:	4602      	mov	r2, r0
 8001542:	8bfb      	ldrh	r3, [r7, #30]
 8001544:	b291      	uxth	r1, r2
 8001546:	4a32      	ldr	r2, [pc, #200]	; (8001610 <SCH_Add_Task+0x204>)
 8001548:	011b      	lsls	r3, r3, #4
 800154a:	4413      	add	r3, r2
 800154c:	330e      	adds	r3, #14
 800154e:	460a      	mov	r2, r1
 8001550:	801a      	strh	r2, [r3, #0]
         return SCH_tasks_G[newTaskIndex].TaskID;
 8001552:	8bfb      	ldrh	r3, [r7, #30]
 8001554:	4a2e      	ldr	r2, [pc, #184]	; (8001610 <SCH_Add_Task+0x204>)
 8001556:	011b      	lsls	r3, r3, #4
 8001558:	4413      	add	r3, r2
 800155a:	330e      	adds	r3, #14
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	e052      	b.n	8001606 <SCH_Add_Task+0x1fa>
      }
      else
      {
         if (SCH_tasks_G[newTaskIndex].pTask == 0x0000)
 8001560:	8bfb      	ldrh	r3, [r7, #30]
 8001562:	4a2b      	ldr	r2, [pc, #172]	; (8001610 <SCH_Add_Task+0x204>)
 8001564:	011b      	lsls	r3, r3, #4
 8001566:	4413      	add	r3, r2
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d13e      	bne.n	80015ec <SCH_Add_Task+0x1e0>
         {
            SCH_tasks_G[newTaskIndex].pTask = pFunction;
 800156e:	8bfb      	ldrh	r3, [r7, #30]
 8001570:	4a27      	ldr	r2, [pc, #156]	; (8001610 <SCH_Add_Task+0x204>)
 8001572:	011b      	lsls	r3, r3, #4
 8001574:	4413      	add	r3, r2
 8001576:	68fa      	ldr	r2, [r7, #12]
 8001578:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[newTaskIndex].Delay = DELAY - sumDelay;
 800157a:	8bfb      	ldrh	r3, [r7, #30]
 800157c:	68b9      	ldr	r1, [r7, #8]
 800157e:	69ba      	ldr	r2, [r7, #24]
 8001580:	1a8a      	subs	r2, r1, r2
 8001582:	4923      	ldr	r1, [pc, #140]	; (8001610 <SCH_Add_Task+0x204>)
 8001584:	011b      	lsls	r3, r3, #4
 8001586:	440b      	add	r3, r1
 8001588:	3304      	adds	r3, #4
 800158a:	601a      	str	r2, [r3, #0]
            SCH_tasks_G[newTaskIndex].Period = PERIOD;
 800158c:	8bfb      	ldrh	r3, [r7, #30]
 800158e:	4a20      	ldr	r2, [pc, #128]	; (8001610 <SCH_Add_Task+0x204>)
 8001590:	011b      	lsls	r3, r3, #4
 8001592:	4413      	add	r3, r2
 8001594:	3308      	adds	r3, #8
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	601a      	str	r2, [r3, #0]
            if (SCH_tasks_G[newTaskIndex].Delay == 0)
 800159a:	8bfb      	ldrh	r3, [r7, #30]
 800159c:	4a1c      	ldr	r2, [pc, #112]	; (8001610 <SCH_Add_Task+0x204>)
 800159e:	011b      	lsls	r3, r3, #4
 80015a0:	4413      	add	r3, r2
 80015a2:	3304      	adds	r3, #4
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d107      	bne.n	80015ba <SCH_Add_Task+0x1ae>
            {
               SCH_tasks_G[newTaskIndex].RunMe = 1;
 80015aa:	8bfb      	ldrh	r3, [r7, #30]
 80015ac:	4a18      	ldr	r2, [pc, #96]	; (8001610 <SCH_Add_Task+0x204>)
 80015ae:	011b      	lsls	r3, r3, #4
 80015b0:	4413      	add	r3, r2
 80015b2:	330c      	adds	r3, #12
 80015b4:	2201      	movs	r2, #1
 80015b6:	701a      	strb	r2, [r3, #0]
 80015b8:	e006      	b.n	80015c8 <SCH_Add_Task+0x1bc>
            }
            else
            {
               SCH_tasks_G[newTaskIndex].RunMe = 0;
 80015ba:	8bfb      	ldrh	r3, [r7, #30]
 80015bc:	4a14      	ldr	r2, [pc, #80]	; (8001610 <SCH_Add_Task+0x204>)
 80015be:	011b      	lsls	r3, r3, #4
 80015c0:	4413      	add	r3, r2
 80015c2:	330c      	adds	r3, #12
 80015c4:	2200      	movs	r2, #0
 80015c6:	701a      	strb	r2, [r3, #0]
            }
            SCH_tasks_G[newTaskIndex].TaskID = Get_New_Task_ID();
 80015c8:	f7ff fee6 	bl	8001398 <Get_New_Task_ID>
 80015cc:	4602      	mov	r2, r0
 80015ce:	8bfb      	ldrh	r3, [r7, #30]
 80015d0:	b291      	uxth	r1, r2
 80015d2:	4a0f      	ldr	r2, [pc, #60]	; (8001610 <SCH_Add_Task+0x204>)
 80015d4:	011b      	lsls	r3, r3, #4
 80015d6:	4413      	add	r3, r2
 80015d8:	330e      	adds	r3, #14
 80015da:	460a      	mov	r2, r1
 80015dc:	801a      	strh	r2, [r3, #0]
            return SCH_tasks_G[newTaskIndex].TaskID;
 80015de:	8bfb      	ldrh	r3, [r7, #30]
 80015e0:	4a0b      	ldr	r2, [pc, #44]	; (8001610 <SCH_Add_Task+0x204>)
 80015e2:	011b      	lsls	r3, r3, #4
 80015e4:	4413      	add	r3, r2
 80015e6:	330e      	adds	r3, #14
 80015e8:	881b      	ldrh	r3, [r3, #0]
 80015ea:	e00c      	b.n	8001606 <SCH_Add_Task+0x1fa>
   for (newTaskIndex ; newTaskIndex < SCH_MAX_TASKS; newTaskIndex++)
 80015ec:	8bfb      	ldrh	r3, [r7, #30]
 80015ee:	3301      	adds	r3, #1
 80015f0:	83fb      	strh	r3, [r7, #30]
 80015f2:	8bfb      	ldrh	r3, [r7, #30]
 80015f4:	2b27      	cmp	r3, #39	; 0x27
 80015f6:	f67f af16 	bls.w	8001426 <SCH_Add_Task+0x1a>
         }
      }
   }
   return SCH_tasks_G[newTaskIndex].TaskID;
 80015fa:	8bfb      	ldrh	r3, [r7, #30]
 80015fc:	4a04      	ldr	r2, [pc, #16]	; (8001610 <SCH_Add_Task+0x204>)
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	4413      	add	r3, r2
 8001602:	330e      	adds	r3, #14
 8001604:	881b      	ldrh	r3, [r3, #0]
}
 8001606:	4618      	mov	r0, r3
 8001608:	3720      	adds	r7, #32
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
 800160e:	bf00      	nop
 8001610:	20000154 	.word	0x20000154

08001614 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint32_t TaskID)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    uint16_t Return_code = RETURN_SUCCCES;
 800161c:	2300      	movs	r3, #0
 800161e:	817b      	strh	r3, [r7, #10]
    uint16_t taskIndex;
    uint16_t j;

    if (TaskID != NO_TASK_ID)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2b00      	cmp	r3, #0
 8001624:	f000 80ab 	beq.w	800177e <SCH_Delete_Task+0x16a>
    {
       for (taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex++)
 8001628:	2300      	movs	r3, #0
 800162a:	81fb      	strh	r3, [r7, #14]
 800162c:	e0a3      	b.n	8001776 <SCH_Delete_Task+0x162>
       {
          if (SCH_tasks_G[taskIndex].TaskID == TaskID)
 800162e:	89fb      	ldrh	r3, [r7, #14]
 8001630:	4a56      	ldr	r2, [pc, #344]	; (800178c <SCH_Delete_Task+0x178>)
 8001632:	011b      	lsls	r3, r3, #4
 8001634:	4413      	add	r3, r2
 8001636:	330e      	adds	r3, #14
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	461a      	mov	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	4293      	cmp	r3, r2
 8001640:	f040 8096 	bne.w	8001770 <SCH_Delete_Task+0x15c>
          {
             Return_code = RETURN_ERROR; //ERROR FLAG
 8001644:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001648:	817b      	strh	r3, [r7, #10]
             if (taskIndex != 0 && taskIndex < SCH_MAX_TASKS - 1)
 800164a:	89fb      	ldrh	r3, [r7, #14]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d01f      	beq.n	8001690 <SCH_Delete_Task+0x7c>
 8001650:	89fb      	ldrh	r3, [r7, #14]
 8001652:	2b26      	cmp	r3, #38	; 0x26
 8001654:	d81c      	bhi.n	8001690 <SCH_Delete_Task+0x7c>
             {
                if (SCH_tasks_G[taskIndex + 1].pTask != 0x0000)
 8001656:	89fb      	ldrh	r3, [r7, #14]
 8001658:	3301      	adds	r3, #1
 800165a:	4a4c      	ldr	r2, [pc, #304]	; (800178c <SCH_Delete_Task+0x178>)
 800165c:	011b      	lsls	r3, r3, #4
 800165e:	4413      	add	r3, r2
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d014      	beq.n	8001690 <SCH_Delete_Task+0x7c>
                {
                   SCH_tasks_G[taskIndex + 1].Delay += SCH_tasks_G[taskIndex].Delay;
 8001666:	89fb      	ldrh	r3, [r7, #14]
 8001668:	3301      	adds	r3, #1
 800166a:	4a48      	ldr	r2, [pc, #288]	; (800178c <SCH_Delete_Task+0x178>)
 800166c:	011b      	lsls	r3, r3, #4
 800166e:	4413      	add	r3, r2
 8001670:	3304      	adds	r3, #4
 8001672:	6819      	ldr	r1, [r3, #0]
 8001674:	89fb      	ldrh	r3, [r7, #14]
 8001676:	4a45      	ldr	r2, [pc, #276]	; (800178c <SCH_Delete_Task+0x178>)
 8001678:	011b      	lsls	r3, r3, #4
 800167a:	4413      	add	r3, r2
 800167c:	3304      	adds	r3, #4
 800167e:	681a      	ldr	r2, [r3, #0]
 8001680:	89fb      	ldrh	r3, [r7, #14]
 8001682:	3301      	adds	r3, #1
 8001684:	440a      	add	r2, r1
 8001686:	4941      	ldr	r1, [pc, #260]	; (800178c <SCH_Delete_Task+0x178>)
 8001688:	011b      	lsls	r3, r3, #4
 800168a:	440b      	add	r3, r1
 800168c:	3304      	adds	r3, #4
 800168e:	601a      	str	r2, [r3, #0]
                }
             }
             for (j = taskIndex; j < SCH_MAX_TASKS - 1; j++)
 8001690:	89fb      	ldrh	r3, [r7, #14]
 8001692:	81bb      	strh	r3, [r7, #12]
 8001694:	e043      	b.n	800171e <SCH_Delete_Task+0x10a>
             {
                SCH_tasks_G[j].pTask = SCH_tasks_G[j + 1].pTask;
 8001696:	89bb      	ldrh	r3, [r7, #12]
 8001698:	1c5a      	adds	r2, r3, #1
 800169a:	89bb      	ldrh	r3, [r7, #12]
 800169c:	493b      	ldr	r1, [pc, #236]	; (800178c <SCH_Delete_Task+0x178>)
 800169e:	0112      	lsls	r2, r2, #4
 80016a0:	440a      	add	r2, r1
 80016a2:	6812      	ldr	r2, [r2, #0]
 80016a4:	4939      	ldr	r1, [pc, #228]	; (800178c <SCH_Delete_Task+0x178>)
 80016a6:	011b      	lsls	r3, r3, #4
 80016a8:	440b      	add	r3, r1
 80016aa:	601a      	str	r2, [r3, #0]
                SCH_tasks_G[j].Period = SCH_tasks_G[j + 1].Period;
 80016ac:	89bb      	ldrh	r3, [r7, #12]
 80016ae:	1c5a      	adds	r2, r3, #1
 80016b0:	89bb      	ldrh	r3, [r7, #12]
 80016b2:	4936      	ldr	r1, [pc, #216]	; (800178c <SCH_Delete_Task+0x178>)
 80016b4:	0112      	lsls	r2, r2, #4
 80016b6:	440a      	add	r2, r1
 80016b8:	3208      	adds	r2, #8
 80016ba:	6812      	ldr	r2, [r2, #0]
 80016bc:	4933      	ldr	r1, [pc, #204]	; (800178c <SCH_Delete_Task+0x178>)
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	440b      	add	r3, r1
 80016c2:	3308      	adds	r3, #8
 80016c4:	601a      	str	r2, [r3, #0]
                SCH_tasks_G[j].Delay = SCH_tasks_G[j + 1].Delay;
 80016c6:	89bb      	ldrh	r3, [r7, #12]
 80016c8:	1c5a      	adds	r2, r3, #1
 80016ca:	89bb      	ldrh	r3, [r7, #12]
 80016cc:	492f      	ldr	r1, [pc, #188]	; (800178c <SCH_Delete_Task+0x178>)
 80016ce:	0112      	lsls	r2, r2, #4
 80016d0:	440a      	add	r2, r1
 80016d2:	3204      	adds	r2, #4
 80016d4:	6812      	ldr	r2, [r2, #0]
 80016d6:	492d      	ldr	r1, [pc, #180]	; (800178c <SCH_Delete_Task+0x178>)
 80016d8:	011b      	lsls	r3, r3, #4
 80016da:	440b      	add	r3, r1
 80016dc:	3304      	adds	r3, #4
 80016de:	601a      	str	r2, [r3, #0]
                SCH_tasks_G[j].RunMe = SCH_tasks_G[j + 1].RunMe;
 80016e0:	89bb      	ldrh	r3, [r7, #12]
 80016e2:	1c5a      	adds	r2, r3, #1
 80016e4:	89bb      	ldrh	r3, [r7, #12]
 80016e6:	4929      	ldr	r1, [pc, #164]	; (800178c <SCH_Delete_Task+0x178>)
 80016e8:	0112      	lsls	r2, r2, #4
 80016ea:	440a      	add	r2, r1
 80016ec:	320c      	adds	r2, #12
 80016ee:	7811      	ldrb	r1, [r2, #0]
 80016f0:	4a26      	ldr	r2, [pc, #152]	; (800178c <SCH_Delete_Task+0x178>)
 80016f2:	011b      	lsls	r3, r3, #4
 80016f4:	4413      	add	r3, r2
 80016f6:	330c      	adds	r3, #12
 80016f8:	460a      	mov	r2, r1
 80016fa:	701a      	strb	r2, [r3, #0]
                SCH_tasks_G[j].TaskID = SCH_tasks_G[j + 1].TaskID;
 80016fc:	89bb      	ldrh	r3, [r7, #12]
 80016fe:	1c5a      	adds	r2, r3, #1
 8001700:	89bb      	ldrh	r3, [r7, #12]
 8001702:	4922      	ldr	r1, [pc, #136]	; (800178c <SCH_Delete_Task+0x178>)
 8001704:	0112      	lsls	r2, r2, #4
 8001706:	440a      	add	r2, r1
 8001708:	320e      	adds	r2, #14
 800170a:	8811      	ldrh	r1, [r2, #0]
 800170c:	4a1f      	ldr	r2, [pc, #124]	; (800178c <SCH_Delete_Task+0x178>)
 800170e:	011b      	lsls	r3, r3, #4
 8001710:	4413      	add	r3, r2
 8001712:	330e      	adds	r3, #14
 8001714:	460a      	mov	r2, r1
 8001716:	801a      	strh	r2, [r3, #0]
             for (j = taskIndex; j < SCH_MAX_TASKS - 1; j++)
 8001718:	89bb      	ldrh	r3, [r7, #12]
 800171a:	3301      	adds	r3, #1
 800171c:	81bb      	strh	r3, [r7, #12]
 800171e:	89bb      	ldrh	r3, [r7, #12]
 8001720:	2b26      	cmp	r3, #38	; 0x26
 8001722:	d9b8      	bls.n	8001696 <SCH_Delete_Task+0x82>
             }
             SCH_tasks_G[j].pTask = 0;
 8001724:	89bb      	ldrh	r3, [r7, #12]
 8001726:	4a19      	ldr	r2, [pc, #100]	; (800178c <SCH_Delete_Task+0x178>)
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	4413      	add	r3, r2
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
             SCH_tasks_G[j].Period = 0;
 8001730:	89bb      	ldrh	r3, [r7, #12]
 8001732:	4a16      	ldr	r2, [pc, #88]	; (800178c <SCH_Delete_Task+0x178>)
 8001734:	011b      	lsls	r3, r3, #4
 8001736:	4413      	add	r3, r2
 8001738:	3308      	adds	r3, #8
 800173a:	2200      	movs	r2, #0
 800173c:	601a      	str	r2, [r3, #0]
             SCH_tasks_G[j].Delay = 0;
 800173e:	89bb      	ldrh	r3, [r7, #12]
 8001740:	4a12      	ldr	r2, [pc, #72]	; (800178c <SCH_Delete_Task+0x178>)
 8001742:	011b      	lsls	r3, r3, #4
 8001744:	4413      	add	r3, r2
 8001746:	3304      	adds	r3, #4
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
             SCH_tasks_G[j].RunMe = 0;
 800174c:	89bb      	ldrh	r3, [r7, #12]
 800174e:	4a0f      	ldr	r2, [pc, #60]	; (800178c <SCH_Delete_Task+0x178>)
 8001750:	011b      	lsls	r3, r3, #4
 8001752:	4413      	add	r3, r2
 8001754:	330c      	adds	r3, #12
 8001756:	2200      	movs	r2, #0
 8001758:	701a      	strb	r2, [r3, #0]
             SCH_tasks_G[j].TaskID = 0;
 800175a:	89bb      	ldrh	r3, [r7, #12]
 800175c:	4a0b      	ldr	r2, [pc, #44]	; (800178c <SCH_Delete_Task+0x178>)
 800175e:	011b      	lsls	r3, r3, #4
 8001760:	4413      	add	r3, r2
 8001762:	330e      	adds	r3, #14
 8001764:	2200      	movs	r2, #0
 8001766:	801a      	strh	r2, [r3, #0]
             return Return_code = 0; //IF SUCCESS RETURN_CODE = 0
 8001768:	2300      	movs	r3, #0
 800176a:	817b      	strh	r3, [r7, #10]
 800176c:	2300      	movs	r3, #0
 800176e:	e008      	b.n	8001782 <SCH_Delete_Task+0x16e>
       for (taskIndex = 0; taskIndex < SCH_MAX_TASKS; taskIndex++)
 8001770:	89fb      	ldrh	r3, [r7, #14]
 8001772:	3301      	adds	r3, #1
 8001774:	81fb      	strh	r3, [r7, #14]
 8001776:	89fb      	ldrh	r3, [r7, #14]
 8001778:	2b27      	cmp	r3, #39	; 0x27
 800177a:	f67f af58 	bls.w	800162e <SCH_Delete_Task+0x1a>
          }
       }
    }
    return Return_code; // return status
 800177e:	897b      	ldrh	r3, [r7, #10]
 8001780:	b2db      	uxtb	r3, r3
}
 8001782:	4618      	mov	r0, r3
 8001784:	3714      	adds	r7, #20
 8001786:	46bd      	mov	sp, r7
 8001788:	bc80      	pop	{r7}
 800178a:	4770      	bx	lr
 800178c:	20000154 	.word	0x20000154

08001790 <SCH_Dispatch_Task>:

void SCH_Dispatch_Task(void){
 8001790:	b590      	push	{r4, r7, lr}
 8001792:	b085      	sub	sp, #20
 8001794:	af00      	add	r7, sp, #0
    if (SCH_tasks_G[0].RunMe > 0)
 8001796:	4b11      	ldr	r3, [pc, #68]	; (80017dc <SCH_Dispatch_Task+0x4c>)
 8001798:	7b1b      	ldrb	r3, [r3, #12]
 800179a:	2b00      	cmp	r3, #0
 800179c:	d017      	beq.n	80017ce <SCH_Dispatch_Task+0x3e>
    {
       (*SCH_tasks_G[0].pTask)(); // Run the task
 800179e:	4b0f      	ldr	r3, [pc, #60]	; (80017dc <SCH_Dispatch_Task+0x4c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4798      	blx	r3
       SCH_tasks_G[0].RunMe = 0;  // Reset RunMe
 80017a4:	4b0d      	ldr	r3, [pc, #52]	; (80017dc <SCH_Dispatch_Task+0x4c>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	731a      	strb	r2, [r3, #12]
       sTask temtask = SCH_tasks_G[0];
 80017aa:	4b0c      	ldr	r3, [pc, #48]	; (80017dc <SCH_Dispatch_Task+0x4c>)
 80017ac:	463c      	mov	r4, r7
 80017ae:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017b0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
       SCH_Delete_Task(temtask.TaskID);
 80017b4:	89fb      	ldrh	r3, [r7, #14]
 80017b6:	4618      	mov	r0, r3
 80017b8:	f7ff ff2c 	bl	8001614 <SCH_Delete_Task>
       if (temtask.Period != 0)
 80017bc:	68bb      	ldr	r3, [r7, #8]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d005      	beq.n	80017ce <SCH_Dispatch_Task+0x3e>
       {
		  SCH_Add_Task(temtask.pTask, temtask.Period, temtask.Period);
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	68b9      	ldr	r1, [r7, #8]
 80017c6:	68ba      	ldr	r2, [r7, #8]
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff fe1f 	bl	800140c <SCH_Add_Task>
       }
    }
   // Report system status
	SCH_Report_Status();
 80017ce:	f000 f807 	bl	80017e0 <SCH_Report_Status>
	// The scheduler enters idlemode at this point
	//SCH_Go_To_Sleep();
}
 80017d2:	bf00      	nop
 80017d4:	3714      	adds	r7, #20
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd90      	pop	{r4, r7, pc}
 80017da:	bf00      	nop
 80017dc:	20000154 	.word	0x20000154

080017e0 <SCH_Report_Status>:

void SCH_Go_To_Sleep(){}

void SCH_Report_Status(void) {
 80017e0:	b480      	push	{r7}
 80017e2:	af00      	add	r7, sp, #0
#ifdef SCH_REPORT_ERRORS
	//ONLYAPPLIES IFWEAREREPORTINGERRORS
	// Check for answer error code
	if (Error_code_G != Last_error_code_G) {
 80017e4:	4b18      	ldr	r3, [pc, #96]	; (8001848 <SCH_Report_Status+0x68>)
 80017e6:	781a      	ldrb	r2, [r3, #0]
 80017e8:	4b18      	ldr	r3, [pc, #96]	; (800184c <SCH_Report_Status+0x6c>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	429a      	cmp	r2, r3
 80017ee:	d016      	beq.n	800181e <SCH_Report_Status+0x3e>
		// Negative logic onLEDs assumed
		Error_port = 255 - Error_code_G;
 80017f0:	4b15      	ldr	r3, [pc, #84]	; (8001848 <SCH_Report_Status+0x68>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	43db      	mvns	r3, r3
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b15      	ldr	r3, [pc, #84]	; (8001850 <SCH_Report_Status+0x70>)
 80017fa:	701a      	strb	r2, [r3, #0]
		Last_error_code_G = Error_code_G;
 80017fc:	4b12      	ldr	r3, [pc, #72]	; (8001848 <SCH_Report_Status+0x68>)
 80017fe:	781a      	ldrb	r2, [r3, #0]
 8001800:	4b12      	ldr	r3, [pc, #72]	; (800184c <SCH_Report_Status+0x6c>)
 8001802:	701a      	strb	r2, [r3, #0]
		if (Error_code_G != 0){
 8001804:	4b10      	ldr	r3, [pc, #64]	; (8001848 <SCH_Report_Status+0x68>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d004      	beq.n	8001816 <SCH_Report_Status+0x36>
			Error_tick_count_G= 60000;
 800180c:	4b11      	ldr	r3, [pc, #68]	; (8001854 <SCH_Report_Status+0x74>)
 800180e:	f64e 2260 	movw	r2, #60000	; 0xea60
 8001812:	801a      	strh	r2, [r3, #0]
				Error_code_G= 0; // Reset error code
			}
		}
	}
#endif
}
 8001814:	e014      	b.n	8001840 <SCH_Report_Status+0x60>
			Error_tick_count_G= 0;
 8001816:	4b0f      	ldr	r3, [pc, #60]	; (8001854 <SCH_Report_Status+0x74>)
 8001818:	2200      	movs	r2, #0
 800181a:	801a      	strh	r2, [r3, #0]
}
 800181c:	e010      	b.n	8001840 <SCH_Report_Status+0x60>
		if (Error_tick_count_G != 0){
 800181e:	4b0d      	ldr	r3, [pc, #52]	; (8001854 <SCH_Report_Status+0x74>)
 8001820:	881b      	ldrh	r3, [r3, #0]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d00c      	beq.n	8001840 <SCH_Report_Status+0x60>
			if (--Error_tick_count_G== 0) {
 8001826:	4b0b      	ldr	r3, [pc, #44]	; (8001854 <SCH_Report_Status+0x74>)
 8001828:	881b      	ldrh	r3, [r3, #0]
 800182a:	3b01      	subs	r3, #1
 800182c:	b29a      	uxth	r2, r3
 800182e:	4b09      	ldr	r3, [pc, #36]	; (8001854 <SCH_Report_Status+0x74>)
 8001830:	801a      	strh	r2, [r3, #0]
 8001832:	4b08      	ldr	r3, [pc, #32]	; (8001854 <SCH_Report_Status+0x74>)
 8001834:	881b      	ldrh	r3, [r3, #0]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d102      	bne.n	8001840 <SCH_Report_Status+0x60>
				Error_code_G= 0; // Reset error code
 800183a:	4b03      	ldr	r3, [pc, #12]	; (8001848 <SCH_Report_Status+0x68>)
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]
}
 8001840:	bf00      	nop
 8001842:	46bd      	mov	sp, r7
 8001844:	bc80      	pop	{r7}
 8001846:	4770      	bx	lr
 8001848:	200003d6 	.word	0x200003d6
 800184c:	200003d7 	.word	0x200003d7
 8001850:	200003d8 	.word	0x200003d8
 8001854:	200003da 	.word	0x200003da

08001858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001858:	b480      	push	{r7}
 800185a:	b085      	sub	sp, #20
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800185e:	4b15      	ldr	r3, [pc, #84]	; (80018b4 <HAL_MspInit+0x5c>)
 8001860:	699b      	ldr	r3, [r3, #24]
 8001862:	4a14      	ldr	r2, [pc, #80]	; (80018b4 <HAL_MspInit+0x5c>)
 8001864:	f043 0301 	orr.w	r3, r3, #1
 8001868:	6193      	str	r3, [r2, #24]
 800186a:	4b12      	ldr	r3, [pc, #72]	; (80018b4 <HAL_MspInit+0x5c>)
 800186c:	699b      	ldr	r3, [r3, #24]
 800186e:	f003 0301 	and.w	r3, r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001876:	4b0f      	ldr	r3, [pc, #60]	; (80018b4 <HAL_MspInit+0x5c>)
 8001878:	69db      	ldr	r3, [r3, #28]
 800187a:	4a0e      	ldr	r2, [pc, #56]	; (80018b4 <HAL_MspInit+0x5c>)
 800187c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001880:	61d3      	str	r3, [r2, #28]
 8001882:	4b0c      	ldr	r3, [pc, #48]	; (80018b4 <HAL_MspInit+0x5c>)
 8001884:	69db      	ldr	r3, [r3, #28]
 8001886:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800188a:	607b      	str	r3, [r7, #4]
 800188c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800188e:	4b0a      	ldr	r3, [pc, #40]	; (80018b8 <HAL_MspInit+0x60>)
 8001890:	685b      	ldr	r3, [r3, #4]
 8001892:	60fb      	str	r3, [r7, #12]
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800189a:	60fb      	str	r3, [r7, #12]
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	4a04      	ldr	r2, [pc, #16]	; (80018b8 <HAL_MspInit+0x60>)
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018aa:	bf00      	nop
 80018ac:	3714      	adds	r7, #20
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr
 80018b4:	40021000 	.word	0x40021000
 80018b8:	40010000 	.word	0x40010000

080018bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b08a      	sub	sp, #40	; 0x28
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018c4:	f107 0314 	add.w	r3, r7, #20
 80018c8:	2200      	movs	r2, #0
 80018ca:	601a      	str	r2, [r3, #0]
 80018cc:	605a      	str	r2, [r3, #4]
 80018ce:	609a      	str	r2, [r3, #8]
 80018d0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	4a1d      	ldr	r2, [pc, #116]	; (800194c <HAL_I2C_MspInit+0x90>)
 80018d8:	4293      	cmp	r3, r2
 80018da:	d132      	bne.n	8001942 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018dc:	4b1c      	ldr	r3, [pc, #112]	; (8001950 <HAL_I2C_MspInit+0x94>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	4a1b      	ldr	r2, [pc, #108]	; (8001950 <HAL_I2C_MspInit+0x94>)
 80018e2:	f043 0308 	orr.w	r3, r3, #8
 80018e6:	6193      	str	r3, [r2, #24]
 80018e8:	4b19      	ldr	r3, [pc, #100]	; (8001950 <HAL_I2C_MspInit+0x94>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	f003 0308 	and.w	r3, r3, #8
 80018f0:	613b      	str	r3, [r7, #16]
 80018f2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018f4:	f44f 7340 	mov.w	r3, #768	; 0x300
 80018f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018fa:	2312      	movs	r3, #18
 80018fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018fe:	2303      	movs	r3, #3
 8001900:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	4812      	ldr	r0, [pc, #72]	; (8001954 <HAL_I2C_MspInit+0x98>)
 800190a:	f000 fb0d 	bl	8001f28 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800190e:	4b12      	ldr	r3, [pc, #72]	; (8001958 <HAL_I2C_MspInit+0x9c>)
 8001910:	685b      	ldr	r3, [r3, #4]
 8001912:	627b      	str	r3, [r7, #36]	; 0x24
 8001914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001916:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
 800191c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191e:	f043 0302 	orr.w	r3, r3, #2
 8001922:	627b      	str	r3, [r7, #36]	; 0x24
 8001924:	4a0c      	ldr	r2, [pc, #48]	; (8001958 <HAL_I2C_MspInit+0x9c>)
 8001926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001928:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800192a:	4b09      	ldr	r3, [pc, #36]	; (8001950 <HAL_I2C_MspInit+0x94>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	4a08      	ldr	r2, [pc, #32]	; (8001950 <HAL_I2C_MspInit+0x94>)
 8001930:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001934:	61d3      	str	r3, [r2, #28]
 8001936:	4b06      	ldr	r3, [pc, #24]	; (8001950 <HAL_I2C_MspInit+0x94>)
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800193e:	60fb      	str	r3, [r7, #12]
 8001940:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001942:	bf00      	nop
 8001944:	3728      	adds	r7, #40	; 0x28
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40005400 	.word	0x40005400
 8001950:	40021000 	.word	0x40021000
 8001954:	40010c00 	.word	0x40010c00
 8001958:	40010000 	.word	0x40010000

0800195c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800196c:	d113      	bne.n	8001996 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800196e:	4b0c      	ldr	r3, [pc, #48]	; (80019a0 <HAL_TIM_Base_MspInit+0x44>)
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	4a0b      	ldr	r2, [pc, #44]	; (80019a0 <HAL_TIM_Base_MspInit+0x44>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	61d3      	str	r3, [r2, #28]
 800197a:	4b09      	ldr	r3, [pc, #36]	; (80019a0 <HAL_TIM_Base_MspInit+0x44>)
 800197c:	69db      	ldr	r3, [r3, #28]
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	201c      	movs	r0, #28
 800198c:	f000 fa95 	bl	8001eba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001990:	201c      	movs	r0, #28
 8001992:	f000 faae 	bl	8001ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40021000 	.word	0x40021000

080019a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b08c      	sub	sp, #48	; 0x30
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 031c 	add.w	r3, r7, #28
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	4a40      	ldr	r2, [pc, #256]	; (8001ac0 <HAL_UART_MspInit+0x11c>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d130      	bne.n	8001a26 <HAL_UART_MspInit+0x82>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80019c4:	4b3f      	ldr	r3, [pc, #252]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 80019c6:	69db      	ldr	r3, [r3, #28]
 80019c8:	4a3e      	ldr	r2, [pc, #248]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 80019ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019ce:	61d3      	str	r3, [r2, #28]
 80019d0:	4b3c      	ldr	r3, [pc, #240]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 80019d2:	69db      	ldr	r3, [r3, #28]
 80019d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019d8:	61bb      	str	r3, [r7, #24]
 80019da:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019dc:	4b39      	ldr	r3, [pc, #228]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 80019de:	699b      	ldr	r3, [r3, #24]
 80019e0:	4a38      	ldr	r2, [pc, #224]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 80019e2:	f043 0304 	orr.w	r3, r3, #4
 80019e6:	6193      	str	r3, [r2, #24]
 80019e8:	4b36      	ldr	r3, [pc, #216]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 80019ea:	699b      	ldr	r3, [r3, #24]
 80019ec:	f003 0304 	and.w	r3, r3, #4
 80019f0:	617b      	str	r3, [r7, #20]
 80019f2:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80019f4:	2304      	movs	r3, #4
 80019f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019f8:	2302      	movs	r3, #2
 80019fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019fc:	2303      	movs	r3, #3
 80019fe:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a00:	f107 031c 	add.w	r3, r7, #28
 8001a04:	4619      	mov	r1, r3
 8001a06:	4830      	ldr	r0, [pc, #192]	; (8001ac8 <HAL_UART_MspInit+0x124>)
 8001a08:	f000 fa8e 	bl	8001f28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a10:	2300      	movs	r3, #0
 8001a12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a14:	2300      	movs	r3, #0
 8001a16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a18:	f107 031c 	add.w	r3, r7, #28
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	482a      	ldr	r0, [pc, #168]	; (8001ac8 <HAL_UART_MspInit+0x124>)
 8001a20:	f000 fa82 	bl	8001f28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001a24:	e048      	b.n	8001ab8 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a28      	ldr	r2, [pc, #160]	; (8001acc <HAL_UART_MspInit+0x128>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d143      	bne.n	8001ab8 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001a30:	4b24      	ldr	r3, [pc, #144]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 8001a32:	69db      	ldr	r3, [r3, #28]
 8001a34:	4a23      	ldr	r2, [pc, #140]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 8001a36:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a3a:	61d3      	str	r3, [r2, #28]
 8001a3c:	4b21      	ldr	r3, [pc, #132]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 8001a3e:	69db      	ldr	r3, [r3, #28]
 8001a40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a48:	4b1e      	ldr	r3, [pc, #120]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	4a1d      	ldr	r2, [pc, #116]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 8001a4e:	f043 0310 	orr.w	r3, r3, #16
 8001a52:	6193      	str	r3, [r2, #24]
 8001a54:	4b1b      	ldr	r3, [pc, #108]	; (8001ac4 <HAL_UART_MspInit+0x120>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	f003 0310 	and.w	r3, r3, #16
 8001a5c:	60fb      	str	r3, [r7, #12]
 8001a5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001a60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a66:	2302      	movs	r3, #2
 8001a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a6e:	f107 031c 	add.w	r3, r7, #28
 8001a72:	4619      	mov	r1, r3
 8001a74:	4816      	ldr	r0, [pc, #88]	; (8001ad0 <HAL_UART_MspInit+0x12c>)
 8001a76:	f000 fa57 	bl	8001f28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001a7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001a7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a80:	2300      	movs	r3, #0
 8001a82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a84:	2300      	movs	r3, #0
 8001a86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a88:	f107 031c 	add.w	r3, r7, #28
 8001a8c:	4619      	mov	r1, r3
 8001a8e:	4810      	ldr	r0, [pc, #64]	; (8001ad0 <HAL_UART_MspInit+0x12c>)
 8001a90:	f000 fa4a 	bl	8001f28 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_USART3_PARTIAL();
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <HAL_UART_MspInit+0x130>)
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001a9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a9c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aa4:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001aa8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aaa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aac:	f043 0310 	orr.w	r3, r3, #16
 8001ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ab2:	4a08      	ldr	r2, [pc, #32]	; (8001ad4 <HAL_UART_MspInit+0x130>)
 8001ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ab6:	6053      	str	r3, [r2, #4]
}
 8001ab8:	bf00      	nop
 8001aba:	3730      	adds	r7, #48	; 0x30
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	40004400 	.word	0x40004400
 8001ac4:	40021000 	.word	0x40021000
 8001ac8:	40010800 	.word	0x40010800
 8001acc:	40004800 	.word	0x40004800
 8001ad0:	40011000 	.word	0x40011000
 8001ad4:	40010000 	.word	0x40010000

08001ad8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001adc:	e7fe      	b.n	8001adc <NMI_Handler+0x4>

08001ade <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ade:	b480      	push	{r7}
 8001ae0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ae2:	e7fe      	b.n	8001ae2 <HardFault_Handler+0x4>

08001ae4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ae8:	e7fe      	b.n	8001ae8 <MemManage_Handler+0x4>

08001aea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001aea:	b480      	push	{r7}
 8001aec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aee:	e7fe      	b.n	8001aee <BusFault_Handler+0x4>

08001af0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001af4:	e7fe      	b.n	8001af4 <UsageFault_Handler+0x4>

08001af6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001af6:	b480      	push	{r7}
 8001af8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001afa:	bf00      	nop
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bc80      	pop	{r7}
 8001b00:	4770      	bx	lr

08001b02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b02:	b480      	push	{r7}
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b06:	bf00      	nop
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bc80      	pop	{r7}
 8001b0c:	4770      	bx	lr

08001b0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b0e:	b480      	push	{r7}
 8001b10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b12:	bf00      	nop
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bc80      	pop	{r7}
 8001b18:	4770      	bx	lr

08001b1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b1a:	b580      	push	{r7, lr}
 8001b1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b1e:	f000 f8b5 	bl	8001c8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b22:	bf00      	nop
 8001b24:	bd80      	pop	{r7, pc}
	...

08001b28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001b2c:	4802      	ldr	r0, [pc, #8]	; (8001b38 <TIM2_IRQHandler+0x10>)
 8001b2e:	f001 fcfb 	bl	8003528 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001b32:	bf00      	nop
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200004f8 	.word	0x200004f8

08001b3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b086      	sub	sp, #24
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b44:	4a14      	ldr	r2, [pc, #80]	; (8001b98 <_sbrk+0x5c>)
 8001b46:	4b15      	ldr	r3, [pc, #84]	; (8001b9c <_sbrk+0x60>)
 8001b48:	1ad3      	subs	r3, r2, r3
 8001b4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b50:	4b13      	ldr	r3, [pc, #76]	; (8001ba0 <_sbrk+0x64>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d102      	bne.n	8001b5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b58:	4b11      	ldr	r3, [pc, #68]	; (8001ba0 <_sbrk+0x64>)
 8001b5a:	4a12      	ldr	r2, [pc, #72]	; (8001ba4 <_sbrk+0x68>)
 8001b5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5e:	4b10      	ldr	r3, [pc, #64]	; (8001ba0 <_sbrk+0x64>)
 8001b60:	681a      	ldr	r2, [r3, #0]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	4413      	add	r3, r2
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d207      	bcs.n	8001b7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b6c:	f002 fa50 	bl	8004010 <__errno>
 8001b70:	4603      	mov	r3, r0
 8001b72:	220c      	movs	r2, #12
 8001b74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b76:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7a:	e009      	b.n	8001b90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b7c:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <_sbrk+0x64>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b82:	4b07      	ldr	r3, [pc, #28]	; (8001ba0 <_sbrk+0x64>)
 8001b84:	681a      	ldr	r2, [r3, #0]
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	4413      	add	r3, r2
 8001b8a:	4a05      	ldr	r2, [pc, #20]	; (8001ba0 <_sbrk+0x64>)
 8001b8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20005000 	.word	0x20005000
 8001b9c:	00000400 	.word	0x00000400
 8001ba0:	200003dc 	.word	0x200003dc
 8001ba4:	20000558 	.word	0x20000558

08001ba8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001bb4:	f7ff fff8 	bl	8001ba8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001bb8:	480b      	ldr	r0, [pc, #44]	; (8001be8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001bba:	490c      	ldr	r1, [pc, #48]	; (8001bec <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001bbc:	4a0c      	ldr	r2, [pc, #48]	; (8001bf0 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001bbe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001bc0:	e002      	b.n	8001bc8 <LoopCopyDataInit>

08001bc2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001bc2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001bc4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001bc6:	3304      	adds	r3, #4

08001bc8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001bc8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001bca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001bcc:	d3f9      	bcc.n	8001bc2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001bce:	4a09      	ldr	r2, [pc, #36]	; (8001bf4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001bd0:	4c09      	ldr	r4, [pc, #36]	; (8001bf8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001bd2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001bd4:	e001      	b.n	8001bda <LoopFillZerobss>

08001bd6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001bd6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001bd8:	3204      	adds	r2, #4

08001bda <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001bda:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001bdc:	d3fb      	bcc.n	8001bd6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001bde:	f002 fa1d 	bl	800401c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001be2:	f7ff fa03 	bl	8000fec <main>
  bx lr
 8001be6:	4770      	bx	lr
  ldr r0, =_sdata
 8001be8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001bec:	20000108 	.word	0x20000108
  ldr r2, =_sidata
 8001bf0:	08004aa8 	.word	0x08004aa8
  ldr r2, =_sbss
 8001bf4:	20000108 	.word	0x20000108
  ldr r4, =_ebss
 8001bf8:	20000554 	.word	0x20000554

08001bfc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bfc:	e7fe      	b.n	8001bfc <ADC1_2_IRQHandler>
	...

08001c00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c04:	4b08      	ldr	r3, [pc, #32]	; (8001c28 <HAL_Init+0x28>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a07      	ldr	r2, [pc, #28]	; (8001c28 <HAL_Init+0x28>)
 8001c0a:	f043 0310 	orr.w	r3, r3, #16
 8001c0e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c10:	2003      	movs	r0, #3
 8001c12:	f000 f947 	bl	8001ea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001c16:	200f      	movs	r0, #15
 8001c18:	f000 f808 	bl	8001c2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001c1c:	f7ff fe1c 	bl	8001858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001c20:	2300      	movs	r3, #0
}
 8001c22:	4618      	mov	r0, r3
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	40022000 	.word	0x40022000

08001c2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001c34:	4b12      	ldr	r3, [pc, #72]	; (8001c80 <HAL_InitTick+0x54>)
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	4b12      	ldr	r3, [pc, #72]	; (8001c84 <HAL_InitTick+0x58>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c42:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c46:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f000 f95f 	bl	8001f0e <HAL_SYSTICK_Config>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e00e      	b.n	8001c78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2b0f      	cmp	r3, #15
 8001c5e:	d80a      	bhi.n	8001c76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c60:	2200      	movs	r2, #0
 8001c62:	6879      	ldr	r1, [r7, #4]
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295
 8001c68:	f000 f927 	bl	8001eba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001c6c:	4a06      	ldr	r2, [pc, #24]	; (8001c88 <HAL_InitTick+0x5c>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001c72:	2300      	movs	r3, #0
 8001c74:	e000      	b.n	8001c78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
}
 8001c78:	4618      	mov	r0, r3
 8001c7a:	3708      	adds	r7, #8
 8001c7c:	46bd      	mov	sp, r7
 8001c7e:	bd80      	pop	{r7, pc}
 8001c80:	20000098 	.word	0x20000098
 8001c84:	200000a0 	.word	0x200000a0
 8001c88:	2000009c 	.word	0x2000009c

08001c8c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001c90:	4b05      	ldr	r3, [pc, #20]	; (8001ca8 <HAL_IncTick+0x1c>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b05      	ldr	r3, [pc, #20]	; (8001cac <HAL_IncTick+0x20>)
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	4a03      	ldr	r2, [pc, #12]	; (8001cac <HAL_IncTick+0x20>)
 8001c9e:	6013      	str	r3, [r2, #0]
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bc80      	pop	{r7}
 8001ca6:	4770      	bx	lr
 8001ca8:	200000a0 	.word	0x200000a0
 8001cac:	20000540 	.word	0x20000540

08001cb0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  return uwTick;
 8001cb4:	4b02      	ldr	r3, [pc, #8]	; (8001cc0 <HAL_GetTick+0x10>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bc80      	pop	{r7}
 8001cbe:	4770      	bx	lr
 8001cc0:	20000540 	.word	0x20000540

08001cc4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b084      	sub	sp, #16
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ccc:	f7ff fff0 	bl	8001cb0 <HAL_GetTick>
 8001cd0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cdc:	d005      	beq.n	8001cea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cde:	4b0a      	ldr	r3, [pc, #40]	; (8001d08 <HAL_Delay+0x44>)
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	4413      	add	r3, r2
 8001ce8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cea:	bf00      	nop
 8001cec:	f7ff ffe0 	bl	8001cb0 <HAL_GetTick>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	68fa      	ldr	r2, [r7, #12]
 8001cf8:	429a      	cmp	r2, r3
 8001cfa:	d8f7      	bhi.n	8001cec <HAL_Delay+0x28>
  {
  }
}
 8001cfc:	bf00      	nop
 8001cfe:	bf00      	nop
 8001d00:	3710      	adds	r7, #16
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	200000a0 	.word	0x200000a0

08001d0c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d0c:	b480      	push	{r7}
 8001d0e:	b085      	sub	sp, #20
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	f003 0307 	and.w	r3, r3, #7
 8001d1a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <__NVIC_SetPriorityGrouping+0x44>)
 8001d1e:	68db      	ldr	r3, [r3, #12]
 8001d20:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d22:	68ba      	ldr	r2, [r7, #8]
 8001d24:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001d28:	4013      	ands	r3, r2
 8001d2a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d30:	68bb      	ldr	r3, [r7, #8]
 8001d32:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d34:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001d38:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d3e:	4a04      	ldr	r2, [pc, #16]	; (8001d50 <__NVIC_SetPriorityGrouping+0x44>)
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	60d3      	str	r3, [r2, #12]
}
 8001d44:	bf00      	nop
 8001d46:	3714      	adds	r7, #20
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	e000ed00 	.word	0xe000ed00

08001d54 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d58:	4b04      	ldr	r3, [pc, #16]	; (8001d6c <__NVIC_GetPriorityGrouping+0x18>)
 8001d5a:	68db      	ldr	r3, [r3, #12]
 8001d5c:	0a1b      	lsrs	r3, r3, #8
 8001d5e:	f003 0307 	and.w	r3, r3, #7
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
 8001d6a:	bf00      	nop
 8001d6c:	e000ed00 	.word	0xe000ed00

08001d70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d70:	b480      	push	{r7}
 8001d72:	b083      	sub	sp, #12
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	4603      	mov	r3, r0
 8001d78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	db0b      	blt.n	8001d9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d82:	79fb      	ldrb	r3, [r7, #7]
 8001d84:	f003 021f 	and.w	r2, r3, #31
 8001d88:	4906      	ldr	r1, [pc, #24]	; (8001da4 <__NVIC_EnableIRQ+0x34>)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	095b      	lsrs	r3, r3, #5
 8001d90:	2001      	movs	r0, #1
 8001d92:	fa00 f202 	lsl.w	r2, r0, r2
 8001d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d9a:	bf00      	nop
 8001d9c:	370c      	adds	r7, #12
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr
 8001da4:	e000e100 	.word	0xe000e100

08001da8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b083      	sub	sp, #12
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	6039      	str	r1, [r7, #0]
 8001db2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	db0a      	blt.n	8001dd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	b2da      	uxtb	r2, r3
 8001dc0:	490c      	ldr	r1, [pc, #48]	; (8001df4 <__NVIC_SetPriority+0x4c>)
 8001dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dc6:	0112      	lsls	r2, r2, #4
 8001dc8:	b2d2      	uxtb	r2, r2
 8001dca:	440b      	add	r3, r1
 8001dcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd0:	e00a      	b.n	8001de8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4908      	ldr	r1, [pc, #32]	; (8001df8 <__NVIC_SetPriority+0x50>)
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	f003 030f 	and.w	r3, r3, #15
 8001dde:	3b04      	subs	r3, #4
 8001de0:	0112      	lsls	r2, r2, #4
 8001de2:	b2d2      	uxtb	r2, r2
 8001de4:	440b      	add	r3, r1
 8001de6:	761a      	strb	r2, [r3, #24]
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bc80      	pop	{r7}
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	e000e100 	.word	0xe000e100
 8001df8:	e000ed00 	.word	0xe000ed00

08001dfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b089      	sub	sp, #36	; 0x24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	60f8      	str	r0, [r7, #12]
 8001e04:	60b9      	str	r1, [r7, #8]
 8001e06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	f003 0307 	and.w	r3, r3, #7
 8001e0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f1c3 0307 	rsb	r3, r3, #7
 8001e16:	2b04      	cmp	r3, #4
 8001e18:	bf28      	it	cs
 8001e1a:	2304      	movcs	r3, #4
 8001e1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e1e:	69fb      	ldr	r3, [r7, #28]
 8001e20:	3304      	adds	r3, #4
 8001e22:	2b06      	cmp	r3, #6
 8001e24:	d902      	bls.n	8001e2c <NVIC_EncodePriority+0x30>
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	3b03      	subs	r3, #3
 8001e2a:	e000      	b.n	8001e2e <NVIC_EncodePriority+0x32>
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e30:	f04f 32ff 	mov.w	r2, #4294967295
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3a:	43da      	mvns	r2, r3
 8001e3c:	68bb      	ldr	r3, [r7, #8]
 8001e3e:	401a      	ands	r2, r3
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e44:	f04f 31ff 	mov.w	r1, #4294967295
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e4e:	43d9      	mvns	r1, r3
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	4313      	orrs	r3, r2
         );
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3724      	adds	r7, #36	; 0x24
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr

08001e60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	3b01      	subs	r3, #1
 8001e6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e70:	d301      	bcc.n	8001e76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e72:	2301      	movs	r3, #1
 8001e74:	e00f      	b.n	8001e96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e76:	4a0a      	ldr	r2, [pc, #40]	; (8001ea0 <SysTick_Config+0x40>)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	3b01      	subs	r3, #1
 8001e7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e7e:	210f      	movs	r1, #15
 8001e80:	f04f 30ff 	mov.w	r0, #4294967295
 8001e84:	f7ff ff90 	bl	8001da8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e88:	4b05      	ldr	r3, [pc, #20]	; (8001ea0 <SysTick_Config+0x40>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e8e:	4b04      	ldr	r3, [pc, #16]	; (8001ea0 <SysTick_Config+0x40>)
 8001e90:	2207      	movs	r2, #7
 8001e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e94:	2300      	movs	r3, #0
}
 8001e96:	4618      	mov	r0, r3
 8001e98:	3708      	adds	r7, #8
 8001e9a:	46bd      	mov	sp, r7
 8001e9c:	bd80      	pop	{r7, pc}
 8001e9e:	bf00      	nop
 8001ea0:	e000e010 	.word	0xe000e010

08001ea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff ff2d 	bl	8001d0c <__NVIC_SetPriorityGrouping>
}
 8001eb2:	bf00      	nop
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b086      	sub	sp, #24
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	60b9      	str	r1, [r7, #8]
 8001ec4:	607a      	str	r2, [r7, #4]
 8001ec6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ecc:	f7ff ff42 	bl	8001d54 <__NVIC_GetPriorityGrouping>
 8001ed0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	68b9      	ldr	r1, [r7, #8]
 8001ed6:	6978      	ldr	r0, [r7, #20]
 8001ed8:	f7ff ff90 	bl	8001dfc <NVIC_EncodePriority>
 8001edc:	4602      	mov	r2, r0
 8001ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee2:	4611      	mov	r1, r2
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff5f 	bl	8001da8 <__NVIC_SetPriority>
}
 8001eea:	bf00      	nop
 8001eec:	3718      	adds	r7, #24
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}

08001ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b082      	sub	sp, #8
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	4603      	mov	r3, r0
 8001efa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7ff ff35 	bl	8001d70 <__NVIC_EnableIRQ>
}
 8001f06:	bf00      	nop
 8001f08:	3708      	adds	r7, #8
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}

08001f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f0e:	b580      	push	{r7, lr}
 8001f10:	b082      	sub	sp, #8
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f7ff ffa2 	bl	8001e60 <SysTick_Config>
 8001f1c:	4603      	mov	r3, r0
}
 8001f1e:	4618      	mov	r0, r3
 8001f20:	3708      	adds	r7, #8
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
	...

08001f28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b08b      	sub	sp, #44	; 0x2c
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
 8001f30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f32:	2300      	movs	r3, #0
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f36:	2300      	movs	r3, #0
 8001f38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f3a:	e169      	b.n	8002210 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f40:	fa02 f303 	lsl.w	r3, r2, r3
 8001f44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	69fa      	ldr	r2, [r7, #28]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f50:	69ba      	ldr	r2, [r7, #24]
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	f040 8158 	bne.w	800220a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	685b      	ldr	r3, [r3, #4]
 8001f5e:	4a9a      	ldr	r2, [pc, #616]	; (80021c8 <HAL_GPIO_Init+0x2a0>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d05e      	beq.n	8002022 <HAL_GPIO_Init+0xfa>
 8001f64:	4a98      	ldr	r2, [pc, #608]	; (80021c8 <HAL_GPIO_Init+0x2a0>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d875      	bhi.n	8002056 <HAL_GPIO_Init+0x12e>
 8001f6a:	4a98      	ldr	r2, [pc, #608]	; (80021cc <HAL_GPIO_Init+0x2a4>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d058      	beq.n	8002022 <HAL_GPIO_Init+0xfa>
 8001f70:	4a96      	ldr	r2, [pc, #600]	; (80021cc <HAL_GPIO_Init+0x2a4>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	d86f      	bhi.n	8002056 <HAL_GPIO_Init+0x12e>
 8001f76:	4a96      	ldr	r2, [pc, #600]	; (80021d0 <HAL_GPIO_Init+0x2a8>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d052      	beq.n	8002022 <HAL_GPIO_Init+0xfa>
 8001f7c:	4a94      	ldr	r2, [pc, #592]	; (80021d0 <HAL_GPIO_Init+0x2a8>)
 8001f7e:	4293      	cmp	r3, r2
 8001f80:	d869      	bhi.n	8002056 <HAL_GPIO_Init+0x12e>
 8001f82:	4a94      	ldr	r2, [pc, #592]	; (80021d4 <HAL_GPIO_Init+0x2ac>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d04c      	beq.n	8002022 <HAL_GPIO_Init+0xfa>
 8001f88:	4a92      	ldr	r2, [pc, #584]	; (80021d4 <HAL_GPIO_Init+0x2ac>)
 8001f8a:	4293      	cmp	r3, r2
 8001f8c:	d863      	bhi.n	8002056 <HAL_GPIO_Init+0x12e>
 8001f8e:	4a92      	ldr	r2, [pc, #584]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d046      	beq.n	8002022 <HAL_GPIO_Init+0xfa>
 8001f94:	4a90      	ldr	r2, [pc, #576]	; (80021d8 <HAL_GPIO_Init+0x2b0>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d85d      	bhi.n	8002056 <HAL_GPIO_Init+0x12e>
 8001f9a:	2b12      	cmp	r3, #18
 8001f9c:	d82a      	bhi.n	8001ff4 <HAL_GPIO_Init+0xcc>
 8001f9e:	2b12      	cmp	r3, #18
 8001fa0:	d859      	bhi.n	8002056 <HAL_GPIO_Init+0x12e>
 8001fa2:	a201      	add	r2, pc, #4	; (adr r2, 8001fa8 <HAL_GPIO_Init+0x80>)
 8001fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa8:	08002023 	.word	0x08002023
 8001fac:	08001ffd 	.word	0x08001ffd
 8001fb0:	0800200f 	.word	0x0800200f
 8001fb4:	08002051 	.word	0x08002051
 8001fb8:	08002057 	.word	0x08002057
 8001fbc:	08002057 	.word	0x08002057
 8001fc0:	08002057 	.word	0x08002057
 8001fc4:	08002057 	.word	0x08002057
 8001fc8:	08002057 	.word	0x08002057
 8001fcc:	08002057 	.word	0x08002057
 8001fd0:	08002057 	.word	0x08002057
 8001fd4:	08002057 	.word	0x08002057
 8001fd8:	08002057 	.word	0x08002057
 8001fdc:	08002057 	.word	0x08002057
 8001fe0:	08002057 	.word	0x08002057
 8001fe4:	08002057 	.word	0x08002057
 8001fe8:	08002057 	.word	0x08002057
 8001fec:	08002005 	.word	0x08002005
 8001ff0:	08002019 	.word	0x08002019
 8001ff4:	4a79      	ldr	r2, [pc, #484]	; (80021dc <HAL_GPIO_Init+0x2b4>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d013      	beq.n	8002022 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ffa:	e02c      	b.n	8002056 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	623b      	str	r3, [r7, #32]
          break;
 8002002:	e029      	b.n	8002058 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002004:	683b      	ldr	r3, [r7, #0]
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	3304      	adds	r3, #4
 800200a:	623b      	str	r3, [r7, #32]
          break;
 800200c:	e024      	b.n	8002058 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800200e:	683b      	ldr	r3, [r7, #0]
 8002010:	68db      	ldr	r3, [r3, #12]
 8002012:	3308      	adds	r3, #8
 8002014:	623b      	str	r3, [r7, #32]
          break;
 8002016:	e01f      	b.n	8002058 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	330c      	adds	r3, #12
 800201e:	623b      	str	r3, [r7, #32]
          break;
 8002020:	e01a      	b.n	8002058 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d102      	bne.n	8002030 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800202a:	2304      	movs	r3, #4
 800202c:	623b      	str	r3, [r7, #32]
          break;
 800202e:	e013      	b.n	8002058 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	2b01      	cmp	r3, #1
 8002036:	d105      	bne.n	8002044 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002038:	2308      	movs	r3, #8
 800203a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	69fa      	ldr	r2, [r7, #28]
 8002040:	611a      	str	r2, [r3, #16]
          break;
 8002042:	e009      	b.n	8002058 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002044:	2308      	movs	r3, #8
 8002046:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	69fa      	ldr	r2, [r7, #28]
 800204c:	615a      	str	r2, [r3, #20]
          break;
 800204e:	e003      	b.n	8002058 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002050:	2300      	movs	r3, #0
 8002052:	623b      	str	r3, [r7, #32]
          break;
 8002054:	e000      	b.n	8002058 <HAL_GPIO_Init+0x130>
          break;
 8002056:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002058:	69bb      	ldr	r3, [r7, #24]
 800205a:	2bff      	cmp	r3, #255	; 0xff
 800205c:	d801      	bhi.n	8002062 <HAL_GPIO_Init+0x13a>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	e001      	b.n	8002066 <HAL_GPIO_Init+0x13e>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	3304      	adds	r3, #4
 8002066:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002068:	69bb      	ldr	r3, [r7, #24]
 800206a:	2bff      	cmp	r3, #255	; 0xff
 800206c:	d802      	bhi.n	8002074 <HAL_GPIO_Init+0x14c>
 800206e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002070:	009b      	lsls	r3, r3, #2
 8002072:	e002      	b.n	800207a <HAL_GPIO_Init+0x152>
 8002074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002076:	3b08      	subs	r3, #8
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	210f      	movs	r1, #15
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	fa01 f303 	lsl.w	r3, r1, r3
 8002088:	43db      	mvns	r3, r3
 800208a:	401a      	ands	r2, r3
 800208c:	6a39      	ldr	r1, [r7, #32]
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	fa01 f303 	lsl.w	r3, r1, r3
 8002094:	431a      	orrs	r2, r3
 8002096:	697b      	ldr	r3, [r7, #20]
 8002098:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	f000 80b1 	beq.w	800220a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020a8:	4b4d      	ldr	r3, [pc, #308]	; (80021e0 <HAL_GPIO_Init+0x2b8>)
 80020aa:	699b      	ldr	r3, [r3, #24]
 80020ac:	4a4c      	ldr	r2, [pc, #304]	; (80021e0 <HAL_GPIO_Init+0x2b8>)
 80020ae:	f043 0301 	orr.w	r3, r3, #1
 80020b2:	6193      	str	r3, [r2, #24]
 80020b4:	4b4a      	ldr	r3, [pc, #296]	; (80021e0 <HAL_GPIO_Init+0x2b8>)
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	f003 0301 	and.w	r3, r3, #1
 80020bc:	60bb      	str	r3, [r7, #8]
 80020be:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020c0:	4a48      	ldr	r2, [pc, #288]	; (80021e4 <HAL_GPIO_Init+0x2bc>)
 80020c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c4:	089b      	lsrs	r3, r3, #2
 80020c6:	3302      	adds	r3, #2
 80020c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020cc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020d0:	f003 0303 	and.w	r3, r3, #3
 80020d4:	009b      	lsls	r3, r3, #2
 80020d6:	220f      	movs	r2, #15
 80020d8:	fa02 f303 	lsl.w	r3, r2, r3
 80020dc:	43db      	mvns	r3, r3
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	4013      	ands	r3, r2
 80020e2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	4a40      	ldr	r2, [pc, #256]	; (80021e8 <HAL_GPIO_Init+0x2c0>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d013      	beq.n	8002114 <HAL_GPIO_Init+0x1ec>
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a3f      	ldr	r2, [pc, #252]	; (80021ec <HAL_GPIO_Init+0x2c4>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d00d      	beq.n	8002110 <HAL_GPIO_Init+0x1e8>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	4a3e      	ldr	r2, [pc, #248]	; (80021f0 <HAL_GPIO_Init+0x2c8>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d007      	beq.n	800210c <HAL_GPIO_Init+0x1e4>
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	4a3d      	ldr	r2, [pc, #244]	; (80021f4 <HAL_GPIO_Init+0x2cc>)
 8002100:	4293      	cmp	r3, r2
 8002102:	d101      	bne.n	8002108 <HAL_GPIO_Init+0x1e0>
 8002104:	2303      	movs	r3, #3
 8002106:	e006      	b.n	8002116 <HAL_GPIO_Init+0x1ee>
 8002108:	2304      	movs	r3, #4
 800210a:	e004      	b.n	8002116 <HAL_GPIO_Init+0x1ee>
 800210c:	2302      	movs	r3, #2
 800210e:	e002      	b.n	8002116 <HAL_GPIO_Init+0x1ee>
 8002110:	2301      	movs	r3, #1
 8002112:	e000      	b.n	8002116 <HAL_GPIO_Init+0x1ee>
 8002114:	2300      	movs	r3, #0
 8002116:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002118:	f002 0203 	and.w	r2, r2, #3
 800211c:	0092      	lsls	r2, r2, #2
 800211e:	4093      	lsls	r3, r2
 8002120:	68fa      	ldr	r2, [r7, #12]
 8002122:	4313      	orrs	r3, r2
 8002124:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002126:	492f      	ldr	r1, [pc, #188]	; (80021e4 <HAL_GPIO_Init+0x2bc>)
 8002128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	3302      	adds	r3, #2
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800213c:	2b00      	cmp	r3, #0
 800213e:	d006      	beq.n	800214e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002140:	4b2d      	ldr	r3, [pc, #180]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 8002142:	689a      	ldr	r2, [r3, #8]
 8002144:	492c      	ldr	r1, [pc, #176]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	4313      	orrs	r3, r2
 800214a:	608b      	str	r3, [r1, #8]
 800214c:	e006      	b.n	800215c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800214e:	4b2a      	ldr	r3, [pc, #168]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 8002150:	689a      	ldr	r2, [r3, #8]
 8002152:	69bb      	ldr	r3, [r7, #24]
 8002154:	43db      	mvns	r3, r3
 8002156:	4928      	ldr	r1, [pc, #160]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 8002158:	4013      	ands	r3, r2
 800215a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d006      	beq.n	8002176 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002168:	4b23      	ldr	r3, [pc, #140]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	4922      	ldr	r1, [pc, #136]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 800216e:	69bb      	ldr	r3, [r7, #24]
 8002170:	4313      	orrs	r3, r2
 8002172:	60cb      	str	r3, [r1, #12]
 8002174:	e006      	b.n	8002184 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002176:	4b20      	ldr	r3, [pc, #128]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 8002178:	68da      	ldr	r2, [r3, #12]
 800217a:	69bb      	ldr	r3, [r7, #24]
 800217c:	43db      	mvns	r3, r3
 800217e:	491e      	ldr	r1, [pc, #120]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 8002180:	4013      	ands	r3, r2
 8002182:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800218c:	2b00      	cmp	r3, #0
 800218e:	d006      	beq.n	800219e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002190:	4b19      	ldr	r3, [pc, #100]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 8002192:	685a      	ldr	r2, [r3, #4]
 8002194:	4918      	ldr	r1, [pc, #96]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 8002196:	69bb      	ldr	r3, [r7, #24]
 8002198:	4313      	orrs	r3, r2
 800219a:	604b      	str	r3, [r1, #4]
 800219c:	e006      	b.n	80021ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800219e:	4b16      	ldr	r3, [pc, #88]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 80021a0:	685a      	ldr	r2, [r3, #4]
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	4914      	ldr	r1, [pc, #80]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 80021a8:	4013      	ands	r3, r2
 80021aa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d021      	beq.n	80021fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021b8:	4b0f      	ldr	r3, [pc, #60]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 80021ba:	681a      	ldr	r2, [r3, #0]
 80021bc:	490e      	ldr	r1, [pc, #56]	; (80021f8 <HAL_GPIO_Init+0x2d0>)
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	4313      	orrs	r3, r2
 80021c2:	600b      	str	r3, [r1, #0]
 80021c4:	e021      	b.n	800220a <HAL_GPIO_Init+0x2e2>
 80021c6:	bf00      	nop
 80021c8:	10320000 	.word	0x10320000
 80021cc:	10310000 	.word	0x10310000
 80021d0:	10220000 	.word	0x10220000
 80021d4:	10210000 	.word	0x10210000
 80021d8:	10120000 	.word	0x10120000
 80021dc:	10110000 	.word	0x10110000
 80021e0:	40021000 	.word	0x40021000
 80021e4:	40010000 	.word	0x40010000
 80021e8:	40010800 	.word	0x40010800
 80021ec:	40010c00 	.word	0x40010c00
 80021f0:	40011000 	.word	0x40011000
 80021f4:	40011400 	.word	0x40011400
 80021f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80021fc:	4b0b      	ldr	r3, [pc, #44]	; (800222c <HAL_GPIO_Init+0x304>)
 80021fe:	681a      	ldr	r2, [r3, #0]
 8002200:	69bb      	ldr	r3, [r7, #24]
 8002202:	43db      	mvns	r3, r3
 8002204:	4909      	ldr	r1, [pc, #36]	; (800222c <HAL_GPIO_Init+0x304>)
 8002206:	4013      	ands	r3, r2
 8002208:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800220a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220c:	3301      	adds	r3, #1
 800220e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	681a      	ldr	r2, [r3, #0]
 8002214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002216:	fa22 f303 	lsr.w	r3, r2, r3
 800221a:	2b00      	cmp	r3, #0
 800221c:	f47f ae8e 	bne.w	8001f3c <HAL_GPIO_Init+0x14>
  }
}
 8002220:	bf00      	nop
 8002222:	bf00      	nop
 8002224:	372c      	adds	r7, #44	; 0x2c
 8002226:	46bd      	mov	sp, r7
 8002228:	bc80      	pop	{r7}
 800222a:	4770      	bx	lr
 800222c:	40010400 	.word	0x40010400

08002230 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002230:	b480      	push	{r7}
 8002232:	b085      	sub	sp, #20
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	689a      	ldr	r2, [r3, #8]
 8002240:	887b      	ldrh	r3, [r7, #2]
 8002242:	4013      	ands	r3, r2
 8002244:	2b00      	cmp	r3, #0
 8002246:	d002      	beq.n	800224e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002248:	2301      	movs	r3, #1
 800224a:	73fb      	strb	r3, [r7, #15]
 800224c:	e001      	b.n	8002252 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800224e:	2300      	movs	r3, #0
 8002250:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002252:	7bfb      	ldrb	r3, [r7, #15]
}
 8002254:	4618      	mov	r0, r3
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr

0800225e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800225e:	b480      	push	{r7}
 8002260:	b083      	sub	sp, #12
 8002262:	af00      	add	r7, sp, #0
 8002264:	6078      	str	r0, [r7, #4]
 8002266:	460b      	mov	r3, r1
 8002268:	807b      	strh	r3, [r7, #2]
 800226a:	4613      	mov	r3, r2
 800226c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800226e:	787b      	ldrb	r3, [r7, #1]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d003      	beq.n	800227c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002274:	887a      	ldrh	r2, [r7, #2]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800227a:	e003      	b.n	8002284 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800227c:	887b      	ldrh	r3, [r7, #2]
 800227e:	041a      	lsls	r2, r3, #16
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	611a      	str	r2, [r3, #16]
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	bc80      	pop	{r7}
 800228c:	4770      	bx	lr
	...

08002290 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	2b00      	cmp	r3, #0
 800229c:	d101      	bne.n	80022a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800229e:	2301      	movs	r3, #1
 80022a0:	e12b      	b.n	80024fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d106      	bne.n	80022bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f7ff fb00 	bl	80018bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2224      	movs	r2, #36	; 0x24
 80022c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f022 0201 	bic.w	r2, r2, #1
 80022d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80022e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	681a      	ldr	r2, [r3, #0]
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80022f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022f4:	f001 f830 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 80022f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	4a81      	ldr	r2, [pc, #516]	; (8002504 <HAL_I2C_Init+0x274>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d807      	bhi.n	8002314 <HAL_I2C_Init+0x84>
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	4a80      	ldr	r2, [pc, #512]	; (8002508 <HAL_I2C_Init+0x278>)
 8002308:	4293      	cmp	r3, r2
 800230a:	bf94      	ite	ls
 800230c:	2301      	movls	r3, #1
 800230e:	2300      	movhi	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	e006      	b.n	8002322 <HAL_I2C_Init+0x92>
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	4a7d      	ldr	r2, [pc, #500]	; (800250c <HAL_I2C_Init+0x27c>)
 8002318:	4293      	cmp	r3, r2
 800231a:	bf94      	ite	ls
 800231c:	2301      	movls	r3, #1
 800231e:	2300      	movhi	r3, #0
 8002320:	b2db      	uxtb	r3, r3
 8002322:	2b00      	cmp	r3, #0
 8002324:	d001      	beq.n	800232a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002326:	2301      	movs	r3, #1
 8002328:	e0e7      	b.n	80024fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	4a78      	ldr	r2, [pc, #480]	; (8002510 <HAL_I2C_Init+0x280>)
 800232e:	fba2 2303 	umull	r2, r3, r2, r3
 8002332:	0c9b      	lsrs	r3, r3, #18
 8002334:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68ba      	ldr	r2, [r7, #8]
 8002346:	430a      	orrs	r2, r1
 8002348:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	6a1b      	ldr	r3, [r3, #32]
 8002350:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	685b      	ldr	r3, [r3, #4]
 8002358:	4a6a      	ldr	r2, [pc, #424]	; (8002504 <HAL_I2C_Init+0x274>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d802      	bhi.n	8002364 <HAL_I2C_Init+0xd4>
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	3301      	adds	r3, #1
 8002362:	e009      	b.n	8002378 <HAL_I2C_Init+0xe8>
 8002364:	68bb      	ldr	r3, [r7, #8]
 8002366:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800236a:	fb02 f303 	mul.w	r3, r2, r3
 800236e:	4a69      	ldr	r2, [pc, #420]	; (8002514 <HAL_I2C_Init+0x284>)
 8002370:	fba2 2303 	umull	r2, r3, r2, r3
 8002374:	099b      	lsrs	r3, r3, #6
 8002376:	3301      	adds	r3, #1
 8002378:	687a      	ldr	r2, [r7, #4]
 800237a:	6812      	ldr	r2, [r2, #0]
 800237c:	430b      	orrs	r3, r1
 800237e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	69db      	ldr	r3, [r3, #28]
 8002386:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800238a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	495c      	ldr	r1, [pc, #368]	; (8002504 <HAL_I2C_Init+0x274>)
 8002394:	428b      	cmp	r3, r1
 8002396:	d819      	bhi.n	80023cc <HAL_I2C_Init+0x13c>
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	1e59      	subs	r1, r3, #1
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	005b      	lsls	r3, r3, #1
 80023a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80023a6:	1c59      	adds	r1, r3, #1
 80023a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80023ac:	400b      	ands	r3, r1
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d00a      	beq.n	80023c8 <HAL_I2C_Init+0x138>
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	1e59      	subs	r1, r3, #1
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	005b      	lsls	r3, r3, #1
 80023bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80023c0:	3301      	adds	r3, #1
 80023c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023c6:	e051      	b.n	800246c <HAL_I2C_Init+0x1dc>
 80023c8:	2304      	movs	r3, #4
 80023ca:	e04f      	b.n	800246c <HAL_I2C_Init+0x1dc>
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d111      	bne.n	80023f8 <HAL_I2C_Init+0x168>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	1e58      	subs	r0, r3, #1
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	6859      	ldr	r1, [r3, #4]
 80023dc:	460b      	mov	r3, r1
 80023de:	005b      	lsls	r3, r3, #1
 80023e0:	440b      	add	r3, r1
 80023e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80023e6:	3301      	adds	r3, #1
 80023e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	bf0c      	ite	eq
 80023f0:	2301      	moveq	r3, #1
 80023f2:	2300      	movne	r3, #0
 80023f4:	b2db      	uxtb	r3, r3
 80023f6:	e012      	b.n	800241e <HAL_I2C_Init+0x18e>
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	1e58      	subs	r0, r3, #1
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6859      	ldr	r1, [r3, #4]
 8002400:	460b      	mov	r3, r1
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	440b      	add	r3, r1
 8002406:	0099      	lsls	r1, r3, #2
 8002408:	440b      	add	r3, r1
 800240a:	fbb0 f3f3 	udiv	r3, r0, r3
 800240e:	3301      	adds	r3, #1
 8002410:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002414:	2b00      	cmp	r3, #0
 8002416:	bf0c      	ite	eq
 8002418:	2301      	moveq	r3, #1
 800241a:	2300      	movne	r3, #0
 800241c:	b2db      	uxtb	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <HAL_I2C_Init+0x196>
 8002422:	2301      	movs	r3, #1
 8002424:	e022      	b.n	800246c <HAL_I2C_Init+0x1dc>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	689b      	ldr	r3, [r3, #8]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d10e      	bne.n	800244c <HAL_I2C_Init+0x1bc>
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	1e58      	subs	r0, r3, #1
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6859      	ldr	r1, [r3, #4]
 8002436:	460b      	mov	r3, r1
 8002438:	005b      	lsls	r3, r3, #1
 800243a:	440b      	add	r3, r1
 800243c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002440:	3301      	adds	r3, #1
 8002442:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002446:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800244a:	e00f      	b.n	800246c <HAL_I2C_Init+0x1dc>
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	1e58      	subs	r0, r3, #1
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	6859      	ldr	r1, [r3, #4]
 8002454:	460b      	mov	r3, r1
 8002456:	009b      	lsls	r3, r3, #2
 8002458:	440b      	add	r3, r1
 800245a:	0099      	lsls	r1, r3, #2
 800245c:	440b      	add	r3, r1
 800245e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002462:	3301      	adds	r3, #1
 8002464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002468:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800246c:	6879      	ldr	r1, [r7, #4]
 800246e:	6809      	ldr	r1, [r1, #0]
 8002470:	4313      	orrs	r3, r2
 8002472:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69da      	ldr	r2, [r3, #28]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	431a      	orrs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	430a      	orrs	r2, r1
 800248e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	689b      	ldr	r3, [r3, #8]
 8002496:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800249a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800249e:	687a      	ldr	r2, [r7, #4]
 80024a0:	6911      	ldr	r1, [r2, #16]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	68d2      	ldr	r2, [r2, #12]
 80024a6:	4311      	orrs	r1, r2
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	6812      	ldr	r2, [r2, #0]
 80024ac:	430b      	orrs	r3, r1
 80024ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	695a      	ldr	r2, [r3, #20]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	699b      	ldr	r3, [r3, #24]
 80024c2:	431a      	orrs	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	430a      	orrs	r2, r1
 80024ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681a      	ldr	r2, [r3, #0]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0201 	orr.w	r2, r2, #1
 80024da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2220      	movs	r2, #32
 80024e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	2200      	movs	r2, #0
 80024ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2200      	movs	r2, #0
 80024f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	000186a0 	.word	0x000186a0
 8002508:	001e847f 	.word	0x001e847f
 800250c:	003d08ff 	.word	0x003d08ff
 8002510:	431bde83 	.word	0x431bde83
 8002514:	10624dd3 	.word	0x10624dd3

08002518 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b088      	sub	sp, #32
 800251c:	af02      	add	r7, sp, #8
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	607a      	str	r2, [r7, #4]
 8002522:	461a      	mov	r2, r3
 8002524:	460b      	mov	r3, r1
 8002526:	817b      	strh	r3, [r7, #10]
 8002528:	4613      	mov	r3, r2
 800252a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800252c:	f7ff fbc0 	bl	8001cb0 <HAL_GetTick>
 8002530:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002538:	b2db      	uxtb	r3, r3
 800253a:	2b20      	cmp	r3, #32
 800253c:	f040 80e0 	bne.w	8002700 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	9300      	str	r3, [sp, #0]
 8002544:	2319      	movs	r3, #25
 8002546:	2201      	movs	r2, #1
 8002548:	4970      	ldr	r1, [pc, #448]	; (800270c <HAL_I2C_Master_Transmit+0x1f4>)
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 f964 	bl	8002818 <I2C_WaitOnFlagUntilTimeout>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d001      	beq.n	800255a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002556:	2302      	movs	r3, #2
 8002558:	e0d3      	b.n	8002702 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002560:	2b01      	cmp	r3, #1
 8002562:	d101      	bne.n	8002568 <HAL_I2C_Master_Transmit+0x50>
 8002564:	2302      	movs	r3, #2
 8002566:	e0cc      	b.n	8002702 <HAL_I2C_Master_Transmit+0x1ea>
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	2201      	movs	r2, #1
 800256c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f003 0301 	and.w	r3, r3, #1
 800257a:	2b01      	cmp	r3, #1
 800257c:	d007      	beq.n	800258e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681a      	ldr	r2, [r3, #0]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f042 0201 	orr.w	r2, r2, #1
 800258c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800259c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2221      	movs	r2, #33	; 0x21
 80025a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2210      	movs	r2, #16
 80025aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2200      	movs	r2, #0
 80025b2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	687a      	ldr	r2, [r7, #4]
 80025b8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	893a      	ldrh	r2, [r7, #8]
 80025be:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025c4:	b29a      	uxth	r2, r3
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	4a50      	ldr	r2, [pc, #320]	; (8002710 <HAL_I2C_Master_Transmit+0x1f8>)
 80025ce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80025d0:	8979      	ldrh	r1, [r7, #10]
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	6a3a      	ldr	r2, [r7, #32]
 80025d6:	68f8      	ldr	r0, [r7, #12]
 80025d8:	f000 f89c 	bl	8002714 <I2C_MasterRequestWrite>
 80025dc:	4603      	mov	r3, r0
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d001      	beq.n	80025e6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e08d      	b.n	8002702 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025e6:	2300      	movs	r3, #0
 80025e8:	613b      	str	r3, [r7, #16]
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	695b      	ldr	r3, [r3, #20]
 80025f0:	613b      	str	r3, [r7, #16]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	699b      	ldr	r3, [r3, #24]
 80025f8:	613b      	str	r3, [r7, #16]
 80025fa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80025fc:	e066      	b.n	80026cc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025fe:	697a      	ldr	r2, [r7, #20]
 8002600:	6a39      	ldr	r1, [r7, #32]
 8002602:	68f8      	ldr	r0, [r7, #12]
 8002604:	f000 fa22 	bl	8002a4c <I2C_WaitOnTXEFlagUntilTimeout>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d00d      	beq.n	800262a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002612:	2b04      	cmp	r3, #4
 8002614:	d107      	bne.n	8002626 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681a      	ldr	r2, [r3, #0]
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002624:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	e06b      	b.n	8002702 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800262e:	781a      	ldrb	r2, [r3, #0]
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800263a:	1c5a      	adds	r2, r3, #1
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002644:	b29b      	uxth	r3, r3
 8002646:	3b01      	subs	r3, #1
 8002648:	b29a      	uxth	r2, r3
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002652:	3b01      	subs	r3, #1
 8002654:	b29a      	uxth	r2, r3
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	695b      	ldr	r3, [r3, #20]
 8002660:	f003 0304 	and.w	r3, r3, #4
 8002664:	2b04      	cmp	r3, #4
 8002666:	d11b      	bne.n	80026a0 <HAL_I2C_Master_Transmit+0x188>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800266c:	2b00      	cmp	r3, #0
 800266e:	d017      	beq.n	80026a0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002674:	781a      	ldrb	r2, [r3, #0]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002680:	1c5a      	adds	r2, r3, #1
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800268a:	b29b      	uxth	r3, r3
 800268c:	3b01      	subs	r3, #1
 800268e:	b29a      	uxth	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002698:	3b01      	subs	r3, #1
 800269a:	b29a      	uxth	r2, r3
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	6a39      	ldr	r1, [r7, #32]
 80026a4:	68f8      	ldr	r0, [r7, #12]
 80026a6:	f000 fa19 	bl	8002adc <I2C_WaitOnBTFFlagUntilTimeout>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d00d      	beq.n	80026cc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026b4:	2b04      	cmp	r3, #4
 80026b6:	d107      	bne.n	80026c8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026c6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80026c8:	2301      	movs	r3, #1
 80026ca:	e01a      	b.n	8002702 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d194      	bne.n	80025fe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2220      	movs	r2, #32
 80026e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2200      	movs	r2, #0
 80026f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80026fc:	2300      	movs	r3, #0
 80026fe:	e000      	b.n	8002702 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002700:	2302      	movs	r3, #2
  }
}
 8002702:	4618      	mov	r0, r3
 8002704:	3718      	adds	r7, #24
 8002706:	46bd      	mov	sp, r7
 8002708:	bd80      	pop	{r7, pc}
 800270a:	bf00      	nop
 800270c:	00100002 	.word	0x00100002
 8002710:	ffff0000 	.word	0xffff0000

08002714 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b088      	sub	sp, #32
 8002718:	af02      	add	r7, sp, #8
 800271a:	60f8      	str	r0, [r7, #12]
 800271c:	607a      	str	r2, [r7, #4]
 800271e:	603b      	str	r3, [r7, #0]
 8002720:	460b      	mov	r3, r1
 8002722:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002728:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800272a:	697b      	ldr	r3, [r7, #20]
 800272c:	2b08      	cmp	r3, #8
 800272e:	d006      	beq.n	800273e <I2C_MasterRequestWrite+0x2a>
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	2b01      	cmp	r3, #1
 8002734:	d003      	beq.n	800273e <I2C_MasterRequestWrite+0x2a>
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800273c:	d108      	bne.n	8002750 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800274c:	601a      	str	r2, [r3, #0]
 800274e:	e00b      	b.n	8002768 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002754:	2b12      	cmp	r3, #18
 8002756:	d107      	bne.n	8002768 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002766:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	9300      	str	r3, [sp, #0]
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2200      	movs	r2, #0
 8002770:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002774:	68f8      	ldr	r0, [r7, #12]
 8002776:	f000 f84f 	bl	8002818 <I2C_WaitOnFlagUntilTimeout>
 800277a:	4603      	mov	r3, r0
 800277c:	2b00      	cmp	r3, #0
 800277e:	d00d      	beq.n	800279c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800278a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800278e:	d103      	bne.n	8002798 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002796:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002798:	2303      	movs	r3, #3
 800279a:	e035      	b.n	8002808 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	691b      	ldr	r3, [r3, #16]
 80027a0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027a4:	d108      	bne.n	80027b8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80027a6:	897b      	ldrh	r3, [r7, #10]
 80027a8:	b2db      	uxtb	r3, r3
 80027aa:	461a      	mov	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80027b4:	611a      	str	r2, [r3, #16]
 80027b6:	e01b      	b.n	80027f0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80027b8:	897b      	ldrh	r3, [r7, #10]
 80027ba:	11db      	asrs	r3, r3, #7
 80027bc:	b2db      	uxtb	r3, r3
 80027be:	f003 0306 	and.w	r3, r3, #6
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	f063 030f 	orn	r3, r3, #15
 80027c8:	b2da      	uxtb	r2, r3
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80027d0:	683b      	ldr	r3, [r7, #0]
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	490e      	ldr	r1, [pc, #56]	; (8002810 <I2C_MasterRequestWrite+0xfc>)
 80027d6:	68f8      	ldr	r0, [r7, #12]
 80027d8:	f000 f898 	bl	800290c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027dc:	4603      	mov	r3, r0
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d001      	beq.n	80027e6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e010      	b.n	8002808 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80027e6:	897b      	ldrh	r3, [r7, #10]
 80027e8:	b2da      	uxtb	r2, r3
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	687a      	ldr	r2, [r7, #4]
 80027f4:	4907      	ldr	r1, [pc, #28]	; (8002814 <I2C_MasterRequestWrite+0x100>)
 80027f6:	68f8      	ldr	r0, [r7, #12]
 80027f8:	f000 f888 	bl	800290c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002802:	2301      	movs	r3, #1
 8002804:	e000      	b.n	8002808 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3718      	adds	r7, #24
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	00010008 	.word	0x00010008
 8002814:	00010002 	.word	0x00010002

08002818 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	b084      	sub	sp, #16
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	60b9      	str	r1, [r7, #8]
 8002822:	603b      	str	r3, [r7, #0]
 8002824:	4613      	mov	r3, r2
 8002826:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002828:	e048      	b.n	80028bc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800282a:	683b      	ldr	r3, [r7, #0]
 800282c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002830:	d044      	beq.n	80028bc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002832:	f7ff fa3d 	bl	8001cb0 <HAL_GetTick>
 8002836:	4602      	mov	r2, r0
 8002838:	69bb      	ldr	r3, [r7, #24]
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	683a      	ldr	r2, [r7, #0]
 800283e:	429a      	cmp	r2, r3
 8002840:	d302      	bcc.n	8002848 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002842:	683b      	ldr	r3, [r7, #0]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d139      	bne.n	80028bc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002848:	68bb      	ldr	r3, [r7, #8]
 800284a:	0c1b      	lsrs	r3, r3, #16
 800284c:	b2db      	uxtb	r3, r3
 800284e:	2b01      	cmp	r3, #1
 8002850:	d10d      	bne.n	800286e <I2C_WaitOnFlagUntilTimeout+0x56>
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	43da      	mvns	r2, r3
 800285a:	68bb      	ldr	r3, [r7, #8]
 800285c:	4013      	ands	r3, r2
 800285e:	b29b      	uxth	r3, r3
 8002860:	2b00      	cmp	r3, #0
 8002862:	bf0c      	ite	eq
 8002864:	2301      	moveq	r3, #1
 8002866:	2300      	movne	r3, #0
 8002868:	b2db      	uxtb	r3, r3
 800286a:	461a      	mov	r2, r3
 800286c:	e00c      	b.n	8002888 <I2C_WaitOnFlagUntilTimeout+0x70>
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	699b      	ldr	r3, [r3, #24]
 8002874:	43da      	mvns	r2, r3
 8002876:	68bb      	ldr	r3, [r7, #8]
 8002878:	4013      	ands	r3, r2
 800287a:	b29b      	uxth	r3, r3
 800287c:	2b00      	cmp	r3, #0
 800287e:	bf0c      	ite	eq
 8002880:	2301      	moveq	r3, #1
 8002882:	2300      	movne	r3, #0
 8002884:	b2db      	uxtb	r3, r3
 8002886:	461a      	mov	r2, r3
 8002888:	79fb      	ldrb	r3, [r7, #7]
 800288a:	429a      	cmp	r2, r3
 800288c:	d116      	bne.n	80028bc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	2200      	movs	r2, #0
 8002892:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2220      	movs	r2, #32
 8002898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a8:	f043 0220 	orr.w	r2, r3, #32
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80028b8:	2301      	movs	r3, #1
 80028ba:	e023      	b.n	8002904 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80028bc:	68bb      	ldr	r3, [r7, #8]
 80028be:	0c1b      	lsrs	r3, r3, #16
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b01      	cmp	r3, #1
 80028c4:	d10d      	bne.n	80028e2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	695b      	ldr	r3, [r3, #20]
 80028cc:	43da      	mvns	r2, r3
 80028ce:	68bb      	ldr	r3, [r7, #8]
 80028d0:	4013      	ands	r3, r2
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	bf0c      	ite	eq
 80028d8:	2301      	moveq	r3, #1
 80028da:	2300      	movne	r3, #0
 80028dc:	b2db      	uxtb	r3, r3
 80028de:	461a      	mov	r2, r3
 80028e0:	e00c      	b.n	80028fc <I2C_WaitOnFlagUntilTimeout+0xe4>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	43da      	mvns	r2, r3
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	4013      	ands	r3, r2
 80028ee:	b29b      	uxth	r3, r3
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	bf0c      	ite	eq
 80028f4:	2301      	moveq	r3, #1
 80028f6:	2300      	movne	r3, #0
 80028f8:	b2db      	uxtb	r3, r3
 80028fa:	461a      	mov	r2, r3
 80028fc:	79fb      	ldrb	r3, [r7, #7]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d093      	beq.n	800282a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002902:	2300      	movs	r3, #0
}
 8002904:	4618      	mov	r0, r3
 8002906:	3710      	adds	r7, #16
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	60f8      	str	r0, [r7, #12]
 8002914:	60b9      	str	r1, [r7, #8]
 8002916:	607a      	str	r2, [r7, #4]
 8002918:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800291a:	e071      	b.n	8002a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002926:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800292a:	d123      	bne.n	8002974 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	681a      	ldr	r2, [r3, #0]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800293a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002944:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	2200      	movs	r2, #0
 800294a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2220      	movs	r2, #32
 8002950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	2200      	movs	r2, #0
 8002958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002960:	f043 0204 	orr.w	r2, r3, #4
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	2200      	movs	r2, #0
 800296c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002970:	2301      	movs	r3, #1
 8002972:	e067      	b.n	8002a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800297a:	d041      	beq.n	8002a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800297c:	f7ff f998 	bl	8001cb0 <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	1ad3      	subs	r3, r2, r3
 8002986:	687a      	ldr	r2, [r7, #4]
 8002988:	429a      	cmp	r2, r3
 800298a:	d302      	bcc.n	8002992 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d136      	bne.n	8002a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002992:	68bb      	ldr	r3, [r7, #8]
 8002994:	0c1b      	lsrs	r3, r3, #16
 8002996:	b2db      	uxtb	r3, r3
 8002998:	2b01      	cmp	r3, #1
 800299a:	d10c      	bne.n	80029b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	43da      	mvns	r2, r3
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	4013      	ands	r3, r2
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	bf14      	ite	ne
 80029ae:	2301      	movne	r3, #1
 80029b0:	2300      	moveq	r3, #0
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	e00b      	b.n	80029ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	699b      	ldr	r3, [r3, #24]
 80029bc:	43da      	mvns	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	4013      	ands	r3, r2
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	2b00      	cmp	r3, #0
 80029c6:	bf14      	ite	ne
 80029c8:	2301      	movne	r3, #1
 80029ca:	2300      	moveq	r3, #0
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d016      	beq.n	8002a00 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	2220      	movs	r2, #32
 80029dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	2200      	movs	r2, #0
 80029e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ec:	f043 0220 	orr.w	r2, r3, #32
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	2200      	movs	r2, #0
 80029f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e021      	b.n	8002a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	0c1b      	lsrs	r3, r3, #16
 8002a04:	b2db      	uxtb	r3, r3
 8002a06:	2b01      	cmp	r3, #1
 8002a08:	d10c      	bne.n	8002a24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	43da      	mvns	r2, r3
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	4013      	ands	r3, r2
 8002a16:	b29b      	uxth	r3, r3
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	bf14      	ite	ne
 8002a1c:	2301      	movne	r3, #1
 8002a1e:	2300      	moveq	r3, #0
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	e00b      	b.n	8002a3c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	43da      	mvns	r2, r3
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	4013      	ands	r3, r2
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	bf14      	ite	ne
 8002a36:	2301      	movne	r3, #1
 8002a38:	2300      	moveq	r3, #0
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f47f af6d 	bne.w	800291c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002a42:	2300      	movs	r3, #0
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3710      	adds	r7, #16
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b084      	sub	sp, #16
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	60f8      	str	r0, [r7, #12]
 8002a54:	60b9      	str	r1, [r7, #8]
 8002a56:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002a58:	e034      	b.n	8002ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 f886 	bl	8002b6c <I2C_IsAcknowledgeFailed>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e034      	b.n	8002ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a6a:	68bb      	ldr	r3, [r7, #8]
 8002a6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a70:	d028      	beq.n	8002ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a72:	f7ff f91d 	bl	8001cb0 <HAL_GetTick>
 8002a76:	4602      	mov	r2, r0
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	68ba      	ldr	r2, [r7, #8]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d302      	bcc.n	8002a88 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002a82:	68bb      	ldr	r3, [r7, #8]
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d11d      	bne.n	8002ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	695b      	ldr	r3, [r3, #20]
 8002a8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a92:	2b80      	cmp	r3, #128	; 0x80
 8002a94:	d016      	beq.n	8002ac4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2220      	movs	r2, #32
 8002aa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab0:	f043 0220 	orr.w	r2, r3, #32
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2200      	movs	r2, #0
 8002abc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e007      	b.n	8002ad4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ace:	2b80      	cmp	r3, #128	; 0x80
 8002ad0:	d1c3      	bne.n	8002a5a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3710      	adds	r7, #16
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	bd80      	pop	{r7, pc}

08002adc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	60f8      	str	r0, [r7, #12]
 8002ae4:	60b9      	str	r1, [r7, #8]
 8002ae6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002ae8:	e034      	b.n	8002b54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 f83e 	bl	8002b6c <I2C_IsAcknowledgeFailed>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e034      	b.n	8002b64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002afa:	68bb      	ldr	r3, [r7, #8]
 8002afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b00:	d028      	beq.n	8002b54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b02:	f7ff f8d5 	bl	8001cb0 <HAL_GetTick>
 8002b06:	4602      	mov	r2, r0
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	1ad3      	subs	r3, r2, r3
 8002b0c:	68ba      	ldr	r2, [r7, #8]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d302      	bcc.n	8002b18 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002b12:	68bb      	ldr	r3, [r7, #8]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d11d      	bne.n	8002b54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	695b      	ldr	r3, [r3, #20]
 8002b1e:	f003 0304 	and.w	r3, r3, #4
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d016      	beq.n	8002b54 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	2200      	movs	r2, #0
 8002b2a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2220      	movs	r2, #32
 8002b30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2200      	movs	r2, #0
 8002b38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	f043 0220 	orr.w	r2, r3, #32
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8002b50:	2301      	movs	r3, #1
 8002b52:	e007      	b.n	8002b64 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	f003 0304 	and.w	r3, r3, #4
 8002b5e:	2b04      	cmp	r3, #4
 8002b60:	d1c3      	bne.n	8002aea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	4618      	mov	r0, r3
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	695b      	ldr	r3, [r3, #20]
 8002b7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b82:	d11b      	bne.n	8002bbc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002b8c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	2200      	movs	r2, #0
 8002b92:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2220      	movs	r2, #32
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba8:	f043 0204 	orr.w	r2, r3, #4
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e000      	b.n	8002bbe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	370c      	adds	r7, #12
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bc80      	pop	{r7}
 8002bc6:	4770      	bx	lr

08002bc8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b086      	sub	sp, #24
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d101      	bne.n	8002bda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e26c      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f003 0301 	and.w	r3, r3, #1
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	f000 8087 	beq.w	8002cf6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002be8:	4b92      	ldr	r3, [pc, #584]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f003 030c 	and.w	r3, r3, #12
 8002bf0:	2b04      	cmp	r3, #4
 8002bf2:	d00c      	beq.n	8002c0e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002bf4:	4b8f      	ldr	r3, [pc, #572]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 030c 	and.w	r3, r3, #12
 8002bfc:	2b08      	cmp	r3, #8
 8002bfe:	d112      	bne.n	8002c26 <HAL_RCC_OscConfig+0x5e>
 8002c00:	4b8c      	ldr	r3, [pc, #560]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c08:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c0c:	d10b      	bne.n	8002c26 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c0e:	4b89      	ldr	r3, [pc, #548]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d06c      	beq.n	8002cf4 <HAL_RCC_OscConfig+0x12c>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	685b      	ldr	r3, [r3, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d168      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002c22:	2301      	movs	r3, #1
 8002c24:	e246      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	685b      	ldr	r3, [r3, #4]
 8002c2a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c2e:	d106      	bne.n	8002c3e <HAL_RCC_OscConfig+0x76>
 8002c30:	4b80      	ldr	r3, [pc, #512]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a7f      	ldr	r2, [pc, #508]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c3a:	6013      	str	r3, [r2, #0]
 8002c3c:	e02e      	b.n	8002c9c <HAL_RCC_OscConfig+0xd4>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d10c      	bne.n	8002c60 <HAL_RCC_OscConfig+0x98>
 8002c46:	4b7b      	ldr	r3, [pc, #492]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a7a      	ldr	r2, [pc, #488]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c4c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c50:	6013      	str	r3, [r2, #0]
 8002c52:	4b78      	ldr	r3, [pc, #480]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4a77      	ldr	r2, [pc, #476]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c58:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c5c:	6013      	str	r3, [r2, #0]
 8002c5e:	e01d      	b.n	8002c9c <HAL_RCC_OscConfig+0xd4>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c68:	d10c      	bne.n	8002c84 <HAL_RCC_OscConfig+0xbc>
 8002c6a:	4b72      	ldr	r3, [pc, #456]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a71      	ldr	r2, [pc, #452]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c70:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c74:	6013      	str	r3, [r2, #0]
 8002c76:	4b6f      	ldr	r3, [pc, #444]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a6e      	ldr	r2, [pc, #440]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c7c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c80:	6013      	str	r3, [r2, #0]
 8002c82:	e00b      	b.n	8002c9c <HAL_RCC_OscConfig+0xd4>
 8002c84:	4b6b      	ldr	r3, [pc, #428]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	4a6a      	ldr	r2, [pc, #424]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c8a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c8e:	6013      	str	r3, [r2, #0]
 8002c90:	4b68      	ldr	r3, [pc, #416]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	4a67      	ldr	r2, [pc, #412]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002c96:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c9a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	685b      	ldr	r3, [r3, #4]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d013      	beq.n	8002ccc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca4:	f7ff f804 	bl	8001cb0 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cac:	f7ff f800 	bl	8001cb0 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b64      	cmp	r3, #100	; 0x64
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e1fa      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cbe:	4b5d      	ldr	r3, [pc, #372]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCC_OscConfig+0xe4>
 8002cca:	e014      	b.n	8002cf6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ccc:	f7fe fff0 	bl	8001cb0 <HAL_GetTick>
 8002cd0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cd4:	f7fe ffec 	bl	8001cb0 <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b64      	cmp	r3, #100	; 0x64
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e1e6      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ce6:	4b53      	ldr	r3, [pc, #332]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1f0      	bne.n	8002cd4 <HAL_RCC_OscConfig+0x10c>
 8002cf2:	e000      	b.n	8002cf6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cf4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d063      	beq.n	8002dca <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d02:	4b4c      	ldr	r3, [pc, #304]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f003 030c 	and.w	r3, r3, #12
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00b      	beq.n	8002d26 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d0e:	4b49      	ldr	r3, [pc, #292]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f003 030c 	and.w	r3, r3, #12
 8002d16:	2b08      	cmp	r3, #8
 8002d18:	d11c      	bne.n	8002d54 <HAL_RCC_OscConfig+0x18c>
 8002d1a:	4b46      	ldr	r3, [pc, #280]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d116      	bne.n	8002d54 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d26:	4b43      	ldr	r3, [pc, #268]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d005      	beq.n	8002d3e <HAL_RCC_OscConfig+0x176>
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	691b      	ldr	r3, [r3, #16]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d001      	beq.n	8002d3e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	e1ba      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d3e:	4b3d      	ldr	r3, [pc, #244]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	00db      	lsls	r3, r3, #3
 8002d4c:	4939      	ldr	r1, [pc, #228]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d4e:	4313      	orrs	r3, r2
 8002d50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d52:	e03a      	b.n	8002dca <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	691b      	ldr	r3, [r3, #16]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d020      	beq.n	8002d9e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002d5c:	4b36      	ldr	r3, [pc, #216]	; (8002e38 <HAL_RCC_OscConfig+0x270>)
 8002d5e:	2201      	movs	r2, #1
 8002d60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d62:	f7fe ffa5 	bl	8001cb0 <HAL_GetTick>
 8002d66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d68:	e008      	b.n	8002d7c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d6a:	f7fe ffa1 	bl	8001cb0 <HAL_GetTick>
 8002d6e:	4602      	mov	r2, r0
 8002d70:	693b      	ldr	r3, [r7, #16]
 8002d72:	1ad3      	subs	r3, r2, r3
 8002d74:	2b02      	cmp	r3, #2
 8002d76:	d901      	bls.n	8002d7c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002d78:	2303      	movs	r3, #3
 8002d7a:	e19b      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d7c:	4b2d      	ldr	r3, [pc, #180]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d0f0      	beq.n	8002d6a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d88:	4b2a      	ldr	r3, [pc, #168]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	695b      	ldr	r3, [r3, #20]
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	4927      	ldr	r1, [pc, #156]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	600b      	str	r3, [r1, #0]
 8002d9c:	e015      	b.n	8002dca <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002d9e:	4b26      	ldr	r3, [pc, #152]	; (8002e38 <HAL_RCC_OscConfig+0x270>)
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da4:	f7fe ff84 	bl	8001cb0 <HAL_GetTick>
 8002da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dac:	f7fe ff80 	bl	8001cb0 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e17a      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002dbe:	4b1d      	ldr	r3, [pc, #116]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0302 	and.w	r3, r3, #2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d1f0      	bne.n	8002dac <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0308 	and.w	r3, r3, #8
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d03a      	beq.n	8002e4c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	699b      	ldr	r3, [r3, #24]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d019      	beq.n	8002e12 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002dde:	4b17      	ldr	r3, [pc, #92]	; (8002e3c <HAL_RCC_OscConfig+0x274>)
 8002de0:	2201      	movs	r2, #1
 8002de2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002de4:	f7fe ff64 	bl	8001cb0 <HAL_GetTick>
 8002de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dea:	e008      	b.n	8002dfe <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dec:	f7fe ff60 	bl	8001cb0 <HAL_GetTick>
 8002df0:	4602      	mov	r2, r0
 8002df2:	693b      	ldr	r3, [r7, #16]
 8002df4:	1ad3      	subs	r3, r2, r3
 8002df6:	2b02      	cmp	r3, #2
 8002df8:	d901      	bls.n	8002dfe <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002dfa:	2303      	movs	r3, #3
 8002dfc:	e15a      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dfe:	4b0d      	ldr	r3, [pc, #52]	; (8002e34 <HAL_RCC_OscConfig+0x26c>)
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	f003 0302 	and.w	r3, r3, #2
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d0f0      	beq.n	8002dec <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002e0a:	2001      	movs	r0, #1
 8002e0c:	f000 facc 	bl	80033a8 <RCC_Delay>
 8002e10:	e01c      	b.n	8002e4c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e12:	4b0a      	ldr	r3, [pc, #40]	; (8002e3c <HAL_RCC_OscConfig+0x274>)
 8002e14:	2200      	movs	r2, #0
 8002e16:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e18:	f7fe ff4a 	bl	8001cb0 <HAL_GetTick>
 8002e1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e1e:	e00f      	b.n	8002e40 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e20:	f7fe ff46 	bl	8001cb0 <HAL_GetTick>
 8002e24:	4602      	mov	r2, r0
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	1ad3      	subs	r3, r2, r3
 8002e2a:	2b02      	cmp	r3, #2
 8002e2c:	d908      	bls.n	8002e40 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002e2e:	2303      	movs	r3, #3
 8002e30:	e140      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
 8002e32:	bf00      	nop
 8002e34:	40021000 	.word	0x40021000
 8002e38:	42420000 	.word	0x42420000
 8002e3c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e40:	4b9e      	ldr	r3, [pc, #632]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d1e9      	bne.n	8002e20 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	f000 80a6 	beq.w	8002fa6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e5e:	4b97      	ldr	r3, [pc, #604]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d10d      	bne.n	8002e86 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e6a:	4b94      	ldr	r3, [pc, #592]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	4a93      	ldr	r2, [pc, #588]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002e70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e74:	61d3      	str	r3, [r2, #28]
 8002e76:	4b91      	ldr	r3, [pc, #580]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002e78:	69db      	ldr	r3, [r3, #28]
 8002e7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e7e:	60bb      	str	r3, [r7, #8]
 8002e80:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002e82:	2301      	movs	r3, #1
 8002e84:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e86:	4b8e      	ldr	r3, [pc, #568]	; (80030c0 <HAL_RCC_OscConfig+0x4f8>)
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d118      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e92:	4b8b      	ldr	r3, [pc, #556]	; (80030c0 <HAL_RCC_OscConfig+0x4f8>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a8a      	ldr	r2, [pc, #552]	; (80030c0 <HAL_RCC_OscConfig+0x4f8>)
 8002e98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e9c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002e9e:	f7fe ff07 	bl	8001cb0 <HAL_GetTick>
 8002ea2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ea4:	e008      	b.n	8002eb8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ea6:	f7fe ff03 	bl	8001cb0 <HAL_GetTick>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	1ad3      	subs	r3, r2, r3
 8002eb0:	2b64      	cmp	r3, #100	; 0x64
 8002eb2:	d901      	bls.n	8002eb8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002eb4:	2303      	movs	r3, #3
 8002eb6:	e0fd      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eb8:	4b81      	ldr	r3, [pc, #516]	; (80030c0 <HAL_RCC_OscConfig+0x4f8>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d0f0      	beq.n	8002ea6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d106      	bne.n	8002eda <HAL_RCC_OscConfig+0x312>
 8002ecc:	4b7b      	ldr	r3, [pc, #492]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002ece:	6a1b      	ldr	r3, [r3, #32]
 8002ed0:	4a7a      	ldr	r2, [pc, #488]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002ed2:	f043 0301 	orr.w	r3, r3, #1
 8002ed6:	6213      	str	r3, [r2, #32]
 8002ed8:	e02d      	b.n	8002f36 <HAL_RCC_OscConfig+0x36e>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	68db      	ldr	r3, [r3, #12]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10c      	bne.n	8002efc <HAL_RCC_OscConfig+0x334>
 8002ee2:	4b76      	ldr	r3, [pc, #472]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002ee4:	6a1b      	ldr	r3, [r3, #32]
 8002ee6:	4a75      	ldr	r2, [pc, #468]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002ee8:	f023 0301 	bic.w	r3, r3, #1
 8002eec:	6213      	str	r3, [r2, #32]
 8002eee:	4b73      	ldr	r3, [pc, #460]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002ef0:	6a1b      	ldr	r3, [r3, #32]
 8002ef2:	4a72      	ldr	r2, [pc, #456]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002ef4:	f023 0304 	bic.w	r3, r3, #4
 8002ef8:	6213      	str	r3, [r2, #32]
 8002efa:	e01c      	b.n	8002f36 <HAL_RCC_OscConfig+0x36e>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	2b05      	cmp	r3, #5
 8002f02:	d10c      	bne.n	8002f1e <HAL_RCC_OscConfig+0x356>
 8002f04:	4b6d      	ldr	r3, [pc, #436]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f06:	6a1b      	ldr	r3, [r3, #32]
 8002f08:	4a6c      	ldr	r2, [pc, #432]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f0a:	f043 0304 	orr.w	r3, r3, #4
 8002f0e:	6213      	str	r3, [r2, #32]
 8002f10:	4b6a      	ldr	r3, [pc, #424]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f12:	6a1b      	ldr	r3, [r3, #32]
 8002f14:	4a69      	ldr	r2, [pc, #420]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f16:	f043 0301 	orr.w	r3, r3, #1
 8002f1a:	6213      	str	r3, [r2, #32]
 8002f1c:	e00b      	b.n	8002f36 <HAL_RCC_OscConfig+0x36e>
 8002f1e:	4b67      	ldr	r3, [pc, #412]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f20:	6a1b      	ldr	r3, [r3, #32]
 8002f22:	4a66      	ldr	r2, [pc, #408]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f24:	f023 0301 	bic.w	r3, r3, #1
 8002f28:	6213      	str	r3, [r2, #32]
 8002f2a:	4b64      	ldr	r3, [pc, #400]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f2c:	6a1b      	ldr	r3, [r3, #32]
 8002f2e:	4a63      	ldr	r2, [pc, #396]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f30:	f023 0304 	bic.w	r3, r3, #4
 8002f34:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68db      	ldr	r3, [r3, #12]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d015      	beq.n	8002f6a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f3e:	f7fe feb7 	bl	8001cb0 <HAL_GetTick>
 8002f42:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f44:	e00a      	b.n	8002f5c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f46:	f7fe feb3 	bl	8001cb0 <HAL_GetTick>
 8002f4a:	4602      	mov	r2, r0
 8002f4c:	693b      	ldr	r3, [r7, #16]
 8002f4e:	1ad3      	subs	r3, r2, r3
 8002f50:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d901      	bls.n	8002f5c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e0ab      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f5c:	4b57      	ldr	r3, [pc, #348]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f5e:	6a1b      	ldr	r3, [r3, #32]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d0ee      	beq.n	8002f46 <HAL_RCC_OscConfig+0x37e>
 8002f68:	e014      	b.n	8002f94 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f6a:	f7fe fea1 	bl	8001cb0 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f70:	e00a      	b.n	8002f88 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f72:	f7fe fe9d 	bl	8001cb0 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e095      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f88:	4b4c      	ldr	r3, [pc, #304]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f8a:	6a1b      	ldr	r3, [r3, #32]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d1ee      	bne.n	8002f72 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002f94:	7dfb      	ldrb	r3, [r7, #23]
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d105      	bne.n	8002fa6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f9a:	4b48      	ldr	r3, [pc, #288]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002f9c:	69db      	ldr	r3, [r3, #28]
 8002f9e:	4a47      	ldr	r2, [pc, #284]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002fa0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002fa4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	69db      	ldr	r3, [r3, #28]
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	f000 8081 	beq.w	80030b2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002fb0:	4b42      	ldr	r3, [pc, #264]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f003 030c 	and.w	r3, r3, #12
 8002fb8:	2b08      	cmp	r3, #8
 8002fba:	d061      	beq.n	8003080 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	69db      	ldr	r3, [r3, #28]
 8002fc0:	2b02      	cmp	r3, #2
 8002fc2:	d146      	bne.n	8003052 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fc4:	4b3f      	ldr	r3, [pc, #252]	; (80030c4 <HAL_RCC_OscConfig+0x4fc>)
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fca:	f7fe fe71 	bl	8001cb0 <HAL_GetTick>
 8002fce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fd0:	e008      	b.n	8002fe4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002fd2:	f7fe fe6d 	bl	8001cb0 <HAL_GetTick>
 8002fd6:	4602      	mov	r2, r0
 8002fd8:	693b      	ldr	r3, [r7, #16]
 8002fda:	1ad3      	subs	r3, r2, r3
 8002fdc:	2b02      	cmp	r3, #2
 8002fde:	d901      	bls.n	8002fe4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002fe0:	2303      	movs	r3, #3
 8002fe2:	e067      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002fe4:	4b35      	ldr	r3, [pc, #212]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d1f0      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a1b      	ldr	r3, [r3, #32]
 8002ff4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ff8:	d108      	bne.n	800300c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002ffa:	4b30      	ldr	r3, [pc, #192]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	689b      	ldr	r3, [r3, #8]
 8003006:	492d      	ldr	r1, [pc, #180]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8003008:	4313      	orrs	r3, r2
 800300a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800300c:	4b2b      	ldr	r3, [pc, #172]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a19      	ldr	r1, [r3, #32]
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301c:	430b      	orrs	r3, r1
 800301e:	4927      	ldr	r1, [pc, #156]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8003020:	4313      	orrs	r3, r2
 8003022:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003024:	4b27      	ldr	r3, [pc, #156]	; (80030c4 <HAL_RCC_OscConfig+0x4fc>)
 8003026:	2201      	movs	r2, #1
 8003028:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800302a:	f7fe fe41 	bl	8001cb0 <HAL_GetTick>
 800302e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003030:	e008      	b.n	8003044 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003032:	f7fe fe3d 	bl	8001cb0 <HAL_GetTick>
 8003036:	4602      	mov	r2, r0
 8003038:	693b      	ldr	r3, [r7, #16]
 800303a:	1ad3      	subs	r3, r2, r3
 800303c:	2b02      	cmp	r3, #2
 800303e:	d901      	bls.n	8003044 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003040:	2303      	movs	r3, #3
 8003042:	e037      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003044:	4b1d      	ldr	r3, [pc, #116]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d0f0      	beq.n	8003032 <HAL_RCC_OscConfig+0x46a>
 8003050:	e02f      	b.n	80030b2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003052:	4b1c      	ldr	r3, [pc, #112]	; (80030c4 <HAL_RCC_OscConfig+0x4fc>)
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003058:	f7fe fe2a 	bl	8001cb0 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800305e:	e008      	b.n	8003072 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003060:	f7fe fe26 	bl	8001cb0 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	2b02      	cmp	r3, #2
 800306c:	d901      	bls.n	8003072 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800306e:	2303      	movs	r3, #3
 8003070:	e020      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003072:	4b12      	ldr	r3, [pc, #72]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1f0      	bne.n	8003060 <HAL_RCC_OscConfig+0x498>
 800307e:	e018      	b.n	80030b2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	69db      	ldr	r3, [r3, #28]
 8003084:	2b01      	cmp	r3, #1
 8003086:	d101      	bne.n	800308c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003088:	2301      	movs	r3, #1
 800308a:	e013      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800308c:	4b0b      	ldr	r3, [pc, #44]	; (80030bc <HAL_RCC_OscConfig+0x4f4>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	429a      	cmp	r2, r3
 800309e:	d106      	bne.n	80030ae <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d001      	beq.n	80030b2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e000      	b.n	80030b4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80030b2:	2300      	movs	r3, #0
}
 80030b4:	4618      	mov	r0, r3
 80030b6:	3718      	adds	r7, #24
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bd80      	pop	{r7, pc}
 80030bc:	40021000 	.word	0x40021000
 80030c0:	40007000 	.word	0x40007000
 80030c4:	42420060 	.word	0x42420060

080030c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
 80030d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e0d0      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030dc:	4b6a      	ldr	r3, [pc, #424]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 0307 	and.w	r3, r3, #7
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d910      	bls.n	800310c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ea:	4b67      	ldr	r3, [pc, #412]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f023 0207 	bic.w	r2, r3, #7
 80030f2:	4965      	ldr	r1, [pc, #404]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030fa:	4b63      	ldr	r3, [pc, #396]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0307 	and.w	r3, r3, #7
 8003102:	683a      	ldr	r2, [r7, #0]
 8003104:	429a      	cmp	r2, r3
 8003106:	d001      	beq.n	800310c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	e0b8      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d020      	beq.n	800315a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	d005      	beq.n	8003130 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003124:	4b59      	ldr	r3, [pc, #356]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	4a58      	ldr	r2, [pc, #352]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800312a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800312e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0308 	and.w	r3, r3, #8
 8003138:	2b00      	cmp	r3, #0
 800313a:	d005      	beq.n	8003148 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800313c:	4b53      	ldr	r3, [pc, #332]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	4a52      	ldr	r2, [pc, #328]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003142:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003146:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003148:	4b50      	ldr	r3, [pc, #320]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	494d      	ldr	r1, [pc, #308]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003156:	4313      	orrs	r3, r2
 8003158:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0301 	and.w	r3, r3, #1
 8003162:	2b00      	cmp	r3, #0
 8003164:	d040      	beq.n	80031e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d107      	bne.n	800317e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800316e:	4b47      	ldr	r3, [pc, #284]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003176:	2b00      	cmp	r3, #0
 8003178:	d115      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800317a:	2301      	movs	r3, #1
 800317c:	e07f      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	685b      	ldr	r3, [r3, #4]
 8003182:	2b02      	cmp	r3, #2
 8003184:	d107      	bne.n	8003196 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003186:	4b41      	ldr	r3, [pc, #260]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800318e:	2b00      	cmp	r3, #0
 8003190:	d109      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e073      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003196:	4b3d      	ldr	r3, [pc, #244]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d101      	bne.n	80031a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031a2:	2301      	movs	r3, #1
 80031a4:	e06b      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80031a6:	4b39      	ldr	r3, [pc, #228]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f023 0203 	bic.w	r2, r3, #3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	4936      	ldr	r1, [pc, #216]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031b4:	4313      	orrs	r3, r2
 80031b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80031b8:	f7fe fd7a 	bl	8001cb0 <HAL_GetTick>
 80031bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031be:	e00a      	b.n	80031d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031c0:	f7fe fd76 	bl	8001cb0 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e053      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80031d6:	4b2d      	ldr	r3, [pc, #180]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	f003 020c 	and.w	r2, r3, #12
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d1eb      	bne.n	80031c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80031e8:	4b27      	ldr	r3, [pc, #156]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f003 0307 	and.w	r3, r3, #7
 80031f0:	683a      	ldr	r2, [r7, #0]
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d210      	bcs.n	8003218 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031f6:	4b24      	ldr	r3, [pc, #144]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f023 0207 	bic.w	r2, r3, #7
 80031fe:	4922      	ldr	r1, [pc, #136]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	4313      	orrs	r3, r2
 8003204:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003206:	4b20      	ldr	r3, [pc, #128]	; (8003288 <HAL_RCC_ClockConfig+0x1c0>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0307 	and.w	r3, r3, #7
 800320e:	683a      	ldr	r2, [r7, #0]
 8003210:	429a      	cmp	r2, r3
 8003212:	d001      	beq.n	8003218 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e032      	b.n	800327e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f003 0304 	and.w	r3, r3, #4
 8003220:	2b00      	cmp	r3, #0
 8003222:	d008      	beq.n	8003236 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003224:	4b19      	ldr	r3, [pc, #100]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	4916      	ldr	r1, [pc, #88]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003232:	4313      	orrs	r3, r2
 8003234:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0308 	and.w	r3, r3, #8
 800323e:	2b00      	cmp	r3, #0
 8003240:	d009      	beq.n	8003256 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003242:	4b12      	ldr	r3, [pc, #72]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003244:	685b      	ldr	r3, [r3, #4]
 8003246:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	00db      	lsls	r3, r3, #3
 8003250:	490e      	ldr	r1, [pc, #56]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 8003252:	4313      	orrs	r3, r2
 8003254:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003256:	f000 f821 	bl	800329c <HAL_RCC_GetSysClockFreq>
 800325a:	4602      	mov	r2, r0
 800325c:	4b0b      	ldr	r3, [pc, #44]	; (800328c <HAL_RCC_ClockConfig+0x1c4>)
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	091b      	lsrs	r3, r3, #4
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	490a      	ldr	r1, [pc, #40]	; (8003290 <HAL_RCC_ClockConfig+0x1c8>)
 8003268:	5ccb      	ldrb	r3, [r1, r3]
 800326a:	fa22 f303 	lsr.w	r3, r2, r3
 800326e:	4a09      	ldr	r2, [pc, #36]	; (8003294 <HAL_RCC_ClockConfig+0x1cc>)
 8003270:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003272:	4b09      	ldr	r3, [pc, #36]	; (8003298 <HAL_RCC_ClockConfig+0x1d0>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4618      	mov	r0, r3
 8003278:	f7fe fcd8 	bl	8001c2c <HAL_InitTick>

  return HAL_OK;
 800327c:	2300      	movs	r3, #0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	40022000 	.word	0x40022000
 800328c:	40021000 	.word	0x40021000
 8003290:	08004a40 	.word	0x08004a40
 8003294:	20000098 	.word	0x20000098
 8003298:	2000009c 	.word	0x2000009c

0800329c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800329c:	b480      	push	{r7}
 800329e:	b087      	sub	sp, #28
 80032a0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80032a2:	2300      	movs	r3, #0
 80032a4:	60fb      	str	r3, [r7, #12]
 80032a6:	2300      	movs	r3, #0
 80032a8:	60bb      	str	r3, [r7, #8]
 80032aa:	2300      	movs	r3, #0
 80032ac:	617b      	str	r3, [r7, #20]
 80032ae:	2300      	movs	r3, #0
 80032b0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80032b2:	2300      	movs	r3, #0
 80032b4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80032b6:	4b1e      	ldr	r3, [pc, #120]	; (8003330 <HAL_RCC_GetSysClockFreq+0x94>)
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f003 030c 	and.w	r3, r3, #12
 80032c2:	2b04      	cmp	r3, #4
 80032c4:	d002      	beq.n	80032cc <HAL_RCC_GetSysClockFreq+0x30>
 80032c6:	2b08      	cmp	r3, #8
 80032c8:	d003      	beq.n	80032d2 <HAL_RCC_GetSysClockFreq+0x36>
 80032ca:	e027      	b.n	800331c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80032cc:	4b19      	ldr	r3, [pc, #100]	; (8003334 <HAL_RCC_GetSysClockFreq+0x98>)
 80032ce:	613b      	str	r3, [r7, #16]
      break;
 80032d0:	e027      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	0c9b      	lsrs	r3, r3, #18
 80032d6:	f003 030f 	and.w	r3, r3, #15
 80032da:	4a17      	ldr	r2, [pc, #92]	; (8003338 <HAL_RCC_GetSysClockFreq+0x9c>)
 80032dc:	5cd3      	ldrb	r3, [r2, r3]
 80032de:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d010      	beq.n	800330c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80032ea:	4b11      	ldr	r3, [pc, #68]	; (8003330 <HAL_RCC_GetSysClockFreq+0x94>)
 80032ec:	685b      	ldr	r3, [r3, #4]
 80032ee:	0c5b      	lsrs	r3, r3, #17
 80032f0:	f003 0301 	and.w	r3, r3, #1
 80032f4:	4a11      	ldr	r2, [pc, #68]	; (800333c <HAL_RCC_GetSysClockFreq+0xa0>)
 80032f6:	5cd3      	ldrb	r3, [r2, r3]
 80032f8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a0d      	ldr	r2, [pc, #52]	; (8003334 <HAL_RCC_GetSysClockFreq+0x98>)
 80032fe:	fb02 f203 	mul.w	r2, r2, r3
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	fbb2 f3f3 	udiv	r3, r2, r3
 8003308:	617b      	str	r3, [r7, #20]
 800330a:	e004      	b.n	8003316 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	4a0c      	ldr	r2, [pc, #48]	; (8003340 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003310:	fb02 f303 	mul.w	r3, r2, r3
 8003314:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	613b      	str	r3, [r7, #16]
      break;
 800331a:	e002      	b.n	8003322 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800331c:	4b05      	ldr	r3, [pc, #20]	; (8003334 <HAL_RCC_GetSysClockFreq+0x98>)
 800331e:	613b      	str	r3, [r7, #16]
      break;
 8003320:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003322:	693b      	ldr	r3, [r7, #16]
}
 8003324:	4618      	mov	r0, r3
 8003326:	371c      	adds	r7, #28
 8003328:	46bd      	mov	sp, r7
 800332a:	bc80      	pop	{r7}
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	40021000 	.word	0x40021000
 8003334:	007a1200 	.word	0x007a1200
 8003338:	08004a58 	.word	0x08004a58
 800333c:	08004a68 	.word	0x08004a68
 8003340:	003d0900 	.word	0x003d0900

08003344 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003344:	b480      	push	{r7}
 8003346:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003348:	4b02      	ldr	r3, [pc, #8]	; (8003354 <HAL_RCC_GetHCLKFreq+0x10>)
 800334a:	681b      	ldr	r3, [r3, #0]
}
 800334c:	4618      	mov	r0, r3
 800334e:	46bd      	mov	sp, r7
 8003350:	bc80      	pop	{r7}
 8003352:	4770      	bx	lr
 8003354:	20000098 	.word	0x20000098

08003358 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800335c:	f7ff fff2 	bl	8003344 <HAL_RCC_GetHCLKFreq>
 8003360:	4602      	mov	r2, r0
 8003362:	4b05      	ldr	r3, [pc, #20]	; (8003378 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	0a1b      	lsrs	r3, r3, #8
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	4903      	ldr	r1, [pc, #12]	; (800337c <HAL_RCC_GetPCLK1Freq+0x24>)
 800336e:	5ccb      	ldrb	r3, [r1, r3]
 8003370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003374:	4618      	mov	r0, r3
 8003376:	bd80      	pop	{r7, pc}
 8003378:	40021000 	.word	0x40021000
 800337c:	08004a50 	.word	0x08004a50

08003380 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003384:	f7ff ffde 	bl	8003344 <HAL_RCC_GetHCLKFreq>
 8003388:	4602      	mov	r2, r0
 800338a:	4b05      	ldr	r3, [pc, #20]	; (80033a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	0adb      	lsrs	r3, r3, #11
 8003390:	f003 0307 	and.w	r3, r3, #7
 8003394:	4903      	ldr	r1, [pc, #12]	; (80033a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003396:	5ccb      	ldrb	r3, [r1, r3]
 8003398:	fa22 f303 	lsr.w	r3, r2, r3
}
 800339c:	4618      	mov	r0, r3
 800339e:	bd80      	pop	{r7, pc}
 80033a0:	40021000 	.word	0x40021000
 80033a4:	08004a50 	.word	0x08004a50

080033a8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b085      	sub	sp, #20
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80033b0:	4b0a      	ldr	r3, [pc, #40]	; (80033dc <RCC_Delay+0x34>)
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a0a      	ldr	r2, [pc, #40]	; (80033e0 <RCC_Delay+0x38>)
 80033b6:	fba2 2303 	umull	r2, r3, r2, r3
 80033ba:	0a5b      	lsrs	r3, r3, #9
 80033bc:	687a      	ldr	r2, [r7, #4]
 80033be:	fb02 f303 	mul.w	r3, r2, r3
 80033c2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80033c4:	bf00      	nop
  }
  while (Delay --);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	1e5a      	subs	r2, r3, #1
 80033ca:	60fa      	str	r2, [r7, #12]
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d1f9      	bne.n	80033c4 <RCC_Delay+0x1c>
}
 80033d0:	bf00      	nop
 80033d2:	bf00      	nop
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bc80      	pop	{r7}
 80033da:	4770      	bx	lr
 80033dc:	20000098 	.word	0x20000098
 80033e0:	10624dd3 	.word	0x10624dd3

080033e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80033e4:	b580      	push	{r7, lr}
 80033e6:	b082      	sub	sp, #8
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d101      	bne.n	80033f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e041      	b.n	800347a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033fc:	b2db      	uxtb	r3, r3
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d106      	bne.n	8003410 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	f7fe faa6 	bl	800195c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2202      	movs	r2, #2
 8003414:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	3304      	adds	r3, #4
 8003420:	4619      	mov	r1, r3
 8003422:	4610      	mov	r0, r2
 8003424:	f000 fa5c 	bl	80038e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2201      	movs	r2, #1
 8003434:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	2201      	movs	r2, #1
 800343c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2201      	movs	r2, #1
 8003444:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2201      	movs	r2, #1
 8003454:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2201      	movs	r2, #1
 800345c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	2201      	movs	r2, #1
 8003464:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2201      	movs	r2, #1
 800346c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	2201      	movs	r2, #1
 8003474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
	...

08003484 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003484:	b480      	push	{r7}
 8003486:	b085      	sub	sp, #20
 8003488:	af00      	add	r7, sp, #0
 800348a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003492:	b2db      	uxtb	r3, r3
 8003494:	2b01      	cmp	r3, #1
 8003496:	d001      	beq.n	800349c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e03a      	b.n	8003512 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	2202      	movs	r2, #2
 80034a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	68da      	ldr	r2, [r3, #12]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f042 0201 	orr.w	r2, r2, #1
 80034b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a18      	ldr	r2, [pc, #96]	; (800351c <HAL_TIM_Base_Start_IT+0x98>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d00e      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x58>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034c6:	d009      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x58>
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	4a14      	ldr	r2, [pc, #80]	; (8003520 <HAL_TIM_Base_Start_IT+0x9c>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d004      	beq.n	80034dc <HAL_TIM_Base_Start_IT+0x58>
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a13      	ldr	r2, [pc, #76]	; (8003524 <HAL_TIM_Base_Start_IT+0xa0>)
 80034d8:	4293      	cmp	r3, r2
 80034da:	d111      	bne.n	8003500 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2b06      	cmp	r3, #6
 80034ec:	d010      	beq.n	8003510 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	681a      	ldr	r2, [r3, #0]
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f042 0201 	orr.w	r2, r2, #1
 80034fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034fe:	e007      	b.n	8003510 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f042 0201 	orr.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	bc80      	pop	{r7}
 800351a:	4770      	bx	lr
 800351c:	40012c00 	.word	0x40012c00
 8003520:	40000400 	.word	0x40000400
 8003524:	40000800 	.word	0x40000800

08003528 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b084      	sub	sp, #16
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	68db      	ldr	r3, [r3, #12]
 8003536:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	691b      	ldr	r3, [r3, #16]
 800353e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	f003 0302 	and.w	r3, r3, #2
 8003546:	2b00      	cmp	r3, #0
 8003548:	d020      	beq.n	800358c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f003 0302 	and.w	r3, r3, #2
 8003550:	2b00      	cmp	r3, #0
 8003552:	d01b      	beq.n	800358c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f06f 0202 	mvn.w	r2, #2
 800355c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2201      	movs	r2, #1
 8003562:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	699b      	ldr	r3, [r3, #24]
 800356a:	f003 0303 	and.w	r3, r3, #3
 800356e:	2b00      	cmp	r3, #0
 8003570:	d003      	beq.n	800357a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 f998 	bl	80038a8 <HAL_TIM_IC_CaptureCallback>
 8003578:	e005      	b.n	8003586 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 f98b 	bl	8003896 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f000 f99a 	bl	80038ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	f003 0304 	and.w	r3, r3, #4
 8003592:	2b00      	cmp	r3, #0
 8003594:	d020      	beq.n	80035d8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f003 0304 	and.w	r3, r3, #4
 800359c:	2b00      	cmp	r3, #0
 800359e:	d01b      	beq.n	80035d8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f06f 0204 	mvn.w	r2, #4
 80035a8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2202      	movs	r2, #2
 80035ae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d003      	beq.n	80035c6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035be:	6878      	ldr	r0, [r7, #4]
 80035c0:	f000 f972 	bl	80038a8 <HAL_TIM_IC_CaptureCallback>
 80035c4:	e005      	b.n	80035d2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035c6:	6878      	ldr	r0, [r7, #4]
 80035c8:	f000 f965 	bl	8003896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035cc:	6878      	ldr	r0, [r7, #4]
 80035ce:	f000 f974 	bl	80038ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2200      	movs	r2, #0
 80035d6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	f003 0308 	and.w	r3, r3, #8
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d020      	beq.n	8003624 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d01b      	beq.n	8003624 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f06f 0208 	mvn.w	r2, #8
 80035f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2204      	movs	r2, #4
 80035fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	69db      	ldr	r3, [r3, #28]
 8003602:	f003 0303 	and.w	r3, r3, #3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d003      	beq.n	8003612 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f000 f94c 	bl	80038a8 <HAL_TIM_IC_CaptureCallback>
 8003610:	e005      	b.n	800361e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f000 f93f 	bl	8003896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003618:	6878      	ldr	r0, [r7, #4]
 800361a:	f000 f94e 	bl	80038ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	f003 0310 	and.w	r3, r3, #16
 800362a:	2b00      	cmp	r3, #0
 800362c:	d020      	beq.n	8003670 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	f003 0310 	and.w	r3, r3, #16
 8003634:	2b00      	cmp	r3, #0
 8003636:	d01b      	beq.n	8003670 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f06f 0210 	mvn.w	r2, #16
 8003640:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2208      	movs	r2, #8
 8003646:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	69db      	ldr	r3, [r3, #28]
 800364e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003652:	2b00      	cmp	r3, #0
 8003654:	d003      	beq.n	800365e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 f926 	bl	80038a8 <HAL_TIM_IC_CaptureCallback>
 800365c:	e005      	b.n	800366a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 f919 	bl	8003896 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003664:	6878      	ldr	r0, [r7, #4]
 8003666:	f000 f928 	bl	80038ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b00      	cmp	r3, #0
 8003678:	d00c      	beq.n	8003694 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	f003 0301 	and.w	r3, r3, #1
 8003680:	2b00      	cmp	r3, #0
 8003682:	d007      	beq.n	8003694 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f06f 0201 	mvn.w	r2, #1
 800368c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7fd fe70 	bl	8001374 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00c      	beq.n	80036b8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d007      	beq.n	80036b8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80036b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80036b2:	6878      	ldr	r0, [r7, #4]
 80036b4:	f000 fa7f 	bl	8003bb6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00c      	beq.n	80036dc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d007      	beq.n	80036dc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80036d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f8f8 	bl	80038cc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	f003 0320 	and.w	r3, r3, #32
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d00c      	beq.n	8003700 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	f003 0320 	and.w	r3, r3, #32
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d007      	beq.n	8003700 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f06f 0220 	mvn.w	r2, #32
 80036f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 fa52 	bl	8003ba4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003700:	bf00      	nop
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
 8003710:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003712:	2300      	movs	r3, #0
 8003714:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800371c:	2b01      	cmp	r3, #1
 800371e:	d101      	bne.n	8003724 <HAL_TIM_ConfigClockSource+0x1c>
 8003720:	2302      	movs	r3, #2
 8003722:	e0b4      	b.n	800388e <HAL_TIM_ConfigClockSource+0x186>
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	2201      	movs	r2, #1
 8003728:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2202      	movs	r2, #2
 8003730:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800373c:	68bb      	ldr	r3, [r7, #8]
 800373e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003742:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800374a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	68ba      	ldr	r2, [r7, #8]
 8003752:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800375c:	d03e      	beq.n	80037dc <HAL_TIM_ConfigClockSource+0xd4>
 800375e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003762:	f200 8087 	bhi.w	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 8003766:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800376a:	f000 8086 	beq.w	800387a <HAL_TIM_ConfigClockSource+0x172>
 800376e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003772:	d87f      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 8003774:	2b70      	cmp	r3, #112	; 0x70
 8003776:	d01a      	beq.n	80037ae <HAL_TIM_ConfigClockSource+0xa6>
 8003778:	2b70      	cmp	r3, #112	; 0x70
 800377a:	d87b      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 800377c:	2b60      	cmp	r3, #96	; 0x60
 800377e:	d050      	beq.n	8003822 <HAL_TIM_ConfigClockSource+0x11a>
 8003780:	2b60      	cmp	r3, #96	; 0x60
 8003782:	d877      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 8003784:	2b50      	cmp	r3, #80	; 0x50
 8003786:	d03c      	beq.n	8003802 <HAL_TIM_ConfigClockSource+0xfa>
 8003788:	2b50      	cmp	r3, #80	; 0x50
 800378a:	d873      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 800378c:	2b40      	cmp	r3, #64	; 0x40
 800378e:	d058      	beq.n	8003842 <HAL_TIM_ConfigClockSource+0x13a>
 8003790:	2b40      	cmp	r3, #64	; 0x40
 8003792:	d86f      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 8003794:	2b30      	cmp	r3, #48	; 0x30
 8003796:	d064      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x15a>
 8003798:	2b30      	cmp	r3, #48	; 0x30
 800379a:	d86b      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 800379c:	2b20      	cmp	r3, #32
 800379e:	d060      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x15a>
 80037a0:	2b20      	cmp	r3, #32
 80037a2:	d867      	bhi.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d05c      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x15a>
 80037a8:	2b10      	cmp	r3, #16
 80037aa:	d05a      	beq.n	8003862 <HAL_TIM_ConfigClockSource+0x15a>
 80037ac:	e062      	b.n	8003874 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6818      	ldr	r0, [r3, #0]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	6899      	ldr	r1, [r3, #8]
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	685a      	ldr	r2, [r3, #4]
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	68db      	ldr	r3, [r3, #12]
 80037be:	f000 f974 	bl	8003aaa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	689b      	ldr	r3, [r3, #8]
 80037c8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80037d0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	68ba      	ldr	r2, [r7, #8]
 80037d8:	609a      	str	r2, [r3, #8]
      break;
 80037da:	e04f      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	6818      	ldr	r0, [r3, #0]
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	6899      	ldr	r1, [r3, #8]
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685a      	ldr	r2, [r3, #4]
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	f000 f95d 	bl	8003aaa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	689a      	ldr	r2, [r3, #8]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80037fe:	609a      	str	r2, [r3, #8]
      break;
 8003800:	e03c      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6818      	ldr	r0, [r3, #0]
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	6859      	ldr	r1, [r3, #4]
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68db      	ldr	r3, [r3, #12]
 800380e:	461a      	mov	r2, r3
 8003810:	f000 f8d4 	bl	80039bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	2150      	movs	r1, #80	; 0x50
 800381a:	4618      	mov	r0, r3
 800381c:	f000 f92b 	bl	8003a76 <TIM_ITRx_SetConfig>
      break;
 8003820:	e02c      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6818      	ldr	r0, [r3, #0]
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	6859      	ldr	r1, [r3, #4]
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	461a      	mov	r2, r3
 8003830:	f000 f8f2 	bl	8003a18 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2160      	movs	r1, #96	; 0x60
 800383a:	4618      	mov	r0, r3
 800383c:	f000 f91b 	bl	8003a76 <TIM_ITRx_SetConfig>
      break;
 8003840:	e01c      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6818      	ldr	r0, [r3, #0]
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	6859      	ldr	r1, [r3, #4]
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	68db      	ldr	r3, [r3, #12]
 800384e:	461a      	mov	r2, r3
 8003850:	f000 f8b4 	bl	80039bc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	2140      	movs	r1, #64	; 0x40
 800385a:	4618      	mov	r0, r3
 800385c:	f000 f90b 	bl	8003a76 <TIM_ITRx_SetConfig>
      break;
 8003860:	e00c      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	4619      	mov	r1, r3
 800386c:	4610      	mov	r0, r2
 800386e:	f000 f902 	bl	8003a76 <TIM_ITRx_SetConfig>
      break;
 8003872:	e003      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	73fb      	strb	r3, [r7, #15]
      break;
 8003878:	e000      	b.n	800387c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800387a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800388c:	7bfb      	ldrb	r3, [r7, #15]
}
 800388e:	4618      	mov	r0, r3
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bc80      	pop	{r7}
 80038a6:	4770      	bx	lr

080038a8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80038a8:	b480      	push	{r7}
 80038aa:	b083      	sub	sp, #12
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bc80      	pop	{r7}
 80038b8:	4770      	bx	lr

080038ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b083      	sub	sp, #12
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80038c2:	bf00      	nop
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bc80      	pop	{r7}
 80038ca:	4770      	bx	lr

080038cc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b083      	sub	sp, #12
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80038d4:	bf00      	nop
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	bc80      	pop	{r7}
 80038dc:	4770      	bx	lr
	...

080038e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80038e0:	b480      	push	{r7}
 80038e2:	b085      	sub	sp, #20
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
 80038e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a2f      	ldr	r2, [pc, #188]	; (80039b0 <TIM_Base_SetConfig+0xd0>)
 80038f4:	4293      	cmp	r3, r2
 80038f6:	d00b      	beq.n	8003910 <TIM_Base_SetConfig+0x30>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80038fe:	d007      	beq.n	8003910 <TIM_Base_SetConfig+0x30>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	4a2c      	ldr	r2, [pc, #176]	; (80039b4 <TIM_Base_SetConfig+0xd4>)
 8003904:	4293      	cmp	r3, r2
 8003906:	d003      	beq.n	8003910 <TIM_Base_SetConfig+0x30>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	4a2b      	ldr	r2, [pc, #172]	; (80039b8 <TIM_Base_SetConfig+0xd8>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d108      	bne.n	8003922 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003916:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003918:	683b      	ldr	r3, [r7, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	4313      	orrs	r3, r2
 8003920:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a22      	ldr	r2, [pc, #136]	; (80039b0 <TIM_Base_SetConfig+0xd0>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d00b      	beq.n	8003942 <TIM_Base_SetConfig+0x62>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003930:	d007      	beq.n	8003942 <TIM_Base_SetConfig+0x62>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a1f      	ldr	r2, [pc, #124]	; (80039b4 <TIM_Base_SetConfig+0xd4>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d003      	beq.n	8003942 <TIM_Base_SetConfig+0x62>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a1e      	ldr	r2, [pc, #120]	; (80039b8 <TIM_Base_SetConfig+0xd8>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d108      	bne.n	8003954 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003948:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	68db      	ldr	r3, [r3, #12]
 800394e:	68fa      	ldr	r2, [r7, #12]
 8003950:	4313      	orrs	r3, r2
 8003952:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	4313      	orrs	r3, r2
 8003960:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	68fa      	ldr	r2, [r7, #12]
 8003966:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	689a      	ldr	r2, [r3, #8]
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a0d      	ldr	r2, [pc, #52]	; (80039b0 <TIM_Base_SetConfig+0xd0>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d103      	bne.n	8003988 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	691a      	ldr	r2, [r3, #16]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	691b      	ldr	r3, [r3, #16]
 8003992:	f003 0301 	and.w	r3, r3, #1
 8003996:	2b00      	cmp	r3, #0
 8003998:	d005      	beq.n	80039a6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	691b      	ldr	r3, [r3, #16]
 800399e:	f023 0201 	bic.w	r2, r3, #1
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	611a      	str	r2, [r3, #16]
  }
}
 80039a6:	bf00      	nop
 80039a8:	3714      	adds	r7, #20
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bc80      	pop	{r7}
 80039ae:	4770      	bx	lr
 80039b0:	40012c00 	.word	0x40012c00
 80039b4:	40000400 	.word	0x40000400
 80039b8:	40000800 	.word	0x40000800

080039bc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039bc:	b480      	push	{r7}
 80039be:	b087      	sub	sp, #28
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	60f8      	str	r0, [r7, #12]
 80039c4:	60b9      	str	r1, [r7, #8]
 80039c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6a1b      	ldr	r3, [r3, #32]
 80039d2:	f023 0201 	bic.w	r2, r3, #1
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80039e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	011b      	lsls	r3, r3, #4
 80039ec:	693a      	ldr	r2, [r7, #16]
 80039ee:	4313      	orrs	r3, r2
 80039f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	f023 030a 	bic.w	r3, r3, #10
 80039f8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80039fa:	697a      	ldr	r2, [r7, #20]
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	4313      	orrs	r3, r2
 8003a00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	693a      	ldr	r2, [r7, #16]
 8003a06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	621a      	str	r2, [r3, #32]
}
 8003a0e:	bf00      	nop
 8003a10:	371c      	adds	r7, #28
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bc80      	pop	{r7}
 8003a16:	4770      	bx	lr

08003a18 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b087      	sub	sp, #28
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	60f8      	str	r0, [r7, #12]
 8003a20:	60b9      	str	r1, [r7, #8]
 8003a22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	6a1b      	ldr	r3, [r3, #32]
 8003a28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	6a1b      	ldr	r3, [r3, #32]
 8003a2e:	f023 0210 	bic.w	r2, r3, #16
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	699b      	ldr	r3, [r3, #24]
 8003a3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003a42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	031b      	lsls	r3, r3, #12
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003a54:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	011b      	lsls	r3, r3, #4
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	4313      	orrs	r3, r2
 8003a5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	693a      	ldr	r2, [r7, #16]
 8003a64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	697a      	ldr	r2, [r7, #20]
 8003a6a:	621a      	str	r2, [r3, #32]
}
 8003a6c:	bf00      	nop
 8003a6e:	371c      	adds	r7, #28
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bc80      	pop	{r7}
 8003a74:	4770      	bx	lr

08003a76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a76:	b480      	push	{r7}
 8003a78:	b085      	sub	sp, #20
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
 8003a7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	689b      	ldr	r3, [r3, #8]
 8003a84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a8e:	683a      	ldr	r2, [r7, #0]
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	f043 0307 	orr.w	r3, r3, #7
 8003a98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	609a      	str	r2, [r3, #8]
}
 8003aa0:	bf00      	nop
 8003aa2:	3714      	adds	r7, #20
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bc80      	pop	{r7}
 8003aa8:	4770      	bx	lr

08003aaa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003aaa:	b480      	push	{r7}
 8003aac:	b087      	sub	sp, #28
 8003aae:	af00      	add	r7, sp, #0
 8003ab0:	60f8      	str	r0, [r7, #12]
 8003ab2:	60b9      	str	r1, [r7, #8]
 8003ab4:	607a      	str	r2, [r7, #4]
 8003ab6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003ac4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	021a      	lsls	r2, r3, #8
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	431a      	orrs	r2, r3
 8003ace:	68bb      	ldr	r3, [r7, #8]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	697a      	ldr	r2, [r7, #20]
 8003ad4:	4313      	orrs	r3, r2
 8003ad6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	609a      	str	r2, [r3, #8]
}
 8003ade:	bf00      	nop
 8003ae0:	371c      	adds	r7, #28
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	bc80      	pop	{r7}
 8003ae6:	4770      	bx	lr

08003ae8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b085      	sub	sp, #20
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003af8:	2b01      	cmp	r3, #1
 8003afa:	d101      	bne.n	8003b00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003afc:	2302      	movs	r3, #2
 8003afe:	e046      	b.n	8003b8e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2202      	movs	r2, #2
 8003b0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003b26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003b28:	683b      	ldr	r3, [r7, #0]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	68fa      	ldr	r2, [r7, #12]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	68fa      	ldr	r2, [r7, #12]
 8003b38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	4a16      	ldr	r2, [pc, #88]	; (8003b98 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d00e      	beq.n	8003b62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b4c:	d009      	beq.n	8003b62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	4a12      	ldr	r2, [pc, #72]	; (8003b9c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003b54:	4293      	cmp	r3, r2
 8003b56:	d004      	beq.n	8003b62 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a10      	ldr	r2, [pc, #64]	; (8003ba0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d10c      	bne.n	8003b7c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b62:	68bb      	ldr	r3, [r7, #8]
 8003b64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b68:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b6a:	683b      	ldr	r3, [r7, #0]
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	68ba      	ldr	r2, [r7, #8]
 8003b7a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2201      	movs	r2, #1
 8003b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2200      	movs	r2, #0
 8003b88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003b8c:	2300      	movs	r3, #0
}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3714      	adds	r7, #20
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bc80      	pop	{r7}
 8003b96:	4770      	bx	lr
 8003b98:	40012c00 	.word	0x40012c00
 8003b9c:	40000400 	.word	0x40000400
 8003ba0:	40000800 	.word	0x40000800

08003ba4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003bac:	bf00      	nop
 8003bae:	370c      	adds	r7, #12
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bc80      	pop	{r7}
 8003bb4:	4770      	bx	lr

08003bb6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b083      	sub	sp, #12
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003bbe:	bf00      	nop
 8003bc0:	370c      	adds	r7, #12
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bc80      	pop	{r7}
 8003bc6:	4770      	bx	lr

08003bc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b082      	sub	sp, #8
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d101      	bne.n	8003bda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003bd6:	2301      	movs	r3, #1
 8003bd8:	e042      	b.n	8003c60 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d106      	bne.n	8003bf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	f7fd fed8 	bl	80019a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	2224      	movs	r2, #36	; 0x24
 8003bf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68da      	ldr	r2, [r3, #12]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f971 	bl	8003ef4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	691a      	ldr	r2, [r3, #16]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003c20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	695a      	ldr	r2, [r3, #20]
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003c30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68da      	ldr	r2, [r3, #12]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2200      	movs	r2, #0
 8003c46:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2220      	movs	r2, #32
 8003c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003c5e:	2300      	movs	r3, #0
}
 8003c60:	4618      	mov	r0, r3
 8003c62:	3708      	adds	r7, #8
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bd80      	pop	{r7, pc}

08003c68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b08a      	sub	sp, #40	; 0x28
 8003c6c:	af02      	add	r7, sp, #8
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	603b      	str	r3, [r7, #0]
 8003c74:	4613      	mov	r3, r2
 8003c76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003c78:	2300      	movs	r3, #0
 8003c7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c82:	b2db      	uxtb	r3, r3
 8003c84:	2b20      	cmp	r3, #32
 8003c86:	d175      	bne.n	8003d74 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d002      	beq.n	8003c94 <HAL_UART_Transmit+0x2c>
 8003c8e:	88fb      	ldrh	r3, [r7, #6]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d101      	bne.n	8003c98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003c94:	2301      	movs	r3, #1
 8003c96:	e06e      	b.n	8003d76 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2221      	movs	r2, #33	; 0x21
 8003ca2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ca6:	f7fe f803 	bl	8001cb0 <HAL_GetTick>
 8003caa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	88fa      	ldrh	r2, [r7, #6]
 8003cb0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	88fa      	ldrh	r2, [r7, #6]
 8003cb6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	689b      	ldr	r3, [r3, #8]
 8003cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cc0:	d108      	bne.n	8003cd4 <HAL_UART_Transmit+0x6c>
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d104      	bne.n	8003cd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	61bb      	str	r3, [r7, #24]
 8003cd2:	e003      	b.n	8003cdc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003cd8:	2300      	movs	r3, #0
 8003cda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003cdc:	e02e      	b.n	8003d3c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	9300      	str	r3, [sp, #0]
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	2180      	movs	r1, #128	; 0x80
 8003ce8:	68f8      	ldr	r0, [r7, #12]
 8003cea:	f000 f848 	bl	8003d7e <UART_WaitOnFlagUntilTimeout>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d005      	beq.n	8003d00 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8003cfc:	2303      	movs	r3, #3
 8003cfe:	e03a      	b.n	8003d76 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10b      	bne.n	8003d1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003d06:	69bb      	ldr	r3, [r7, #24]
 8003d08:	881b      	ldrh	r3, [r3, #0]
 8003d0a:	461a      	mov	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003d14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003d16:	69bb      	ldr	r3, [r7, #24]
 8003d18:	3302      	adds	r3, #2
 8003d1a:	61bb      	str	r3, [r7, #24]
 8003d1c:	e007      	b.n	8003d2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003d1e:	69fb      	ldr	r3, [r7, #28]
 8003d20:	781a      	ldrb	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003d28:	69fb      	ldr	r3, [r7, #28]
 8003d2a:	3301      	adds	r3, #1
 8003d2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d32:	b29b      	uxth	r3, r3
 8003d34:	3b01      	subs	r3, #1
 8003d36:	b29a      	uxth	r2, r3
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003d40:	b29b      	uxth	r3, r3
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1cb      	bne.n	8003cde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	2140      	movs	r1, #64	; 0x40
 8003d50:	68f8      	ldr	r0, [r7, #12]
 8003d52:	f000 f814 	bl	8003d7e <UART_WaitOnFlagUntilTimeout>
 8003d56:	4603      	mov	r3, r0
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d005      	beq.n	8003d68 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2220      	movs	r2, #32
 8003d60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e006      	b.n	8003d76 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2220      	movs	r2, #32
 8003d6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8003d70:	2300      	movs	r3, #0
 8003d72:	e000      	b.n	8003d76 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003d74:	2302      	movs	r3, #2
  }
}
 8003d76:	4618      	mov	r0, r3
 8003d78:	3720      	adds	r7, #32
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}

08003d7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003d7e:	b580      	push	{r7, lr}
 8003d80:	b086      	sub	sp, #24
 8003d82:	af00      	add	r7, sp, #0
 8003d84:	60f8      	str	r0, [r7, #12]
 8003d86:	60b9      	str	r1, [r7, #8]
 8003d88:	603b      	str	r3, [r7, #0]
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d8e:	e03b      	b.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d96:	d037      	beq.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d98:	f7fd ff8a 	bl	8001cb0 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	6a3a      	ldr	r2, [r7, #32]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d302      	bcc.n	8003dae <UART_WaitOnFlagUntilTimeout+0x30>
 8003da8:	6a3b      	ldr	r3, [r7, #32]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d101      	bne.n	8003db2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003dae:	2303      	movs	r3, #3
 8003db0:	e03a      	b.n	8003e28 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d023      	beq.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	2b80      	cmp	r3, #128	; 0x80
 8003dc4:	d020      	beq.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b40      	cmp	r3, #64	; 0x40
 8003dca:	d01d      	beq.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0308 	and.w	r3, r3, #8
 8003dd6:	2b08      	cmp	r3, #8
 8003dd8:	d116      	bne.n	8003e08 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003dda:	2300      	movs	r3, #0
 8003ddc:	617b      	str	r3, [r7, #20]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	617b      	str	r3, [r7, #20]
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	617b      	str	r3, [r7, #20]
 8003dee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003df0:	68f8      	ldr	r0, [r7, #12]
 8003df2:	f000 f81d 	bl	8003e30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	2208      	movs	r2, #8
 8003dfa:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e00f      	b.n	8003e28 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	681a      	ldr	r2, [r3, #0]
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	4013      	ands	r3, r2
 8003e12:	68ba      	ldr	r2, [r7, #8]
 8003e14:	429a      	cmp	r2, r3
 8003e16:	bf0c      	ite	eq
 8003e18:	2301      	moveq	r3, #1
 8003e1a:	2300      	movne	r3, #0
 8003e1c:	b2db      	uxtb	r3, r3
 8003e1e:	461a      	mov	r2, r3
 8003e20:	79fb      	ldrb	r3, [r7, #7]
 8003e22:	429a      	cmp	r2, r3
 8003e24:	d0b4      	beq.n	8003d90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e26:	2300      	movs	r3, #0
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3718      	adds	r7, #24
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b095      	sub	sp, #84	; 0x54
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	330c      	adds	r3, #12
 8003e3e:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e42:	e853 3f00 	ldrex	r3, [r3]
 8003e46:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003e48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e4a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e4e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	330c      	adds	r3, #12
 8003e56:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003e58:	643a      	str	r2, [r7, #64]	; 0x40
 8003e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e5c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003e5e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003e60:	e841 2300 	strex	r3, r2, [r1]
 8003e64:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d1e5      	bne.n	8003e38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	3314      	adds	r3, #20
 8003e72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e74:	6a3b      	ldr	r3, [r7, #32]
 8003e76:	e853 3f00 	ldrex	r3, [r3]
 8003e7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	f023 0301 	bic.w	r3, r3, #1
 8003e82:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	3314      	adds	r3, #20
 8003e8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003e8c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e8e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003e92:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e94:	e841 2300 	strex	r3, r2, [r1]
 8003e98:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e5      	bne.n	8003e6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d119      	bne.n	8003edc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	330c      	adds	r3, #12
 8003eae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	e853 3f00 	ldrex	r3, [r3]
 8003eb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	f023 0310 	bic.w	r3, r3, #16
 8003ebe:	647b      	str	r3, [r7, #68]	; 0x44
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	330c      	adds	r3, #12
 8003ec6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ec8:	61ba      	str	r2, [r7, #24]
 8003eca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ecc:	6979      	ldr	r1, [r7, #20]
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	e841 2300 	strex	r3, r2, [r1]
 8003ed4:	613b      	str	r3, [r7, #16]
   return(result);
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d1e5      	bne.n	8003ea8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003eea:	bf00      	nop
 8003eec:	3754      	adds	r7, #84	; 0x54
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bc80      	pop	{r7}
 8003ef2:	4770      	bx	lr

08003ef4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ef4:	b580      	push	{r7, lr}
 8003ef6:	b084      	sub	sp, #16
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	68da      	ldr	r2, [r3, #12]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	431a      	orrs	r2, r3
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	695b      	ldr	r3, [r3, #20]
 8003f20:	4313      	orrs	r3, r2
 8003f22:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003f2e:	f023 030c 	bic.w	r3, r3, #12
 8003f32:	687a      	ldr	r2, [r7, #4]
 8003f34:	6812      	ldr	r2, [r2, #0]
 8003f36:	68b9      	ldr	r1, [r7, #8]
 8003f38:	430b      	orrs	r3, r1
 8003f3a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	695b      	ldr	r3, [r3, #20]
 8003f42:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699a      	ldr	r2, [r3, #24]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	430a      	orrs	r2, r1
 8003f50:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a2c      	ldr	r2, [pc, #176]	; (8004008 <UART_SetConfig+0x114>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d103      	bne.n	8003f64 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f5c:	f7ff fa10 	bl	8003380 <HAL_RCC_GetPCLK2Freq>
 8003f60:	60f8      	str	r0, [r7, #12]
 8003f62:	e002      	b.n	8003f6a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f64:	f7ff f9f8 	bl	8003358 <HAL_RCC_GetPCLK1Freq>
 8003f68:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f6a:	68fa      	ldr	r2, [r7, #12]
 8003f6c:	4613      	mov	r3, r2
 8003f6e:	009b      	lsls	r3, r3, #2
 8003f70:	4413      	add	r3, r2
 8003f72:	009a      	lsls	r2, r3, #2
 8003f74:	441a      	add	r2, r3
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f80:	4a22      	ldr	r2, [pc, #136]	; (800400c <UART_SetConfig+0x118>)
 8003f82:	fba2 2303 	umull	r2, r3, r2, r3
 8003f86:	095b      	lsrs	r3, r3, #5
 8003f88:	0119      	lsls	r1, r3, #4
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4413      	add	r3, r2
 8003f92:	009a      	lsls	r2, r3, #2
 8003f94:	441a      	add	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fa0:	4b1a      	ldr	r3, [pc, #104]	; (800400c <UART_SetConfig+0x118>)
 8003fa2:	fba3 0302 	umull	r0, r3, r3, r2
 8003fa6:	095b      	lsrs	r3, r3, #5
 8003fa8:	2064      	movs	r0, #100	; 0x64
 8003faa:	fb00 f303 	mul.w	r3, r0, r3
 8003fae:	1ad3      	subs	r3, r2, r3
 8003fb0:	011b      	lsls	r3, r3, #4
 8003fb2:	3332      	adds	r3, #50	; 0x32
 8003fb4:	4a15      	ldr	r2, [pc, #84]	; (800400c <UART_SetConfig+0x118>)
 8003fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fba:	095b      	lsrs	r3, r3, #5
 8003fbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fc0:	4419      	add	r1, r3
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4613      	mov	r3, r2
 8003fc6:	009b      	lsls	r3, r3, #2
 8003fc8:	4413      	add	r3, r2
 8003fca:	009a      	lsls	r2, r3, #2
 8003fcc:	441a      	add	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	009b      	lsls	r3, r3, #2
 8003fd4:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fd8:	4b0c      	ldr	r3, [pc, #48]	; (800400c <UART_SetConfig+0x118>)
 8003fda:	fba3 0302 	umull	r0, r3, r3, r2
 8003fde:	095b      	lsrs	r3, r3, #5
 8003fe0:	2064      	movs	r0, #100	; 0x64
 8003fe2:	fb00 f303 	mul.w	r3, r0, r3
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	011b      	lsls	r3, r3, #4
 8003fea:	3332      	adds	r3, #50	; 0x32
 8003fec:	4a07      	ldr	r2, [pc, #28]	; (800400c <UART_SetConfig+0x118>)
 8003fee:	fba2 2303 	umull	r2, r3, r2, r3
 8003ff2:	095b      	lsrs	r3, r3, #5
 8003ff4:	f003 020f 	and.w	r2, r3, #15
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	440a      	add	r2, r1
 8003ffe:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004000:	bf00      	nop
 8004002:	3710      	adds	r7, #16
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}
 8004008:	40013800 	.word	0x40013800
 800400c:	51eb851f 	.word	0x51eb851f

08004010 <__errno>:
 8004010:	4b01      	ldr	r3, [pc, #4]	; (8004018 <__errno+0x8>)
 8004012:	6818      	ldr	r0, [r3, #0]
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	200000a4 	.word	0x200000a4

0800401c <__libc_init_array>:
 800401c:	b570      	push	{r4, r5, r6, lr}
 800401e:	2600      	movs	r6, #0
 8004020:	4d0c      	ldr	r5, [pc, #48]	; (8004054 <__libc_init_array+0x38>)
 8004022:	4c0d      	ldr	r4, [pc, #52]	; (8004058 <__libc_init_array+0x3c>)
 8004024:	1b64      	subs	r4, r4, r5
 8004026:	10a4      	asrs	r4, r4, #2
 8004028:	42a6      	cmp	r6, r4
 800402a:	d109      	bne.n	8004040 <__libc_init_array+0x24>
 800402c:	f000 fc90 	bl	8004950 <_init>
 8004030:	2600      	movs	r6, #0
 8004032:	4d0a      	ldr	r5, [pc, #40]	; (800405c <__libc_init_array+0x40>)
 8004034:	4c0a      	ldr	r4, [pc, #40]	; (8004060 <__libc_init_array+0x44>)
 8004036:	1b64      	subs	r4, r4, r5
 8004038:	10a4      	asrs	r4, r4, #2
 800403a:	42a6      	cmp	r6, r4
 800403c:	d105      	bne.n	800404a <__libc_init_array+0x2e>
 800403e:	bd70      	pop	{r4, r5, r6, pc}
 8004040:	f855 3b04 	ldr.w	r3, [r5], #4
 8004044:	4798      	blx	r3
 8004046:	3601      	adds	r6, #1
 8004048:	e7ee      	b.n	8004028 <__libc_init_array+0xc>
 800404a:	f855 3b04 	ldr.w	r3, [r5], #4
 800404e:	4798      	blx	r3
 8004050:	3601      	adds	r6, #1
 8004052:	e7f2      	b.n	800403a <__libc_init_array+0x1e>
 8004054:	08004aa0 	.word	0x08004aa0
 8004058:	08004aa0 	.word	0x08004aa0
 800405c:	08004aa0 	.word	0x08004aa0
 8004060:	08004aa4 	.word	0x08004aa4

08004064 <memset>:
 8004064:	4603      	mov	r3, r0
 8004066:	4402      	add	r2, r0
 8004068:	4293      	cmp	r3, r2
 800406a:	d100      	bne.n	800406e <memset+0xa>
 800406c:	4770      	bx	lr
 800406e:	f803 1b01 	strb.w	r1, [r3], #1
 8004072:	e7f9      	b.n	8004068 <memset+0x4>

08004074 <sniprintf>:
 8004074:	b40c      	push	{r2, r3}
 8004076:	b530      	push	{r4, r5, lr}
 8004078:	4b17      	ldr	r3, [pc, #92]	; (80040d8 <sniprintf+0x64>)
 800407a:	1e0c      	subs	r4, r1, #0
 800407c:	681d      	ldr	r5, [r3, #0]
 800407e:	b09d      	sub	sp, #116	; 0x74
 8004080:	da08      	bge.n	8004094 <sniprintf+0x20>
 8004082:	238b      	movs	r3, #139	; 0x8b
 8004084:	f04f 30ff 	mov.w	r0, #4294967295
 8004088:	602b      	str	r3, [r5, #0]
 800408a:	b01d      	add	sp, #116	; 0x74
 800408c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004090:	b002      	add	sp, #8
 8004092:	4770      	bx	lr
 8004094:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004098:	f8ad 3014 	strh.w	r3, [sp, #20]
 800409c:	bf0c      	ite	eq
 800409e:	4623      	moveq	r3, r4
 80040a0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80040a4:	9304      	str	r3, [sp, #16]
 80040a6:	9307      	str	r3, [sp, #28]
 80040a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80040ac:	9002      	str	r0, [sp, #8]
 80040ae:	9006      	str	r0, [sp, #24]
 80040b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80040b4:	4628      	mov	r0, r5
 80040b6:	ab21      	add	r3, sp, #132	; 0x84
 80040b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80040ba:	a902      	add	r1, sp, #8
 80040bc:	9301      	str	r3, [sp, #4]
 80040be:	f000 f889 	bl	80041d4 <_svfiprintf_r>
 80040c2:	1c43      	adds	r3, r0, #1
 80040c4:	bfbc      	itt	lt
 80040c6:	238b      	movlt	r3, #139	; 0x8b
 80040c8:	602b      	strlt	r3, [r5, #0]
 80040ca:	2c00      	cmp	r4, #0
 80040cc:	d0dd      	beq.n	800408a <sniprintf+0x16>
 80040ce:	2200      	movs	r2, #0
 80040d0:	9b02      	ldr	r3, [sp, #8]
 80040d2:	701a      	strb	r2, [r3, #0]
 80040d4:	e7d9      	b.n	800408a <sniprintf+0x16>
 80040d6:	bf00      	nop
 80040d8:	200000a4 	.word	0x200000a4

080040dc <siprintf>:
 80040dc:	b40e      	push	{r1, r2, r3}
 80040de:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80040e2:	b500      	push	{lr}
 80040e4:	b09c      	sub	sp, #112	; 0x70
 80040e6:	ab1d      	add	r3, sp, #116	; 0x74
 80040e8:	9002      	str	r0, [sp, #8]
 80040ea:	9006      	str	r0, [sp, #24]
 80040ec:	9107      	str	r1, [sp, #28]
 80040ee:	9104      	str	r1, [sp, #16]
 80040f0:	4808      	ldr	r0, [pc, #32]	; (8004114 <siprintf+0x38>)
 80040f2:	4909      	ldr	r1, [pc, #36]	; (8004118 <siprintf+0x3c>)
 80040f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80040f8:	9105      	str	r1, [sp, #20]
 80040fa:	6800      	ldr	r0, [r0, #0]
 80040fc:	a902      	add	r1, sp, #8
 80040fe:	9301      	str	r3, [sp, #4]
 8004100:	f000 f868 	bl	80041d4 <_svfiprintf_r>
 8004104:	2200      	movs	r2, #0
 8004106:	9b02      	ldr	r3, [sp, #8]
 8004108:	701a      	strb	r2, [r3, #0]
 800410a:	b01c      	add	sp, #112	; 0x70
 800410c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004110:	b003      	add	sp, #12
 8004112:	4770      	bx	lr
 8004114:	200000a4 	.word	0x200000a4
 8004118:	ffff0208 	.word	0xffff0208

0800411c <__ssputs_r>:
 800411c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004120:	688e      	ldr	r6, [r1, #8]
 8004122:	4682      	mov	sl, r0
 8004124:	429e      	cmp	r6, r3
 8004126:	460c      	mov	r4, r1
 8004128:	4690      	mov	r8, r2
 800412a:	461f      	mov	r7, r3
 800412c:	d838      	bhi.n	80041a0 <__ssputs_r+0x84>
 800412e:	898a      	ldrh	r2, [r1, #12]
 8004130:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004134:	d032      	beq.n	800419c <__ssputs_r+0x80>
 8004136:	6825      	ldr	r5, [r4, #0]
 8004138:	6909      	ldr	r1, [r1, #16]
 800413a:	3301      	adds	r3, #1
 800413c:	eba5 0901 	sub.w	r9, r5, r1
 8004140:	6965      	ldr	r5, [r4, #20]
 8004142:	444b      	add	r3, r9
 8004144:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004148:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800414c:	106d      	asrs	r5, r5, #1
 800414e:	429d      	cmp	r5, r3
 8004150:	bf38      	it	cc
 8004152:	461d      	movcc	r5, r3
 8004154:	0553      	lsls	r3, r2, #21
 8004156:	d531      	bpl.n	80041bc <__ssputs_r+0xa0>
 8004158:	4629      	mov	r1, r5
 800415a:	f000 fb53 	bl	8004804 <_malloc_r>
 800415e:	4606      	mov	r6, r0
 8004160:	b950      	cbnz	r0, 8004178 <__ssputs_r+0x5c>
 8004162:	230c      	movs	r3, #12
 8004164:	f04f 30ff 	mov.w	r0, #4294967295
 8004168:	f8ca 3000 	str.w	r3, [sl]
 800416c:	89a3      	ldrh	r3, [r4, #12]
 800416e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004172:	81a3      	strh	r3, [r4, #12]
 8004174:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004178:	464a      	mov	r2, r9
 800417a:	6921      	ldr	r1, [r4, #16]
 800417c:	f000 face 	bl	800471c <memcpy>
 8004180:	89a3      	ldrh	r3, [r4, #12]
 8004182:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004186:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800418a:	81a3      	strh	r3, [r4, #12]
 800418c:	6126      	str	r6, [r4, #16]
 800418e:	444e      	add	r6, r9
 8004190:	6026      	str	r6, [r4, #0]
 8004192:	463e      	mov	r6, r7
 8004194:	6165      	str	r5, [r4, #20]
 8004196:	eba5 0509 	sub.w	r5, r5, r9
 800419a:	60a5      	str	r5, [r4, #8]
 800419c:	42be      	cmp	r6, r7
 800419e:	d900      	bls.n	80041a2 <__ssputs_r+0x86>
 80041a0:	463e      	mov	r6, r7
 80041a2:	4632      	mov	r2, r6
 80041a4:	4641      	mov	r1, r8
 80041a6:	6820      	ldr	r0, [r4, #0]
 80041a8:	f000 fac6 	bl	8004738 <memmove>
 80041ac:	68a3      	ldr	r3, [r4, #8]
 80041ae:	6822      	ldr	r2, [r4, #0]
 80041b0:	1b9b      	subs	r3, r3, r6
 80041b2:	4432      	add	r2, r6
 80041b4:	2000      	movs	r0, #0
 80041b6:	60a3      	str	r3, [r4, #8]
 80041b8:	6022      	str	r2, [r4, #0]
 80041ba:	e7db      	b.n	8004174 <__ssputs_r+0x58>
 80041bc:	462a      	mov	r2, r5
 80041be:	f000 fb7b 	bl	80048b8 <_realloc_r>
 80041c2:	4606      	mov	r6, r0
 80041c4:	2800      	cmp	r0, #0
 80041c6:	d1e1      	bne.n	800418c <__ssputs_r+0x70>
 80041c8:	4650      	mov	r0, sl
 80041ca:	6921      	ldr	r1, [r4, #16]
 80041cc:	f000 face 	bl	800476c <_free_r>
 80041d0:	e7c7      	b.n	8004162 <__ssputs_r+0x46>
	...

080041d4 <_svfiprintf_r>:
 80041d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80041d8:	4698      	mov	r8, r3
 80041da:	898b      	ldrh	r3, [r1, #12]
 80041dc:	4607      	mov	r7, r0
 80041de:	061b      	lsls	r3, r3, #24
 80041e0:	460d      	mov	r5, r1
 80041e2:	4614      	mov	r4, r2
 80041e4:	b09d      	sub	sp, #116	; 0x74
 80041e6:	d50e      	bpl.n	8004206 <_svfiprintf_r+0x32>
 80041e8:	690b      	ldr	r3, [r1, #16]
 80041ea:	b963      	cbnz	r3, 8004206 <_svfiprintf_r+0x32>
 80041ec:	2140      	movs	r1, #64	; 0x40
 80041ee:	f000 fb09 	bl	8004804 <_malloc_r>
 80041f2:	6028      	str	r0, [r5, #0]
 80041f4:	6128      	str	r0, [r5, #16]
 80041f6:	b920      	cbnz	r0, 8004202 <_svfiprintf_r+0x2e>
 80041f8:	230c      	movs	r3, #12
 80041fa:	603b      	str	r3, [r7, #0]
 80041fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004200:	e0d1      	b.n	80043a6 <_svfiprintf_r+0x1d2>
 8004202:	2340      	movs	r3, #64	; 0x40
 8004204:	616b      	str	r3, [r5, #20]
 8004206:	2300      	movs	r3, #0
 8004208:	9309      	str	r3, [sp, #36]	; 0x24
 800420a:	2320      	movs	r3, #32
 800420c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004210:	2330      	movs	r3, #48	; 0x30
 8004212:	f04f 0901 	mov.w	r9, #1
 8004216:	f8cd 800c 	str.w	r8, [sp, #12]
 800421a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80043c0 <_svfiprintf_r+0x1ec>
 800421e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004222:	4623      	mov	r3, r4
 8004224:	469a      	mov	sl, r3
 8004226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800422a:	b10a      	cbz	r2, 8004230 <_svfiprintf_r+0x5c>
 800422c:	2a25      	cmp	r2, #37	; 0x25
 800422e:	d1f9      	bne.n	8004224 <_svfiprintf_r+0x50>
 8004230:	ebba 0b04 	subs.w	fp, sl, r4
 8004234:	d00b      	beq.n	800424e <_svfiprintf_r+0x7a>
 8004236:	465b      	mov	r3, fp
 8004238:	4622      	mov	r2, r4
 800423a:	4629      	mov	r1, r5
 800423c:	4638      	mov	r0, r7
 800423e:	f7ff ff6d 	bl	800411c <__ssputs_r>
 8004242:	3001      	adds	r0, #1
 8004244:	f000 80aa 	beq.w	800439c <_svfiprintf_r+0x1c8>
 8004248:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800424a:	445a      	add	r2, fp
 800424c:	9209      	str	r2, [sp, #36]	; 0x24
 800424e:	f89a 3000 	ldrb.w	r3, [sl]
 8004252:	2b00      	cmp	r3, #0
 8004254:	f000 80a2 	beq.w	800439c <_svfiprintf_r+0x1c8>
 8004258:	2300      	movs	r3, #0
 800425a:	f04f 32ff 	mov.w	r2, #4294967295
 800425e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004262:	f10a 0a01 	add.w	sl, sl, #1
 8004266:	9304      	str	r3, [sp, #16]
 8004268:	9307      	str	r3, [sp, #28]
 800426a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800426e:	931a      	str	r3, [sp, #104]	; 0x68
 8004270:	4654      	mov	r4, sl
 8004272:	2205      	movs	r2, #5
 8004274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004278:	4851      	ldr	r0, [pc, #324]	; (80043c0 <_svfiprintf_r+0x1ec>)
 800427a:	f000 fa41 	bl	8004700 <memchr>
 800427e:	9a04      	ldr	r2, [sp, #16]
 8004280:	b9d8      	cbnz	r0, 80042ba <_svfiprintf_r+0xe6>
 8004282:	06d0      	lsls	r0, r2, #27
 8004284:	bf44      	itt	mi
 8004286:	2320      	movmi	r3, #32
 8004288:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800428c:	0711      	lsls	r1, r2, #28
 800428e:	bf44      	itt	mi
 8004290:	232b      	movmi	r3, #43	; 0x2b
 8004292:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004296:	f89a 3000 	ldrb.w	r3, [sl]
 800429a:	2b2a      	cmp	r3, #42	; 0x2a
 800429c:	d015      	beq.n	80042ca <_svfiprintf_r+0xf6>
 800429e:	4654      	mov	r4, sl
 80042a0:	2000      	movs	r0, #0
 80042a2:	f04f 0c0a 	mov.w	ip, #10
 80042a6:	9a07      	ldr	r2, [sp, #28]
 80042a8:	4621      	mov	r1, r4
 80042aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80042ae:	3b30      	subs	r3, #48	; 0x30
 80042b0:	2b09      	cmp	r3, #9
 80042b2:	d94e      	bls.n	8004352 <_svfiprintf_r+0x17e>
 80042b4:	b1b0      	cbz	r0, 80042e4 <_svfiprintf_r+0x110>
 80042b6:	9207      	str	r2, [sp, #28]
 80042b8:	e014      	b.n	80042e4 <_svfiprintf_r+0x110>
 80042ba:	eba0 0308 	sub.w	r3, r0, r8
 80042be:	fa09 f303 	lsl.w	r3, r9, r3
 80042c2:	4313      	orrs	r3, r2
 80042c4:	46a2      	mov	sl, r4
 80042c6:	9304      	str	r3, [sp, #16]
 80042c8:	e7d2      	b.n	8004270 <_svfiprintf_r+0x9c>
 80042ca:	9b03      	ldr	r3, [sp, #12]
 80042cc:	1d19      	adds	r1, r3, #4
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	9103      	str	r1, [sp, #12]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	bfbb      	ittet	lt
 80042d6:	425b      	neglt	r3, r3
 80042d8:	f042 0202 	orrlt.w	r2, r2, #2
 80042dc:	9307      	strge	r3, [sp, #28]
 80042de:	9307      	strlt	r3, [sp, #28]
 80042e0:	bfb8      	it	lt
 80042e2:	9204      	strlt	r2, [sp, #16]
 80042e4:	7823      	ldrb	r3, [r4, #0]
 80042e6:	2b2e      	cmp	r3, #46	; 0x2e
 80042e8:	d10c      	bne.n	8004304 <_svfiprintf_r+0x130>
 80042ea:	7863      	ldrb	r3, [r4, #1]
 80042ec:	2b2a      	cmp	r3, #42	; 0x2a
 80042ee:	d135      	bne.n	800435c <_svfiprintf_r+0x188>
 80042f0:	9b03      	ldr	r3, [sp, #12]
 80042f2:	3402      	adds	r4, #2
 80042f4:	1d1a      	adds	r2, r3, #4
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	9203      	str	r2, [sp, #12]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	bfb8      	it	lt
 80042fe:	f04f 33ff 	movlt.w	r3, #4294967295
 8004302:	9305      	str	r3, [sp, #20]
 8004304:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80043d0 <_svfiprintf_r+0x1fc>
 8004308:	2203      	movs	r2, #3
 800430a:	4650      	mov	r0, sl
 800430c:	7821      	ldrb	r1, [r4, #0]
 800430e:	f000 f9f7 	bl	8004700 <memchr>
 8004312:	b140      	cbz	r0, 8004326 <_svfiprintf_r+0x152>
 8004314:	2340      	movs	r3, #64	; 0x40
 8004316:	eba0 000a 	sub.w	r0, r0, sl
 800431a:	fa03 f000 	lsl.w	r0, r3, r0
 800431e:	9b04      	ldr	r3, [sp, #16]
 8004320:	3401      	adds	r4, #1
 8004322:	4303      	orrs	r3, r0
 8004324:	9304      	str	r3, [sp, #16]
 8004326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800432a:	2206      	movs	r2, #6
 800432c:	4825      	ldr	r0, [pc, #148]	; (80043c4 <_svfiprintf_r+0x1f0>)
 800432e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004332:	f000 f9e5 	bl	8004700 <memchr>
 8004336:	2800      	cmp	r0, #0
 8004338:	d038      	beq.n	80043ac <_svfiprintf_r+0x1d8>
 800433a:	4b23      	ldr	r3, [pc, #140]	; (80043c8 <_svfiprintf_r+0x1f4>)
 800433c:	bb1b      	cbnz	r3, 8004386 <_svfiprintf_r+0x1b2>
 800433e:	9b03      	ldr	r3, [sp, #12]
 8004340:	3307      	adds	r3, #7
 8004342:	f023 0307 	bic.w	r3, r3, #7
 8004346:	3308      	adds	r3, #8
 8004348:	9303      	str	r3, [sp, #12]
 800434a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800434c:	4433      	add	r3, r6
 800434e:	9309      	str	r3, [sp, #36]	; 0x24
 8004350:	e767      	b.n	8004222 <_svfiprintf_r+0x4e>
 8004352:	460c      	mov	r4, r1
 8004354:	2001      	movs	r0, #1
 8004356:	fb0c 3202 	mla	r2, ip, r2, r3
 800435a:	e7a5      	b.n	80042a8 <_svfiprintf_r+0xd4>
 800435c:	2300      	movs	r3, #0
 800435e:	f04f 0c0a 	mov.w	ip, #10
 8004362:	4619      	mov	r1, r3
 8004364:	3401      	adds	r4, #1
 8004366:	9305      	str	r3, [sp, #20]
 8004368:	4620      	mov	r0, r4
 800436a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800436e:	3a30      	subs	r2, #48	; 0x30
 8004370:	2a09      	cmp	r2, #9
 8004372:	d903      	bls.n	800437c <_svfiprintf_r+0x1a8>
 8004374:	2b00      	cmp	r3, #0
 8004376:	d0c5      	beq.n	8004304 <_svfiprintf_r+0x130>
 8004378:	9105      	str	r1, [sp, #20]
 800437a:	e7c3      	b.n	8004304 <_svfiprintf_r+0x130>
 800437c:	4604      	mov	r4, r0
 800437e:	2301      	movs	r3, #1
 8004380:	fb0c 2101 	mla	r1, ip, r1, r2
 8004384:	e7f0      	b.n	8004368 <_svfiprintf_r+0x194>
 8004386:	ab03      	add	r3, sp, #12
 8004388:	9300      	str	r3, [sp, #0]
 800438a:	462a      	mov	r2, r5
 800438c:	4638      	mov	r0, r7
 800438e:	4b0f      	ldr	r3, [pc, #60]	; (80043cc <_svfiprintf_r+0x1f8>)
 8004390:	a904      	add	r1, sp, #16
 8004392:	f3af 8000 	nop.w
 8004396:	1c42      	adds	r2, r0, #1
 8004398:	4606      	mov	r6, r0
 800439a:	d1d6      	bne.n	800434a <_svfiprintf_r+0x176>
 800439c:	89ab      	ldrh	r3, [r5, #12]
 800439e:	065b      	lsls	r3, r3, #25
 80043a0:	f53f af2c 	bmi.w	80041fc <_svfiprintf_r+0x28>
 80043a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80043a6:	b01d      	add	sp, #116	; 0x74
 80043a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043ac:	ab03      	add	r3, sp, #12
 80043ae:	9300      	str	r3, [sp, #0]
 80043b0:	462a      	mov	r2, r5
 80043b2:	4638      	mov	r0, r7
 80043b4:	4b05      	ldr	r3, [pc, #20]	; (80043cc <_svfiprintf_r+0x1f8>)
 80043b6:	a904      	add	r1, sp, #16
 80043b8:	f000 f87c 	bl	80044b4 <_printf_i>
 80043bc:	e7eb      	b.n	8004396 <_svfiprintf_r+0x1c2>
 80043be:	bf00      	nop
 80043c0:	08004a6a 	.word	0x08004a6a
 80043c4:	08004a74 	.word	0x08004a74
 80043c8:	00000000 	.word	0x00000000
 80043cc:	0800411d 	.word	0x0800411d
 80043d0:	08004a70 	.word	0x08004a70

080043d4 <_printf_common>:
 80043d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043d8:	4616      	mov	r6, r2
 80043da:	4699      	mov	r9, r3
 80043dc:	688a      	ldr	r2, [r1, #8]
 80043de:	690b      	ldr	r3, [r1, #16]
 80043e0:	4607      	mov	r7, r0
 80043e2:	4293      	cmp	r3, r2
 80043e4:	bfb8      	it	lt
 80043e6:	4613      	movlt	r3, r2
 80043e8:	6033      	str	r3, [r6, #0]
 80043ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80043ee:	460c      	mov	r4, r1
 80043f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80043f4:	b10a      	cbz	r2, 80043fa <_printf_common+0x26>
 80043f6:	3301      	adds	r3, #1
 80043f8:	6033      	str	r3, [r6, #0]
 80043fa:	6823      	ldr	r3, [r4, #0]
 80043fc:	0699      	lsls	r1, r3, #26
 80043fe:	bf42      	ittt	mi
 8004400:	6833      	ldrmi	r3, [r6, #0]
 8004402:	3302      	addmi	r3, #2
 8004404:	6033      	strmi	r3, [r6, #0]
 8004406:	6825      	ldr	r5, [r4, #0]
 8004408:	f015 0506 	ands.w	r5, r5, #6
 800440c:	d106      	bne.n	800441c <_printf_common+0x48>
 800440e:	f104 0a19 	add.w	sl, r4, #25
 8004412:	68e3      	ldr	r3, [r4, #12]
 8004414:	6832      	ldr	r2, [r6, #0]
 8004416:	1a9b      	subs	r3, r3, r2
 8004418:	42ab      	cmp	r3, r5
 800441a:	dc28      	bgt.n	800446e <_printf_common+0x9a>
 800441c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004420:	1e13      	subs	r3, r2, #0
 8004422:	6822      	ldr	r2, [r4, #0]
 8004424:	bf18      	it	ne
 8004426:	2301      	movne	r3, #1
 8004428:	0692      	lsls	r2, r2, #26
 800442a:	d42d      	bmi.n	8004488 <_printf_common+0xb4>
 800442c:	4649      	mov	r1, r9
 800442e:	4638      	mov	r0, r7
 8004430:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004434:	47c0      	blx	r8
 8004436:	3001      	adds	r0, #1
 8004438:	d020      	beq.n	800447c <_printf_common+0xa8>
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	68e5      	ldr	r5, [r4, #12]
 800443e:	f003 0306 	and.w	r3, r3, #6
 8004442:	2b04      	cmp	r3, #4
 8004444:	bf18      	it	ne
 8004446:	2500      	movne	r5, #0
 8004448:	6832      	ldr	r2, [r6, #0]
 800444a:	f04f 0600 	mov.w	r6, #0
 800444e:	68a3      	ldr	r3, [r4, #8]
 8004450:	bf08      	it	eq
 8004452:	1aad      	subeq	r5, r5, r2
 8004454:	6922      	ldr	r2, [r4, #16]
 8004456:	bf08      	it	eq
 8004458:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800445c:	4293      	cmp	r3, r2
 800445e:	bfc4      	itt	gt
 8004460:	1a9b      	subgt	r3, r3, r2
 8004462:	18ed      	addgt	r5, r5, r3
 8004464:	341a      	adds	r4, #26
 8004466:	42b5      	cmp	r5, r6
 8004468:	d11a      	bne.n	80044a0 <_printf_common+0xcc>
 800446a:	2000      	movs	r0, #0
 800446c:	e008      	b.n	8004480 <_printf_common+0xac>
 800446e:	2301      	movs	r3, #1
 8004470:	4652      	mov	r2, sl
 8004472:	4649      	mov	r1, r9
 8004474:	4638      	mov	r0, r7
 8004476:	47c0      	blx	r8
 8004478:	3001      	adds	r0, #1
 800447a:	d103      	bne.n	8004484 <_printf_common+0xb0>
 800447c:	f04f 30ff 	mov.w	r0, #4294967295
 8004480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004484:	3501      	adds	r5, #1
 8004486:	e7c4      	b.n	8004412 <_printf_common+0x3e>
 8004488:	2030      	movs	r0, #48	; 0x30
 800448a:	18e1      	adds	r1, r4, r3
 800448c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004490:	1c5a      	adds	r2, r3, #1
 8004492:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004496:	4422      	add	r2, r4
 8004498:	3302      	adds	r3, #2
 800449a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800449e:	e7c5      	b.n	800442c <_printf_common+0x58>
 80044a0:	2301      	movs	r3, #1
 80044a2:	4622      	mov	r2, r4
 80044a4:	4649      	mov	r1, r9
 80044a6:	4638      	mov	r0, r7
 80044a8:	47c0      	blx	r8
 80044aa:	3001      	adds	r0, #1
 80044ac:	d0e6      	beq.n	800447c <_printf_common+0xa8>
 80044ae:	3601      	adds	r6, #1
 80044b0:	e7d9      	b.n	8004466 <_printf_common+0x92>
	...

080044b4 <_printf_i>:
 80044b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044b8:	460c      	mov	r4, r1
 80044ba:	7e27      	ldrb	r7, [r4, #24]
 80044bc:	4691      	mov	r9, r2
 80044be:	2f78      	cmp	r7, #120	; 0x78
 80044c0:	4680      	mov	r8, r0
 80044c2:	469a      	mov	sl, r3
 80044c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80044c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80044ca:	d807      	bhi.n	80044dc <_printf_i+0x28>
 80044cc:	2f62      	cmp	r7, #98	; 0x62
 80044ce:	d80a      	bhi.n	80044e6 <_printf_i+0x32>
 80044d0:	2f00      	cmp	r7, #0
 80044d2:	f000 80d9 	beq.w	8004688 <_printf_i+0x1d4>
 80044d6:	2f58      	cmp	r7, #88	; 0x58
 80044d8:	f000 80a4 	beq.w	8004624 <_printf_i+0x170>
 80044dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80044e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80044e4:	e03a      	b.n	800455c <_printf_i+0xa8>
 80044e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80044ea:	2b15      	cmp	r3, #21
 80044ec:	d8f6      	bhi.n	80044dc <_printf_i+0x28>
 80044ee:	a001      	add	r0, pc, #4	; (adr r0, 80044f4 <_printf_i+0x40>)
 80044f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80044f4:	0800454d 	.word	0x0800454d
 80044f8:	08004561 	.word	0x08004561
 80044fc:	080044dd 	.word	0x080044dd
 8004500:	080044dd 	.word	0x080044dd
 8004504:	080044dd 	.word	0x080044dd
 8004508:	080044dd 	.word	0x080044dd
 800450c:	08004561 	.word	0x08004561
 8004510:	080044dd 	.word	0x080044dd
 8004514:	080044dd 	.word	0x080044dd
 8004518:	080044dd 	.word	0x080044dd
 800451c:	080044dd 	.word	0x080044dd
 8004520:	0800466f 	.word	0x0800466f
 8004524:	08004591 	.word	0x08004591
 8004528:	08004651 	.word	0x08004651
 800452c:	080044dd 	.word	0x080044dd
 8004530:	080044dd 	.word	0x080044dd
 8004534:	08004691 	.word	0x08004691
 8004538:	080044dd 	.word	0x080044dd
 800453c:	08004591 	.word	0x08004591
 8004540:	080044dd 	.word	0x080044dd
 8004544:	080044dd 	.word	0x080044dd
 8004548:	08004659 	.word	0x08004659
 800454c:	680b      	ldr	r3, [r1, #0]
 800454e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004552:	1d1a      	adds	r2, r3, #4
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	600a      	str	r2, [r1, #0]
 8004558:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800455c:	2301      	movs	r3, #1
 800455e:	e0a4      	b.n	80046aa <_printf_i+0x1f6>
 8004560:	6825      	ldr	r5, [r4, #0]
 8004562:	6808      	ldr	r0, [r1, #0]
 8004564:	062e      	lsls	r6, r5, #24
 8004566:	f100 0304 	add.w	r3, r0, #4
 800456a:	d50a      	bpl.n	8004582 <_printf_i+0xce>
 800456c:	6805      	ldr	r5, [r0, #0]
 800456e:	600b      	str	r3, [r1, #0]
 8004570:	2d00      	cmp	r5, #0
 8004572:	da03      	bge.n	800457c <_printf_i+0xc8>
 8004574:	232d      	movs	r3, #45	; 0x2d
 8004576:	426d      	negs	r5, r5
 8004578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800457c:	230a      	movs	r3, #10
 800457e:	485e      	ldr	r0, [pc, #376]	; (80046f8 <_printf_i+0x244>)
 8004580:	e019      	b.n	80045b6 <_printf_i+0x102>
 8004582:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004586:	6805      	ldr	r5, [r0, #0]
 8004588:	600b      	str	r3, [r1, #0]
 800458a:	bf18      	it	ne
 800458c:	b22d      	sxthne	r5, r5
 800458e:	e7ef      	b.n	8004570 <_printf_i+0xbc>
 8004590:	680b      	ldr	r3, [r1, #0]
 8004592:	6825      	ldr	r5, [r4, #0]
 8004594:	1d18      	adds	r0, r3, #4
 8004596:	6008      	str	r0, [r1, #0]
 8004598:	0628      	lsls	r0, r5, #24
 800459a:	d501      	bpl.n	80045a0 <_printf_i+0xec>
 800459c:	681d      	ldr	r5, [r3, #0]
 800459e:	e002      	b.n	80045a6 <_printf_i+0xf2>
 80045a0:	0669      	lsls	r1, r5, #25
 80045a2:	d5fb      	bpl.n	800459c <_printf_i+0xe8>
 80045a4:	881d      	ldrh	r5, [r3, #0]
 80045a6:	2f6f      	cmp	r7, #111	; 0x6f
 80045a8:	bf0c      	ite	eq
 80045aa:	2308      	moveq	r3, #8
 80045ac:	230a      	movne	r3, #10
 80045ae:	4852      	ldr	r0, [pc, #328]	; (80046f8 <_printf_i+0x244>)
 80045b0:	2100      	movs	r1, #0
 80045b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045b6:	6866      	ldr	r6, [r4, #4]
 80045b8:	2e00      	cmp	r6, #0
 80045ba:	bfa8      	it	ge
 80045bc:	6821      	ldrge	r1, [r4, #0]
 80045be:	60a6      	str	r6, [r4, #8]
 80045c0:	bfa4      	itt	ge
 80045c2:	f021 0104 	bicge.w	r1, r1, #4
 80045c6:	6021      	strge	r1, [r4, #0]
 80045c8:	b90d      	cbnz	r5, 80045ce <_printf_i+0x11a>
 80045ca:	2e00      	cmp	r6, #0
 80045cc:	d04d      	beq.n	800466a <_printf_i+0x1b6>
 80045ce:	4616      	mov	r6, r2
 80045d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80045d4:	fb03 5711 	mls	r7, r3, r1, r5
 80045d8:	5dc7      	ldrb	r7, [r0, r7]
 80045da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80045de:	462f      	mov	r7, r5
 80045e0:	42bb      	cmp	r3, r7
 80045e2:	460d      	mov	r5, r1
 80045e4:	d9f4      	bls.n	80045d0 <_printf_i+0x11c>
 80045e6:	2b08      	cmp	r3, #8
 80045e8:	d10b      	bne.n	8004602 <_printf_i+0x14e>
 80045ea:	6823      	ldr	r3, [r4, #0]
 80045ec:	07df      	lsls	r7, r3, #31
 80045ee:	d508      	bpl.n	8004602 <_printf_i+0x14e>
 80045f0:	6923      	ldr	r3, [r4, #16]
 80045f2:	6861      	ldr	r1, [r4, #4]
 80045f4:	4299      	cmp	r1, r3
 80045f6:	bfde      	ittt	le
 80045f8:	2330      	movle	r3, #48	; 0x30
 80045fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80045fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004602:	1b92      	subs	r2, r2, r6
 8004604:	6122      	str	r2, [r4, #16]
 8004606:	464b      	mov	r3, r9
 8004608:	4621      	mov	r1, r4
 800460a:	4640      	mov	r0, r8
 800460c:	f8cd a000 	str.w	sl, [sp]
 8004610:	aa03      	add	r2, sp, #12
 8004612:	f7ff fedf 	bl	80043d4 <_printf_common>
 8004616:	3001      	adds	r0, #1
 8004618:	d14c      	bne.n	80046b4 <_printf_i+0x200>
 800461a:	f04f 30ff 	mov.w	r0, #4294967295
 800461e:	b004      	add	sp, #16
 8004620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004624:	4834      	ldr	r0, [pc, #208]	; (80046f8 <_printf_i+0x244>)
 8004626:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800462a:	680e      	ldr	r6, [r1, #0]
 800462c:	6823      	ldr	r3, [r4, #0]
 800462e:	f856 5b04 	ldr.w	r5, [r6], #4
 8004632:	061f      	lsls	r7, r3, #24
 8004634:	600e      	str	r6, [r1, #0]
 8004636:	d514      	bpl.n	8004662 <_printf_i+0x1ae>
 8004638:	07d9      	lsls	r1, r3, #31
 800463a:	bf44      	itt	mi
 800463c:	f043 0320 	orrmi.w	r3, r3, #32
 8004640:	6023      	strmi	r3, [r4, #0]
 8004642:	b91d      	cbnz	r5, 800464c <_printf_i+0x198>
 8004644:	6823      	ldr	r3, [r4, #0]
 8004646:	f023 0320 	bic.w	r3, r3, #32
 800464a:	6023      	str	r3, [r4, #0]
 800464c:	2310      	movs	r3, #16
 800464e:	e7af      	b.n	80045b0 <_printf_i+0xfc>
 8004650:	6823      	ldr	r3, [r4, #0]
 8004652:	f043 0320 	orr.w	r3, r3, #32
 8004656:	6023      	str	r3, [r4, #0]
 8004658:	2378      	movs	r3, #120	; 0x78
 800465a:	4828      	ldr	r0, [pc, #160]	; (80046fc <_printf_i+0x248>)
 800465c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004660:	e7e3      	b.n	800462a <_printf_i+0x176>
 8004662:	065e      	lsls	r6, r3, #25
 8004664:	bf48      	it	mi
 8004666:	b2ad      	uxthmi	r5, r5
 8004668:	e7e6      	b.n	8004638 <_printf_i+0x184>
 800466a:	4616      	mov	r6, r2
 800466c:	e7bb      	b.n	80045e6 <_printf_i+0x132>
 800466e:	680b      	ldr	r3, [r1, #0]
 8004670:	6826      	ldr	r6, [r4, #0]
 8004672:	1d1d      	adds	r5, r3, #4
 8004674:	6960      	ldr	r0, [r4, #20]
 8004676:	600d      	str	r5, [r1, #0]
 8004678:	0635      	lsls	r5, r6, #24
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	d501      	bpl.n	8004682 <_printf_i+0x1ce>
 800467e:	6018      	str	r0, [r3, #0]
 8004680:	e002      	b.n	8004688 <_printf_i+0x1d4>
 8004682:	0671      	lsls	r1, r6, #25
 8004684:	d5fb      	bpl.n	800467e <_printf_i+0x1ca>
 8004686:	8018      	strh	r0, [r3, #0]
 8004688:	2300      	movs	r3, #0
 800468a:	4616      	mov	r6, r2
 800468c:	6123      	str	r3, [r4, #16]
 800468e:	e7ba      	b.n	8004606 <_printf_i+0x152>
 8004690:	680b      	ldr	r3, [r1, #0]
 8004692:	1d1a      	adds	r2, r3, #4
 8004694:	600a      	str	r2, [r1, #0]
 8004696:	681e      	ldr	r6, [r3, #0]
 8004698:	2100      	movs	r1, #0
 800469a:	4630      	mov	r0, r6
 800469c:	6862      	ldr	r2, [r4, #4]
 800469e:	f000 f82f 	bl	8004700 <memchr>
 80046a2:	b108      	cbz	r0, 80046a8 <_printf_i+0x1f4>
 80046a4:	1b80      	subs	r0, r0, r6
 80046a6:	6060      	str	r0, [r4, #4]
 80046a8:	6863      	ldr	r3, [r4, #4]
 80046aa:	6123      	str	r3, [r4, #16]
 80046ac:	2300      	movs	r3, #0
 80046ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046b2:	e7a8      	b.n	8004606 <_printf_i+0x152>
 80046b4:	4632      	mov	r2, r6
 80046b6:	4649      	mov	r1, r9
 80046b8:	4640      	mov	r0, r8
 80046ba:	6923      	ldr	r3, [r4, #16]
 80046bc:	47d0      	blx	sl
 80046be:	3001      	adds	r0, #1
 80046c0:	d0ab      	beq.n	800461a <_printf_i+0x166>
 80046c2:	6823      	ldr	r3, [r4, #0]
 80046c4:	079b      	lsls	r3, r3, #30
 80046c6:	d413      	bmi.n	80046f0 <_printf_i+0x23c>
 80046c8:	68e0      	ldr	r0, [r4, #12]
 80046ca:	9b03      	ldr	r3, [sp, #12]
 80046cc:	4298      	cmp	r0, r3
 80046ce:	bfb8      	it	lt
 80046d0:	4618      	movlt	r0, r3
 80046d2:	e7a4      	b.n	800461e <_printf_i+0x16a>
 80046d4:	2301      	movs	r3, #1
 80046d6:	4632      	mov	r2, r6
 80046d8:	4649      	mov	r1, r9
 80046da:	4640      	mov	r0, r8
 80046dc:	47d0      	blx	sl
 80046de:	3001      	adds	r0, #1
 80046e0:	d09b      	beq.n	800461a <_printf_i+0x166>
 80046e2:	3501      	adds	r5, #1
 80046e4:	68e3      	ldr	r3, [r4, #12]
 80046e6:	9903      	ldr	r1, [sp, #12]
 80046e8:	1a5b      	subs	r3, r3, r1
 80046ea:	42ab      	cmp	r3, r5
 80046ec:	dcf2      	bgt.n	80046d4 <_printf_i+0x220>
 80046ee:	e7eb      	b.n	80046c8 <_printf_i+0x214>
 80046f0:	2500      	movs	r5, #0
 80046f2:	f104 0619 	add.w	r6, r4, #25
 80046f6:	e7f5      	b.n	80046e4 <_printf_i+0x230>
 80046f8:	08004a7b 	.word	0x08004a7b
 80046fc:	08004a8c 	.word	0x08004a8c

08004700 <memchr>:
 8004700:	4603      	mov	r3, r0
 8004702:	b510      	push	{r4, lr}
 8004704:	b2c9      	uxtb	r1, r1
 8004706:	4402      	add	r2, r0
 8004708:	4293      	cmp	r3, r2
 800470a:	4618      	mov	r0, r3
 800470c:	d101      	bne.n	8004712 <memchr+0x12>
 800470e:	2000      	movs	r0, #0
 8004710:	e003      	b.n	800471a <memchr+0x1a>
 8004712:	7804      	ldrb	r4, [r0, #0]
 8004714:	3301      	adds	r3, #1
 8004716:	428c      	cmp	r4, r1
 8004718:	d1f6      	bne.n	8004708 <memchr+0x8>
 800471a:	bd10      	pop	{r4, pc}

0800471c <memcpy>:
 800471c:	440a      	add	r2, r1
 800471e:	4291      	cmp	r1, r2
 8004720:	f100 33ff 	add.w	r3, r0, #4294967295
 8004724:	d100      	bne.n	8004728 <memcpy+0xc>
 8004726:	4770      	bx	lr
 8004728:	b510      	push	{r4, lr}
 800472a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800472e:	4291      	cmp	r1, r2
 8004730:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004734:	d1f9      	bne.n	800472a <memcpy+0xe>
 8004736:	bd10      	pop	{r4, pc}

08004738 <memmove>:
 8004738:	4288      	cmp	r0, r1
 800473a:	b510      	push	{r4, lr}
 800473c:	eb01 0402 	add.w	r4, r1, r2
 8004740:	d902      	bls.n	8004748 <memmove+0x10>
 8004742:	4284      	cmp	r4, r0
 8004744:	4623      	mov	r3, r4
 8004746:	d807      	bhi.n	8004758 <memmove+0x20>
 8004748:	1e43      	subs	r3, r0, #1
 800474a:	42a1      	cmp	r1, r4
 800474c:	d008      	beq.n	8004760 <memmove+0x28>
 800474e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004752:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004756:	e7f8      	b.n	800474a <memmove+0x12>
 8004758:	4601      	mov	r1, r0
 800475a:	4402      	add	r2, r0
 800475c:	428a      	cmp	r2, r1
 800475e:	d100      	bne.n	8004762 <memmove+0x2a>
 8004760:	bd10      	pop	{r4, pc}
 8004762:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004766:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800476a:	e7f7      	b.n	800475c <memmove+0x24>

0800476c <_free_r>:
 800476c:	b538      	push	{r3, r4, r5, lr}
 800476e:	4605      	mov	r5, r0
 8004770:	2900      	cmp	r1, #0
 8004772:	d043      	beq.n	80047fc <_free_r+0x90>
 8004774:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004778:	1f0c      	subs	r4, r1, #4
 800477a:	2b00      	cmp	r3, #0
 800477c:	bfb8      	it	lt
 800477e:	18e4      	addlt	r4, r4, r3
 8004780:	f000 f8d0 	bl	8004924 <__malloc_lock>
 8004784:	4a1e      	ldr	r2, [pc, #120]	; (8004800 <_free_r+0x94>)
 8004786:	6813      	ldr	r3, [r2, #0]
 8004788:	4610      	mov	r0, r2
 800478a:	b933      	cbnz	r3, 800479a <_free_r+0x2e>
 800478c:	6063      	str	r3, [r4, #4]
 800478e:	6014      	str	r4, [r2, #0]
 8004790:	4628      	mov	r0, r5
 8004792:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004796:	f000 b8cb 	b.w	8004930 <__malloc_unlock>
 800479a:	42a3      	cmp	r3, r4
 800479c:	d90a      	bls.n	80047b4 <_free_r+0x48>
 800479e:	6821      	ldr	r1, [r4, #0]
 80047a0:	1862      	adds	r2, r4, r1
 80047a2:	4293      	cmp	r3, r2
 80047a4:	bf01      	itttt	eq
 80047a6:	681a      	ldreq	r2, [r3, #0]
 80047a8:	685b      	ldreq	r3, [r3, #4]
 80047aa:	1852      	addeq	r2, r2, r1
 80047ac:	6022      	streq	r2, [r4, #0]
 80047ae:	6063      	str	r3, [r4, #4]
 80047b0:	6004      	str	r4, [r0, #0]
 80047b2:	e7ed      	b.n	8004790 <_free_r+0x24>
 80047b4:	461a      	mov	r2, r3
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	b10b      	cbz	r3, 80047be <_free_r+0x52>
 80047ba:	42a3      	cmp	r3, r4
 80047bc:	d9fa      	bls.n	80047b4 <_free_r+0x48>
 80047be:	6811      	ldr	r1, [r2, #0]
 80047c0:	1850      	adds	r0, r2, r1
 80047c2:	42a0      	cmp	r0, r4
 80047c4:	d10b      	bne.n	80047de <_free_r+0x72>
 80047c6:	6820      	ldr	r0, [r4, #0]
 80047c8:	4401      	add	r1, r0
 80047ca:	1850      	adds	r0, r2, r1
 80047cc:	4283      	cmp	r3, r0
 80047ce:	6011      	str	r1, [r2, #0]
 80047d0:	d1de      	bne.n	8004790 <_free_r+0x24>
 80047d2:	6818      	ldr	r0, [r3, #0]
 80047d4:	685b      	ldr	r3, [r3, #4]
 80047d6:	4401      	add	r1, r0
 80047d8:	6011      	str	r1, [r2, #0]
 80047da:	6053      	str	r3, [r2, #4]
 80047dc:	e7d8      	b.n	8004790 <_free_r+0x24>
 80047de:	d902      	bls.n	80047e6 <_free_r+0x7a>
 80047e0:	230c      	movs	r3, #12
 80047e2:	602b      	str	r3, [r5, #0]
 80047e4:	e7d4      	b.n	8004790 <_free_r+0x24>
 80047e6:	6820      	ldr	r0, [r4, #0]
 80047e8:	1821      	adds	r1, r4, r0
 80047ea:	428b      	cmp	r3, r1
 80047ec:	bf01      	itttt	eq
 80047ee:	6819      	ldreq	r1, [r3, #0]
 80047f0:	685b      	ldreq	r3, [r3, #4]
 80047f2:	1809      	addeq	r1, r1, r0
 80047f4:	6021      	streq	r1, [r4, #0]
 80047f6:	6063      	str	r3, [r4, #4]
 80047f8:	6054      	str	r4, [r2, #4]
 80047fa:	e7c9      	b.n	8004790 <_free_r+0x24>
 80047fc:	bd38      	pop	{r3, r4, r5, pc}
 80047fe:	bf00      	nop
 8004800:	200003e0 	.word	0x200003e0

08004804 <_malloc_r>:
 8004804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004806:	1ccd      	adds	r5, r1, #3
 8004808:	f025 0503 	bic.w	r5, r5, #3
 800480c:	3508      	adds	r5, #8
 800480e:	2d0c      	cmp	r5, #12
 8004810:	bf38      	it	cc
 8004812:	250c      	movcc	r5, #12
 8004814:	2d00      	cmp	r5, #0
 8004816:	4606      	mov	r6, r0
 8004818:	db01      	blt.n	800481e <_malloc_r+0x1a>
 800481a:	42a9      	cmp	r1, r5
 800481c:	d903      	bls.n	8004826 <_malloc_r+0x22>
 800481e:	230c      	movs	r3, #12
 8004820:	6033      	str	r3, [r6, #0]
 8004822:	2000      	movs	r0, #0
 8004824:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004826:	f000 f87d 	bl	8004924 <__malloc_lock>
 800482a:	4921      	ldr	r1, [pc, #132]	; (80048b0 <_malloc_r+0xac>)
 800482c:	680a      	ldr	r2, [r1, #0]
 800482e:	4614      	mov	r4, r2
 8004830:	b99c      	cbnz	r4, 800485a <_malloc_r+0x56>
 8004832:	4f20      	ldr	r7, [pc, #128]	; (80048b4 <_malloc_r+0xb0>)
 8004834:	683b      	ldr	r3, [r7, #0]
 8004836:	b923      	cbnz	r3, 8004842 <_malloc_r+0x3e>
 8004838:	4621      	mov	r1, r4
 800483a:	4630      	mov	r0, r6
 800483c:	f000 f862 	bl	8004904 <_sbrk_r>
 8004840:	6038      	str	r0, [r7, #0]
 8004842:	4629      	mov	r1, r5
 8004844:	4630      	mov	r0, r6
 8004846:	f000 f85d 	bl	8004904 <_sbrk_r>
 800484a:	1c43      	adds	r3, r0, #1
 800484c:	d123      	bne.n	8004896 <_malloc_r+0x92>
 800484e:	230c      	movs	r3, #12
 8004850:	4630      	mov	r0, r6
 8004852:	6033      	str	r3, [r6, #0]
 8004854:	f000 f86c 	bl	8004930 <__malloc_unlock>
 8004858:	e7e3      	b.n	8004822 <_malloc_r+0x1e>
 800485a:	6823      	ldr	r3, [r4, #0]
 800485c:	1b5b      	subs	r3, r3, r5
 800485e:	d417      	bmi.n	8004890 <_malloc_r+0x8c>
 8004860:	2b0b      	cmp	r3, #11
 8004862:	d903      	bls.n	800486c <_malloc_r+0x68>
 8004864:	6023      	str	r3, [r4, #0]
 8004866:	441c      	add	r4, r3
 8004868:	6025      	str	r5, [r4, #0]
 800486a:	e004      	b.n	8004876 <_malloc_r+0x72>
 800486c:	6863      	ldr	r3, [r4, #4]
 800486e:	42a2      	cmp	r2, r4
 8004870:	bf0c      	ite	eq
 8004872:	600b      	streq	r3, [r1, #0]
 8004874:	6053      	strne	r3, [r2, #4]
 8004876:	4630      	mov	r0, r6
 8004878:	f000 f85a 	bl	8004930 <__malloc_unlock>
 800487c:	f104 000b 	add.w	r0, r4, #11
 8004880:	1d23      	adds	r3, r4, #4
 8004882:	f020 0007 	bic.w	r0, r0, #7
 8004886:	1ac2      	subs	r2, r0, r3
 8004888:	d0cc      	beq.n	8004824 <_malloc_r+0x20>
 800488a:	1a1b      	subs	r3, r3, r0
 800488c:	50a3      	str	r3, [r4, r2]
 800488e:	e7c9      	b.n	8004824 <_malloc_r+0x20>
 8004890:	4622      	mov	r2, r4
 8004892:	6864      	ldr	r4, [r4, #4]
 8004894:	e7cc      	b.n	8004830 <_malloc_r+0x2c>
 8004896:	1cc4      	adds	r4, r0, #3
 8004898:	f024 0403 	bic.w	r4, r4, #3
 800489c:	42a0      	cmp	r0, r4
 800489e:	d0e3      	beq.n	8004868 <_malloc_r+0x64>
 80048a0:	1a21      	subs	r1, r4, r0
 80048a2:	4630      	mov	r0, r6
 80048a4:	f000 f82e 	bl	8004904 <_sbrk_r>
 80048a8:	3001      	adds	r0, #1
 80048aa:	d1dd      	bne.n	8004868 <_malloc_r+0x64>
 80048ac:	e7cf      	b.n	800484e <_malloc_r+0x4a>
 80048ae:	bf00      	nop
 80048b0:	200003e0 	.word	0x200003e0
 80048b4:	200003e4 	.word	0x200003e4

080048b8 <_realloc_r>:
 80048b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048ba:	4607      	mov	r7, r0
 80048bc:	4614      	mov	r4, r2
 80048be:	460e      	mov	r6, r1
 80048c0:	b921      	cbnz	r1, 80048cc <_realloc_r+0x14>
 80048c2:	4611      	mov	r1, r2
 80048c4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80048c8:	f7ff bf9c 	b.w	8004804 <_malloc_r>
 80048cc:	b922      	cbnz	r2, 80048d8 <_realloc_r+0x20>
 80048ce:	f7ff ff4d 	bl	800476c <_free_r>
 80048d2:	4625      	mov	r5, r4
 80048d4:	4628      	mov	r0, r5
 80048d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80048d8:	f000 f830 	bl	800493c <_malloc_usable_size_r>
 80048dc:	42a0      	cmp	r0, r4
 80048de:	d20f      	bcs.n	8004900 <_realloc_r+0x48>
 80048e0:	4621      	mov	r1, r4
 80048e2:	4638      	mov	r0, r7
 80048e4:	f7ff ff8e 	bl	8004804 <_malloc_r>
 80048e8:	4605      	mov	r5, r0
 80048ea:	2800      	cmp	r0, #0
 80048ec:	d0f2      	beq.n	80048d4 <_realloc_r+0x1c>
 80048ee:	4631      	mov	r1, r6
 80048f0:	4622      	mov	r2, r4
 80048f2:	f7ff ff13 	bl	800471c <memcpy>
 80048f6:	4631      	mov	r1, r6
 80048f8:	4638      	mov	r0, r7
 80048fa:	f7ff ff37 	bl	800476c <_free_r>
 80048fe:	e7e9      	b.n	80048d4 <_realloc_r+0x1c>
 8004900:	4635      	mov	r5, r6
 8004902:	e7e7      	b.n	80048d4 <_realloc_r+0x1c>

08004904 <_sbrk_r>:
 8004904:	b538      	push	{r3, r4, r5, lr}
 8004906:	2300      	movs	r3, #0
 8004908:	4d05      	ldr	r5, [pc, #20]	; (8004920 <_sbrk_r+0x1c>)
 800490a:	4604      	mov	r4, r0
 800490c:	4608      	mov	r0, r1
 800490e:	602b      	str	r3, [r5, #0]
 8004910:	f7fd f914 	bl	8001b3c <_sbrk>
 8004914:	1c43      	adds	r3, r0, #1
 8004916:	d102      	bne.n	800491e <_sbrk_r+0x1a>
 8004918:	682b      	ldr	r3, [r5, #0]
 800491a:	b103      	cbz	r3, 800491e <_sbrk_r+0x1a>
 800491c:	6023      	str	r3, [r4, #0]
 800491e:	bd38      	pop	{r3, r4, r5, pc}
 8004920:	20000544 	.word	0x20000544

08004924 <__malloc_lock>:
 8004924:	4801      	ldr	r0, [pc, #4]	; (800492c <__malloc_lock+0x8>)
 8004926:	f000 b811 	b.w	800494c <__retarget_lock_acquire_recursive>
 800492a:	bf00      	nop
 800492c:	2000054c 	.word	0x2000054c

08004930 <__malloc_unlock>:
 8004930:	4801      	ldr	r0, [pc, #4]	; (8004938 <__malloc_unlock+0x8>)
 8004932:	f000 b80c 	b.w	800494e <__retarget_lock_release_recursive>
 8004936:	bf00      	nop
 8004938:	2000054c 	.word	0x2000054c

0800493c <_malloc_usable_size_r>:
 800493c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004940:	1f18      	subs	r0, r3, #4
 8004942:	2b00      	cmp	r3, #0
 8004944:	bfbc      	itt	lt
 8004946:	580b      	ldrlt	r3, [r1, r0]
 8004948:	18c0      	addlt	r0, r0, r3
 800494a:	4770      	bx	lr

0800494c <__retarget_lock_acquire_recursive>:
 800494c:	4770      	bx	lr

0800494e <__retarget_lock_release_recursive>:
 800494e:	4770      	bx	lr

08004950 <_init>:
 8004950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004952:	bf00      	nop
 8004954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004956:	bc08      	pop	{r3}
 8004958:	469e      	mov	lr, r3
 800495a:	4770      	bx	lr

0800495c <_fini>:
 800495c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800495e:	bf00      	nop
 8004960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004962:	bc08      	pop	{r3}
 8004964:	469e      	mov	lr, r3
 8004966:	4770      	bx	lr
