

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_ps_i'
================================================================
* Date:           Wed Apr 12 06:50:49 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ps_i    |      271|      271|        32|         16|          1|    16|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 32


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 16, D = 32, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_a_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_15"   --->   Operation 36 'read' 'tmp_a_15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_a_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_14"   --->   Operation 37 'read' 'tmp_a_14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_a_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_13"   --->   Operation 38 'read' 'tmp_a_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_a_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_12"   --->   Operation 39 'read' 'tmp_a_12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_a_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_11"   --->   Operation 40 'read' 'tmp_a_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_a_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_10"   --->   Operation 41 'read' 'tmp_a_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_a_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_9"   --->   Operation 42 'read' 'tmp_a_9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_a_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_8"   --->   Operation 43 'read' 'tmp_a_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_a_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_7"   --->   Operation 44 'read' 'tmp_a_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_a_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_6"   --->   Operation 45 'read' 'tmp_a_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_a_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_5"   --->   Operation 46 'read' 'tmp_a_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_a_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_4"   --->   Operation 47 'read' 'tmp_a_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_a_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_3"   --->   Operation 48 'read' 'tmp_a_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_a_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_2"   --->   Operation 49 'read' 'tmp_a_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_a_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_1"   --->   Operation 50 'read' 'tmp_a_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_a_0_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %tmp_a_0"   --->   Operation 51 'read' 'tmp_a_0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln23_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %zext_ln23"   --->   Operation 52 'read' 'zext_ln23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ps_j"   --->   Operation 54 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 55 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty = trunc i5 %i_1"   --->   Operation 56 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 57 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln26 = icmp_eq  i5 %i_1, i5 16" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 58 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_13 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 59 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %i_1, i5 1" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 60 'add' 'add_ln26' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %ps_j.split, void %for.inc48.exitStub" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 61 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 %zext_ln23_read"   --->   Operation 62 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast = zext i10 %tmp"   --->   Operation 63 'zext' 'p_cast' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %p_cast"   --->   Operation 64 'getelementptr' 'A_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty, i4 0" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 65 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i8 %tmp_s" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 66 'zext' 'zext_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%AB_addr = getelementptr i32 %AB, i64 0, i64 %zext_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 67 'getelementptr' 'AB_addr' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln28 = or i8 %tmp_s, i8 1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 68 'or' 'or_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i8 %or_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 69 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%AB_addr_1 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 70 'getelementptr' 'AB_addr_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (3.25ns)   --->   "%A_load = load i10 %A_addr"   --->   Operation 71 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%AB_load = load i8 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 72 'load' 'AB_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%AB_load_1 = load i8 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 73 'load' 'AB_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln26 = store i5 %add_ln26, i5 %i" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 74 'store' 'store_ln26' <Predicate = (!icmp_ln26)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln28_1 = or i8 %tmp_s, i8 2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 75 'or' 'or_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln28_2 = zext i8 %or_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 76 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%AB_addr_2 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 77 'getelementptr' 'AB_addr_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%or_ln28_2 = or i8 %tmp_s, i8 3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 78 'or' 'or_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i8 %or_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 79 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%AB_addr_3 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 80 'getelementptr' 'AB_addr_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%A_load = load i10 %A_addr"   --->   Operation 81 'load' 'A_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%AB_load = load i8 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 82 'load' 'AB_load' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%AB_load_1 = load i8 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 83 'load' 'AB_load_1' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 84 [2/2] (3.25ns)   --->   "%AB_load_2 = load i8 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 84 'load' 'AB_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 85 [2/2] (3.25ns)   --->   "%AB_load_3 = load i8 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 85 'load' 'AB_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln28_3 = or i8 %tmp_s, i8 4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 86 'or' 'or_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i8 %or_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 87 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%AB_addr_4 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 88 'getelementptr' 'AB_addr_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln28_4 = or i8 %tmp_s, i8 5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 89 'or' 'or_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln28_5 = zext i8 %or_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 90 'zext' 'zext_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%AB_addr_5 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 91 'getelementptr' 'AB_addr_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tmp_a_0_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 92 'mul' 'mul_ln28' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%AB_load_2 = load i8 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 93 'load' 'AB_load_2' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%AB_load_3 = load i8 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 94 'load' 'AB_load_3' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 95 [2/2] (3.25ns)   --->   "%AB_load_4 = load i8 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 95 'load' 'AB_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 96 [2/2] (3.25ns)   --->   "%AB_load_5 = load i8 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 96 'load' 'AB_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln28_5 = or i8 %tmp_s, i8 6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 97 'or' 'or_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln28_6 = zext i8 %or_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 98 'zext' 'zext_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%AB_addr_6 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 99 'getelementptr' 'AB_addr_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln28_6 = or i8 %tmp_s, i8 7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 100 'or' 'or_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln28_7 = zext i8 %or_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 101 'zext' 'zext_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%AB_addr_7 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 102 'getelementptr' 'AB_addr_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (6.91ns)   --->   "%mul_ln28 = mul i32 %A_load, i32 %tmp_a_0_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 103 'mul' 'mul_ln28' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [2/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tmp_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 104 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/2] (3.25ns)   --->   "%AB_load_4 = load i8 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 105 'load' 'AB_load_4' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 106 [1/2] (3.25ns)   --->   "%AB_load_5 = load i8 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 106 'load' 'AB_load_5' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 107 [2/2] (3.25ns)   --->   "%AB_load_6 = load i8 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 107 'load' 'AB_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 108 [2/2] (3.25ns)   --->   "%AB_load_7 = load i8 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 108 'load' 'AB_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln28_7 = or i8 %tmp_s, i8 8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 109 'or' 'or_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln28_8 = zext i8 %or_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 110 'zext' 'zext_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%AB_addr_8 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 111 'getelementptr' 'AB_addr_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln28_8 = or i8 %tmp_s, i8 9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 112 'or' 'or_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln28_9 = zext i8 %or_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 113 'zext' 'zext_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%AB_addr_9 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 114 'getelementptr' 'AB_addr_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (2.55ns)   --->   "%add_ln28 = add i32 %AB_load, i32 %mul_ln28" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 115 'add' 'add_ln28' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/2] (6.91ns)   --->   "%mul_ln28_1 = mul i32 %A_load, i32 %tmp_a_1_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 116 'mul' 'mul_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [2/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_a_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 117 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/2] (3.25ns)   --->   "%AB_load_6 = load i8 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 118 'load' 'AB_load_6' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 119 [1/2] (3.25ns)   --->   "%AB_load_7 = load i8 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 119 'load' 'AB_load_7' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%AB_load_8 = load i8 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 120 'load' 'AB_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%AB_load_9 = load i8 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 121 'load' 'AB_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln28_9 = or i8 %tmp_s, i8 10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 122 'or' 'or_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln28_10 = zext i8 %or_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 123 'zext' 'zext_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%AB_addr_10 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 124 'getelementptr' 'AB_addr_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln28_10 = or i8 %tmp_s, i8 11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 125 'or' 'or_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln28_11 = zext i8 %or_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 126 'zext' 'zext_ln28_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%AB_addr_11 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 127 'getelementptr' 'AB_addr_11' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (2.55ns)   --->   "%add_ln28_1 = add i32 %AB_load_1, i32 %mul_ln28_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 128 'add' 'add_ln28_1' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/2] (6.91ns)   --->   "%mul_ln28_2 = mul i32 %A_load, i32 %tmp_a_2_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 129 'mul' 'mul_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [2/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_a_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 130 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/2] (3.25ns)   --->   "%AB_load_8 = load i8 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 131 'load' 'AB_load_8' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 132 [1/2] (3.25ns)   --->   "%AB_load_9 = load i8 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 132 'load' 'AB_load_9' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 133 [2/2] (3.25ns)   --->   "%AB_load_10 = load i8 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 133 'load' 'AB_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 134 [2/2] (3.25ns)   --->   "%AB_load_11 = load i8 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 134 'load' 'AB_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 135 [1/1] (2.55ns)   --->   "%add_ln28_2 = add i32 %AB_load_2, i32 %mul_ln28_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 135 'add' 'add_ln28_2' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/2] (6.91ns)   --->   "%mul_ln28_3 = mul i32 %A_load, i32 %tmp_a_3_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 136 'mul' 'mul_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [2/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_a_4_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 137 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/2] (3.25ns)   --->   "%AB_load_10 = load i8 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 138 'load' 'AB_load_10' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_7 : Operation 139 [1/2] (3.25ns)   --->   "%AB_load_11 = load i8 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 139 'load' 'AB_load_11' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 140 [1/1] (2.55ns)   --->   "%add_ln28_3 = add i32 %AB_load_3, i32 %mul_ln28_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 140 'add' 'add_ln28_3' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/2] (6.91ns)   --->   "%mul_ln28_4 = mul i32 %A_load, i32 %tmp_a_4_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 141 'mul' 'mul_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [2/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_a_5_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 142 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.91>
ST_9 : Operation 143 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28, i8 %AB_addr" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 143 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_1, i8 %AB_addr_1" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 144 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_9 : Operation 145 [1/1] (2.55ns)   --->   "%add_ln28_4 = add i32 %AB_load_4, i32 %mul_ln28_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 145 'add' 'add_ln28_4' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/2] (6.91ns)   --->   "%mul_ln28_5 = mul i32 %A_load, i32 %tmp_a_5_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 146 'mul' 'mul_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [2/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_a_6_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 147 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.91>
ST_10 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_2, i8 %AB_addr_2" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 148 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 149 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_3, i8 %AB_addr_3" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 149 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 150 [1/1] (2.55ns)   --->   "%add_ln28_5 = add i32 %AB_load_5, i32 %mul_ln28_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 150 'add' 'add_ln28_5' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/2] (6.91ns)   --->   "%mul_ln28_6 = mul i32 %A_load, i32 %tmp_a_6_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 151 'mul' 'mul_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [2/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_a_7_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 152 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.91>
ST_11 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_4, i8 %AB_addr_4" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 153 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 154 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_5, i8 %AB_addr_5" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 154 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 155 [1/1] (2.55ns)   --->   "%add_ln28_6 = add i32 %AB_load_6, i32 %mul_ln28_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 155 'add' 'add_ln28_6' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 156 [1/2] (6.91ns)   --->   "%mul_ln28_7 = mul i32 %A_load, i32 %tmp_a_7_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 156 'mul' 'mul_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [2/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_a_8_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 157 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.91>
ST_12 : Operation 158 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_6, i8 %AB_addr_6" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 158 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 159 [1/1] (2.55ns)   --->   "%add_ln28_7 = add i32 %AB_load_7, i32 %mul_ln28_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 159 'add' 'add_ln28_7' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_7, i8 %AB_addr_7" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 160 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_12 : Operation 161 [1/2] (6.91ns)   --->   "%mul_ln28_8 = mul i32 %A_load, i32 %tmp_a_8_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 161 'mul' 'mul_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 162 [2/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_a_9_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 162 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.91>
ST_13 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln28_8 = add i32 %AB_load_8, i32 %mul_ln28_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 163 'add' 'add_ln28_8' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 164 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_8, i8 %AB_addr_8" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 164 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_13 : Operation 165 [1/2] (6.91ns)   --->   "%mul_ln28_9 = mul i32 %A_load, i32 %tmp_a_9_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 165 'mul' 'mul_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [2/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_a_10_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 166 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln28_9 = add i32 %AB_load_9, i32 %mul_ln28_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 167 'add' 'add_ln28_9' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 168 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_9, i8 %AB_addr_9" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 168 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_14 : Operation 169 [1/2] (6.91ns)   --->   "%mul_ln28_10 = mul i32 %A_load, i32 %tmp_a_10_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 169 'mul' 'mul_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 170 [2/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_a_11_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 170 'mul' 'mul_ln28_11' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 171 [1/1] (2.55ns)   --->   "%add_ln28_10 = add i32 %AB_load_10, i32 %mul_ln28_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 171 'add' 'add_ln28_10' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 172 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_10, i8 %AB_addr_10" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 172 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_15 : Operation 173 [1/2] (6.91ns)   --->   "%mul_ln28_11 = mul i32 %A_load, i32 %tmp_a_11_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 173 'mul' 'mul_ln28_11' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 174 [2/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_a_12_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 174 'mul' 'mul_ln28_12' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.91>
ST_16 : Operation 175 [1/1] (2.55ns)   --->   "%add_ln28_11 = add i32 %AB_load_11, i32 %mul_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 175 'add' 'add_ln28_11' <Predicate = (!icmp_ln26)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_11, i8 %AB_addr_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 176 'store' 'store_ln28' <Predicate = (!icmp_ln26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_16 : Operation 177 [1/2] (6.91ns)   --->   "%mul_ln28_12 = mul i32 %A_load, i32 %tmp_a_12_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 177 'mul' 'mul_ln28_12' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [2/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_a_13_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 178 'mul' 'mul_ln28_13' <Predicate = (!icmp_ln26)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 214 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 214 'ret' 'ret_ln0' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 6.91>
ST_17 : Operation 179 [1/2] (6.91ns)   --->   "%mul_ln28_13 = mul i32 %A_load, i32 %tmp_a_13_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 179 'mul' 'mul_ln28_13' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 180 [2/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %tmp_a_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 180 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.91>
ST_18 : Operation 181 [1/2] (6.91ns)   --->   "%mul_ln28_14 = mul i32 %A_load, i32 %tmp_a_14_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 181 'mul' 'mul_ln28_14' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %tmp_a_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 182 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 6.91>
ST_19 : Operation 183 [1/2] (6.91ns)   --->   "%mul_ln28_15 = mul i32 %A_load, i32 %tmp_a_15_read" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 183 'mul' 'mul_ln28_15' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 0.00>

State 21 <SV = 20> <Delay = 0.00>

State 22 <SV = 21> <Delay = 0.00>

State 23 <SV = 22> <Delay = 3.25>
ST_23 : Operation 184 [1/1] (0.00ns)   --->   "%or_ln28_11 = or i8 %tmp_s, i8 12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 184 'or' 'or_ln28_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln28_12 = zext i8 %or_ln28_11" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 185 'zext' 'zext_ln28_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 186 [1/1] (0.00ns)   --->   "%AB_addr_12 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 186 'getelementptr' 'AB_addr_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 187 [1/1] (0.00ns)   --->   "%or_ln28_12 = or i8 %tmp_s, i8 13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 187 'or' 'or_ln28_12' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln28_13 = zext i8 %or_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 188 'zext' 'zext_ln28_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 189 [1/1] (0.00ns)   --->   "%AB_addr_13 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 189 'getelementptr' 'AB_addr_13' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 190 [2/2] (3.25ns)   --->   "%AB_load_12 = load i8 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 190 'load' 'AB_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_23 : Operation 191 [2/2] (3.25ns)   --->   "%AB_load_13 = load i8 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 191 'load' 'AB_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 24 <SV = 23> <Delay = 5.80>
ST_24 : Operation 192 [1/1] (0.00ns)   --->   "%or_ln28_13 = or i8 %tmp_s, i8 14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 192 'or' 'or_ln28_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln28_14 = zext i8 %or_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 193 'zext' 'zext_ln28_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%AB_addr_14 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 194 'getelementptr' 'AB_addr_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (0.00ns)   --->   "%or_ln28_14 = or i8 %tmp_s, i8 15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 195 'or' 'or_ln28_14' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln28_15 = zext i8 %or_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 196 'zext' 'zext_ln28_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%AB_addr_15 = getelementptr i32 %AB, i64 0, i64 %zext_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 197 'getelementptr' 'AB_addr_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/2] (3.25ns)   --->   "%AB_load_12 = load i8 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 198 'load' 'AB_load_12' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 199 [1/1] (2.55ns)   --->   "%add_ln28_12 = add i32 %AB_load_12, i32 %mul_ln28_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 199 'add' 'add_ln28_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 200 [1/2] (3.25ns)   --->   "%AB_load_13 = load i8 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 200 'load' 'AB_load_13' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 201 [1/1] (2.55ns)   --->   "%add_ln28_13 = add i32 %AB_load_13, i32 %mul_ln28_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 201 'add' 'add_ln28_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 202 [2/2] (3.25ns)   --->   "%AB_load_14 = load i8 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 202 'load' 'AB_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_24 : Operation 203 [2/2] (3.25ns)   --->   "%AB_load_15 = load i8 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 203 'load' 'AB_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 25 <SV = 24> <Delay = 5.80>
ST_25 : Operation 204 [1/2] (3.25ns)   --->   "%AB_load_14 = load i8 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 204 'load' 'AB_load_14' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 205 [1/1] (2.55ns)   --->   "%add_ln28_14 = add i32 %AB_load_14, i32 %mul_ln28_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 205 'add' 'add_ln28_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 206 [1/2] (3.25ns)   --->   "%AB_load_15 = load i8 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 206 'load' 'AB_load_15' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_25 : Operation 207 [1/1] (2.55ns)   --->   "%add_ln28_15 = add i32 %AB_load_15, i32 %mul_ln28_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 207 'add' 'add_ln28_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 0.00>

State 27 <SV = 26> <Delay = 0.00>

State 28 <SV = 27> <Delay = 0.00>

State 29 <SV = 28> <Delay = 3.25>
ST_29 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_12, i8 %AB_addr_12" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 208 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 30 <SV = 29> <Delay = 3.25>
ST_30 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_13, i8 %AB_addr_13" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 209 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 31 <SV = 30> <Delay = 3.25>
ST_31 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_14, i8 %AB_addr_14" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 210 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 32 <SV = 31> <Delay = 3.25>
ST_32 : Operation 211 [1/1] (0.00ns)   --->   "%specloopname_ln26 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 211 'specloopname' 'specloopname_ln26' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln28 = store i32 %add_ln28_15, i8 %AB_addr_15" [LabB/BlockMatrix_design.cpp:28]   --->   Operation 212 'store' 'store_ln28' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_32 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln26 = br void %ps_j" [LabB/BlockMatrix_design.cpp:26]   --->   Operation 213 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.37ns
The critical path consists of the following:
	'alloca' operation ('i') [20]  (0 ns)
	'load' operation ('i') on local variable 'i' [41]  (0 ns)
	'add' operation ('add_ln26', LabB/BlockMatrix_design.cpp:26) [46]  (1.78 ns)
	'store' operation ('store_ln26', LabB/BlockMatrix_design.cpp:26) of variable 'add_ln26', LabB/BlockMatrix_design.cpp:26 on local variable 'i' [166]  (1.59 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('A_load') on array 'A' [101]  (3.25 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', LabB/BlockMatrix_design.cpp:28) [103]  (6.91 ns)

 <State 4>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28', LabB/BlockMatrix_design.cpp:28) [103]  (6.91 ns)

 <State 5>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_1', LabB/BlockMatrix_design.cpp:28) [107]  (6.91 ns)

 <State 6>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_2', LabB/BlockMatrix_design.cpp:28) [111]  (6.91 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_3', LabB/BlockMatrix_design.cpp:28) [115]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_4', LabB/BlockMatrix_design.cpp:28) [119]  (6.91 ns)

 <State 9>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_5', LabB/BlockMatrix_design.cpp:28) [123]  (6.91 ns)

 <State 10>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_6', LabB/BlockMatrix_design.cpp:28) [127]  (6.91 ns)

 <State 11>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_7', LabB/BlockMatrix_design.cpp:28) [131]  (6.91 ns)

 <State 12>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_8', LabB/BlockMatrix_design.cpp:28) [135]  (6.91 ns)

 <State 13>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_9', LabB/BlockMatrix_design.cpp:28) [139]  (6.91 ns)

 <State 14>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_10', LabB/BlockMatrix_design.cpp:28) [143]  (6.91 ns)

 <State 15>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_11', LabB/BlockMatrix_design.cpp:28) [147]  (6.91 ns)

 <State 16>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_12', LabB/BlockMatrix_design.cpp:28) [151]  (6.91 ns)

 <State 17>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_13', LabB/BlockMatrix_design.cpp:28) [155]  (6.91 ns)

 <State 18>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_14', LabB/BlockMatrix_design.cpp:28) [159]  (6.91 ns)

 <State 19>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln28_15', LabB/BlockMatrix_design.cpp:28) [163]  (6.91 ns)

 <State 20>: 0ns
The critical path consists of the following:

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 3.25ns
The critical path consists of the following:
	'or' operation ('or_ln28_11', LabB/BlockMatrix_design.cpp:28) [88]  (0 ns)
	'getelementptr' operation ('AB_addr_12', LabB/BlockMatrix_design.cpp:28) [90]  (0 ns)
	'load' operation ('AB_load_12', LabB/BlockMatrix_design.cpp:28) on array 'AB' [150]  (3.25 ns)

 <State 24>: 5.81ns
The critical path consists of the following:
	'load' operation ('AB_load_12', LabB/BlockMatrix_design.cpp:28) on array 'AB' [150]  (3.25 ns)
	'add' operation ('add_ln28_12', LabB/BlockMatrix_design.cpp:28) [152]  (2.55 ns)

 <State 25>: 5.81ns
The critical path consists of the following:
	'load' operation ('AB_load_14', LabB/BlockMatrix_design.cpp:28) on array 'AB' [158]  (3.25 ns)
	'add' operation ('add_ln28_14', LabB/BlockMatrix_design.cpp:28) [160]  (2.55 ns)

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_12', LabB/BlockMatrix_design.cpp:28 on array 'AB' [153]  (3.25 ns)

 <State 30>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_13', LabB/BlockMatrix_design.cpp:28 on array 'AB' [157]  (3.25 ns)

 <State 31>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_14', LabB/BlockMatrix_design.cpp:28 on array 'AB' [161]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln28', LabB/BlockMatrix_design.cpp:28) of variable 'add_ln28_15', LabB/BlockMatrix_design.cpp:28 on array 'AB' [165]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
