module verilog_yunfang(
                  clk,rst_n,
						pwm1,pwm2,expect_pwm,//duty1,duty2,test1,test2
						adc_q,adc_i,adc_oc,adc_iq,adc_clk,
						adc_v,adc_a
);
/***************************************************************************************/ 
input clk;                      
input rst_n;                          

output pwm1;
output pwm2;
//output[31:0] duty1;
//output[31:0] duty2;
//output test1;
//output test2;

output[31:0] expect_pwm;

input[9:0] adc_q;
input[9:0] adc_i;
output adc_oc;
input adc_iq;
output adc_clk;
output[31:0] adc_v;
output[31:0] adc_a;
/***************************************************************************************/

wire[31:0] adc_v;
wire[31:0] adc_a;

/***************************************************************************************/
adc_module U1
	 (
       .clk(clk),
       .rst_n(rst_n),
		 .adc_q(adc_q),
	    .adc_i(adc_i),
	    .adc_oc(adc_oc),
	    .adc_iq(adc_iq),
	    .adc_clk(adc_clk),
		 .adc_v(adc_v),
		 .adc_a(adc_a)
    );

pwm_module U3
	 (
       .clk(clk),
       .rst_n(rst_n),
		 .pwm1(pwm1),
		 .pwm2(pwm2),
		 .expect_pwm(expect_pwm),
		 //.duty1(duty1),
		 //.duty2(duty2),
		 //.test1(test1),
		 //.test2(test2)
    );
	 
endmodule