// Seed: 4001637869
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  assign module_1.id_0 = 0;
  input wire id_6;
  output wire id_5;
  inout reg id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(negedge -1'd0 - {id_6{-1}}) id_4 = 1'd0;
endmodule
module module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply1 id_3
);
  bit  id_5;
  wire id_6;
  always @(id_2 or posedge id_6) id_5 = 1'b0 - id_2;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6
  );
endmodule
