INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_4/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_4/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/project/Experiment_4/display/display.srcs/sources_1/ip/width8_addr14/sim/width8_addr14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module width8_addr14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_4/display/display.srcs/sources_1/new/define.vh" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/project/Experiment_4/display/display.srcs/sim_1/new/display_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
