#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: False # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Sunmean Kim
    tagline: Ph.D.
    avatar: github.png  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: sunmean@postech.ac.kr
    phone: +82-54-279-2883
    website: csdl.postech.ac.kr
    linkedin: 
    github: 
    gitlab:
    bitbucket:
    twitter: 
    stack-overflow: # Number/Username, e.g. 123456/alandoe
    codewars:
    goodreads: # Number-Username, e.g. 123456-alandoe

    languages:
      - idiom: Korean
        level: Native

      - idiom: English
        level: Professional

    interests:
      - item: VLSI Computer-Aided Design
        link:
                
      - item: System on Chip Design
        link:
        
      - item: Multi-Valued Logic
        link:
        
      - item: Ternary Logic Circuits
        link:
        
      - item: Low Power Digital Systems
        link:
        
      - item: Processing-In-Memory
        link:
        
career-profile:
    title: Career Profile
    summary: |
      &nbsp; Sunmean Kim received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Ulsan National Institute of Science and Technology (UNIST), Ulsan, South Korea, in 2016, 2018, and 2021, respectively.
      He is currently a postdoctoral researcher with the CAD and SoC Design Laboratory (CSDL) in Pohang University of Science and Technology (POSTECH), Pohang, South Korea.
      <br> &nbsp; His current research interests include digital circuits design for multi-valued logic using emerging technologies (Ternary CMOS, Carbon Nanotube FET, Graphene Barristor, and 2D Material-based Devices).

education:
    - degree: Ph.D. in Electrical Engineering
      university: Ulsan National Institute of Science and Technology
      time: 2018 - 2021
      details: |

    - degree: M.S. in Electrical Engineering
      university: Ulsan National Institute of Science and Technology
      time: 2016 - 2018
      details: |
          
    - degree: B.S. in Electrical Engineering (1st), Technology Management (2nd) 
      university: Ulsan National Institute of Science and Technology
      time: 2011 - 2016
      details: |
          
experiences:
    - role: Speciality Research Staff (Military Service)
      time: Sep. 2019 - Aug. 2022
      company: POSTECH Institute of Artificial Intelligence, Pohang

    - role: Postdoctoral Researcher
      time: 2021 - 2022
      company: CAD & SoC Design Lab., POSTECH, Pohang
      details: "-- Advisor: Prof. Seokhyeong Kang (POSTECH)"

    - role: Graduate Student Researcher
      time: 2018 - 2021
      company: CAD & SoC Design Lab., POSTECH, Pohang
      details: "-- Advisor: Prof. Seokhyeong Kang (POSTECH) & Prof. Kyung Rok Kim (UNIST) <br> -- Thesis: A new design methodology for ternary logic circuits and systems"
      
    - role: Graduate Student Researcher
      time: 2016 - 2018
      company: SoC Design Lab., UNIST, Ulsan
      details: "-- Advisor: Prof. Seokhyeong Kang <br> -- Thesis: An optimal gate design for the synthesis of ternary logic circuits"
      
    - role: Undergraduate Student Researcher
      time: 2015 - 2016
      company: SoC Design Lab., UNIST, Ulsan
      details: "-- Advisor: Prof. Seokhyeong Kang"

    - role: Vice-President
      time: 2014
      company: Student Union, UNIST, Ulsan      

    - role: Teaching Assistant
      time: 2012 - 2017
      company: UNIST, Ulsan
      details: "-- Digital system lab. & Advanced digital IC design (2017) <br> -- Basic circuit theory & Introduction to VLSI design (2016) <br> -- General physics I/II (2012 - 2014)"
      
    - role: President
      time: 2012
      company: EOE Math & Physics Academic Club, UNIST, Ulsan
      

projects:
    title: Projects
    intro: >

    assignments:
      - title: "Ternary/Quaternary devices and circuits based on two-dimensional semiconductor heterojunctions <br>"
        link: "#"
        tagline: "Samsung Science & Technology Foundation, SKKU, POSTECH (2020 - 2022)"    
      - title: "Multi-valued logic device integration process and architecture platform research <br>"
        link: "#"
        tagline: "National Ressearch Foundation, CNU, UNIST, POSTECH (2019 - 2021)"

      - title: "Memcapacitor-based multi-valued logic architecture research <br>"
        link: "#"
        tagline: "National Ressearch Foundation, GIST, POSTECH (2017 - 2023)"

      - title: "Graphene barristor-based ternary logic architecture research <br>"
        link: "#"
        tagline: "National Ressearch Foundation, GIST, UNIST, POSTECH (2016 - 2021)"

      - title: "Ternary CMOS-based ultra-low power neural network IC design <br>"
        link: "#"
        tagline: "Samsung Science & Technology Foundation, UNIST (2017 - 2018)"

      - title: "Display driver IC design for a very high resolution TFT LCD panel <br>"
        link: "#"
        tagline: "Samsung Display Corporation, Samsung Electronics, UNIST (2016 - 2017)"

journals:
    title: International Journals
    intro: |

    papers:
      - title: Design method for multi-digit converters between binary and ternary logic
        authors: Seunghan Baek, <strong>Sunmean Kim</strong>, Youngchang Choi and Seokhyeong Kang
        conference: "IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II), (submitted)"    
    
      - title: Low-power ternary multiplication using approximate computing
        authors: <strong>Sunmean Kim</strong>, Yesung Kang, Seunghan Baek, Youngchang Choi and Seokhyeong Kang
        conference: "IEEE Transactions on Circuits and Systems II: Express Briefs (TCAS-II), 2021"
        
      - title: A logic synthesis methodology for low-power ternary logic circuits
        authors: <strong>Sunmean Kim</strong>, Sung-Yun Lee, Sunghye Park, Kyung Rok Kim and Seokhyeong Kang
        conference: "IEEE Transactions on Circuits and Systems I: Regular Papers (TCAS-I), 2020"
        
      - title: Tunneling-based ternary metal-oxide-semiconductor technology for digital paradigm shift
        authors: Jae Won Jeong, Young-Eun Choi, Woo-Seok Kim, Jee-Ho Park, <strong>Sunmean Kim</strong>, Sunhae Shin, Kyuho Lee, Jiwon Chang, Seong-Jin Kim and Kyung Rok Kim
        conference: Nature Electronics, 2019

      - title: Ternary full adder using multi-threshold voltage graphene barristors
        authors: Sunwoo Heo†, <strong>Sunmean Kim</strong>†, Kiyung Kim, Hyeji Lee, So-Young Kim, Yun Ji Kim, Seung Mo Kim, Ho-In Lee, Segi Lee, Kyung Rok Kim, Seokhyeong Kang and Byoung Hun Lee †co-first author
        conference: IEEE Electron Device Letters (EDL), 2018 
        
conferences:
    title: International Conferences
    intro: |
        
    papers:
      - title: Demonstration of novel anti-ambipolar switch (AAS) device and its applications for extremely low power ternary logic circuits
        authors: Yongsu Lee, <strong>Sunmean Kim</strong>, Ho-In Lee, Seung-Mo Kim, So-Young Kim, Kiyung Kim, Seokhyeong Kang and Byoung Hun Lee
        conference: IEEE Symposium on VLSI Technology (submitted)
        
      - title: Design and analysis of a low-power ternary SRAM
        authors: Youngchang Choi, <strong>Sunmean Kim</strong>, Kyongsu Lee and Seokhyeong Kang
        conference: IEEE International Symposium on Circuits and Systems (ISCAS), 2020    
    
      - title: Low-power 4-trit current-steering DAC for ternary data conversion
        authors: Youngchang Choi, <strong>Sunmean Kim</strong>, Seunghan Baek and Seokhyeong Kang
        conference: IEEE International SoC Design Conference (ISOCC), 2020
        
      - title: MTCMOS-based ternary to binary converter
        authors: Seunghan Baek, <strong>Sunmean Kim</strong>, Youngchang Choi and Seokhyeong Kang
        conference: IEEE International SoC Design Conference (ISOCC), 2020
    
      - title: Extreme low power technology using ternary arithmetic logic circuits via drastic interconnect length reduction
        authors: Kiyung Kim, <strong>Sunmean Kim</strong>, Yongsu Lee, Daeyeon Kim, So-Young Kim, Seokhyeong Kang and Byoung Hun Lee
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2020
        
      - title: Multi-threshold voltages graphene barristor-based ternary ALU
        authors: Sunghye Park, <strong>Sunmean Kim</strong> and Seokhyeong Kang
        conference: IEEE International SoC Design Conference (ISOCC), 2019

      - title: Ternary logic synthesis with modified Quine-McCluskey algorithm
        authors: Sung-Yun Lee, <strong>Sunmean Kim</strong> and Seokhyeong Kang
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2019

      - title: Design of quad-edge-triggered sequential logic circuits for ternary logic
        authors: <strong>Sunmean Kim</strong>, Sung-Yun Lee, Sunghye Park and Seokhyeong Kang
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2019
        
      - title: Multi-threshold graphene barristor for standard ternary inverter
        authors: Kiyung Kim, Sunwoo Heo, <strong>Sunmean Kim</strong>, Seung Mo Kim, Ho-In Lee, Billal Allouche, Seokhyeong Kang and Byoung Hun Lee
        conference: International Conference on Electronic Materials and Nanotechnology for Green Environment (ENGE), 2018

      - title: An optimal gate design for the synthesis of ternary logic circuits
        authors: <strong>Sunmean Kim</strong>, Taeho Lim and Seokhyeong Kang
        conference: IEEE/ACM Asia and South Pacific Design Automation Conference (ASP-DAC), 2018

      - title: A novel ternary multiplier based on ternary CMOS compact model
        authors: Yesung Kang, Jaewoo Kim, <strong>Sunmean Kim</strong>, Sunhae Shin, E-San Jang, Jae Won Jeong, Kyung Rok Kim and Seokhyeong Kang
        conference: IEEE International Symposium on Multiple-Valued Logic (ISMVL), 2017

      - title: A novel design methodology for error-resilient circuits in near-threshold computing
        authors: Jaemin Lee, <strong>Sunmean Kim</strong>, Youngmin Kim and Seokhyeong Kang
        conference: IEEE International Conference on Consumer Electronics-Asia (ICCE-ASIA), 2016

patents:
    title: Patents
    intro: |
    
    papers:
      - title: APPARATUS FOR LOW POWER TERNARY LOGIC CIRCUIT
        authors: Seokhyeong Kang, Sunghye Park, Sung-Yun Lee, <strong>Sunmean Kim</strong>
        conference: Korea 10-2020-0129024 (Applied)
        
      - title: APPARATUS AND METHOD FOR TERNARY LOGIC SYNTHESIS WITH MODIFIED QUINE-MCCLUSKEY ALGORITHM
        authors: Seokhyeong Kang, <strong>Sunmean Kim</strong>, Sung-Yun Lee
        conference: US 16/714,583 (Applied)
    
      - title: APPARATUS AND METHOD FOR TERNARY LOGIC SYNTHESIS WITH MODIFIED QUINE-MCCLUSKEY ALGORITHM
        authors: Seokhyeong Kang, <strong>Sunmean Kim</strong>, Sung-Yun Lee
        conference: Korea 10-2130980 (Registered)

      - title: APPARATUS FOR TERNARY SEQUENTIAL CIRCUIT
        authors: Seokhyeong Kang, <strong>Sunmean Kim</strong>, Segi Lee
        conference: Korea 10-1991622 (Registered)
        
      - title: APPARATUS FOR TERNARY LOGIC CIRCUIT
        authors: Seokhyeong Kang, <strong>Sunmean Kim</strong>, Taeho Lim
        conference: Korea 10-1928223 (Registered)

referee:
    title: Journal Referee
    intro: |
        
    papers:
      - title: IEEE Transactions on Nanotechnology
      
      - title: Circuits Systems and Signal Processing

skills:
    title: Skills
    intro: |
    
    papers:
      - title: Programming / Hardware Description Language
        conference: ― C++, Tcl, Verilog
        
      - title: Electronic Design Automation Tool
        authors: Synopsys
        conference: ― HSPICE, Design Compiler, PrimeTime, IC Compiler
        
      - title:
        authors: Cadence
        conference: ― Spectre, Virtuoso, Innovus
        
      - title:
        authors: Others
        conference: ― Mentor Graphics Calibre, Silvaco Athena, etc.
        
        
footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
