INFO: [VRFC 10-163] Analyzing VHDL file "D:/Universidad/Cuarto/SED/practica_3/practica_3.srcs/sim_1/new/state_machine_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity state_machine_tb
