<profile>

<section name = "Vitis HLS Report for 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx'" level="0">
<item name = "Date">Tue Oct 21 05:58:34 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">srcnn_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">92, 92, 0.920 us, 0.920 us, 92, 92, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- CopyW1_ky_CopyW1_kx">90, 90, 11, 1, 1, 81, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 304, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 68, 54, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 333, 96, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_4ns_6ns_9_1_1_U1">mul_4ns_6ns_9_1_1, 0, 0, 0, 23, 0</column>
<column name="urem_4ns_3ns_2_8_1_U2">urem_4ns_3ns_2_8_1, 0, 0, 68, 31, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln472_1_fu_236_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln472_fu_245_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln475_1_fu_365_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln475_2_fu_285_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln475_fu_224_p2">+, 0, 0, 14, 7, 7</column>
<column name="add_ln477_1_fu_349_p2">+, 0, 0, 63, 63, 63</column>
<column name="add_ln477_2_fu_339_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln477_4_fu_397_p2">+, 0, 0, 18, 11, 11</column>
<column name="add_ln477_5_fu_417_p2">+, 0, 0, 17, 11, 11</column>
<column name="add_ln477_fu_333_p2">+, 0, 0, 63, 63, 63</column>
<column name="sub_ln477_fu_408_p2">-, 0, 0, 17, 11, 11</column>
<column name="icmp_ln472_fu_230_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="icmp_ln475_fu_251_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="select_ln472_1_fu_269_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln472_2_fu_291_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln472_fu_257_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_kx_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_ky_1">9, 2, 4, 8</column>
<column name="gmem_w1_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_w1_blk_n_R">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_110">9, 2, 7, 14</column>
<column name="kx_fu_102">9, 2, 4, 8</column>
<column name="ky_fu_106">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bitcast_ln477_reg_485">32, 0, 32, 0</column>
<column name="gmem_w1_addr_reg_475">64, 0, 64, 0</column>
<column name="indvar_flatten_fu_110">7, 0, 7, 0</column>
<column name="kx_fu_102">4, 0, 4, 0</column>
<column name="ky_fu_106">4, 0, 4, 0</column>
<column name="select_ln472_1_reg_465">4, 0, 4, 0</column>
<column name="tmp_reg_470">3, 0, 3, 0</column>
<column name="trunc_ln475_reg_481">2, 0, 2, 0</column>
<column name="select_ln472_1_reg_465">64, 32, 4, 0</column>
<column name="tmp_reg_470">64, 32, 3, 0</column>
<column name="trunc_ln475_reg_481">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW1_ky_CopyW1_kx, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW1_ky_CopyW1_kx, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW1_ky_CopyW1_kx, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW1_ky_CopyW1_kx, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW1_ky_CopyW1_kx, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, srcnn_Pipeline_CopyW1_ky_CopyW1_kx, return value</column>
<column name="m_axi_gmem_w1_AWVALID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWREADY">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWADDR">out, 64, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWLEN">out, 32, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWSIZE">out, 3, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWBURST">out, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWLOCK">out, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWCACHE">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWPROT">out, 3, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWQOS">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWREGION">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_AWUSER">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WVALID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WREADY">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WDATA">out, 32, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WSTRB">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WLAST">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_WUSER">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARVALID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARREADY">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARADDR">out, 64, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARID">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARLEN">out, 32, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARSIZE">out, 3, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARBURST">out, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARLOCK">out, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARCACHE">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARPROT">out, 3, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARQOS">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARREGION">out, 4, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_ARUSER">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RVALID">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RREADY">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RDATA">in, 32, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RLAST">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RID">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RFIFONUM">in, 9, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RUSER">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_RRESP">in, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BVALID">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BREADY">out, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BRESP">in, 2, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BID">in, 1, m_axi, gmem_w1, pointer</column>
<column name="m_axi_gmem_w1_BUSER">in, 1, m_axi, gmem_w1, pointer</column>
<column name="add_ln477_3">in, 11, ap_none, add_ln477_3, scalar</column>
<column name="sext_ln468">in, 62, ap_none, sext_ln468, scalar</column>
<column name="zext_ln468_3">in, 13, ap_none, zext_ln468_3, scalar</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_address0">out, 11, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_address0">out, 11, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_address0">out, 11, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_ce0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_we0">out, 1, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, array</column>
<column name="srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8_d0">out, 32, ap_memory, srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, array</column>
</table>
</item>
</section>
</profile>
