
blackpill_soundcard_hal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f50  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  080080e8  080080e8  000090e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008200  08008200  0000a12c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008200  08008200  00009200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008208  08008208  0000a12c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008208  08008208  00009208  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800820c  0800820c  0000920c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000012c  20000000  08008210  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000041e0  2000012c  0800833c  0000a12c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000430c  0800833c  0000a30c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a12c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000107ed  00000000  00000000  0000a15c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003473  00000000  00000000  0001a949  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e20  00000000  00000000  0001ddc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a81  00000000  00000000  0001ebe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001883e  00000000  00000000  0001f661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013a29  00000000  00000000  00037e9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089903  00000000  00000000  0004b8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d51cb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003898  00000000  00000000  000d5210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005a  00000000  00000000  000d8aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000012c 	.word	0x2000012c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080080d0 	.word	0x080080d0

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000130 	.word	0x20000130
 80001d4:	080080d0 	.word	0x080080d0

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <sin_int>:
									32768 };

//возвращает синус угла умноженный на 32768.
//angle - угол в градусах
static int sin_int(int angle)
{
 8000504:	b480      	push	{r7}
 8000506:	b083      	sub	sp, #12
 8000508:	af00      	add	r7, sp, #0
 800050a:	6078      	str	r0, [r7, #4]
	if (fabs_(angle) > 360) angle %= 360;
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	2b00      	cmp	r3, #0
 8000510:	bfb8      	it	lt
 8000512:	425b      	neglt	r3, r3
 8000514:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8000518:	dd0d      	ble.n	8000536 <sin_int+0x32>
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	4a23      	ldr	r2, [pc, #140]	@ (80005ac <sin_int+0xa8>)
 800051e:	fb82 1203 	smull	r1, r2, r2, r3
 8000522:	441a      	add	r2, r3
 8000524:	1211      	asrs	r1, r2, #8
 8000526:	17da      	asrs	r2, r3, #31
 8000528:	1a8a      	subs	r2, r1, r2
 800052a:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 800052e:	fb01 f202 	mul.w	r2, r1, r2
 8000532:	1a9b      	subs	r3, r3, r2
 8000534:	607b      	str	r3, [r7, #4]
	if (angle < 0) angle += 360;
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2b00      	cmp	r3, #0
 800053a:	da03      	bge.n	8000544 <sin_int+0x40>
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8000542:	607b      	str	r3, [r7, #4]
	if (angle >=   0 && angle <=  90) return (int)sin_tbl_int[angle];
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2b00      	cmp	r3, #0
 8000548:	db07      	blt.n	800055a <sin_int+0x56>
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	2b5a      	cmp	r3, #90	@ 0x5a
 800054e:	dc04      	bgt.n	800055a <sin_int+0x56>
 8000550:	4a17      	ldr	r2, [pc, #92]	@ (80005b0 <sin_int+0xac>)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000558:	e021      	b.n	800059e <sin_int+0x9a>
	if (angle >=  91 && angle <= 180) return (int)sin_tbl_int[180 - angle];
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2b5a      	cmp	r3, #90	@ 0x5a
 800055e:	dd09      	ble.n	8000574 <sin_int+0x70>
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2bb4      	cmp	r3, #180	@ 0xb4
 8000564:	dc06      	bgt.n	8000574 <sin_int+0x70>
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	f1c3 03b4 	rsb	r3, r3, #180	@ 0xb4
 800056c:	4a10      	ldr	r2, [pc, #64]	@ (80005b0 <sin_int+0xac>)
 800056e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000572:	e014      	b.n	800059e <sin_int+0x9a>
	if (angle >= 181 && angle <= 270) return -(int)sin_tbl_int[angle - 181];
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2bb4      	cmp	r3, #180	@ 0xb4
 8000578:	dd0a      	ble.n	8000590 <sin_int+0x8c>
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8000580:	dc06      	bgt.n	8000590 <sin_int+0x8c>
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	3bb5      	subs	r3, #181	@ 0xb5
 8000586:	4a0a      	ldr	r2, [pc, #40]	@ (80005b0 <sin_int+0xac>)
 8000588:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800058c:	425b      	negs	r3, r3
 800058e:	e006      	b.n	800059e <sin_int+0x9a>
	return -(int)sin_tbl_int[360 - angle]; //271...360
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	f5c3 73b4 	rsb	r3, r3, #360	@ 0x168
 8000596:	4a06      	ldr	r2, [pc, #24]	@ (80005b0 <sin_int+0xac>)
 8000598:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800059c:	425b      	negs	r3, r3
}
 800059e:	4618      	mov	r0, r3
 80005a0:	370c      	adds	r7, #12
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	b60b60b7 	.word	0xb60b60b7
 80005b0:	08008130 	.word	0x08008130

080005b4 <cos_int>:

//возвращает косинус угла умноженный на 32768.
//angle - угол в градусах
static int cos_int(int angle)
{
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b082      	sub	sp, #8
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	6078      	str	r0, [r7, #4]
	return sin_int(angle + 90);
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	335a      	adds	r3, #90	@ 0x5a
 80005c0:	4618      	mov	r0, r3
 80005c2:	f7ff ff9f 	bl	8000504 <sin_int>
 80005c6:	4603      	mov	r3, r0
}
 80005c8:	4618      	mov	r0, r3
 80005ca:	3708      	adds	r7, #8
 80005cc:	46bd      	mov	sp, r7
 80005ce:	bd80      	pop	{r7, pc}

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	f5ad 6db5 	sub.w	sp, sp, #1448	@ 0x5a8
 80005d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d8:	f000 fa80 	bl	8000adc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005dc:	f000 f84a 	bl	8000674 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e0:	f000 f8fe 	bl	80007e0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005e4:	f000 f8dc 	bl	80007a0 <MX_DMA_Init>
  MX_I2S2_Init();
 80005e8:	f000 f8ac 	bl	8000744 <MX_I2S2_Init>
  MX_USB_DEVICE_Init();
 80005ec:	f007 f8a0 	bl	8007730 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

	int16_t buff[2*360];

	for(int i = 0; i < 2*360; i+=2)
 80005f0:	2300      	movs	r3, #0
 80005f2:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
 80005f6:	e02d      	b.n	8000654 <main+0x84>
	{
		buff[i] =   (32767*sin_int(i>>1))>>15;
 80005f8:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 80005fc:	105b      	asrs	r3, r3, #1
 80005fe:	4618      	mov	r0, r3
 8000600:	f7ff ff80 	bl	8000504 <sin_int>
 8000604:	4602      	mov	r2, r0
 8000606:	4613      	mov	r3, r2
 8000608:	03db      	lsls	r3, r3, #15
 800060a:	1a9b      	subs	r3, r3, r2
 800060c:	13db      	asrs	r3, r3, #15
 800060e:	b219      	sxth	r1, r3
 8000610:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8000614:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 8000618:	f8d7 25a4 	ldr.w	r2, [r7, #1444]	@ 0x5a4
 800061c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		buff[i+1] = (32767*cos_int(i>>1))>>15;
 8000620:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8000624:	105b      	asrs	r3, r3, #1
 8000626:	4618      	mov	r0, r3
 8000628:	f7ff ffc4 	bl	80005b4 <cos_int>
 800062c:	4602      	mov	r2, r0
 800062e:	4613      	mov	r3, r2
 8000630:	03db      	lsls	r3, r3, #15
 8000632:	1a9b      	subs	r3, r3, r2
 8000634:	13d9      	asrs	r1, r3, #15
 8000636:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 800063a:	1c5a      	adds	r2, r3, #1
 800063c:	b209      	sxth	r1, r1
 800063e:	f507 63b5 	add.w	r3, r7, #1448	@ 0x5a8
 8000642:	f2a3 53a4 	subw	r3, r3, #1444	@ 0x5a4
 8000646:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < 2*360; i+=2)
 800064a:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 800064e:	3302      	adds	r3, #2
 8000650:	f8c7 35a4 	str.w	r3, [r7, #1444]	@ 0x5a4
 8000654:	f8d7 35a4 	ldr.w	r3, [r7, #1444]	@ 0x5a4
 8000658:	f5b3 7f34 	cmp.w	r3, #720	@ 0x2d0
 800065c:	dbcc      	blt.n	80005f8 <main+0x28>
	}


  HAL_I2S_Transmit_DMA(&hi2s2, (uint16_t*)buff, 2*360);
 800065e:	1d3b      	adds	r3, r7, #4
 8000660:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8000664:	4619      	mov	r1, r3
 8000666:	4802      	ldr	r0, [pc, #8]	@ (8000670 <main+0xa0>)
 8000668:	f001 fa14 	bl	8001a94 <HAL_I2S_Transmit_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800066c:	bf00      	nop
 800066e:	e7fd      	b.n	800066c <main+0x9c>
 8000670:	20000148 	.word	0x20000148

08000674 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b094      	sub	sp, #80	@ 0x50
 8000678:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067a:	f107 0320 	add.w	r3, r7, #32
 800067e:	2230      	movs	r2, #48	@ 0x30
 8000680:	2100      	movs	r1, #0
 8000682:	4618      	mov	r0, r3
 8000684:	f007 fcf8 	bl	8008078 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000688:	f107 030c 	add.w	r3, r7, #12
 800068c:	2200      	movs	r2, #0
 800068e:	601a      	str	r2, [r3, #0]
 8000690:	605a      	str	r2, [r3, #4]
 8000692:	609a      	str	r2, [r3, #8]
 8000694:	60da      	str	r2, [r3, #12]
 8000696:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000698:	2300      	movs	r3, #0
 800069a:	60bb      	str	r3, [r7, #8]
 800069c:	4b27      	ldr	r3, [pc, #156]	@ (800073c <SystemClock_Config+0xc8>)
 800069e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a0:	4a26      	ldr	r2, [pc, #152]	@ (800073c <SystemClock_Config+0xc8>)
 80006a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006a8:	4b24      	ldr	r3, [pc, #144]	@ (800073c <SystemClock_Config+0xc8>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b0:	60bb      	str	r3, [r7, #8]
 80006b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b4:	2300      	movs	r3, #0
 80006b6:	607b      	str	r3, [r7, #4]
 80006b8:	4b21      	ldr	r3, [pc, #132]	@ (8000740 <SystemClock_Config+0xcc>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4a20      	ldr	r2, [pc, #128]	@ (8000740 <SystemClock_Config+0xcc>)
 80006be:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006c2:	6013      	str	r3, [r2, #0]
 80006c4:	4b1e      	ldr	r3, [pc, #120]	@ (8000740 <SystemClock_Config+0xcc>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006cc:	607b      	str	r3, [r7, #4]
 80006ce:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d0:	2301      	movs	r3, #1
 80006d2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006d4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006d8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006da:	2302      	movs	r3, #2
 80006dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80006e4:	2319      	movs	r3, #25
 80006e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 80006e8:	23c0      	movs	r3, #192	@ 0xc0
 80006ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ec:	2302      	movs	r3, #2
 80006ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006f0:	2304      	movs	r3, #4
 80006f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f4:	f107 0320 	add.w	r3, r7, #32
 80006f8:	4618      	mov	r0, r3
 80006fa:	f003 f87f 	bl	80037fc <HAL_RCC_OscConfig>
 80006fe:	4603      	mov	r3, r0
 8000700:	2b00      	cmp	r3, #0
 8000702:	d001      	beq.n	8000708 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000704:	f000 f8a2 	bl	800084c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000708:	230f      	movs	r3, #15
 800070a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800070c:	2302      	movs	r3, #2
 800070e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000710:	2300      	movs	r3, #0
 8000712:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000714:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000718:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800071a:	2300      	movs	r3, #0
 800071c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800071e:	f107 030c 	add.w	r3, r7, #12
 8000722:	2103      	movs	r1, #3
 8000724:	4618      	mov	r0, r3
 8000726:	f003 fae1 	bl	8003cec <HAL_RCC_ClockConfig>
 800072a:	4603      	mov	r3, r0
 800072c:	2b00      	cmp	r3, #0
 800072e:	d001      	beq.n	8000734 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000730:	f000 f88c 	bl	800084c <Error_Handler>
  }
}
 8000734:	bf00      	nop
 8000736:	3750      	adds	r7, #80	@ 0x50
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}
 800073c:	40023800 	.word	0x40023800
 8000740:	40007000 	.word	0x40007000

08000744 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000748:	4b13      	ldr	r3, [pc, #76]	@ (8000798 <MX_I2S2_Init+0x54>)
 800074a:	4a14      	ldr	r2, [pc, #80]	@ (800079c <MX_I2S2_Init+0x58>)
 800074c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800074e:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <MX_I2S2_Init+0x54>)
 8000750:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000754:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000756:	4b10      	ldr	r3, [pc, #64]	@ (8000798 <MX_I2S2_Init+0x54>)
 8000758:	2200      	movs	r2, #0
 800075a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800075c:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_I2S2_Init+0x54>)
 800075e:	2200      	movs	r2, #0
 8000760:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000762:	4b0d      	ldr	r3, [pc, #52]	@ (8000798 <MX_I2S2_Init+0x54>)
 8000764:	2200      	movs	r2, #0
 8000766:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 8000768:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <MX_I2S2_Init+0x54>)
 800076a:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800076e:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000770:	4b09      	ldr	r3, [pc, #36]	@ (8000798 <MX_I2S2_Init+0x54>)
 8000772:	2200      	movs	r2, #0
 8000774:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8000776:	4b08      	ldr	r3, [pc, #32]	@ (8000798 <MX_I2S2_Init+0x54>)
 8000778:	2200      	movs	r2, #0
 800077a:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800077c:	4b06      	ldr	r3, [pc, #24]	@ (8000798 <MX_I2S2_Init+0x54>)
 800077e:	2200      	movs	r2, #0
 8000780:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_I2S2_Init+0x54>)
 8000784:	f001 f846 	bl	8001814 <HAL_I2S_Init>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 800078e:	f000 f85d 	bl	800084c <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	20000148 	.word	0x20000148
 800079c:	40003800 	.word	0x40003800

080007a0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	607b      	str	r3, [r7, #4]
 80007aa:	4b0c      	ldr	r3, [pc, #48]	@ (80007dc <MX_DMA_Init+0x3c>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ae:	4a0b      	ldr	r2, [pc, #44]	@ (80007dc <MX_DMA_Init+0x3c>)
 80007b0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007b6:	4b09      	ldr	r3, [pc, #36]	@ (80007dc <MX_DMA_Init+0x3c>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007be:	607b      	str	r3, [r7, #4]
 80007c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80007c2:	2200      	movs	r2, #0
 80007c4:	2100      	movs	r1, #0
 80007c6:	200f      	movs	r0, #15
 80007c8:	f000 faf9 	bl	8000dbe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80007cc:	200f      	movs	r0, #15
 80007ce:	f000 fb12 	bl	8000df6 <HAL_NVIC_EnableIRQ>

}
 80007d2:	bf00      	nop
 80007d4:	3708      	adds	r7, #8
 80007d6:	46bd      	mov	sp, r7
 80007d8:	bd80      	pop	{r7, pc}
 80007da:	bf00      	nop
 80007dc:	40023800 	.word	0x40023800

080007e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b085      	sub	sp, #20
 80007e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007e6:	2300      	movs	r3, #0
 80007e8:	60fb      	str	r3, [r7, #12]
 80007ea:	4b17      	ldr	r3, [pc, #92]	@ (8000848 <MX_GPIO_Init+0x68>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	4a16      	ldr	r2, [pc, #88]	@ (8000848 <MX_GPIO_Init+0x68>)
 80007f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80007f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007f6:	4b14      	ldr	r3, [pc, #80]	@ (8000848 <MX_GPIO_Init+0x68>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007fe:	60fb      	str	r3, [r7, #12]
 8000800:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000802:	2300      	movs	r3, #0
 8000804:	60bb      	str	r3, [r7, #8]
 8000806:	4b10      	ldr	r3, [pc, #64]	@ (8000848 <MX_GPIO_Init+0x68>)
 8000808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080a:	4a0f      	ldr	r2, [pc, #60]	@ (8000848 <MX_GPIO_Init+0x68>)
 800080c:	f043 0302 	orr.w	r3, r3, #2
 8000810:	6313      	str	r3, [r2, #48]	@ 0x30
 8000812:	4b0d      	ldr	r3, [pc, #52]	@ (8000848 <MX_GPIO_Init+0x68>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	f003 0302 	and.w	r3, r3, #2
 800081a:	60bb      	str	r3, [r7, #8]
 800081c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081e:	2300      	movs	r3, #0
 8000820:	607b      	str	r3, [r7, #4]
 8000822:	4b09      	ldr	r3, [pc, #36]	@ (8000848 <MX_GPIO_Init+0x68>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000826:	4a08      	ldr	r2, [pc, #32]	@ (8000848 <MX_GPIO_Init+0x68>)
 8000828:	f043 0301 	orr.w	r3, r3, #1
 800082c:	6313      	str	r3, [r2, #48]	@ 0x30
 800082e:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <MX_GPIO_Init+0x68>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	f003 0301 	and.w	r3, r3, #1
 8000836:	607b      	str	r3, [r7, #4]
 8000838:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800083a:	bf00      	nop
 800083c:	3714      	adds	r7, #20
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	40023800 	.word	0x40023800

0800084c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000850:	b672      	cpsid	i
}
 8000852:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000854:	bf00      	nop
 8000856:	e7fd      	b.n	8000854 <Error_Handler+0x8>

08000858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800085e:	2300      	movs	r3, #0
 8000860:	607b      	str	r3, [r7, #4]
 8000862:	4b10      	ldr	r3, [pc, #64]	@ (80008a4 <HAL_MspInit+0x4c>)
 8000864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000866:	4a0f      	ldr	r2, [pc, #60]	@ (80008a4 <HAL_MspInit+0x4c>)
 8000868:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800086c:	6453      	str	r3, [r2, #68]	@ 0x44
 800086e:	4b0d      	ldr	r3, [pc, #52]	@ (80008a4 <HAL_MspInit+0x4c>)
 8000870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000872:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000876:	607b      	str	r3, [r7, #4]
 8000878:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800087a:	2300      	movs	r3, #0
 800087c:	603b      	str	r3, [r7, #0]
 800087e:	4b09      	ldr	r3, [pc, #36]	@ (80008a4 <HAL_MspInit+0x4c>)
 8000880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000882:	4a08      	ldr	r2, [pc, #32]	@ (80008a4 <HAL_MspInit+0x4c>)
 8000884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000888:	6413      	str	r3, [r2, #64]	@ 0x40
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <HAL_MspInit+0x4c>)
 800088c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800088e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000892:	603b      	str	r3, [r7, #0]
 8000894:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	40023800 	.word	0x40023800

080008a8 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b090      	sub	sp, #64	@ 0x40
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80008b4:	2200      	movs	r2, #0
 80008b6:	601a      	str	r2, [r3, #0]
 80008b8:	605a      	str	r2, [r3, #4]
 80008ba:	609a      	str	r2, [r3, #8]
 80008bc:	60da      	str	r2, [r3, #12]
 80008be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80008c0:	f107 0314 	add.w	r3, r7, #20
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]
 80008ce:	611a      	str	r2, [r3, #16]
 80008d0:	615a      	str	r2, [r3, #20]
  if(hi2s->Instance==SPI2)
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	4a3c      	ldr	r2, [pc, #240]	@ (80009c8 <HAL_I2S_MspInit+0x120>)
 80008d8:	4293      	cmp	r3, r2
 80008da:	d170      	bne.n	80009be <HAL_I2S_MspInit+0x116>

    /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80008dc:	2301      	movs	r3, #1
 80008de:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 302;
 80008e0:	f44f 7397 	mov.w	r3, #302	@ 0x12e
 80008e4:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 25;
 80008e6:	2319      	movs	r3, #25
 80008e8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80008ea:	2302      	movs	r3, #2
 80008ec:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	4618      	mov	r0, r3
 80008f4:	f003 fbb2 	bl	800405c <HAL_RCCEx_PeriphCLKConfig>
 80008f8:	4603      	mov	r3, r0
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d001      	beq.n	8000902 <HAL_I2S_MspInit+0x5a>
    {
      Error_Handler();
 80008fe:	f7ff ffa5 	bl	800084c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	613b      	str	r3, [r7, #16]
 8000906:	4b31      	ldr	r3, [pc, #196]	@ (80009cc <HAL_I2S_MspInit+0x124>)
 8000908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090a:	4a30      	ldr	r2, [pc, #192]	@ (80009cc <HAL_I2S_MspInit+0x124>)
 800090c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000910:	6413      	str	r3, [r2, #64]	@ 0x40
 8000912:	4b2e      	ldr	r3, [pc, #184]	@ (80009cc <HAL_I2S_MspInit+0x124>)
 8000914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000916:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	4b2a      	ldr	r3, [pc, #168]	@ (80009cc <HAL_I2S_MspInit+0x124>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	4a29      	ldr	r2, [pc, #164]	@ (80009cc <HAL_I2S_MspInit+0x124>)
 8000928:	f043 0302 	orr.w	r3, r3, #2
 800092c:	6313      	str	r3, [r2, #48]	@ 0x30
 800092e:	4b27      	ldr	r3, [pc, #156]	@ (80009cc <HAL_I2S_MspInit+0x124>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	f003 0302 	and.w	r3, r3, #2
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 800093a:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 800093e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000948:	2303      	movs	r3, #3
 800094a:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800094c:	2305      	movs	r3, #5
 800094e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000950:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000954:	4619      	mov	r1, r3
 8000956:	481e      	ldr	r0, [pc, #120]	@ (80009d0 <HAL_I2S_MspInit+0x128>)
 8000958:	f000 fdd8 	bl	800150c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800095c:	4b1d      	ldr	r3, [pc, #116]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 800095e:	4a1e      	ldr	r2, [pc, #120]	@ (80009d8 <HAL_I2S_MspInit+0x130>)
 8000960:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000962:	4b1c      	ldr	r3, [pc, #112]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 8000964:	2200      	movs	r2, #0
 8000966:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000968:	4b1a      	ldr	r3, [pc, #104]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 800096a:	2240      	movs	r2, #64	@ 0x40
 800096c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800096e:	4b19      	ldr	r3, [pc, #100]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 8000970:	2200      	movs	r2, #0
 8000972:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000974:	4b17      	ldr	r3, [pc, #92]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 8000976:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800097a:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800097c:	4b15      	ldr	r3, [pc, #84]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 800097e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000982:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000984:	4b13      	ldr	r3, [pc, #76]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 8000986:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800098a:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 800098c:	4b11      	ldr	r3, [pc, #68]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 800098e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000992:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8000994:	4b0f      	ldr	r3, [pc, #60]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 8000996:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800099a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800099c:	4b0d      	ldr	r3, [pc, #52]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 800099e:	2200      	movs	r2, #0
 80009a0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80009a2:	480c      	ldr	r0, [pc, #48]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 80009a4:	f000 fa42 	bl	8000e2c <HAL_DMA_Init>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <HAL_I2S_MspInit+0x10a>
    {
      Error_Handler();
 80009ae:	f7ff ff4d 	bl	800084c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	4a07      	ldr	r2, [pc, #28]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 80009b6:	639a      	str	r2, [r3, #56]	@ 0x38
 80009b8:	4a06      	ldr	r2, [pc, #24]	@ (80009d4 <HAL_I2S_MspInit+0x12c>)
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80009be:	bf00      	nop
 80009c0:	3740      	adds	r7, #64	@ 0x40
 80009c2:	46bd      	mov	sp, r7
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	40003800 	.word	0x40003800
 80009cc:	40023800 	.word	0x40023800
 80009d0:	40020400 	.word	0x40020400
 80009d4:	20000190 	.word	0x20000190
 80009d8:	40026070 	.word	0x40026070

080009dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009e0:	bf00      	nop
 80009e2:	e7fd      	b.n	80009e0 <NMI_Handler+0x4>

080009e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009e4:	b480      	push	{r7}
 80009e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009e8:	bf00      	nop
 80009ea:	e7fd      	b.n	80009e8 <HardFault_Handler+0x4>

080009ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009f0:	bf00      	nop
 80009f2:	e7fd      	b.n	80009f0 <MemManage_Handler+0x4>

080009f4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009f4:	b480      	push	{r7}
 80009f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009f8:	bf00      	nop
 80009fa:	e7fd      	b.n	80009f8 <BusFault_Handler+0x4>

080009fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009fc:	b480      	push	{r7}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a00:	bf00      	nop
 8000a02:	e7fd      	b.n	8000a00 <UsageFault_Handler+0x4>

08000a04 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr

08000a12 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a12:	b480      	push	{r7}
 8000a14:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a16:	bf00      	nop
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1e:	4770      	bx	lr

08000a20 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a20:	b480      	push	{r7}
 8000a22:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a24:	bf00      	nop
 8000a26:	46bd      	mov	sp, r7
 8000a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2c:	4770      	bx	lr

08000a2e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a2e:	b580      	push	{r7, lr}
 8000a30:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a32:	f000 f8a5 	bl	8000b80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
	...

08000a3c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000a40:	4802      	ldr	r0, [pc, #8]	@ (8000a4c <DMA1_Stream4_IRQHandler+0x10>)
 8000a42:	f000 faf9 	bl	8001038 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	20000190 	.word	0x20000190

08000a50 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000a54:	4802      	ldr	r0, [pc, #8]	@ (8000a60 <OTG_FS_IRQHandler+0x10>)
 8000a56:	f001 fdc3 	bl	80025e0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	200006d4 	.word	0x200006d4

08000a64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a68:	4b06      	ldr	r3, [pc, #24]	@ (8000a84 <SystemInit+0x20>)
 8000a6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a6e:	4a05      	ldr	r2, [pc, #20]	@ (8000a84 <SystemInit+0x20>)
 8000a70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a80:	4770      	bx	lr
 8000a82:	bf00      	nop
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000a88:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ac0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000a8c:	f7ff ffea 	bl	8000a64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000a90:	480c      	ldr	r0, [pc, #48]	@ (8000ac4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a92:	490d      	ldr	r1, [pc, #52]	@ (8000ac8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a94:	4a0d      	ldr	r2, [pc, #52]	@ (8000acc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a98:	e002      	b.n	8000aa0 <LoopCopyDataInit>

08000a9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a9e:	3304      	adds	r3, #4

08000aa0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000aa0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000aa2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000aa4:	d3f9      	bcc.n	8000a9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000aa8:	4c0a      	ldr	r4, [pc, #40]	@ (8000ad4 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000aaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000aac:	e001      	b.n	8000ab2 <LoopFillZerobss>

08000aae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ab0:	3204      	adds	r2, #4

08000ab2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ab2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ab4:	d3fb      	bcc.n	8000aae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ab6:	f007 fae7 	bl	8008088 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aba:	f7ff fd89 	bl	80005d0 <main>
  bx  lr    
 8000abe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000ac0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ac4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ac8:	2000012c 	.word	0x2000012c
  ldr r2, =_sidata
 8000acc:	08008210 	.word	0x08008210
  ldr r2, =_sbss
 8000ad0:	2000012c 	.word	0x2000012c
  ldr r4, =_ebss
 8000ad4:	2000430c 	.word	0x2000430c

08000ad8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ad8:	e7fe      	b.n	8000ad8 <ADC_IRQHandler>
	...

08000adc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ae0:	4b0e      	ldr	r3, [pc, #56]	@ (8000b1c <HAL_Init+0x40>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a0d      	ldr	r2, [pc, #52]	@ (8000b1c <HAL_Init+0x40>)
 8000ae6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000aea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000aec:	4b0b      	ldr	r3, [pc, #44]	@ (8000b1c <HAL_Init+0x40>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a0a      	ldr	r2, [pc, #40]	@ (8000b1c <HAL_Init+0x40>)
 8000af2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000af6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000af8:	4b08      	ldr	r3, [pc, #32]	@ (8000b1c <HAL_Init+0x40>)
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a07      	ldr	r2, [pc, #28]	@ (8000b1c <HAL_Init+0x40>)
 8000afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000b04:	2003      	movs	r0, #3
 8000b06:	f000 f94f 	bl	8000da8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000b0a:	200f      	movs	r0, #15
 8000b0c:	f000 f808 	bl	8000b20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b10:	f7ff fea2 	bl	8000858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40023c00 	.word	0x40023c00

08000b20 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b28:	4b12      	ldr	r3, [pc, #72]	@ (8000b74 <HAL_InitTick+0x54>)
 8000b2a:	681a      	ldr	r2, [r3, #0]
 8000b2c:	4b12      	ldr	r3, [pc, #72]	@ (8000b78 <HAL_InitTick+0x58>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	4619      	mov	r1, r3
 8000b32:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b36:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b3e:	4618      	mov	r0, r3
 8000b40:	f000 f967 	bl	8000e12 <HAL_SYSTICK_Config>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	e00e      	b.n	8000b6c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	2b0f      	cmp	r3, #15
 8000b52:	d80a      	bhi.n	8000b6a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b54:	2200      	movs	r2, #0
 8000b56:	6879      	ldr	r1, [r7, #4]
 8000b58:	f04f 30ff 	mov.w	r0, #4294967295
 8000b5c:	f000 f92f 	bl	8000dbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b60:	4a06      	ldr	r2, [pc, #24]	@ (8000b7c <HAL_InitTick+0x5c>)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b66:	2300      	movs	r3, #0
 8000b68:	e000      	b.n	8000b6c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b6a:	2301      	movs	r3, #1
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	20000000 	.word	0x20000000
 8000b78:	20000008 	.word	0x20000008
 8000b7c:	20000004 	.word	0x20000004

08000b80 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b84:	4b06      	ldr	r3, [pc, #24]	@ (8000ba0 <HAL_IncTick+0x20>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <HAL_IncTick+0x24>)
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	4413      	add	r3, r2
 8000b90:	4a04      	ldr	r2, [pc, #16]	@ (8000ba4 <HAL_IncTick+0x24>)
 8000b92:	6013      	str	r3, [r2, #0]
}
 8000b94:	bf00      	nop
 8000b96:	46bd      	mov	sp, r7
 8000b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	20000008 	.word	0x20000008
 8000ba4:	200001f0 	.word	0x200001f0

08000ba8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  return uwTick;
 8000bac:	4b03      	ldr	r3, [pc, #12]	@ (8000bbc <HAL_GetTick+0x14>)
 8000bae:	681b      	ldr	r3, [r3, #0]
}
 8000bb0:	4618      	mov	r0, r3
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	200001f0 	.word	0x200001f0

08000bc0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b084      	sub	sp, #16
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000bc8:	f7ff ffee 	bl	8000ba8 <HAL_GetTick>
 8000bcc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000bd8:	d005      	beq.n	8000be6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000bda:	4b0a      	ldr	r3, [pc, #40]	@ (8000c04 <HAL_Delay+0x44>)
 8000bdc:	781b      	ldrb	r3, [r3, #0]
 8000bde:	461a      	mov	r2, r3
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	4413      	add	r3, r2
 8000be4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000be6:	bf00      	nop
 8000be8:	f7ff ffde 	bl	8000ba8 <HAL_GetTick>
 8000bec:	4602      	mov	r2, r0
 8000bee:	68bb      	ldr	r3, [r7, #8]
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	68fa      	ldr	r2, [r7, #12]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	d8f7      	bhi.n	8000be8 <HAL_Delay+0x28>
  {
  }
}
 8000bf8:	bf00      	nop
 8000bfa:	bf00      	nop
 8000bfc:	3710      	adds	r7, #16
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	20000008 	.word	0x20000008

08000c08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b085      	sub	sp, #20
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	f003 0307 	and.w	r3, r3, #7
 8000c16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c18:	4b0c      	ldr	r3, [pc, #48]	@ (8000c4c <__NVIC_SetPriorityGrouping+0x44>)
 8000c1a:	68db      	ldr	r3, [r3, #12]
 8000c1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c1e:	68ba      	ldr	r2, [r7, #8]
 8000c20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c24:	4013      	ands	r3, r2
 8000c26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c2c:	68bb      	ldr	r3, [r7, #8]
 8000c2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c3a:	4a04      	ldr	r2, [pc, #16]	@ (8000c4c <__NVIC_SetPriorityGrouping+0x44>)
 8000c3c:	68bb      	ldr	r3, [r7, #8]
 8000c3e:	60d3      	str	r3, [r2, #12]
}
 8000c40:	bf00      	nop
 8000c42:	3714      	adds	r7, #20
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c50:	b480      	push	{r7}
 8000c52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c54:	4b04      	ldr	r3, [pc, #16]	@ (8000c68 <__NVIC_GetPriorityGrouping+0x18>)
 8000c56:	68db      	ldr	r3, [r3, #12]
 8000c58:	0a1b      	lsrs	r3, r3, #8
 8000c5a:	f003 0307 	and.w	r3, r3, #7
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	46bd      	mov	sp, r7
 8000c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c66:	4770      	bx	lr
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b083      	sub	sp, #12
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	4603      	mov	r3, r0
 8000c74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	db0b      	blt.n	8000c96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	f003 021f 	and.w	r2, r3, #31
 8000c84:	4907      	ldr	r1, [pc, #28]	@ (8000ca4 <__NVIC_EnableIRQ+0x38>)
 8000c86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c8a:	095b      	lsrs	r3, r3, #5
 8000c8c:	2001      	movs	r0, #1
 8000c8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000c92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000c96:	bf00      	nop
 8000c98:	370c      	adds	r7, #12
 8000c9a:	46bd      	mov	sp, r7
 8000c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca0:	4770      	bx	lr
 8000ca2:	bf00      	nop
 8000ca4:	e000e100 	.word	0xe000e100

08000ca8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca8:	b480      	push	{r7}
 8000caa:	b083      	sub	sp, #12
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	4603      	mov	r3, r0
 8000cb0:	6039      	str	r1, [r7, #0]
 8000cb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	db0a      	blt.n	8000cd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cbc:	683b      	ldr	r3, [r7, #0]
 8000cbe:	b2da      	uxtb	r2, r3
 8000cc0:	490c      	ldr	r1, [pc, #48]	@ (8000cf4 <__NVIC_SetPriority+0x4c>)
 8000cc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cc6:	0112      	lsls	r2, r2, #4
 8000cc8:	b2d2      	uxtb	r2, r2
 8000cca:	440b      	add	r3, r1
 8000ccc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cd0:	e00a      	b.n	8000ce8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cd2:	683b      	ldr	r3, [r7, #0]
 8000cd4:	b2da      	uxtb	r2, r3
 8000cd6:	4908      	ldr	r1, [pc, #32]	@ (8000cf8 <__NVIC_SetPriority+0x50>)
 8000cd8:	79fb      	ldrb	r3, [r7, #7]
 8000cda:	f003 030f 	and.w	r3, r3, #15
 8000cde:	3b04      	subs	r3, #4
 8000ce0:	0112      	lsls	r2, r2, #4
 8000ce2:	b2d2      	uxtb	r2, r2
 8000ce4:	440b      	add	r3, r1
 8000ce6:	761a      	strb	r2, [r3, #24]
}
 8000ce8:	bf00      	nop
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr
 8000cf4:	e000e100 	.word	0xe000e100
 8000cf8:	e000ed00 	.word	0xe000ed00

08000cfc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b089      	sub	sp, #36	@ 0x24
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	60f8      	str	r0, [r7, #12]
 8000d04:	60b9      	str	r1, [r7, #8]
 8000d06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d10:	69fb      	ldr	r3, [r7, #28]
 8000d12:	f1c3 0307 	rsb	r3, r3, #7
 8000d16:	2b04      	cmp	r3, #4
 8000d18:	bf28      	it	cs
 8000d1a:	2304      	movcs	r3, #4
 8000d1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1e:	69fb      	ldr	r3, [r7, #28]
 8000d20:	3304      	adds	r3, #4
 8000d22:	2b06      	cmp	r3, #6
 8000d24:	d902      	bls.n	8000d2c <NVIC_EncodePriority+0x30>
 8000d26:	69fb      	ldr	r3, [r7, #28]
 8000d28:	3b03      	subs	r3, #3
 8000d2a:	e000      	b.n	8000d2e <NVIC_EncodePriority+0x32>
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d30:	f04f 32ff 	mov.w	r2, #4294967295
 8000d34:	69bb      	ldr	r3, [r7, #24]
 8000d36:	fa02 f303 	lsl.w	r3, r2, r3
 8000d3a:	43da      	mvns	r2, r3
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	401a      	ands	r2, r3
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d44:	f04f 31ff 	mov.w	r1, #4294967295
 8000d48:	697b      	ldr	r3, [r7, #20]
 8000d4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4e:	43d9      	mvns	r1, r3
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d54:	4313      	orrs	r3, r2
         );
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	3724      	adds	r7, #36	@ 0x24
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
	...

08000d64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	3b01      	subs	r3, #1
 8000d70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000d74:	d301      	bcc.n	8000d7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d76:	2301      	movs	r3, #1
 8000d78:	e00f      	b.n	8000d9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8000da4 <SysTick_Config+0x40>)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	3b01      	subs	r3, #1
 8000d80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d82:	210f      	movs	r1, #15
 8000d84:	f04f 30ff 	mov.w	r0, #4294967295
 8000d88:	f7ff ff8e 	bl	8000ca8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d8c:	4b05      	ldr	r3, [pc, #20]	@ (8000da4 <SysTick_Config+0x40>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d92:	4b04      	ldr	r3, [pc, #16]	@ (8000da4 <SysTick_Config+0x40>)
 8000d94:	2207      	movs	r2, #7
 8000d96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d98:	2300      	movs	r3, #0
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	3708      	adds	r7, #8
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	e000e010 	.word	0xe000e010

08000da8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b082      	sub	sp, #8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	f7ff ff29 	bl	8000c08 <__NVIC_SetPriorityGrouping>
}
 8000db6:	bf00      	nop
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b086      	sub	sp, #24
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	60b9      	str	r1, [r7, #8]
 8000dc8:	607a      	str	r2, [r7, #4]
 8000dca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dcc:	2300      	movs	r3, #0
 8000dce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dd0:	f7ff ff3e 	bl	8000c50 <__NVIC_GetPriorityGrouping>
 8000dd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dd6:	687a      	ldr	r2, [r7, #4]
 8000dd8:	68b9      	ldr	r1, [r7, #8]
 8000dda:	6978      	ldr	r0, [r7, #20]
 8000ddc:	f7ff ff8e 	bl	8000cfc <NVIC_EncodePriority>
 8000de0:	4602      	mov	r2, r0
 8000de2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000de6:	4611      	mov	r1, r2
 8000de8:	4618      	mov	r0, r3
 8000dea:	f7ff ff5d 	bl	8000ca8 <__NVIC_SetPriority>
}
 8000dee:	bf00      	nop
 8000df0:	3718      	adds	r7, #24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}

08000df6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000df6:	b580      	push	{r7, lr}
 8000df8:	b082      	sub	sp, #8
 8000dfa:	af00      	add	r7, sp, #0
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e04:	4618      	mov	r0, r3
 8000e06:	f7ff ff31 	bl	8000c6c <__NVIC_EnableIRQ>
}
 8000e0a:	bf00      	nop
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e1a:	6878      	ldr	r0, [r7, #4]
 8000e1c:	f7ff ffa2 	bl	8000d64 <SysTick_Config>
 8000e20:	4603      	mov	r3, r0
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
	...

08000e2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b086      	sub	sp, #24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000e38:	f7ff feb6 	bl	8000ba8 <HAL_GetTick>
 8000e3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d101      	bne.n	8000e48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e099      	b.n	8000f7c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2202      	movs	r2, #2
 8000e4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	2200      	movs	r2, #0
 8000e54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	f022 0201 	bic.w	r2, r2, #1
 8000e66:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e68:	e00f      	b.n	8000e8a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000e6a:	f7ff fe9d 	bl	8000ba8 <HAL_GetTick>
 8000e6e:	4602      	mov	r2, r0
 8000e70:	693b      	ldr	r3, [r7, #16]
 8000e72:	1ad3      	subs	r3, r2, r3
 8000e74:	2b05      	cmp	r3, #5
 8000e76:	d908      	bls.n	8000e8a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2220      	movs	r2, #32
 8000e7c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	2203      	movs	r2, #3
 8000e82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8000e86:	2303      	movs	r3, #3
 8000e88:	e078      	b.n	8000f7c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f003 0301 	and.w	r3, r3, #1
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d1e8      	bne.n	8000e6a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000ea0:	697a      	ldr	r2, [r7, #20]
 8000ea2:	4b38      	ldr	r3, [pc, #224]	@ (8000f84 <HAL_DMA_Init+0x158>)
 8000ea4:	4013      	ands	r3, r2
 8000ea6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	685a      	ldr	r2, [r3, #4]
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	689b      	ldr	r3, [r3, #8]
 8000eb0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000eb6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	691b      	ldr	r3, [r3, #16]
 8000ebc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ec2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000ece:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000ed6:	697a      	ldr	r2, [r7, #20]
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee0:	2b04      	cmp	r3, #4
 8000ee2:	d107      	bne.n	8000ef4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eec:	4313      	orrs	r3, r2
 8000eee:	697a      	ldr	r2, [r7, #20]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	697a      	ldr	r2, [r7, #20]
 8000efa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	695b      	ldr	r3, [r3, #20]
 8000f02:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000f04:	697b      	ldr	r3, [r7, #20]
 8000f06:	f023 0307 	bic.w	r3, r3, #7
 8000f0a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f10:	697a      	ldr	r2, [r7, #20]
 8000f12:	4313      	orrs	r3, r2
 8000f14:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1a:	2b04      	cmp	r3, #4
 8000f1c:	d117      	bne.n	8000f4e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f22:	697a      	ldr	r2, [r7, #20]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d00e      	beq.n	8000f4e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000f30:	6878      	ldr	r0, [r7, #4]
 8000f32:	f000 fa6f 	bl	8001414 <DMA_CheckFifoParam>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d008      	beq.n	8000f4e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	2240      	movs	r2, #64	@ 0x40
 8000f40:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	2201      	movs	r2, #1
 8000f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e016      	b.n	8000f7c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	697a      	ldr	r2, [r7, #20]
 8000f54:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f000 fa26 	bl	80013a8 <DMA_CalcBaseAndBitshift>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f64:	223f      	movs	r2, #63	@ 0x3f
 8000f66:	409a      	lsls	r2, r3
 8000f68:	68fb      	ldr	r3, [r7, #12]
 8000f6a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2200      	movs	r2, #0
 8000f70:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2201      	movs	r2, #1
 8000f76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8000f7a:	2300      	movs	r3, #0
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	f010803f 	.word	0xf010803f

08000f88 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b086      	sub	sp, #24
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	60f8      	str	r0, [r7, #12]
 8000f90:	60b9      	str	r1, [r7, #8]
 8000f92:	607a      	str	r2, [r7, #4]
 8000f94:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000f96:	2300      	movs	r3, #0
 8000f98:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f9e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d101      	bne.n	8000fae <HAL_DMA_Start_IT+0x26>
 8000faa:	2302      	movs	r3, #2
 8000fac:	e040      	b.n	8001030 <HAL_DMA_Start_IT+0xa8>
 8000fae:	68fb      	ldr	r3, [r7, #12]
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000fb6:	68fb      	ldr	r3, [r7, #12]
 8000fb8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2b01      	cmp	r3, #1
 8000fc0:	d12f      	bne.n	8001022 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000fc2:	68fb      	ldr	r3, [r7, #12]
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	68b9      	ldr	r1, [r7, #8]
 8000fd6:	68f8      	ldr	r0, [r7, #12]
 8000fd8:	f000 f9b8 	bl	800134c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000fe0:	223f      	movs	r2, #63	@ 0x3f
 8000fe2:	409a      	lsls	r2, r3
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000fe8:	68fb      	ldr	r3, [r7, #12]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	f042 0216 	orr.w	r2, r2, #22
 8000ff6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d007      	beq.n	8001010 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f042 0208 	orr.w	r2, r2, #8
 800100e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	681a      	ldr	r2, [r3, #0]
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f042 0201 	orr.w	r2, r2, #1
 800101e:	601a      	str	r2, [r3, #0]
 8001020:	e005      	b.n	800102e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	2200      	movs	r2, #0
 8001026:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800102a:	2302      	movs	r3, #2
 800102c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800102e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3718      	adds	r7, #24
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001040:	2300      	movs	r3, #0
 8001042:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001044:	4b8e      	ldr	r3, [pc, #568]	@ (8001280 <HAL_DMA_IRQHandler+0x248>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a8e      	ldr	r2, [pc, #568]	@ (8001284 <HAL_DMA_IRQHandler+0x24c>)
 800104a:	fba2 2303 	umull	r2, r3, r2, r3
 800104e:	0a9b      	lsrs	r3, r3, #10
 8001050:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001056:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001058:	693b      	ldr	r3, [r7, #16]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001062:	2208      	movs	r2, #8
 8001064:	409a      	lsls	r2, r3
 8001066:	68fb      	ldr	r3, [r7, #12]
 8001068:	4013      	ands	r3, r2
 800106a:	2b00      	cmp	r3, #0
 800106c:	d01a      	beq.n	80010a4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 0304 	and.w	r3, r3, #4
 8001078:	2b00      	cmp	r3, #0
 800107a:	d013      	beq.n	80010a4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	f022 0204 	bic.w	r2, r2, #4
 800108a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001090:	2208      	movs	r2, #8
 8001092:	409a      	lsls	r2, r3
 8001094:	693b      	ldr	r3, [r7, #16]
 8001096:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800109c:	f043 0201 	orr.w	r2, r3, #1
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010a8:	2201      	movs	r2, #1
 80010aa:	409a      	lsls	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	4013      	ands	r3, r2
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d012      	beq.n	80010da <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	695b      	ldr	r3, [r3, #20]
 80010ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d00b      	beq.n	80010da <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010c6:	2201      	movs	r2, #1
 80010c8:	409a      	lsls	r2, r3
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80010d2:	f043 0202 	orr.w	r2, r3, #2
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010de:	2204      	movs	r2, #4
 80010e0:	409a      	lsls	r2, r3
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	4013      	ands	r3, r2
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d012      	beq.n	8001110 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	f003 0302 	and.w	r3, r3, #2
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d00b      	beq.n	8001110 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010fc:	2204      	movs	r2, #4
 80010fe:	409a      	lsls	r2, r3
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001108:	f043 0204 	orr.w	r2, r3, #4
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001114:	2210      	movs	r2, #16
 8001116:	409a      	lsls	r2, r3
 8001118:	68fb      	ldr	r3, [r7, #12]
 800111a:	4013      	ands	r3, r2
 800111c:	2b00      	cmp	r3, #0
 800111e:	d043      	beq.n	80011a8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	f003 0308 	and.w	r3, r3, #8
 800112a:	2b00      	cmp	r3, #0
 800112c:	d03c      	beq.n	80011a8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001132:	2210      	movs	r2, #16
 8001134:	409a      	lsls	r2, r3
 8001136:	693b      	ldr	r3, [r7, #16]
 8001138:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001144:	2b00      	cmp	r3, #0
 8001146:	d018      	beq.n	800117a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001152:	2b00      	cmp	r3, #0
 8001154:	d108      	bne.n	8001168 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115a:	2b00      	cmp	r3, #0
 800115c:	d024      	beq.n	80011a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	4798      	blx	r3
 8001166:	e01f      	b.n	80011a8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800116c:	2b00      	cmp	r3, #0
 800116e:	d01b      	beq.n	80011a8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	4798      	blx	r3
 8001178:	e016      	b.n	80011a8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001184:	2b00      	cmp	r3, #0
 8001186:	d107      	bne.n	8001198 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f022 0208 	bic.w	r2, r2, #8
 8001196:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800119c:	2b00      	cmp	r3, #0
 800119e:	d003      	beq.n	80011a8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a4:	6878      	ldr	r0, [r7, #4]
 80011a6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011ac:	2220      	movs	r2, #32
 80011ae:	409a      	lsls	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4013      	ands	r3, r2
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	f000 808f 	beq.w	80012d8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	f003 0310 	and.w	r3, r3, #16
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f000 8087 	beq.w	80012d8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80011ce:	2220      	movs	r2, #32
 80011d0:	409a      	lsls	r2, r3
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	2b05      	cmp	r3, #5
 80011e0:	d136      	bne.n	8001250 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	f022 0216 	bic.w	r2, r2, #22
 80011f0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	695a      	ldr	r2, [r3, #20]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001200:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001206:	2b00      	cmp	r3, #0
 8001208:	d103      	bne.n	8001212 <HAL_DMA_IRQHandler+0x1da>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800120e:	2b00      	cmp	r3, #0
 8001210:	d007      	beq.n	8001222 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	f022 0208 	bic.w	r2, r2, #8
 8001220:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001226:	223f      	movs	r2, #63	@ 0x3f
 8001228:	409a      	lsls	r2, r3
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2201      	movs	r2, #1
 8001232:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001242:	2b00      	cmp	r3, #0
 8001244:	d07e      	beq.n	8001344 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	4798      	blx	r3
        }
        return;
 800124e:	e079      	b.n	8001344 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d01d      	beq.n	800129a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001268:	2b00      	cmp	r3, #0
 800126a:	d10d      	bne.n	8001288 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001270:	2b00      	cmp	r3, #0
 8001272:	d031      	beq.n	80012d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001278:	6878      	ldr	r0, [r7, #4]
 800127a:	4798      	blx	r3
 800127c:	e02c      	b.n	80012d8 <HAL_DMA_IRQHandler+0x2a0>
 800127e:	bf00      	nop
 8001280:	20000000 	.word	0x20000000
 8001284:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800128c:	2b00      	cmp	r3, #0
 800128e:	d023      	beq.n	80012d8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001294:	6878      	ldr	r0, [r7, #4]
 8001296:	4798      	blx	r3
 8001298:	e01e      	b.n	80012d8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d10f      	bne.n	80012c8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f022 0210 	bic.w	r2, r2, #16
 80012b6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2201      	movs	r2, #1
 80012bc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	2200      	movs	r2, #0
 80012c4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d003      	beq.n	80012d8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d032      	beq.n	8001346 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80012e4:	f003 0301 	and.w	r3, r3, #1
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d022      	beq.n	8001332 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2205      	movs	r2, #5
 80012f0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	681a      	ldr	r2, [r3, #0]
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f022 0201 	bic.w	r2, r2, #1
 8001302:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	3301      	adds	r3, #1
 8001308:	60bb      	str	r3, [r7, #8]
 800130a:	697a      	ldr	r2, [r7, #20]
 800130c:	429a      	cmp	r2, r3
 800130e:	d307      	bcc.n	8001320 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	f003 0301 	and.w	r3, r3, #1
 800131a:	2b00      	cmp	r3, #0
 800131c:	d1f2      	bne.n	8001304 <HAL_DMA_IRQHandler+0x2cc>
 800131e:	e000      	b.n	8001322 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001320:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	2201      	movs	r2, #1
 8001326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	2200      	movs	r2, #0
 800132e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001336:	2b00      	cmp	r3, #0
 8001338:	d005      	beq.n	8001346 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	6878      	ldr	r0, [r7, #4]
 8001340:	4798      	blx	r3
 8001342:	e000      	b.n	8001346 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001344:	bf00      	nop
    }
  }
}
 8001346:	3718      	adds	r7, #24
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}

0800134c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
 8001358:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	681a      	ldr	r2, [r3, #0]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001368:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	683a      	ldr	r2, [r7, #0]
 8001370:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	2b40      	cmp	r3, #64	@ 0x40
 8001378:	d108      	bne.n	800138c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	687a      	ldr	r2, [r7, #4]
 8001380:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	68ba      	ldr	r2, [r7, #8]
 8001388:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800138a:	e007      	b.n	800139c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	68ba      	ldr	r2, [r7, #8]
 8001392:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	60da      	str	r2, [r3, #12]
}
 800139c:	bf00      	nop
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b085      	sub	sp, #20
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	3b10      	subs	r3, #16
 80013b8:	4a14      	ldr	r2, [pc, #80]	@ (800140c <DMA_CalcBaseAndBitshift+0x64>)
 80013ba:	fba2 2303 	umull	r2, r3, r2, r3
 80013be:	091b      	lsrs	r3, r3, #4
 80013c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80013c2:	4a13      	ldr	r2, [pc, #76]	@ (8001410 <DMA_CalcBaseAndBitshift+0x68>)
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	4413      	add	r3, r2
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	461a      	mov	r2, r3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	2b03      	cmp	r3, #3
 80013d4:	d909      	bls.n	80013ea <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80013de:	f023 0303 	bic.w	r3, r3, #3
 80013e2:	1d1a      	adds	r2, r3, #4
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	659a      	str	r2, [r3, #88]	@ 0x58
 80013e8:	e007      	b.n	80013fa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80013f2:	f023 0303 	bic.w	r3, r3, #3
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80013fe:	4618      	mov	r0, r3
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
 800140a:	bf00      	nop
 800140c:	aaaaaaab 	.word	0xaaaaaaab
 8001410:	080081f8 	.word	0x080081f8

08001414 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800141c:	2300      	movs	r3, #0
 800141e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001424:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	699b      	ldr	r3, [r3, #24]
 800142a:	2b00      	cmp	r3, #0
 800142c:	d11f      	bne.n	800146e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800142e:	68bb      	ldr	r3, [r7, #8]
 8001430:	2b03      	cmp	r3, #3
 8001432:	d856      	bhi.n	80014e2 <DMA_CheckFifoParam+0xce>
 8001434:	a201      	add	r2, pc, #4	@ (adr r2, 800143c <DMA_CheckFifoParam+0x28>)
 8001436:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800143a:	bf00      	nop
 800143c:	0800144d 	.word	0x0800144d
 8001440:	0800145f 	.word	0x0800145f
 8001444:	0800144d 	.word	0x0800144d
 8001448:	080014e3 	.word	0x080014e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001450:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d046      	beq.n	80014e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001458:	2301      	movs	r3, #1
 800145a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800145c:	e043      	b.n	80014e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001462:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001466:	d140      	bne.n	80014ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001468:	2301      	movs	r3, #1
 800146a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800146c:	e03d      	b.n	80014ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001476:	d121      	bne.n	80014bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	2b03      	cmp	r3, #3
 800147c:	d837      	bhi.n	80014ee <DMA_CheckFifoParam+0xda>
 800147e:	a201      	add	r2, pc, #4	@ (adr r2, 8001484 <DMA_CheckFifoParam+0x70>)
 8001480:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001484:	08001495 	.word	0x08001495
 8001488:	0800149b 	.word	0x0800149b
 800148c:	08001495 	.word	0x08001495
 8001490:	080014ad 	.word	0x080014ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001494:	2301      	movs	r3, #1
 8001496:	73fb      	strb	r3, [r7, #15]
      break;
 8001498:	e030      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800149e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d025      	beq.n	80014f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80014aa:	e022      	b.n	80014f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80014b4:	d11f      	bne.n	80014f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80014ba:	e01c      	b.n	80014f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80014bc:	68bb      	ldr	r3, [r7, #8]
 80014be:	2b02      	cmp	r3, #2
 80014c0:	d903      	bls.n	80014ca <DMA_CheckFifoParam+0xb6>
 80014c2:	68bb      	ldr	r3, [r7, #8]
 80014c4:	2b03      	cmp	r3, #3
 80014c6:	d003      	beq.n	80014d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80014c8:	e018      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
 80014cc:	73fb      	strb	r3, [r7, #15]
      break;
 80014ce:	e015      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d00e      	beq.n	80014fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80014dc:	2301      	movs	r3, #1
 80014de:	73fb      	strb	r3, [r7, #15]
      break;
 80014e0:	e00b      	b.n	80014fa <DMA_CheckFifoParam+0xe6>
      break;
 80014e2:	bf00      	nop
 80014e4:	e00a      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
      break;
 80014e6:	bf00      	nop
 80014e8:	e008      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
      break;
 80014ea:	bf00      	nop
 80014ec:	e006      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
      break;
 80014ee:	bf00      	nop
 80014f0:	e004      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
      break;
 80014f2:	bf00      	nop
 80014f4:	e002      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
      break;   
 80014f6:	bf00      	nop
 80014f8:	e000      	b.n	80014fc <DMA_CheckFifoParam+0xe8>
      break;
 80014fa:	bf00      	nop
    }
  } 
  
  return status; 
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop

0800150c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800150c:	b480      	push	{r7}
 800150e:	b089      	sub	sp, #36	@ 0x24
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
 8001514:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001516:	2300      	movs	r3, #0
 8001518:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800151a:	2300      	movs	r3, #0
 800151c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800151e:	2300      	movs	r3, #0
 8001520:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001522:	2300      	movs	r3, #0
 8001524:	61fb      	str	r3, [r7, #28]
 8001526:	e159      	b.n	80017dc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001528:	2201      	movs	r2, #1
 800152a:	69fb      	ldr	r3, [r7, #28]
 800152c:	fa02 f303 	lsl.w	r3, r2, r3
 8001530:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	697a      	ldr	r2, [r7, #20]
 8001538:	4013      	ands	r3, r2
 800153a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	697b      	ldr	r3, [r7, #20]
 8001540:	429a      	cmp	r2, r3
 8001542:	f040 8148 	bne.w	80017d6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	f003 0303 	and.w	r3, r3, #3
 800154e:	2b01      	cmp	r3, #1
 8001550:	d005      	beq.n	800155e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800155a:	2b02      	cmp	r3, #2
 800155c:	d130      	bne.n	80015c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001564:	69fb      	ldr	r3, [r7, #28]
 8001566:	005b      	lsls	r3, r3, #1
 8001568:	2203      	movs	r2, #3
 800156a:	fa02 f303 	lsl.w	r3, r2, r3
 800156e:	43db      	mvns	r3, r3
 8001570:	69ba      	ldr	r2, [r7, #24]
 8001572:	4013      	ands	r3, r2
 8001574:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	68da      	ldr	r2, [r3, #12]
 800157a:	69fb      	ldr	r3, [r7, #28]
 800157c:	005b      	lsls	r3, r3, #1
 800157e:	fa02 f303 	lsl.w	r3, r2, r3
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	4313      	orrs	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	69ba      	ldr	r2, [r7, #24]
 800158c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	685b      	ldr	r3, [r3, #4]
 8001592:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001594:	2201      	movs	r2, #1
 8001596:	69fb      	ldr	r3, [r7, #28]
 8001598:	fa02 f303 	lsl.w	r3, r2, r3
 800159c:	43db      	mvns	r3, r3
 800159e:	69ba      	ldr	r2, [r7, #24]
 80015a0:	4013      	ands	r3, r2
 80015a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	091b      	lsrs	r3, r3, #4
 80015aa:	f003 0201 	and.w	r2, r3, #1
 80015ae:	69fb      	ldr	r3, [r7, #28]
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	69ba      	ldr	r2, [r7, #24]
 80015b6:	4313      	orrs	r3, r2
 80015b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	69ba      	ldr	r2, [r7, #24]
 80015be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	685b      	ldr	r3, [r3, #4]
 80015c4:	f003 0303 	and.w	r3, r3, #3
 80015c8:	2b03      	cmp	r3, #3
 80015ca:	d017      	beq.n	80015fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	005b      	lsls	r3, r3, #1
 80015d6:	2203      	movs	r2, #3
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	43db      	mvns	r3, r3
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	4013      	ands	r3, r2
 80015e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	689a      	ldr	r2, [r3, #8]
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	005b      	lsls	r3, r3, #1
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	69ba      	ldr	r2, [r7, #24]
 80015f2:	4313      	orrs	r3, r2
 80015f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	69ba      	ldr	r2, [r7, #24]
 80015fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	685b      	ldr	r3, [r3, #4]
 8001600:	f003 0303 	and.w	r3, r3, #3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d123      	bne.n	8001650 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001608:	69fb      	ldr	r3, [r7, #28]
 800160a:	08da      	lsrs	r2, r3, #3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	3208      	adds	r2, #8
 8001610:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001614:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	f003 0307 	and.w	r3, r3, #7
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	220f      	movs	r2, #15
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	43db      	mvns	r3, r3
 8001626:	69ba      	ldr	r2, [r7, #24]
 8001628:	4013      	ands	r3, r2
 800162a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	691a      	ldr	r2, [r3, #16]
 8001630:	69fb      	ldr	r3, [r7, #28]
 8001632:	f003 0307 	and.w	r3, r3, #7
 8001636:	009b      	lsls	r3, r3, #2
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001642:	69fb      	ldr	r3, [r7, #28]
 8001644:	08da      	lsrs	r2, r3, #3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	3208      	adds	r2, #8
 800164a:	69b9      	ldr	r1, [r7, #24]
 800164c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001656:	69fb      	ldr	r3, [r7, #28]
 8001658:	005b      	lsls	r3, r3, #1
 800165a:	2203      	movs	r2, #3
 800165c:	fa02 f303 	lsl.w	r3, r2, r3
 8001660:	43db      	mvns	r3, r3
 8001662:	69ba      	ldr	r2, [r7, #24]
 8001664:	4013      	ands	r3, r2
 8001666:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	685b      	ldr	r3, [r3, #4]
 800166c:	f003 0203 	and.w	r2, r3, #3
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	4313      	orrs	r3, r2
 800167c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69ba      	ldr	r2, [r7, #24]
 8001682:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685b      	ldr	r3, [r3, #4]
 8001688:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800168c:	2b00      	cmp	r3, #0
 800168e:	f000 80a2 	beq.w	80017d6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001692:	2300      	movs	r3, #0
 8001694:	60fb      	str	r3, [r7, #12]
 8001696:	4b57      	ldr	r3, [pc, #348]	@ (80017f4 <HAL_GPIO_Init+0x2e8>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169a:	4a56      	ldr	r2, [pc, #344]	@ (80017f4 <HAL_GPIO_Init+0x2e8>)
 800169c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016a2:	4b54      	ldr	r3, [pc, #336]	@ (80017f4 <HAL_GPIO_Init+0x2e8>)
 80016a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016aa:	60fb      	str	r3, [r7, #12]
 80016ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016ae:	4a52      	ldr	r2, [pc, #328]	@ (80017f8 <HAL_GPIO_Init+0x2ec>)
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	089b      	lsrs	r3, r3, #2
 80016b4:	3302      	adds	r3, #2
 80016b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016bc:	69fb      	ldr	r3, [r7, #28]
 80016be:	f003 0303 	and.w	r3, r3, #3
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	220f      	movs	r2, #15
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	43db      	mvns	r3, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4013      	ands	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4a49      	ldr	r2, [pc, #292]	@ (80017fc <HAL_GPIO_Init+0x2f0>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d019      	beq.n	800170e <HAL_GPIO_Init+0x202>
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	4a48      	ldr	r2, [pc, #288]	@ (8001800 <HAL_GPIO_Init+0x2f4>)
 80016de:	4293      	cmp	r3, r2
 80016e0:	d013      	beq.n	800170a <HAL_GPIO_Init+0x1fe>
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4a47      	ldr	r2, [pc, #284]	@ (8001804 <HAL_GPIO_Init+0x2f8>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d00d      	beq.n	8001706 <HAL_GPIO_Init+0x1fa>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	4a46      	ldr	r2, [pc, #280]	@ (8001808 <HAL_GPIO_Init+0x2fc>)
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d007      	beq.n	8001702 <HAL_GPIO_Init+0x1f6>
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	4a45      	ldr	r2, [pc, #276]	@ (800180c <HAL_GPIO_Init+0x300>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d101      	bne.n	80016fe <HAL_GPIO_Init+0x1f2>
 80016fa:	2304      	movs	r3, #4
 80016fc:	e008      	b.n	8001710 <HAL_GPIO_Init+0x204>
 80016fe:	2307      	movs	r3, #7
 8001700:	e006      	b.n	8001710 <HAL_GPIO_Init+0x204>
 8001702:	2303      	movs	r3, #3
 8001704:	e004      	b.n	8001710 <HAL_GPIO_Init+0x204>
 8001706:	2302      	movs	r3, #2
 8001708:	e002      	b.n	8001710 <HAL_GPIO_Init+0x204>
 800170a:	2301      	movs	r3, #1
 800170c:	e000      	b.n	8001710 <HAL_GPIO_Init+0x204>
 800170e:	2300      	movs	r3, #0
 8001710:	69fa      	ldr	r2, [r7, #28]
 8001712:	f002 0203 	and.w	r2, r2, #3
 8001716:	0092      	lsls	r2, r2, #2
 8001718:	4093      	lsls	r3, r2
 800171a:	69ba      	ldr	r2, [r7, #24]
 800171c:	4313      	orrs	r3, r2
 800171e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001720:	4935      	ldr	r1, [pc, #212]	@ (80017f8 <HAL_GPIO_Init+0x2ec>)
 8001722:	69fb      	ldr	r3, [r7, #28]
 8001724:	089b      	lsrs	r3, r3, #2
 8001726:	3302      	adds	r3, #2
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800172e:	4b38      	ldr	r3, [pc, #224]	@ (8001810 <HAL_GPIO_Init+0x304>)
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001734:	693b      	ldr	r3, [r7, #16]
 8001736:	43db      	mvns	r3, r3
 8001738:	69ba      	ldr	r2, [r7, #24]
 800173a:	4013      	ands	r3, r2
 800173c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	685b      	ldr	r3, [r3, #4]
 8001742:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001746:	2b00      	cmp	r3, #0
 8001748:	d003      	beq.n	8001752 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800174a:	69ba      	ldr	r2, [r7, #24]
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	4313      	orrs	r3, r2
 8001750:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001752:	4a2f      	ldr	r2, [pc, #188]	@ (8001810 <HAL_GPIO_Init+0x304>)
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001758:	4b2d      	ldr	r3, [pc, #180]	@ (8001810 <HAL_GPIO_Init+0x304>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	43db      	mvns	r3, r3
 8001762:	69ba      	ldr	r2, [r7, #24]
 8001764:	4013      	ands	r3, r2
 8001766:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001770:	2b00      	cmp	r3, #0
 8001772:	d003      	beq.n	800177c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	4313      	orrs	r3, r2
 800177a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800177c:	4a24      	ldr	r2, [pc, #144]	@ (8001810 <HAL_GPIO_Init+0x304>)
 800177e:	69bb      	ldr	r3, [r7, #24]
 8001780:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001782:	4b23      	ldr	r3, [pc, #140]	@ (8001810 <HAL_GPIO_Init+0x304>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001788:	693b      	ldr	r3, [r7, #16]
 800178a:	43db      	mvns	r3, r3
 800178c:	69ba      	ldr	r2, [r7, #24]
 800178e:	4013      	ands	r3, r2
 8001790:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800179a:	2b00      	cmp	r3, #0
 800179c:	d003      	beq.n	80017a6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800179e:	69ba      	ldr	r2, [r7, #24]
 80017a0:	693b      	ldr	r3, [r7, #16]
 80017a2:	4313      	orrs	r3, r2
 80017a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017a6:	4a1a      	ldr	r2, [pc, #104]	@ (8001810 <HAL_GPIO_Init+0x304>)
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017ac:	4b18      	ldr	r3, [pc, #96]	@ (8001810 <HAL_GPIO_Init+0x304>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017b2:	693b      	ldr	r3, [r7, #16]
 80017b4:	43db      	mvns	r3, r3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4013      	ands	r3, r2
 80017ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d003      	beq.n	80017d0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80017c8:	69ba      	ldr	r2, [r7, #24]
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017d0:	4a0f      	ldr	r2, [pc, #60]	@ (8001810 <HAL_GPIO_Init+0x304>)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017d6:	69fb      	ldr	r3, [r7, #28]
 80017d8:	3301      	adds	r3, #1
 80017da:	61fb      	str	r3, [r7, #28]
 80017dc:	69fb      	ldr	r3, [r7, #28]
 80017de:	2b0f      	cmp	r3, #15
 80017e0:	f67f aea2 	bls.w	8001528 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80017e4:	bf00      	nop
 80017e6:	bf00      	nop
 80017e8:	3724      	adds	r7, #36	@ 0x24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40013800 	.word	0x40013800
 80017fc:	40020000 	.word	0x40020000
 8001800:	40020400 	.word	0x40020400
 8001804:	40020800 	.word	0x40020800
 8001808:	40020c00 	.word	0x40020c00
 800180c:	40021000 	.word	0x40021000
 8001810:	40013c00 	.word	0x40013c00

08001814 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	b088      	sub	sp, #32
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d101      	bne.n	8001826 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8001822:	2301      	movs	r3, #1
 8001824:	e128      	b.n	8001a78 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800182c:	b2db      	uxtb	r3, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d109      	bne.n	8001846 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	2200      	movs	r2, #0
 8001836:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a90      	ldr	r2, [pc, #576]	@ (8001a80 <HAL_I2S_Init+0x26c>)
 800183e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f7ff f831 	bl	80008a8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	2202      	movs	r2, #2
 800184a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	69db      	ldr	r3, [r3, #28]
 8001854:	687a      	ldr	r2, [r7, #4]
 8001856:	6812      	ldr	r2, [r2, #0]
 8001858:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 800185c:	f023 030f 	bic.w	r3, r3, #15
 8001860:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2202      	movs	r2, #2
 8001868:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	695b      	ldr	r3, [r3, #20]
 800186e:	2b02      	cmp	r3, #2
 8001870:	d060      	beq.n	8001934 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	2b00      	cmp	r3, #0
 8001878:	d102      	bne.n	8001880 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800187a:	2310      	movs	r3, #16
 800187c:	617b      	str	r3, [r7, #20]
 800187e:	e001      	b.n	8001884 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8001880:	2320      	movs	r3, #32
 8001882:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	2b20      	cmp	r3, #32
 800188a:	d802      	bhi.n	8001892 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	005b      	lsls	r3, r3, #1
 8001890:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8001892:	2001      	movs	r0, #1
 8001894:	f002 fcd2 	bl	800423c <HAL_RCCEx_GetPeriphCLKFreq>
 8001898:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	691b      	ldr	r3, [r3, #16]
 800189e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018a2:	d125      	bne.n	80018f0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d010      	beq.n	80018ce <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	68fa      	ldr	r2, [r7, #12]
 80018b2:	fbb2 f2f3 	udiv	r2, r2, r3
 80018b6:	4613      	mov	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	4413      	add	r3, r2
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	461a      	mov	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	695b      	ldr	r3, [r3, #20]
 80018c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c8:	3305      	adds	r3, #5
 80018ca:	613b      	str	r3, [r7, #16]
 80018cc:	e01f      	b.n	800190e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	00db      	lsls	r3, r3, #3
 80018d2:	68fa      	ldr	r2, [r7, #12]
 80018d4:	fbb2 f2f3 	udiv	r2, r2, r3
 80018d8:	4613      	mov	r3, r2
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	461a      	mov	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	695b      	ldr	r3, [r3, #20]
 80018e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ea:	3305      	adds	r3, #5
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	e00e      	b.n	800190e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80018f0:	68fa      	ldr	r2, [r7, #12]
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	fbb2 f2f3 	udiv	r2, r2, r3
 80018f8:	4613      	mov	r3, r2
 80018fa:	009b      	lsls	r3, r3, #2
 80018fc:	4413      	add	r3, r2
 80018fe:	005b      	lsls	r3, r3, #1
 8001900:	461a      	mov	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	fbb2 f3f3 	udiv	r3, r2, r3
 800190a:	3305      	adds	r3, #5
 800190c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800190e:	693b      	ldr	r3, [r7, #16]
 8001910:	4a5c      	ldr	r2, [pc, #368]	@ (8001a84 <HAL_I2S_Init+0x270>)
 8001912:	fba2 2303 	umull	r2, r3, r2, r3
 8001916:	08db      	lsrs	r3, r3, #3
 8001918:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800191a:	693b      	ldr	r3, [r7, #16]
 800191c:	f003 0301 	and.w	r3, r3, #1
 8001920:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8001922:	693a      	ldr	r2, [r7, #16]
 8001924:	69bb      	ldr	r3, [r7, #24]
 8001926:	1ad3      	subs	r3, r2, r3
 8001928:	085b      	lsrs	r3, r3, #1
 800192a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800192c:	69bb      	ldr	r3, [r7, #24]
 800192e:	021b      	lsls	r3, r3, #8
 8001930:	61bb      	str	r3, [r7, #24]
 8001932:	e003      	b.n	800193c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8001934:	2302      	movs	r3, #2
 8001936:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8001938:	2300      	movs	r3, #0
 800193a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800193c:	69fb      	ldr	r3, [r7, #28]
 800193e:	2b01      	cmp	r3, #1
 8001940:	d902      	bls.n	8001948 <HAL_I2S_Init+0x134>
 8001942:	69fb      	ldr	r3, [r7, #28]
 8001944:	2bff      	cmp	r3, #255	@ 0xff
 8001946:	d907      	bls.n	8001958 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194c:	f043 0210 	orr.w	r2, r3, #16
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8001954:	2301      	movs	r3, #1
 8001956:	e08f      	b.n	8001a78 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	691a      	ldr	r2, [r3, #16]
 800195c:	69bb      	ldr	r3, [r7, #24]
 800195e:	ea42 0103 	orr.w	r1, r2, r3
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	69fa      	ldr	r2, [r7, #28]
 8001968:	430a      	orrs	r2, r1
 800196a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	69db      	ldr	r3, [r3, #28]
 8001972:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8001976:	f023 030f 	bic.w	r3, r3, #15
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	6851      	ldr	r1, [r2, #4]
 800197e:	687a      	ldr	r2, [r7, #4]
 8001980:	6892      	ldr	r2, [r2, #8]
 8001982:	4311      	orrs	r1, r2
 8001984:	687a      	ldr	r2, [r7, #4]
 8001986:	68d2      	ldr	r2, [r2, #12]
 8001988:	4311      	orrs	r1, r2
 800198a:	687a      	ldr	r2, [r7, #4]
 800198c:	6992      	ldr	r2, [r2, #24]
 800198e:	430a      	orrs	r2, r1
 8001990:	431a      	orrs	r2, r3
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800199a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	6a1b      	ldr	r3, [r3, #32]
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d161      	bne.n	8001a68 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	4a38      	ldr	r2, [pc, #224]	@ (8001a88 <HAL_I2S_Init+0x274>)
 80019a8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	4a37      	ldr	r2, [pc, #220]	@ (8001a8c <HAL_I2S_Init+0x278>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d101      	bne.n	80019b8 <HAL_I2S_Init+0x1a4>
 80019b4:	4b36      	ldr	r3, [pc, #216]	@ (8001a90 <HAL_I2S_Init+0x27c>)
 80019b6:	e001      	b.n	80019bc <HAL_I2S_Init+0x1a8>
 80019b8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80019bc:	69db      	ldr	r3, [r3, #28]
 80019be:	687a      	ldr	r2, [r7, #4]
 80019c0:	6812      	ldr	r2, [r2, #0]
 80019c2:	4932      	ldr	r1, [pc, #200]	@ (8001a8c <HAL_I2S_Init+0x278>)
 80019c4:	428a      	cmp	r2, r1
 80019c6:	d101      	bne.n	80019cc <HAL_I2S_Init+0x1b8>
 80019c8:	4a31      	ldr	r2, [pc, #196]	@ (8001a90 <HAL_I2S_Init+0x27c>)
 80019ca:	e001      	b.n	80019d0 <HAL_I2S_Init+0x1bc>
 80019cc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80019d0:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80019d4:	f023 030f 	bic.w	r3, r3, #15
 80019d8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	4a2b      	ldr	r2, [pc, #172]	@ (8001a8c <HAL_I2S_Init+0x278>)
 80019e0:	4293      	cmp	r3, r2
 80019e2:	d101      	bne.n	80019e8 <HAL_I2S_Init+0x1d4>
 80019e4:	4b2a      	ldr	r3, [pc, #168]	@ (8001a90 <HAL_I2S_Init+0x27c>)
 80019e6:	e001      	b.n	80019ec <HAL_I2S_Init+0x1d8>
 80019e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80019ec:	2202      	movs	r2, #2
 80019ee:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a25      	ldr	r2, [pc, #148]	@ (8001a8c <HAL_I2S_Init+0x278>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d101      	bne.n	80019fe <HAL_I2S_Init+0x1ea>
 80019fa:	4b25      	ldr	r3, [pc, #148]	@ (8001a90 <HAL_I2S_Init+0x27c>)
 80019fc:	e001      	b.n	8001a02 <HAL_I2S_Init+0x1ee>
 80019fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001a02:	69db      	ldr	r3, [r3, #28]
 8001a04:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	685b      	ldr	r3, [r3, #4]
 8001a0a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a0e:	d003      	beq.n	8001a18 <HAL_I2S_Init+0x204>
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d103      	bne.n	8001a20 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8001a18:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a1c:	613b      	str	r3, [r7, #16]
 8001a1e:	e001      	b.n	8001a24 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8001a20:	2300      	movs	r3, #0
 8001a22:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8001a24:	693b      	ldr	r3, [r7, #16]
 8001a26:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001a2e:	4313      	orrs	r3, r2
 8001a30:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	68db      	ldr	r3, [r3, #12]
 8001a36:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001a38:	4313      	orrs	r3, r2
 8001a3a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8001a42:	4313      	orrs	r3, r2
 8001a44:	b29a      	uxth	r2, r3
 8001a46:	897b      	ldrh	r3, [r7, #10]
 8001a48:	4313      	orrs	r3, r2
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a50:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4a0d      	ldr	r2, [pc, #52]	@ (8001a8c <HAL_I2S_Init+0x278>)
 8001a58:	4293      	cmp	r3, r2
 8001a5a:	d101      	bne.n	8001a60 <HAL_I2S_Init+0x24c>
 8001a5c:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <HAL_I2S_Init+0x27c>)
 8001a5e:	e001      	b.n	8001a64 <HAL_I2S_Init+0x250>
 8001a60:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001a64:	897a      	ldrh	r2, [r7, #10]
 8001a66:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	2201      	movs	r2, #1
 8001a72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3720      	adds	r7, #32
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	08001d91 	.word	0x08001d91
 8001a84:	cccccccd 	.word	0xcccccccd
 8001a88:	08001ea5 	.word	0x08001ea5
 8001a8c:	40003800 	.word	0x40003800
 8001a90:	40003400 	.word	0x40003400

08001a94 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b086      	sub	sp, #24
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	60f8      	str	r0, [r7, #12]
 8001a9c:	60b9      	str	r1, [r7, #8]
 8001a9e:	4613      	mov	r3, r2
 8001aa0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d002      	beq.n	8001aae <HAL_I2S_Transmit_DMA+0x1a>
 8001aa8:	88fb      	ldrh	r3, [r7, #6]
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d101      	bne.n	8001ab2 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	e08a      	b.n	8001bc8 <HAL_I2S_Transmit_DMA+0x134>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ab8:	b2db      	uxtb	r3, r3
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d001      	beq.n	8001ac2 <HAL_I2S_Transmit_DMA+0x2e>
  {
    return HAL_BUSY;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	e082      	b.n	8001bc8 <HAL_I2S_Transmit_DMA+0x134>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ac8:	b2db      	uxtb	r3, r3
 8001aca:	2b01      	cmp	r3, #1
 8001acc:	d101      	bne.n	8001ad2 <HAL_I2S_Transmit_DMA+0x3e>
 8001ace:	2302      	movs	r3, #2
 8001ad0:	e07a      	b.n	8001bc8 <HAL_I2S_Transmit_DMA+0x134>
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2203      	movs	r2, #3
 8001ade:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pTxBuffPtr = pData;
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	68ba      	ldr	r2, [r7, #8]
 8001aec:	625a      	str	r2, [r3, #36]	@ 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	69db      	ldr	r3, [r3, #28]
 8001af4:	f003 0307 	and.w	r3, r3, #7
 8001af8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	2b03      	cmp	r3, #3
 8001afe:	d002      	beq.n	8001b06 <HAL_I2S_Transmit_DMA+0x72>
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	2b05      	cmp	r3, #5
 8001b04:	d10a      	bne.n	8001b1c <HAL_I2S_Transmit_DMA+0x88>
  {
    hi2s->TxXferSize = (Size << 1U);
 8001b06:	88fb      	ldrh	r3, [r7, #6]
 8001b08:	005b      	lsls	r3, r3, #1
 8001b0a:	b29a      	uxth	r2, r3
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = (Size << 1U);
 8001b10:	88fb      	ldrh	r3, [r7, #6]
 8001b12:	005b      	lsls	r3, r3, #1
 8001b14:	b29a      	uxth	r2, r3
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001b1a:	e005      	b.n	8001b28 <HAL_I2S_Transmit_DMA+0x94>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	88fa      	ldrh	r2, [r7, #6]
 8001b20:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2s->TxXferCount = Size;
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	88fa      	ldrh	r2, [r7, #6]
 8001b26:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8001b28:	68fb      	ldr	r3, [r7, #12]
 8001b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b2c:	4a28      	ldr	r2, [pc, #160]	@ (8001bd0 <HAL_I2S_Transmit_DMA+0x13c>)
 8001b2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b34:	4a27      	ldr	r2, [pc, #156]	@ (8001bd4 <HAL_I2S_Transmit_DMA+0x140>)
 8001b36:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001b3c:	4a26      	ldr	r2, [pc, #152]	@ (8001bd8 <HAL_I2S_Transmit_DMA+0x144>)
 8001b3e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6b98      	ldr	r0, [r3, #56]	@ 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001b48:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001b50:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8001b58:	f7ff fa16 	bl	8000f88 <HAL_DMA_Start_IT>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d00f      	beq.n	8001b82 <HAL_I2S_Transmit_DMA+0xee>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b66:	f043 0208 	orr.w	r2, r3, #8
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	2201      	movs	r2, #1
 8001b72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2200      	movs	r2, #0
 8001b7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8001b7e:	2301      	movs	r3, #1
 8001b80:	e022      	b.n	8001bc8 <HAL_I2S_Transmit_DMA+0x134>
  }

  __HAL_UNLOCK(hi2s);
 8001b82:	68fb      	ldr	r3, [r7, #12]
 8001b84:	2200      	movs	r2, #0
 8001b86:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	685b      	ldr	r3, [r3, #4]
 8001b90:	f003 0302 	and.w	r3, r3, #2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d107      	bne.n	8001ba8 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	685a      	ldr	r2, [r3, #4]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f042 0202 	orr.w	r2, r2, #2
 8001ba6:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	69db      	ldr	r3, [r3, #28]
 8001bae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d107      	bne.n	8001bc6 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	69da      	ldr	r2, [r3, #28]
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001bc4:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	3718      	adds	r7, #24
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	08001c6f 	.word	0x08001c6f
 8001bd4:	08001c2d 	.word	0x08001c2d
 8001bd8:	08001c8b 	.word	0x08001c8b

08001bdc <HAL_I2S_TxHalfCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	b083      	sub	sp, #12
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxHalfCpltCallback could be implemented in the user file
   */
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr

08001bf0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	b083      	sub	sp, #12
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8001bf8:	bf00      	nop
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8001c0c:	bf00      	nop
 8001c0e:	370c      	adds	r7, #12
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr

08001c18 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	b083      	sub	sp, #12
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8001c20:	bf00      	nop
 8001c22:	370c      	adds	r7, #12
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c38:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	69db      	ldr	r3, [r3, #28]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d10e      	bne.n	8001c60 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f022 0202 	bic.w	r2, r2, #2
 8001c50:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	2200      	movs	r2, #0
 8001c56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 8001c60:	68f8      	ldr	r0, [r7, #12]
 8001c62:	f7ff ffc5 	bl	8001bf0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001c66:	bf00      	nop
 8001c68:	3710      	adds	r7, #16
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}

08001c6e <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001c6e:	b580      	push	{r7, lr}
 8001c70:	b084      	sub	sp, #16
 8001c72:	af00      	add	r7, sp, #0
 8001c74:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c7a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 8001c7c:	68f8      	ldr	r0, [r7, #12]
 8001c7e:	f7ff ffad 	bl	8001bdc <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001c82:	bf00      	nop
 8001c84:	3710      	adds	r7, #16
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}

08001c8a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8001c8a:	b580      	push	{r7, lr}
 8001c8c:	b084      	sub	sp, #16
 8001c8e:	af00      	add	r7, sp, #0
 8001c90:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001c96:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	685a      	ldr	r2, [r3, #4]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f022 0203 	bic.w	r2, r2, #3
 8001ca6:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2200      	movs	r2, #0
 8001cac:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2201      	movs	r2, #1
 8001cb8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc0:	f043 0208 	orr.w	r2, r3, #8
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8001cc8:	68f8      	ldr	r0, [r7, #12]
 8001cca:	f7ff ffa5 	bl	8001c18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8001cce:	bf00      	nop
 8001cd0:	3710      	adds	r7, #16
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ce2:	881a      	ldrh	r2, [r3, #0]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cee:	1c9a      	adds	r2, r3, #2
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001cf8:	b29b      	uxth	r3, r3
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	b29a      	uxth	r2, r3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d10e      	bne.n	8001d2a <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	685a      	ldr	r2, [r3, #4]
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001d1a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8001d24:	6878      	ldr	r0, [r7, #4]
 8001d26:	f7ff ff63 	bl	8001bf0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	68da      	ldr	r2, [r3, #12]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d44:	b292      	uxth	r2, r2
 8001d46:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d4c:	1c9a      	adds	r2, r3, #2
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d10e      	bne.n	8001d88 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	685a      	ldr	r2, [r3, #4]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001d78:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	2201      	movs	r2, #1
 8001d7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	f7ff ff3e 	bl	8001c04 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8001d88:	bf00      	nop
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b086      	sub	sp, #24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	689b      	ldr	r3, [r3, #8]
 8001d9e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001da6:	b2db      	uxtb	r3, r3
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	d13a      	bne.n	8001e22 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	f003 0301 	and.w	r3, r3, #1
 8001db2:	2b01      	cmp	r3, #1
 8001db4:	d109      	bne.n	8001dca <I2S_IRQHandler+0x3a>
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dc0:	2b40      	cmp	r3, #64	@ 0x40
 8001dc2:	d102      	bne.n	8001dca <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f7ff ffb4 	bl	8001d32 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001dca:	697b      	ldr	r3, [r7, #20]
 8001dcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dd0:	2b40      	cmp	r3, #64	@ 0x40
 8001dd2:	d126      	bne.n	8001e22 <I2S_IRQHandler+0x92>
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f003 0320 	and.w	r3, r3, #32
 8001dde:	2b20      	cmp	r3, #32
 8001de0:	d11f      	bne.n	8001e22 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	685a      	ldr	r2, [r3, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001df0:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001df2:	2300      	movs	r3, #0
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	68db      	ldr	r3, [r3, #12]
 8001dfc:	613b      	str	r3, [r7, #16]
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	613b      	str	r3, [r7, #16]
 8001e06:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	2201      	movs	r2, #1
 8001e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e14:	f043 0202 	orr.w	r2, r3, #2
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e1c:	6878      	ldr	r0, [r7, #4]
 8001e1e:	f7ff fefb 	bl	8001c18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	d136      	bne.n	8001e9c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	f003 0302 	and.w	r3, r3, #2
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d109      	bne.n	8001e4c <I2S_IRQHandler+0xbc>
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e42:	2b80      	cmp	r3, #128	@ 0x80
 8001e44:	d102      	bne.n	8001e4c <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8001e46:	6878      	ldr	r0, [r7, #4]
 8001e48:	f7ff ff45 	bl	8001cd6 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	f003 0308 	and.w	r3, r3, #8
 8001e52:	2b08      	cmp	r3, #8
 8001e54:	d122      	bne.n	8001e9c <I2S_IRQHandler+0x10c>
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	f003 0320 	and.w	r3, r3, #32
 8001e60:	2b20      	cmp	r3, #32
 8001e62:	d11b      	bne.n	8001e9c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	685a      	ldr	r2, [r3, #4]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001e72:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	60fb      	str	r3, [r7, #12]
 8001e80:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	2201      	movs	r2, #1
 8001e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e8e:	f043 0204 	orr.w	r2, r3, #4
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001e96:	6878      	ldr	r0, [r7, #4]
 8001e98:	f7ff febe 	bl	8001c18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8001e9c:	bf00      	nop
 8001e9e:	3718      	adds	r7, #24
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b088      	sub	sp, #32
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a92      	ldr	r2, [pc, #584]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d101      	bne.n	8001ec2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8001ebe:	4b92      	ldr	r3, [pc, #584]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ec0:	e001      	b.n	8001ec6 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8001ec2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	4a8b      	ldr	r2, [pc, #556]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d101      	bne.n	8001ee0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8001edc:	4b8a      	ldr	r3, [pc, #552]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ede:	e001      	b.n	8001ee4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8001ee0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001ef0:	d004      	beq.n	8001efc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f040 8099 	bne.w	800202e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b02      	cmp	r3, #2
 8001f04:	d107      	bne.n	8001f16 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d002      	beq.n	8001f16 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8001f10:	6878      	ldr	r0, [r7, #4]
 8001f12:	f000 f925 	bl	8002160 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	f003 0301 	and.w	r3, r3, #1
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d107      	bne.n	8001f30 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f000 f9c8 	bl	80022c0 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8001f30:	69bb      	ldr	r3, [r7, #24]
 8001f32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f36:	2b40      	cmp	r3, #64	@ 0x40
 8001f38:	d13a      	bne.n	8001fb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	f003 0320 	and.w	r3, r3, #32
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d035      	beq.n	8001fb0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a6e      	ldr	r2, [pc, #440]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d101      	bne.n	8001f52 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8001f4e:	4b6e      	ldr	r3, [pc, #440]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f50:	e001      	b.n	8001f56 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8001f52:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f56:	685a      	ldr	r2, [r3, #4]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	4969      	ldr	r1, [pc, #420]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001f5e:	428b      	cmp	r3, r1
 8001f60:	d101      	bne.n	8001f66 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8001f62:	4b69      	ldr	r3, [pc, #420]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001f64:	e001      	b.n	8001f6a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8001f66:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001f6a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8001f6e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	685a      	ldr	r2, [r3, #4]
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001f7e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	689b      	ldr	r3, [r3, #8]
 8001f92:	60fb      	str	r3, [r7, #12]
 8001f94:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fa2:	f043 0202 	orr.w	r2, r3, #2
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff fe34 	bl	8001c18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8001fb0:	69fb      	ldr	r3, [r7, #28]
 8001fb2:	f003 0308 	and.w	r3, r3, #8
 8001fb6:	2b08      	cmp	r3, #8
 8001fb8:	f040 80c3 	bne.w	8002142 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8001fbc:	697b      	ldr	r3, [r7, #20]
 8001fbe:	f003 0320 	and.w	r3, r3, #32
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	f000 80bd 	beq.w	8002142 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	685a      	ldr	r2, [r3, #4]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001fd6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a49      	ldr	r2, [pc, #292]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d101      	bne.n	8001fe6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8001fe2:	4b49      	ldr	r3, [pc, #292]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001fe4:	e001      	b.n	8001fea <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8001fe6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	4944      	ldr	r1, [pc, #272]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8001ff2:	428b      	cmp	r3, r1
 8001ff4:	d101      	bne.n	8001ffa <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8001ff6:	4b44      	ldr	r3, [pc, #272]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8001ff8:	e001      	b.n	8001ffe <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8001ffa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001ffe:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002002:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002004:	2300      	movs	r3, #0
 8002006:	60bb      	str	r3, [r7, #8]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	60bb      	str	r3, [r7, #8]
 8002010:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2201      	movs	r2, #1
 8002016:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800201e:	f043 0204 	orr.w	r2, r3, #4
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7ff fdf6 	bl	8001c18 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800202c:	e089      	b.n	8002142 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	f003 0302 	and.w	r3, r3, #2
 8002034:	2b02      	cmp	r3, #2
 8002036:	d107      	bne.n	8002048 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8002042:	6878      	ldr	r0, [r7, #4]
 8002044:	f000 f8be 	bl	80021c4 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	f003 0301 	and.w	r3, r3, #1
 800204e:	2b01      	cmp	r3, #1
 8002050:	d107      	bne.n	8002062 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002058:	2b00      	cmp	r3, #0
 800205a:	d002      	beq.n	8002062 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f000 f8fd 	bl	800225c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002062:	69fb      	ldr	r3, [r7, #28]
 8002064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002068:	2b40      	cmp	r3, #64	@ 0x40
 800206a:	d12f      	bne.n	80020cc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800206c:	697b      	ldr	r3, [r7, #20]
 800206e:	f003 0320 	and.w	r3, r3, #32
 8002072:	2b00      	cmp	r3, #0
 8002074:	d02a      	beq.n	80020cc <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002084:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	4a1e      	ldr	r2, [pc, #120]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800208c:	4293      	cmp	r3, r2
 800208e:	d101      	bne.n	8002094 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8002090:	4b1d      	ldr	r3, [pc, #116]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002092:	e001      	b.n	8002098 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8002094:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002098:	685a      	ldr	r2, [r3, #4]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4919      	ldr	r1, [pc, #100]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020a0:	428b      	cmp	r3, r1
 80020a2:	d101      	bne.n	80020a8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80020a4:	4b18      	ldr	r3, [pc, #96]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020a6:	e001      	b.n	80020ac <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80020a8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80020b0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020be:	f043 0202 	orr.w	r2, r3, #2
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff fda6 	bl	8001c18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80020cc:	69bb      	ldr	r3, [r7, #24]
 80020ce:	f003 0308 	and.w	r3, r3, #8
 80020d2:	2b08      	cmp	r3, #8
 80020d4:	d136      	bne.n	8002144 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80020d6:	693b      	ldr	r3, [r7, #16]
 80020d8:	f003 0320 	and.w	r3, r3, #32
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d031      	beq.n	8002144 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a07      	ldr	r2, [pc, #28]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d101      	bne.n	80020ee <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80020ea:	4b07      	ldr	r3, [pc, #28]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80020ec:	e001      	b.n	80020f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80020ee:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80020f2:	685a      	ldr	r2, [r3, #4]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	4902      	ldr	r1, [pc, #8]	@ (8002104 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80020fa:	428b      	cmp	r3, r1
 80020fc:	d106      	bne.n	800210c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80020fe:	4b02      	ldr	r3, [pc, #8]	@ (8002108 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8002100:	e006      	b.n	8002110 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8002102:	bf00      	nop
 8002104:	40003800 	.word	0x40003800
 8002108:	40003400 	.word	0x40003400
 800210c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002110:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002114:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002124:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002132:	f043 0204 	orr.w	r2, r3, #4
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800213a:	6878      	ldr	r0, [r7, #4]
 800213c:	f7ff fd6c 	bl	8001c18 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002140:	e000      	b.n	8002144 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8002142:	bf00      	nop
}
 8002144:	bf00      	nop
 8002146:	3720      	adds	r7, #32
 8002148:	46bd      	mov	sp, r7
 800214a:	bd80      	pop	{r7, pc}

0800214c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800216c:	1c99      	adds	r1, r3, #2
 800216e:	687a      	ldr	r2, [r7, #4]
 8002170:	6251      	str	r1, [r2, #36]	@ 0x24
 8002172:	881a      	ldrh	r2, [r3, #0]
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800217e:	b29b      	uxth	r3, r3
 8002180:	3b01      	subs	r3, #1
 8002182:	b29a      	uxth	r2, r3
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800218c:	b29b      	uxth	r3, r3
 800218e:	2b00      	cmp	r3, #0
 8002190:	d113      	bne.n	80021ba <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80021a0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80021a6:	b29b      	uxth	r3, r3
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d106      	bne.n	80021ba <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	2201      	movs	r2, #1
 80021b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80021b4:	6878      	ldr	r0, [r7, #4]
 80021b6:	f7ff ffc9 	bl	800214c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
	...

080021c4 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021d0:	1c99      	adds	r1, r3, #2
 80021d2:	687a      	ldr	r2, [r7, #4]
 80021d4:	6251      	str	r1, [r2, #36]	@ 0x24
 80021d6:	8819      	ldrh	r1, [r3, #0]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a1d      	ldr	r2, [pc, #116]	@ (8002254 <I2SEx_TxISR_I2SExt+0x90>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d101      	bne.n	80021e6 <I2SEx_TxISR_I2SExt+0x22>
 80021e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002258 <I2SEx_TxISR_I2SExt+0x94>)
 80021e4:	e001      	b.n	80021ea <I2SEx_TxISR_I2SExt+0x26>
 80021e6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80021ea:	460a      	mov	r2, r1
 80021ec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	3b01      	subs	r3, #1
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002200:	b29b      	uxth	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d121      	bne.n	800224a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4a12      	ldr	r2, [pc, #72]	@ (8002254 <I2SEx_TxISR_I2SExt+0x90>)
 800220c:	4293      	cmp	r3, r2
 800220e:	d101      	bne.n	8002214 <I2SEx_TxISR_I2SExt+0x50>
 8002210:	4b11      	ldr	r3, [pc, #68]	@ (8002258 <I2SEx_TxISR_I2SExt+0x94>)
 8002212:	e001      	b.n	8002218 <I2SEx_TxISR_I2SExt+0x54>
 8002214:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002218:	685a      	ldr	r2, [r3, #4]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	490d      	ldr	r1, [pc, #52]	@ (8002254 <I2SEx_TxISR_I2SExt+0x90>)
 8002220:	428b      	cmp	r3, r1
 8002222:	d101      	bne.n	8002228 <I2SEx_TxISR_I2SExt+0x64>
 8002224:	4b0c      	ldr	r3, [pc, #48]	@ (8002258 <I2SEx_TxISR_I2SExt+0x94>)
 8002226:	e001      	b.n	800222c <I2SEx_TxISR_I2SExt+0x68>
 8002228:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800222c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8002230:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8002236:	b29b      	uxth	r3, r3
 8002238:	2b00      	cmp	r3, #0
 800223a:	d106      	bne.n	800224a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	2201      	movs	r2, #1
 8002240:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7ff ff81 	bl	800214c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	40003800 	.word	0x40003800
 8002258:	40003400 	.word	0x40003400

0800225c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68d8      	ldr	r0, [r3, #12]
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800226e:	1c99      	adds	r1, r3, #2
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8002274:	b282      	uxth	r2, r0
 8002276:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800227c:	b29b      	uxth	r3, r3
 800227e:	3b01      	subs	r3, #1
 8002280:	b29a      	uxth	r2, r3
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800228a:	b29b      	uxth	r3, r3
 800228c:	2b00      	cmp	r3, #0
 800228e:	d113      	bne.n	80022b8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	685a      	ldr	r2, [r3, #4]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800229e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d106      	bne.n	80022b8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2201      	movs	r2, #1
 80022ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f7ff ff4a 	bl	800214c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80022b8:	bf00      	nop
 80022ba:	3708      	adds	r7, #8
 80022bc:	46bd      	mov	sp, r7
 80022be:	bd80      	pop	{r7, pc}

080022c0 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4a20      	ldr	r2, [pc, #128]	@ (8002350 <I2SEx_RxISR_I2SExt+0x90>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d101      	bne.n	80022d6 <I2SEx_RxISR_I2SExt+0x16>
 80022d2:	4b20      	ldr	r3, [pc, #128]	@ (8002354 <I2SEx_RxISR_I2SExt+0x94>)
 80022d4:	e001      	b.n	80022da <I2SEx_RxISR_I2SExt+0x1a>
 80022d6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80022da:	68d8      	ldr	r0, [r3, #12]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022e0:	1c99      	adds	r1, r3, #2
 80022e2:	687a      	ldr	r2, [r7, #4]
 80022e4:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80022e6:	b282      	uxth	r2, r0
 80022e8:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80022ee:	b29b      	uxth	r3, r3
 80022f0:	3b01      	subs	r3, #1
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80022fc:	b29b      	uxth	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d121      	bne.n	8002346 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	4a12      	ldr	r2, [pc, #72]	@ (8002350 <I2SEx_RxISR_I2SExt+0x90>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d101      	bne.n	8002310 <I2SEx_RxISR_I2SExt+0x50>
 800230c:	4b11      	ldr	r3, [pc, #68]	@ (8002354 <I2SEx_RxISR_I2SExt+0x94>)
 800230e:	e001      	b.n	8002314 <I2SEx_RxISR_I2SExt+0x54>
 8002310:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002314:	685a      	ldr	r2, [r3, #4]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	490d      	ldr	r1, [pc, #52]	@ (8002350 <I2SEx_RxISR_I2SExt+0x90>)
 800231c:	428b      	cmp	r3, r1
 800231e:	d101      	bne.n	8002324 <I2SEx_RxISR_I2SExt+0x64>
 8002320:	4b0c      	ldr	r3, [pc, #48]	@ (8002354 <I2SEx_RxISR_I2SExt+0x94>)
 8002322:	e001      	b.n	8002328 <I2SEx_RxISR_I2SExt+0x68>
 8002324:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002328:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800232c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002332:	b29b      	uxth	r3, r3
 8002334:	2b00      	cmp	r3, #0
 8002336:	d106      	bne.n	8002346 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8002340:	6878      	ldr	r0, [r7, #4]
 8002342:	f7ff ff03 	bl	800214c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}
 800234e:	bf00      	nop
 8002350:	40003800 	.word	0x40003800
 8002354:	40003400 	.word	0x40003400

08002358 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af02      	add	r7, sp, #8
 800235e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d101      	bne.n	800236a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002366:	2301      	movs	r3, #1
 8002368:	e101      	b.n	800256e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002376:	b2db      	uxtb	r3, r3
 8002378:	2b00      	cmp	r3, #0
 800237a:	d106      	bne.n	800238a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f005 fb6d 	bl	8007a64 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2203      	movs	r2, #3
 800238e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002392:	68bb      	ldr	r3, [r7, #8]
 8002394:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002398:	d102      	bne.n	80023a0 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	2200      	movs	r2, #0
 800239e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4618      	mov	r0, r3
 80023a6:	f002 f8c2 	bl	800452e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	7c1a      	ldrb	r2, [r3, #16]
 80023b2:	f88d 2000 	strb.w	r2, [sp]
 80023b6:	3304      	adds	r3, #4
 80023b8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80023ba:	f001 ffa1 	bl	8004300 <USB_CoreInit>
 80023be:	4603      	mov	r3, r0
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d005      	beq.n	80023d0 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2202      	movs	r2, #2
 80023c8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	e0ce      	b.n	800256e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2100      	movs	r1, #0
 80023d6:	4618      	mov	r0, r3
 80023d8:	f002 f8ba 	bl	8004550 <USB_SetCurrentMode>
 80023dc:	4603      	mov	r3, r0
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d005      	beq.n	80023ee <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2202      	movs	r2, #2
 80023e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80023ea:	2301      	movs	r3, #1
 80023ec:	e0bf      	b.n	800256e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80023ee:	2300      	movs	r3, #0
 80023f0:	73fb      	strb	r3, [r7, #15]
 80023f2:	e04a      	b.n	800248a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80023f4:	7bfa      	ldrb	r2, [r7, #15]
 80023f6:	6879      	ldr	r1, [r7, #4]
 80023f8:	4613      	mov	r3, r2
 80023fa:	00db      	lsls	r3, r3, #3
 80023fc:	4413      	add	r3, r2
 80023fe:	009b      	lsls	r3, r3, #2
 8002400:	440b      	add	r3, r1
 8002402:	3315      	adds	r3, #21
 8002404:	2201      	movs	r2, #1
 8002406:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002408:	7bfa      	ldrb	r2, [r7, #15]
 800240a:	6879      	ldr	r1, [r7, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	4413      	add	r3, r2
 8002412:	009b      	lsls	r3, r3, #2
 8002414:	440b      	add	r3, r1
 8002416:	3314      	adds	r3, #20
 8002418:	7bfa      	ldrb	r2, [r7, #15]
 800241a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800241c:	7bfa      	ldrb	r2, [r7, #15]
 800241e:	7bfb      	ldrb	r3, [r7, #15]
 8002420:	b298      	uxth	r0, r3
 8002422:	6879      	ldr	r1, [r7, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	00db      	lsls	r3, r3, #3
 8002428:	4413      	add	r3, r2
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	440b      	add	r3, r1
 800242e:	332e      	adds	r3, #46	@ 0x2e
 8002430:	4602      	mov	r2, r0
 8002432:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002434:	7bfa      	ldrb	r2, [r7, #15]
 8002436:	6879      	ldr	r1, [r7, #4]
 8002438:	4613      	mov	r3, r2
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	4413      	add	r3, r2
 800243e:	009b      	lsls	r3, r3, #2
 8002440:	440b      	add	r3, r1
 8002442:	3318      	adds	r3, #24
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002448:	7bfa      	ldrb	r2, [r7, #15]
 800244a:	6879      	ldr	r1, [r7, #4]
 800244c:	4613      	mov	r3, r2
 800244e:	00db      	lsls	r3, r3, #3
 8002450:	4413      	add	r3, r2
 8002452:	009b      	lsls	r3, r3, #2
 8002454:	440b      	add	r3, r1
 8002456:	331c      	adds	r3, #28
 8002458:	2200      	movs	r2, #0
 800245a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800245c:	7bfa      	ldrb	r2, [r7, #15]
 800245e:	6879      	ldr	r1, [r7, #4]
 8002460:	4613      	mov	r3, r2
 8002462:	00db      	lsls	r3, r3, #3
 8002464:	4413      	add	r3, r2
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	440b      	add	r3, r1
 800246a:	3320      	adds	r3, #32
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002470:	7bfa      	ldrb	r2, [r7, #15]
 8002472:	6879      	ldr	r1, [r7, #4]
 8002474:	4613      	mov	r3, r2
 8002476:	00db      	lsls	r3, r3, #3
 8002478:	4413      	add	r3, r2
 800247a:	009b      	lsls	r3, r3, #2
 800247c:	440b      	add	r3, r1
 800247e:	3324      	adds	r3, #36	@ 0x24
 8002480:	2200      	movs	r2, #0
 8002482:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002484:	7bfb      	ldrb	r3, [r7, #15]
 8002486:	3301      	adds	r3, #1
 8002488:	73fb      	strb	r3, [r7, #15]
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	791b      	ldrb	r3, [r3, #4]
 800248e:	7bfa      	ldrb	r2, [r7, #15]
 8002490:	429a      	cmp	r2, r3
 8002492:	d3af      	bcc.n	80023f4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002494:	2300      	movs	r3, #0
 8002496:	73fb      	strb	r3, [r7, #15]
 8002498:	e044      	b.n	8002524 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800249a:	7bfa      	ldrb	r2, [r7, #15]
 800249c:	6879      	ldr	r1, [r7, #4]
 800249e:	4613      	mov	r3, r2
 80024a0:	00db      	lsls	r3, r3, #3
 80024a2:	4413      	add	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	440b      	add	r3, r1
 80024a8:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80024ac:	2200      	movs	r2, #0
 80024ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80024b0:	7bfa      	ldrb	r2, [r7, #15]
 80024b2:	6879      	ldr	r1, [r7, #4]
 80024b4:	4613      	mov	r3, r2
 80024b6:	00db      	lsls	r3, r3, #3
 80024b8:	4413      	add	r3, r2
 80024ba:	009b      	lsls	r3, r3, #2
 80024bc:	440b      	add	r3, r1
 80024be:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80024c2:	7bfa      	ldrb	r2, [r7, #15]
 80024c4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80024c6:	7bfa      	ldrb	r2, [r7, #15]
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	00db      	lsls	r3, r3, #3
 80024ce:	4413      	add	r3, r2
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	440b      	add	r3, r1
 80024d4:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80024d8:	2200      	movs	r2, #0
 80024da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80024dc:	7bfa      	ldrb	r2, [r7, #15]
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	4613      	mov	r3, r2
 80024e2:	00db      	lsls	r3, r3, #3
 80024e4:	4413      	add	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	440b      	add	r3, r1
 80024ea:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80024ee:	2200      	movs	r2, #0
 80024f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80024f2:	7bfa      	ldrb	r2, [r7, #15]
 80024f4:	6879      	ldr	r1, [r7, #4]
 80024f6:	4613      	mov	r3, r2
 80024f8:	00db      	lsls	r3, r3, #3
 80024fa:	4413      	add	r3, r2
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	440b      	add	r3, r1
 8002500:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002504:	2200      	movs	r2, #0
 8002506:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002508:	7bfa      	ldrb	r2, [r7, #15]
 800250a:	6879      	ldr	r1, [r7, #4]
 800250c:	4613      	mov	r3, r2
 800250e:	00db      	lsls	r3, r3, #3
 8002510:	4413      	add	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	440b      	add	r3, r1
 8002516:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800251e:	7bfb      	ldrb	r3, [r7, #15]
 8002520:	3301      	adds	r3, #1
 8002522:	73fb      	strb	r3, [r7, #15]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	791b      	ldrb	r3, [r3, #4]
 8002528:	7bfa      	ldrb	r2, [r7, #15]
 800252a:	429a      	cmp	r2, r3
 800252c:	d3b5      	bcc.n	800249a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	7c1a      	ldrb	r2, [r3, #16]
 8002536:	f88d 2000 	strb.w	r2, [sp]
 800253a:	3304      	adds	r3, #4
 800253c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800253e:	f002 f853 	bl	80045e8 <USB_DevInit>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d005      	beq.n	8002554 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2202      	movs	r2, #2
 800254c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e00c      	b.n	800256e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	4618      	mov	r0, r3
 8002568:	f003 f89d 	bl	80056a6 <USB_DevDisconnect>

  return HAL_OK;
 800256c:	2300      	movs	r3, #0
}
 800256e:	4618      	mov	r0, r3
 8002570:	3710      	adds	r7, #16
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b084      	sub	sp, #16
 800257a:	af00      	add	r7, sp, #0
 800257c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800258a:	2b01      	cmp	r3, #1
 800258c:	d101      	bne.n	8002592 <HAL_PCD_Start+0x1c>
 800258e:	2302      	movs	r3, #2
 8002590:	e022      	b.n	80025d8 <HAL_PCD_Start+0x62>
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2201      	movs	r2, #1
 8002596:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	68db      	ldr	r3, [r3, #12]
 800259e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d009      	beq.n	80025ba <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d105      	bne.n	80025ba <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f001 ffa4 	bl	800450c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f003 f84b 	bl	8005664 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3710      	adds	r7, #16
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80025e0:	b590      	push	{r4, r7, lr}
 80025e2:	b08d      	sub	sp, #52	@ 0x34
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80025ee:	6a3b      	ldr	r3, [r7, #32]
 80025f0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f003 f909 	bl	800580e <USB_GetMode>
 80025fc:	4603      	mov	r3, r0
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f040 848c 	bne.w	8002f1c <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4618      	mov	r0, r3
 800260a:	f003 f86d 	bl	80056e8 <USB_ReadInterrupts>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 8482 	beq.w	8002f1a <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002616:	69fb      	ldr	r3, [r7, #28]
 8002618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800261c:	689b      	ldr	r3, [r3, #8]
 800261e:	0a1b      	lsrs	r3, r3, #8
 8002620:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	4618      	mov	r0, r3
 8002630:	f003 f85a 	bl	80056e8 <USB_ReadInterrupts>
 8002634:	4603      	mov	r3, r0
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b02      	cmp	r3, #2
 800263c:	d107      	bne.n	800264e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	695a      	ldr	r2, [r3, #20]
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	f002 0202 	and.w	r2, r2, #2
 800264c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f003 f848 	bl	80056e8 <USB_ReadInterrupts>
 8002658:	4603      	mov	r3, r0
 800265a:	f003 0310 	and.w	r3, r3, #16
 800265e:	2b10      	cmp	r3, #16
 8002660:	d161      	bne.n	8002726 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	699a      	ldr	r2, [r3, #24]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 0210 	bic.w	r2, r2, #16
 8002670:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002672:	6a3b      	ldr	r3, [r7, #32]
 8002674:	6a1b      	ldr	r3, [r3, #32]
 8002676:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	f003 020f 	and.w	r2, r3, #15
 800267e:	4613      	mov	r3, r2
 8002680:	00db      	lsls	r3, r3, #3
 8002682:	4413      	add	r3, r2
 8002684:	009b      	lsls	r3, r3, #2
 8002686:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	4413      	add	r3, r2
 800268e:	3304      	adds	r3, #4
 8002690:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002692:	69bb      	ldr	r3, [r7, #24]
 8002694:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8002698:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800269c:	d124      	bne.n	80026e8 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80026a4:	4013      	ands	r3, r2
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d035      	beq.n	8002716 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80026ae:	69bb      	ldr	r3, [r7, #24]
 80026b0:	091b      	lsrs	r3, r3, #4
 80026b2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80026b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026b8:	b29b      	uxth	r3, r3
 80026ba:	461a      	mov	r2, r3
 80026bc:	6a38      	ldr	r0, [r7, #32]
 80026be:	f002 fe7f 	bl	80053c0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	69bb      	ldr	r3, [r7, #24]
 80026c8:	091b      	lsrs	r3, r3, #4
 80026ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026ce:	441a      	add	r2, r3
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	695a      	ldr	r2, [r3, #20]
 80026d8:	69bb      	ldr	r3, [r7, #24]
 80026da:	091b      	lsrs	r3, r3, #4
 80026dc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80026e0:	441a      	add	r2, r3
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	615a      	str	r2, [r3, #20]
 80026e6:	e016      	b.n	8002716 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80026e8:	69bb      	ldr	r3, [r7, #24]
 80026ea:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80026ee:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80026f2:	d110      	bne.n	8002716 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80026fa:	2208      	movs	r2, #8
 80026fc:	4619      	mov	r1, r3
 80026fe:	6a38      	ldr	r0, [r7, #32]
 8002700:	f002 fe5e 	bl	80053c0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	695a      	ldr	r2, [r3, #20]
 8002708:	69bb      	ldr	r3, [r7, #24]
 800270a:	091b      	lsrs	r3, r3, #4
 800270c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002710:	441a      	add	r2, r3
 8002712:	697b      	ldr	r3, [r7, #20]
 8002714:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	699a      	ldr	r2, [r3, #24]
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0210 	orr.w	r2, r2, #16
 8002724:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4618      	mov	r0, r3
 800272c:	f002 ffdc 	bl	80056e8 <USB_ReadInterrupts>
 8002730:	4603      	mov	r3, r0
 8002732:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002736:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800273a:	f040 80a7 	bne.w	800288c <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800273e:	2300      	movs	r3, #0
 8002740:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4618      	mov	r0, r3
 8002748:	f002 ffe1 	bl	800570e <USB_ReadDevAllOutEpInterrupt>
 800274c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800274e:	e099      	b.n	8002884 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002750:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	2b00      	cmp	r3, #0
 8002758:	f000 808e 	beq.w	8002878 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002762:	b2d2      	uxtb	r2, r2
 8002764:	4611      	mov	r1, r2
 8002766:	4618      	mov	r0, r3
 8002768:	f003 f805 	bl	8005776 <USB_ReadDevOutEPInterrupt>
 800276c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800276e:	693b      	ldr	r3, [r7, #16]
 8002770:	f003 0301 	and.w	r3, r3, #1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00c      	beq.n	8002792 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002778:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277a:	015a      	lsls	r2, r3, #5
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	4413      	add	r3, r2
 8002780:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002784:	461a      	mov	r2, r3
 8002786:	2301      	movs	r3, #1
 8002788:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800278a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800278c:	6878      	ldr	r0, [r7, #4]
 800278e:	f000 fea3 	bl	80034d8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	f003 0308 	and.w	r3, r3, #8
 8002798:	2b00      	cmp	r3, #0
 800279a:	d00c      	beq.n	80027b6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800279c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800279e:	015a      	lsls	r2, r3, #5
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	4413      	add	r3, r2
 80027a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027a8:	461a      	mov	r2, r3
 80027aa:	2308      	movs	r3, #8
 80027ac:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80027ae:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80027b0:	6878      	ldr	r0, [r7, #4]
 80027b2:	f000 ff79 	bl	80036a8 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	f003 0310 	and.w	r3, r3, #16
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d008      	beq.n	80027d2 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80027c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c2:	015a      	lsls	r2, r3, #5
 80027c4:	69fb      	ldr	r3, [r7, #28]
 80027c6:	4413      	add	r3, r2
 80027c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80027cc:	461a      	mov	r2, r3
 80027ce:	2310      	movs	r3, #16
 80027d0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80027d2:	693b      	ldr	r3, [r7, #16]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d030      	beq.n	800283e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80027dc:	6a3b      	ldr	r3, [r7, #32]
 80027de:	695b      	ldr	r3, [r3, #20]
 80027e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80027e4:	2b80      	cmp	r3, #128	@ 0x80
 80027e6:	d109      	bne.n	80027fc <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80027e8:	69fb      	ldr	r3, [r7, #28]
 80027ea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	69fa      	ldr	r2, [r7, #28]
 80027f2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80027f6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80027fa:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80027fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80027fe:	4613      	mov	r3, r2
 8002800:	00db      	lsls	r3, r3, #3
 8002802:	4413      	add	r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800280a:	687a      	ldr	r2, [r7, #4]
 800280c:	4413      	add	r3, r2
 800280e:	3304      	adds	r3, #4
 8002810:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	78db      	ldrb	r3, [r3, #3]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d108      	bne.n	800282c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2200      	movs	r2, #0
 800281e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002822:	b2db      	uxtb	r3, r3
 8002824:	4619      	mov	r1, r3
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f005 fa18 	bl	8007c5c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800282c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800282e:	015a      	lsls	r2, r3, #5
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	4413      	add	r3, r2
 8002834:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002838:	461a      	mov	r2, r3
 800283a:	2302      	movs	r3, #2
 800283c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	f003 0320 	and.w	r3, r3, #32
 8002844:	2b00      	cmp	r3, #0
 8002846:	d008      	beq.n	800285a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800284a:	015a      	lsls	r2, r3, #5
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	4413      	add	r3, r2
 8002850:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002854:	461a      	mov	r2, r3
 8002856:	2320      	movs	r3, #32
 8002858:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002860:	2b00      	cmp	r3, #0
 8002862:	d009      	beq.n	8002878 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002866:	015a      	lsls	r2, r3, #5
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	4413      	add	r3, r2
 800286c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002870:	461a      	mov	r2, r3
 8002872:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002876:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002878:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287a:	3301      	adds	r3, #1
 800287c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800287e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002880:	085b      	lsrs	r3, r3, #1
 8002882:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002886:	2b00      	cmp	r3, #0
 8002888:	f47f af62 	bne.w	8002750 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4618      	mov	r0, r3
 8002892:	f002 ff29 	bl	80056e8 <USB_ReadInterrupts>
 8002896:	4603      	mov	r3, r0
 8002898:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800289c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80028a0:	f040 80db 	bne.w	8002a5a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4618      	mov	r0, r3
 80028aa:	f002 ff4a 	bl	8005742 <USB_ReadDevAllInEpInterrupt>
 80028ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80028b0:	2300      	movs	r3, #0
 80028b2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80028b4:	e0cd      	b.n	8002a52 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80028b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028b8:	f003 0301 	and.w	r3, r3, #1
 80028bc:	2b00      	cmp	r3, #0
 80028be:	f000 80c2 	beq.w	8002a46 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80028c8:	b2d2      	uxtb	r2, r2
 80028ca:	4611      	mov	r1, r2
 80028cc:	4618      	mov	r0, r3
 80028ce:	f002 ff70 	bl	80057b2 <USB_ReadDevInEPInterrupt>
 80028d2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	f003 0301 	and.w	r3, r3, #1
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d057      	beq.n	800298e <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80028de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e0:	f003 030f 	and.w	r3, r3, #15
 80028e4:	2201      	movs	r2, #1
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80028ec:	69fb      	ldr	r3, [r7, #28]
 80028ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80028f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	43db      	mvns	r3, r3
 80028f8:	69f9      	ldr	r1, [r7, #28]
 80028fa:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80028fe:	4013      	ands	r3, r2
 8002900:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002904:	015a      	lsls	r2, r3, #5
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	4413      	add	r3, r2
 800290a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800290e:	461a      	mov	r2, r3
 8002910:	2301      	movs	r3, #1
 8002912:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	799b      	ldrb	r3, [r3, #6]
 8002918:	2b01      	cmp	r3, #1
 800291a:	d132      	bne.n	8002982 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800291c:	6879      	ldr	r1, [r7, #4]
 800291e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002920:	4613      	mov	r3, r2
 8002922:	00db      	lsls	r3, r3, #3
 8002924:	4413      	add	r3, r2
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	440b      	add	r3, r1
 800292a:	3320      	adds	r3, #32
 800292c:	6819      	ldr	r1, [r3, #0]
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002932:	4613      	mov	r3, r2
 8002934:	00db      	lsls	r3, r3, #3
 8002936:	4413      	add	r3, r2
 8002938:	009b      	lsls	r3, r3, #2
 800293a:	4403      	add	r3, r0
 800293c:	331c      	adds	r3, #28
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4419      	add	r1, r3
 8002942:	6878      	ldr	r0, [r7, #4]
 8002944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002946:	4613      	mov	r3, r2
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	4413      	add	r3, r2
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	4403      	add	r3, r0
 8002950:	3320      	adds	r3, #32
 8002952:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8002954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002956:	2b00      	cmp	r3, #0
 8002958:	d113      	bne.n	8002982 <HAL_PCD_IRQHandler+0x3a2>
 800295a:	6879      	ldr	r1, [r7, #4]
 800295c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800295e:	4613      	mov	r3, r2
 8002960:	00db      	lsls	r3, r3, #3
 8002962:	4413      	add	r3, r2
 8002964:	009b      	lsls	r3, r3, #2
 8002966:	440b      	add	r3, r1
 8002968:	3324      	adds	r3, #36	@ 0x24
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d108      	bne.n	8002982 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6818      	ldr	r0, [r3, #0]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800297a:	461a      	mov	r2, r3
 800297c:	2101      	movs	r1, #1
 800297e:	f002 ff77 	bl	8005870 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8002982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002984:	b2db      	uxtb	r3, r3
 8002986:	4619      	mov	r1, r3
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f005 f8ec 	bl	8007b66 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	f003 0308 	and.w	r3, r3, #8
 8002994:	2b00      	cmp	r3, #0
 8002996:	d008      	beq.n	80029aa <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8002998:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800299a:	015a      	lsls	r2, r3, #5
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	4413      	add	r3, r2
 80029a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029a4:	461a      	mov	r2, r3
 80029a6:	2308      	movs	r3, #8
 80029a8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	f003 0310 	and.w	r3, r3, #16
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d008      	beq.n	80029c6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80029b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b6:	015a      	lsls	r2, r3, #5
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	4413      	add	r3, r2
 80029bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029c0:	461a      	mov	r2, r3
 80029c2:	2310      	movs	r3, #16
 80029c4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80029c6:	693b      	ldr	r3, [r7, #16]
 80029c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d008      	beq.n	80029e2 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80029d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029d2:	015a      	lsls	r2, r3, #5
 80029d4:	69fb      	ldr	r3, [r7, #28]
 80029d6:	4413      	add	r3, r2
 80029d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80029dc:	461a      	mov	r2, r3
 80029de:	2340      	movs	r3, #64	@ 0x40
 80029e0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	f003 0302 	and.w	r3, r3, #2
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d023      	beq.n	8002a34 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80029ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80029ee:	6a38      	ldr	r0, [r7, #32]
 80029f0:	f001 ff5e 	bl	80048b0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80029f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029f6:	4613      	mov	r3, r2
 80029f8:	00db      	lsls	r3, r3, #3
 80029fa:	4413      	add	r3, r2
 80029fc:	009b      	lsls	r3, r3, #2
 80029fe:	3310      	adds	r3, #16
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	4413      	add	r3, r2
 8002a04:	3304      	adds	r3, #4
 8002a06:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	78db      	ldrb	r3, [r3, #3]
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d108      	bne.n	8002a22 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	2200      	movs	r2, #0
 8002a14:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8002a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	f005 f92f 	bl	8007c80 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8002a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a24:	015a      	lsls	r2, r3, #5
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	4413      	add	r3, r2
 8002a2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a2e:	461a      	mov	r2, r3
 8002a30:	2302      	movs	r3, #2
 8002a32:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d003      	beq.n	8002a46 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8002a3e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002a40:	6878      	ldr	r0, [r7, #4]
 8002a42:	f000 fcbd 	bl	80033c0 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8002a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a48:	3301      	adds	r3, #1
 8002a4a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8002a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a4e:	085b      	lsrs	r3, r3, #1
 8002a50:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8002a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	f47f af2e 	bne.w	80028b6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f002 fe42 	bl	80056e8 <USB_ReadInterrupts>
 8002a64:	4603      	mov	r3, r0
 8002a66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002a6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002a6e:	d122      	bne.n	8002ab6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	69fa      	ldr	r2, [r7, #28]
 8002a7a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002a7e:	f023 0301 	bic.w	r3, r3, #1
 8002a82:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d108      	bne.n	8002aa0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2200      	movs	r2, #0
 8002a92:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002a96:	2100      	movs	r1, #0
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f000 fea3 	bl	80037e4 <HAL_PCDEx_LPM_Callback>
 8002a9e:	e002      	b.n	8002aa6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f005 f8cd 	bl	8007c40 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	695a      	ldr	r2, [r3, #20]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002ab4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f002 fe14 	bl	80056e8 <USB_ReadInterrupts>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ac6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002aca:	d112      	bne.n	8002af2 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ad2:	689b      	ldr	r3, [r3, #8]
 8002ad4:	f003 0301 	and.w	r3, r3, #1
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d102      	bne.n	8002ae2 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f005 f889 	bl	8007bf4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	695a      	ldr	r2, [r3, #20]
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002af0:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	4618      	mov	r0, r3
 8002af8:	f002 fdf6 	bl	80056e8 <USB_ReadInterrupts>
 8002afc:	4603      	mov	r3, r0
 8002afe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b06:	f040 80b7 	bne.w	8002c78 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002b0a:	69fb      	ldr	r3, [r7, #28]
 8002b0c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002b10:	685b      	ldr	r3, [r3, #4]
 8002b12:	69fa      	ldr	r2, [r7, #28]
 8002b14:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002b18:	f023 0301 	bic.w	r3, r3, #1
 8002b1c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2110      	movs	r1, #16
 8002b24:	4618      	mov	r0, r3
 8002b26:	f001 fec3 	bl	80048b0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002b2e:	e046      	b.n	8002bbe <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b32:	015a      	lsls	r2, r3, #5
 8002b34:	69fb      	ldr	r3, [r7, #28]
 8002b36:	4413      	add	r3, r2
 8002b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002b42:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8002b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b46:	015a      	lsls	r2, r3, #5
 8002b48:	69fb      	ldr	r3, [r7, #28]
 8002b4a:	4413      	add	r3, r2
 8002b4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b54:	0151      	lsls	r1, r2, #5
 8002b56:	69fa      	ldr	r2, [r7, #28]
 8002b58:	440a      	add	r2, r1
 8002b5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002b5e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002b62:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8002b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b66:	015a      	lsls	r2, r3, #5
 8002b68:	69fb      	ldr	r3, [r7, #28]
 8002b6a:	4413      	add	r3, r2
 8002b6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b70:	461a      	mov	r2, r3
 8002b72:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002b76:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002b78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b7a:	015a      	lsls	r2, r3, #5
 8002b7c:	69fb      	ldr	r3, [r7, #28]
 8002b7e:	4413      	add	r3, r2
 8002b80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b88:	0151      	lsls	r1, r2, #5
 8002b8a:	69fa      	ldr	r2, [r7, #28]
 8002b8c:	440a      	add	r2, r1
 8002b8e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002b92:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002b96:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b9a:	015a      	lsls	r2, r3, #5
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ba8:	0151      	lsls	r1, r2, #5
 8002baa:	69fa      	ldr	r2, [r7, #28]
 8002bac:	440a      	add	r2, r1
 8002bae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8002bb2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002bb6:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bba:	3301      	adds	r3, #1
 8002bbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	791b      	ldrb	r3, [r3, #4]
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d3b2      	bcc.n	8002b30 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002bca:	69fb      	ldr	r3, [r7, #28]
 8002bcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bd0:	69db      	ldr	r3, [r3, #28]
 8002bd2:	69fa      	ldr	r2, [r7, #28]
 8002bd4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bd8:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002bdc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	7bdb      	ldrb	r3, [r3, #15]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d016      	beq.n	8002c14 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002bf0:	69fa      	ldr	r2, [r7, #28]
 8002bf2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002bf6:	f043 030b 	orr.w	r3, r3, #11
 8002bfa:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c06:	69fa      	ldr	r2, [r7, #28]
 8002c08:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c0c:	f043 030b 	orr.w	r3, r3, #11
 8002c10:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c12:	e015      	b.n	8002c40 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c1a:	695b      	ldr	r3, [r3, #20]
 8002c1c:	69fa      	ldr	r2, [r7, #28]
 8002c1e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c22:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002c26:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8002c2a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c32:	691b      	ldr	r3, [r3, #16]
 8002c34:	69fa      	ldr	r2, [r7, #28]
 8002c36:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c3a:	f043 030b 	orr.w	r3, r3, #11
 8002c3e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	69fa      	ldr	r2, [r7, #28]
 8002c4a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002c4e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8002c52:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6818      	ldr	r0, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8002c62:	461a      	mov	r2, r3
 8002c64:	f002 fe04 	bl	8005870 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	695a      	ldr	r2, [r3, #20]
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002c76:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f002 fd33 	bl	80056e8 <USB_ReadInterrupts>
 8002c82:	4603      	mov	r3, r0
 8002c84:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c88:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c8c:	d123      	bne.n	8002cd6 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f002 fdc9 	bl	800582a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	f001 fe80 	bl	80049a2 <USB_GetDevSpeed>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	461a      	mov	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681c      	ldr	r4, [r3, #0]
 8002cae:	f001 f9c9 	bl	8004044 <HAL_RCC_GetHCLKFreq>
 8002cb2:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002cb8:	461a      	mov	r2, r3
 8002cba:	4620      	mov	r0, r4
 8002cbc:	f001 fb84 	bl	80043c8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	f004 ff78 	bl	8007bb6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	695a      	ldr	r2, [r3, #20]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002cd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4618      	mov	r0, r3
 8002cdc:	f002 fd04 	bl	80056e8 <USB_ReadInterrupts>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	f003 0308 	and.w	r3, r3, #8
 8002ce6:	2b08      	cmp	r3, #8
 8002ce8:	d10a      	bne.n	8002d00 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002cea:	6878      	ldr	r0, [r7, #4]
 8002cec:	f004 ff55 	bl	8007b9a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	695a      	ldr	r2, [r3, #20]
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f002 0208 	and.w	r2, r2, #8
 8002cfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4618      	mov	r0, r3
 8002d06:	f002 fcef 	bl	80056e8 <USB_ReadInterrupts>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d10:	2b80      	cmp	r3, #128	@ 0x80
 8002d12:	d123      	bne.n	8002d5c <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	699b      	ldr	r3, [r3, #24]
 8002d18:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d1c:	6a3b      	ldr	r3, [r7, #32]
 8002d1e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d20:	2301      	movs	r3, #1
 8002d22:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d24:	e014      	b.n	8002d50 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8002d26:	6879      	ldr	r1, [r7, #4]
 8002d28:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d2a:	4613      	mov	r3, r2
 8002d2c:	00db      	lsls	r3, r3, #3
 8002d2e:	4413      	add	r3, r2
 8002d30:	009b      	lsls	r3, r3, #2
 8002d32:	440b      	add	r3, r1
 8002d34:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002d38:	781b      	ldrb	r3, [r3, #0]
 8002d3a:	2b01      	cmp	r3, #1
 8002d3c:	d105      	bne.n	8002d4a <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	4619      	mov	r1, r3
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f000 fb0a 	bl	800335e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	791b      	ldrb	r3, [r3, #4]
 8002d54:	461a      	mov	r2, r3
 8002d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d3e4      	bcc.n	8002d26 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	4618      	mov	r0, r3
 8002d62:	f002 fcc1 	bl	80056e8 <USB_ReadInterrupts>
 8002d66:	4603      	mov	r3, r0
 8002d68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d6c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002d70:	d13c      	bne.n	8002dec <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002d72:	2301      	movs	r3, #1
 8002d74:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d76:	e02b      	b.n	8002dd0 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d7a:	015a      	lsls	r2, r3, #5
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	4413      	add	r3, r2
 8002d80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002d88:	6879      	ldr	r1, [r7, #4]
 8002d8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	00db      	lsls	r3, r3, #3
 8002d90:	4413      	add	r3, r2
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	440b      	add	r3, r1
 8002d96:	3318      	adds	r3, #24
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	2b01      	cmp	r3, #1
 8002d9c:	d115      	bne.n	8002dca <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002d9e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	da12      	bge.n	8002dca <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8002da4:	6879      	ldr	r1, [r7, #4]
 8002da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002da8:	4613      	mov	r3, r2
 8002daa:	00db      	lsls	r3, r3, #3
 8002dac:	4413      	add	r3, r2
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	3317      	adds	r3, #23
 8002db4:	2201      	movs	r2, #1
 8002db6:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f000 faca 	bl	800335e <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dcc:	3301      	adds	r3, #1
 8002dce:	627b      	str	r3, [r7, #36]	@ 0x24
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	791b      	ldrb	r3, [r3, #4]
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d3cd      	bcc.n	8002d78 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	695a      	ldr	r2, [r3, #20]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002dea:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f002 fc79 	bl	80056e8 <USB_ReadInterrupts>
 8002df6:	4603      	mov	r3, r0
 8002df8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002dfc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8002e00:	d156      	bne.n	8002eb0 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e02:	2301      	movs	r3, #1
 8002e04:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e06:	e045      	b.n	8002e94 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e0a:	015a      	lsls	r2, r3, #5
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	4413      	add	r3, r2
 8002e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e18:	6879      	ldr	r1, [r7, #4]
 8002e1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4413      	add	r3, r2
 8002e22:	009b      	lsls	r3, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002e2a:	781b      	ldrb	r3, [r3, #0]
 8002e2c:	2b01      	cmp	r3, #1
 8002e2e:	d12e      	bne.n	8002e8e <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002e30:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	da2b      	bge.n	8002e8e <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8002e36:	69bb      	ldr	r3, [r7, #24]
 8002e38:	0c1a      	lsrs	r2, r3, #16
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002e40:	4053      	eors	r3, r2
 8002e42:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d121      	bne.n	8002e8e <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002e4a:	6879      	ldr	r1, [r7, #4]
 8002e4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002e4e:	4613      	mov	r3, r2
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	4413      	add	r3, r2
 8002e54:	009b      	lsls	r3, r3, #2
 8002e56:	440b      	add	r3, r1
 8002e58:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002e60:	6a3b      	ldr	r3, [r7, #32]
 8002e62:	699b      	ldr	r3, [r3, #24]
 8002e64:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002e68:	6a3b      	ldr	r3, [r7, #32]
 8002e6a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	695b      	ldr	r3, [r3, #20]
 8002e70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d10a      	bne.n	8002e8e <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002e78:	69fb      	ldr	r3, [r7, #28]
 8002e7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	69fa      	ldr	r2, [r7, #28]
 8002e82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002e86:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e8a:	6053      	str	r3, [r2, #4]
            break;
 8002e8c:	e008      	b.n	8002ea0 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e90:	3301      	adds	r3, #1
 8002e92:	627b      	str	r3, [r7, #36]	@ 0x24
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	791b      	ldrb	r3, [r3, #4]
 8002e98:	461a      	mov	r2, r3
 8002e9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d3b3      	bcc.n	8002e08 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	695a      	ldr	r2, [r3, #20]
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002eae:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f002 fc17 	bl	80056e8 <USB_ReadInterrupts>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002ec0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ec4:	d10a      	bne.n	8002edc <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f004 feec 	bl	8007ca4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	695a      	ldr	r2, [r3, #20]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002eda:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f002 fc01 	bl	80056e8 <USB_ReadInterrupts>
 8002ee6:	4603      	mov	r3, r0
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	2b04      	cmp	r3, #4
 8002eee:	d115      	bne.n	8002f1c <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	f003 0304 	and.w	r3, r3, #4
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d002      	beq.n	8002f08 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f004 fedc 	bl	8007cc0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	6859      	ldr	r1, [r3, #4]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	69ba      	ldr	r2, [r7, #24]
 8002f14:	430a      	orrs	r2, r1
 8002f16:	605a      	str	r2, [r3, #4]
 8002f18:	e000      	b.n	8002f1c <HAL_PCD_IRQHandler+0x93c>
      return;
 8002f1a:	bf00      	nop
    }
  }
}
 8002f1c:	3734      	adds	r7, #52	@ 0x34
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	bd90      	pop	{r4, r7, pc}

08002f22 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002f22:	b580      	push	{r7, lr}
 8002f24:	b082      	sub	sp, #8
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d101      	bne.n	8002f3c <HAL_PCD_SetAddress+0x1a>
 8002f38:	2302      	movs	r3, #2
 8002f3a:	e012      	b.n	8002f62 <HAL_PCD_SetAddress+0x40>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	78fa      	ldrb	r2, [r7, #3]
 8002f48:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	78fa      	ldrb	r2, [r7, #3]
 8002f50:	4611      	mov	r1, r2
 8002f52:	4618      	mov	r0, r3
 8002f54:	f002 fb60 	bl	8005618 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3708      	adds	r7, #8
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}

08002f6a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002f6a:	b580      	push	{r7, lr}
 8002f6c:	b084      	sub	sp, #16
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
 8002f72:	4608      	mov	r0, r1
 8002f74:	4611      	mov	r1, r2
 8002f76:	461a      	mov	r2, r3
 8002f78:	4603      	mov	r3, r0
 8002f7a:	70fb      	strb	r3, [r7, #3]
 8002f7c:	460b      	mov	r3, r1
 8002f7e:	803b      	strh	r3, [r7, #0]
 8002f80:	4613      	mov	r3, r2
 8002f82:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8002f84:	2300      	movs	r3, #0
 8002f86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f88:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	da0f      	bge.n	8002fb0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f90:	78fb      	ldrb	r3, [r7, #3]
 8002f92:	f003 020f 	and.w	r2, r3, #15
 8002f96:	4613      	mov	r3, r2
 8002f98:	00db      	lsls	r3, r3, #3
 8002f9a:	4413      	add	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	3310      	adds	r3, #16
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	3304      	adds	r3, #4
 8002fa6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	2201      	movs	r2, #1
 8002fac:	705a      	strb	r2, [r3, #1]
 8002fae:	e00f      	b.n	8002fd0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002fb0:	78fb      	ldrb	r3, [r7, #3]
 8002fb2:	f003 020f 	and.w	r2, r3, #15
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	00db      	lsls	r3, r3, #3
 8002fba:	4413      	add	r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	3304      	adds	r3, #4
 8002fc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	2200      	movs	r2, #0
 8002fce:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002fd0:	78fb      	ldrb	r3, [r7, #3]
 8002fd2:	f003 030f 	and.w	r3, r3, #15
 8002fd6:	b2da      	uxtb	r2, r3
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002fdc:	883b      	ldrh	r3, [r7, #0]
 8002fde:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	78ba      	ldrb	r2, [r7, #2]
 8002fea:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	785b      	ldrb	r3, [r3, #1]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d004      	beq.n	8002ffe <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002ffe:	78bb      	ldrb	r3, [r7, #2]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d102      	bne.n	800300a <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	2200      	movs	r2, #0
 8003008:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003010:	2b01      	cmp	r3, #1
 8003012:	d101      	bne.n	8003018 <HAL_PCD_EP_Open+0xae>
 8003014:	2302      	movs	r3, #2
 8003016:	e00e      	b.n	8003036 <HAL_PCD_EP_Open+0xcc>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	68f9      	ldr	r1, [r7, #12]
 8003026:	4618      	mov	r0, r3
 8003028:	f001 fce0 	bl	80049ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8003034:	7afb      	ldrb	r3, [r7, #11]
}
 8003036:	4618      	mov	r0, r3
 8003038:	3710      	adds	r7, #16
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b084      	sub	sp, #16
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
 8003046:	460b      	mov	r3, r1
 8003048:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800304a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800304e:	2b00      	cmp	r3, #0
 8003050:	da0f      	bge.n	8003072 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003052:	78fb      	ldrb	r3, [r7, #3]
 8003054:	f003 020f 	and.w	r2, r3, #15
 8003058:	4613      	mov	r3, r2
 800305a:	00db      	lsls	r3, r3, #3
 800305c:	4413      	add	r3, r2
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	3310      	adds	r3, #16
 8003062:	687a      	ldr	r2, [r7, #4]
 8003064:	4413      	add	r3, r2
 8003066:	3304      	adds	r3, #4
 8003068:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	2201      	movs	r2, #1
 800306e:	705a      	strb	r2, [r3, #1]
 8003070:	e00f      	b.n	8003092 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003072:	78fb      	ldrb	r3, [r7, #3]
 8003074:	f003 020f 	and.w	r2, r3, #15
 8003078:	4613      	mov	r3, r2
 800307a:	00db      	lsls	r3, r3, #3
 800307c:	4413      	add	r3, r2
 800307e:	009b      	lsls	r3, r3, #2
 8003080:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003084:	687a      	ldr	r2, [r7, #4]
 8003086:	4413      	add	r3, r2
 8003088:	3304      	adds	r3, #4
 800308a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8003092:	78fb      	ldrb	r3, [r7, #3]
 8003094:	f003 030f 	and.w	r3, r3, #15
 8003098:	b2da      	uxtb	r2, r3
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80030a4:	2b01      	cmp	r3, #1
 80030a6:	d101      	bne.n	80030ac <HAL_PCD_EP_Close+0x6e>
 80030a8:	2302      	movs	r3, #2
 80030aa:	e00e      	b.n	80030ca <HAL_PCD_EP_Close+0x8c>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	68f9      	ldr	r1, [r7, #12]
 80030ba:	4618      	mov	r0, r3
 80030bc:	f001 fd1e 	bl	8004afc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2200      	movs	r2, #0
 80030c4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80030c8:	2300      	movs	r3, #0
}
 80030ca:	4618      	mov	r0, r3
 80030cc:	3710      	adds	r7, #16
 80030ce:	46bd      	mov	sp, r7
 80030d0:	bd80      	pop	{r7, pc}

080030d2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80030d2:	b580      	push	{r7, lr}
 80030d4:	b086      	sub	sp, #24
 80030d6:	af00      	add	r7, sp, #0
 80030d8:	60f8      	str	r0, [r7, #12]
 80030da:	607a      	str	r2, [r7, #4]
 80030dc:	603b      	str	r3, [r7, #0]
 80030de:	460b      	mov	r3, r1
 80030e0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80030e2:	7afb      	ldrb	r3, [r7, #11]
 80030e4:	f003 020f 	and.w	r2, r3, #15
 80030e8:	4613      	mov	r3, r2
 80030ea:	00db      	lsls	r3, r3, #3
 80030ec:	4413      	add	r3, r2
 80030ee:	009b      	lsls	r3, r3, #2
 80030f0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	4413      	add	r3, r2
 80030f8:	3304      	adds	r3, #4
 80030fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	687a      	ldr	r2, [r7, #4]
 8003100:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8003102:	697b      	ldr	r3, [r7, #20]
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	2200      	movs	r2, #0
 800310c:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	2200      	movs	r2, #0
 8003112:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003114:	7afb      	ldrb	r3, [r7, #11]
 8003116:	f003 030f 	and.w	r3, r3, #15
 800311a:	b2da      	uxtb	r2, r3
 800311c:	697b      	ldr	r3, [r7, #20]
 800311e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	799b      	ldrb	r3, [r3, #6]
 8003124:	2b01      	cmp	r3, #1
 8003126:	d102      	bne.n	800312e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003128:	687a      	ldr	r2, [r7, #4]
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6818      	ldr	r0, [r3, #0]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	799b      	ldrb	r3, [r3, #6]
 8003136:	461a      	mov	r2, r3
 8003138:	6979      	ldr	r1, [r7, #20]
 800313a:	f001 fdbb 	bl	8004cb4 <USB_EPStartXfer>

  return HAL_OK;
 800313e:	2300      	movs	r3, #0
}
 8003140:	4618      	mov	r0, r3
 8003142:	3718      	adds	r7, #24
 8003144:	46bd      	mov	sp, r7
 8003146:	bd80      	pop	{r7, pc}

08003148 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8003148:	b480      	push	{r7}
 800314a:	b083      	sub	sp, #12
 800314c:	af00      	add	r7, sp, #0
 800314e:	6078      	str	r0, [r7, #4]
 8003150:	460b      	mov	r3, r1
 8003152:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8003154:	78fb      	ldrb	r3, [r7, #3]
 8003156:	f003 020f 	and.w	r2, r3, #15
 800315a:	6879      	ldr	r1, [r7, #4]
 800315c:	4613      	mov	r3, r2
 800315e:	00db      	lsls	r3, r3, #3
 8003160:	4413      	add	r3, r2
 8003162:	009b      	lsls	r3, r3, #2
 8003164:	440b      	add	r3, r1
 8003166:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800316a:	681b      	ldr	r3, [r3, #0]
}
 800316c:	4618      	mov	r0, r3
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003176:	4770      	bx	lr

08003178 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	607a      	str	r2, [r7, #4]
 8003182:	603b      	str	r3, [r7, #0]
 8003184:	460b      	mov	r3, r1
 8003186:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003188:	7afb      	ldrb	r3, [r7, #11]
 800318a:	f003 020f 	and.w	r2, r3, #15
 800318e:	4613      	mov	r3, r2
 8003190:	00db      	lsls	r3, r3, #3
 8003192:	4413      	add	r3, r2
 8003194:	009b      	lsls	r3, r3, #2
 8003196:	3310      	adds	r3, #16
 8003198:	68fa      	ldr	r2, [r7, #12]
 800319a:	4413      	add	r3, r2
 800319c:	3304      	adds	r3, #4
 800319e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	683a      	ldr	r2, [r7, #0]
 80031aa:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80031ac:	697b      	ldr	r3, [r7, #20]
 80031ae:	2200      	movs	r2, #0
 80031b0:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2201      	movs	r2, #1
 80031b6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80031b8:	7afb      	ldrb	r3, [r7, #11]
 80031ba:	f003 030f 	and.w	r3, r3, #15
 80031be:	b2da      	uxtb	r2, r3
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	799b      	ldrb	r3, [r3, #6]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d102      	bne.n	80031d2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	697b      	ldr	r3, [r7, #20]
 80031d0:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	6818      	ldr	r0, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	799b      	ldrb	r3, [r3, #6]
 80031da:	461a      	mov	r2, r3
 80031dc:	6979      	ldr	r1, [r7, #20]
 80031de:	f001 fd69 	bl	8004cb4 <USB_EPStartXfer>

  return HAL_OK;
 80031e2:	2300      	movs	r3, #0
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3718      	adds	r7, #24
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	460b      	mov	r3, r1
 80031f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80031f8:	78fb      	ldrb	r3, [r7, #3]
 80031fa:	f003 030f 	and.w	r3, r3, #15
 80031fe:	687a      	ldr	r2, [r7, #4]
 8003200:	7912      	ldrb	r2, [r2, #4]
 8003202:	4293      	cmp	r3, r2
 8003204:	d901      	bls.n	800320a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003206:	2301      	movs	r3, #1
 8003208:	e04f      	b.n	80032aa <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800320a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800320e:	2b00      	cmp	r3, #0
 8003210:	da0f      	bge.n	8003232 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003212:	78fb      	ldrb	r3, [r7, #3]
 8003214:	f003 020f 	and.w	r2, r3, #15
 8003218:	4613      	mov	r3, r2
 800321a:	00db      	lsls	r3, r3, #3
 800321c:	4413      	add	r3, r2
 800321e:	009b      	lsls	r3, r3, #2
 8003220:	3310      	adds	r3, #16
 8003222:	687a      	ldr	r2, [r7, #4]
 8003224:	4413      	add	r3, r2
 8003226:	3304      	adds	r3, #4
 8003228:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2201      	movs	r2, #1
 800322e:	705a      	strb	r2, [r3, #1]
 8003230:	e00d      	b.n	800324e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003232:	78fa      	ldrb	r2, [r7, #3]
 8003234:	4613      	mov	r3, r2
 8003236:	00db      	lsls	r3, r3, #3
 8003238:	4413      	add	r3, r2
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003240:	687a      	ldr	r2, [r7, #4]
 8003242:	4413      	add	r3, r2
 8003244:	3304      	adds	r3, #4
 8003246:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	2200      	movs	r2, #0
 800324c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2201      	movs	r2, #1
 8003252:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003254:	78fb      	ldrb	r3, [r7, #3]
 8003256:	f003 030f 	and.w	r3, r3, #15
 800325a:	b2da      	uxtb	r2, r3
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003266:	2b01      	cmp	r3, #1
 8003268:	d101      	bne.n	800326e <HAL_PCD_EP_SetStall+0x82>
 800326a:	2302      	movs	r3, #2
 800326c:	e01d      	b.n	80032aa <HAL_PCD_EP_SetStall+0xbe>
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	2201      	movs	r2, #1
 8003272:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	68f9      	ldr	r1, [r7, #12]
 800327c:	4618      	mov	r0, r3
 800327e:	f002 f8f7 	bl	8005470 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003282:	78fb      	ldrb	r3, [r7, #3]
 8003284:	f003 030f 	and.w	r3, r3, #15
 8003288:	2b00      	cmp	r3, #0
 800328a:	d109      	bne.n	80032a0 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6818      	ldr	r0, [r3, #0]
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	7999      	ldrb	r1, [r3, #6]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800329a:	461a      	mov	r2, r3
 800329c:	f002 fae8 	bl	8005870 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2200      	movs	r2, #0
 80032a4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80032a8:	2300      	movs	r3, #0
}
 80032aa:	4618      	mov	r0, r3
 80032ac:	3710      	adds	r7, #16
 80032ae:	46bd      	mov	sp, r7
 80032b0:	bd80      	pop	{r7, pc}

080032b2 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80032b2:	b580      	push	{r7, lr}
 80032b4:	b084      	sub	sp, #16
 80032b6:	af00      	add	r7, sp, #0
 80032b8:	6078      	str	r0, [r7, #4]
 80032ba:	460b      	mov	r3, r1
 80032bc:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80032be:	78fb      	ldrb	r3, [r7, #3]
 80032c0:	f003 030f 	and.w	r3, r3, #15
 80032c4:	687a      	ldr	r2, [r7, #4]
 80032c6:	7912      	ldrb	r2, [r2, #4]
 80032c8:	4293      	cmp	r3, r2
 80032ca:	d901      	bls.n	80032d0 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e042      	b.n	8003356 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80032d0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	da0f      	bge.n	80032f8 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80032d8:	78fb      	ldrb	r3, [r7, #3]
 80032da:	f003 020f 	and.w	r2, r3, #15
 80032de:	4613      	mov	r3, r2
 80032e0:	00db      	lsls	r3, r3, #3
 80032e2:	4413      	add	r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	3310      	adds	r3, #16
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	4413      	add	r3, r2
 80032ec:	3304      	adds	r3, #4
 80032ee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	2201      	movs	r2, #1
 80032f4:	705a      	strb	r2, [r3, #1]
 80032f6:	e00f      	b.n	8003318 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80032f8:	78fb      	ldrb	r3, [r7, #3]
 80032fa:	f003 020f 	and.w	r2, r3, #15
 80032fe:	4613      	mov	r3, r2
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	4413      	add	r3, r2
 800330e:	3304      	adds	r3, #4
 8003310:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	2200      	movs	r2, #0
 800331c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800331e:	78fb      	ldrb	r3, [r7, #3]
 8003320:	f003 030f 	and.w	r3, r3, #15
 8003324:	b2da      	uxtb	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003330:	2b01      	cmp	r3, #1
 8003332:	d101      	bne.n	8003338 <HAL_PCD_EP_ClrStall+0x86>
 8003334:	2302      	movs	r3, #2
 8003336:	e00e      	b.n	8003356 <HAL_PCD_EP_ClrStall+0xa4>
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2201      	movs	r2, #1
 800333c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	68f9      	ldr	r1, [r7, #12]
 8003346:	4618      	mov	r0, r3
 8003348:	f002 f900 	bl	800554c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	2200      	movs	r2, #0
 8003350:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003354:	2300      	movs	r3, #0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3710      	adds	r7, #16
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}

0800335e <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800335e:	b580      	push	{r7, lr}
 8003360:	b084      	sub	sp, #16
 8003362:	af00      	add	r7, sp, #0
 8003364:	6078      	str	r0, [r7, #4]
 8003366:	460b      	mov	r3, r1
 8003368:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800336a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800336e:	2b00      	cmp	r3, #0
 8003370:	da0c      	bge.n	800338c <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003372:	78fb      	ldrb	r3, [r7, #3]
 8003374:	f003 020f 	and.w	r2, r3, #15
 8003378:	4613      	mov	r3, r2
 800337a:	00db      	lsls	r3, r3, #3
 800337c:	4413      	add	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	3310      	adds	r3, #16
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	4413      	add	r3, r2
 8003386:	3304      	adds	r3, #4
 8003388:	60fb      	str	r3, [r7, #12]
 800338a:	e00c      	b.n	80033a6 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800338c:	78fb      	ldrb	r3, [r7, #3]
 800338e:	f003 020f 	and.w	r2, r3, #15
 8003392:	4613      	mov	r3, r2
 8003394:	00db      	lsls	r3, r3, #3
 8003396:	4413      	add	r3, r2
 8003398:	009b      	lsls	r3, r3, #2
 800339a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800339e:	687a      	ldr	r2, [r7, #4]
 80033a0:	4413      	add	r3, r2
 80033a2:	3304      	adds	r3, #4
 80033a4:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	68f9      	ldr	r1, [r7, #12]
 80033ac:	4618      	mov	r0, r3
 80033ae:	f001 ff1f 	bl	80051f0 <USB_EPStopXfer>
 80033b2:	4603      	mov	r3, r0
 80033b4:	72fb      	strb	r3, [r7, #11]

  return ret;
 80033b6:	7afb      	ldrb	r3, [r7, #11]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	b08a      	sub	sp, #40	@ 0x28
 80033c4:	af02      	add	r7, sp, #8
 80033c6:	6078      	str	r0, [r7, #4]
 80033c8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033d0:	697b      	ldr	r3, [r7, #20]
 80033d2:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80033d4:	683a      	ldr	r2, [r7, #0]
 80033d6:	4613      	mov	r3, r2
 80033d8:	00db      	lsls	r3, r3, #3
 80033da:	4413      	add	r3, r2
 80033dc:	009b      	lsls	r3, r3, #2
 80033de:	3310      	adds	r3, #16
 80033e0:	687a      	ldr	r2, [r7, #4]
 80033e2:	4413      	add	r3, r2
 80033e4:	3304      	adds	r3, #4
 80033e6:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	695a      	ldr	r2, [r3, #20]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	691b      	ldr	r3, [r3, #16]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d901      	bls.n	80033f8 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e06b      	b.n	80034d0 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	691a      	ldr	r2, [r3, #16]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	1ad3      	subs	r3, r2, r3
 8003402:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	69fa      	ldr	r2, [r7, #28]
 800340a:	429a      	cmp	r2, r3
 800340c:	d902      	bls.n	8003414 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	3303      	adds	r3, #3
 8003418:	089b      	lsrs	r3, r3, #2
 800341a:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800341c:	e02a      	b.n	8003474 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	691a      	ldr	r2, [r3, #16]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	695b      	ldr	r3, [r3, #20]
 8003426:	1ad3      	subs	r3, r2, r3
 8003428:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	69fa      	ldr	r2, [r7, #28]
 8003430:	429a      	cmp	r2, r3
 8003432:	d902      	bls.n	800343a <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	689b      	ldr	r3, [r3, #8]
 8003438:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800343a:	69fb      	ldr	r3, [r7, #28]
 800343c:	3303      	adds	r3, #3
 800343e:	089b      	lsrs	r3, r3, #2
 8003440:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	68d9      	ldr	r1, [r3, #12]
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	b2da      	uxtb	r2, r3
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003452:	9300      	str	r3, [sp, #0]
 8003454:	4603      	mov	r3, r0
 8003456:	6978      	ldr	r0, [r7, #20]
 8003458:	f001 ff74 	bl	8005344 <USB_WritePacket>

    ep->xfer_buff  += len;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	68da      	ldr	r2, [r3, #12]
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	441a      	add	r2, r3
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	695a      	ldr	r2, [r3, #20]
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	441a      	add	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	015a      	lsls	r2, r3, #5
 8003478:	693b      	ldr	r3, [r7, #16]
 800347a:	4413      	add	r3, r2
 800347c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	429a      	cmp	r2, r3
 8003488:	d809      	bhi.n	800349e <PCD_WriteEmptyTxFifo+0xde>
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	695a      	ldr	r2, [r3, #20]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003492:	429a      	cmp	r2, r3
 8003494:	d203      	bcs.n	800349e <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	691b      	ldr	r3, [r3, #16]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d1bf      	bne.n	800341e <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	691a      	ldr	r2, [r3, #16]
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d811      	bhi.n	80034ce <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	f003 030f 	and.w	r3, r3, #15
 80034b0:	2201      	movs	r2, #1
 80034b2:	fa02 f303 	lsl.w	r3, r2, r3
 80034b6:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80034be:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	6939      	ldr	r1, [r7, #16]
 80034c6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80034ca:	4013      	ands	r3, r2
 80034cc:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80034ce:	2300      	movs	r3, #0
}
 80034d0:	4618      	mov	r0, r3
 80034d2:	3720      	adds	r7, #32
 80034d4:	46bd      	mov	sp, r7
 80034d6:	bd80      	pop	{r7, pc}

080034d8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	b088      	sub	sp, #32
 80034dc:	af00      	add	r7, sp, #0
 80034de:	6078      	str	r0, [r7, #4]
 80034e0:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80034e8:	69fb      	ldr	r3, [r7, #28]
 80034ea:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80034ec:	69fb      	ldr	r3, [r7, #28]
 80034ee:	333c      	adds	r3, #60	@ 0x3c
 80034f0:	3304      	adds	r3, #4
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	015a      	lsls	r2, r3, #5
 80034fa:	69bb      	ldr	r3, [r7, #24]
 80034fc:	4413      	add	r3, r2
 80034fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	799b      	ldrb	r3, [r3, #6]
 800350a:	2b01      	cmp	r3, #1
 800350c:	d17b      	bne.n	8003606 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800350e:	693b      	ldr	r3, [r7, #16]
 8003510:	f003 0308 	and.w	r3, r3, #8
 8003514:	2b00      	cmp	r3, #0
 8003516:	d015      	beq.n	8003544 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	4a61      	ldr	r2, [pc, #388]	@ (80036a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800351c:	4293      	cmp	r3, r2
 800351e:	f240 80b9 	bls.w	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003528:	2b00      	cmp	r3, #0
 800352a:	f000 80b3 	beq.w	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	015a      	lsls	r2, r3, #5
 8003532:	69bb      	ldr	r3, [r7, #24]
 8003534:	4413      	add	r3, r2
 8003536:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800353a:	461a      	mov	r2, r3
 800353c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003540:	6093      	str	r3, [r2, #8]
 8003542:	e0a7      	b.n	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003544:	693b      	ldr	r3, [r7, #16]
 8003546:	f003 0320 	and.w	r3, r3, #32
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800354e:	683b      	ldr	r3, [r7, #0]
 8003550:	015a      	lsls	r2, r3, #5
 8003552:	69bb      	ldr	r3, [r7, #24]
 8003554:	4413      	add	r3, r2
 8003556:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800355a:	461a      	mov	r2, r3
 800355c:	2320      	movs	r3, #32
 800355e:	6093      	str	r3, [r2, #8]
 8003560:	e098      	b.n	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003562:	693b      	ldr	r3, [r7, #16]
 8003564:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003568:	2b00      	cmp	r3, #0
 800356a:	f040 8093 	bne.w	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	4a4b      	ldr	r2, [pc, #300]	@ (80036a0 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d90f      	bls.n	8003596 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003576:	693b      	ldr	r3, [r7, #16]
 8003578:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800357c:	2b00      	cmp	r3, #0
 800357e:	d00a      	beq.n	8003596 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003580:	683b      	ldr	r3, [r7, #0]
 8003582:	015a      	lsls	r2, r3, #5
 8003584:	69bb      	ldr	r3, [r7, #24]
 8003586:	4413      	add	r3, r2
 8003588:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800358c:	461a      	mov	r2, r3
 800358e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003592:	6093      	str	r3, [r2, #8]
 8003594:	e07e      	b.n	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003596:	683a      	ldr	r2, [r7, #0]
 8003598:	4613      	mov	r3, r2
 800359a:	00db      	lsls	r3, r3, #3
 800359c:	4413      	add	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80035a4:	687a      	ldr	r2, [r7, #4]
 80035a6:	4413      	add	r3, r2
 80035a8:	3304      	adds	r3, #4
 80035aa:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a1a      	ldr	r2, [r3, #32]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	0159      	lsls	r1, r3, #5
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	440b      	add	r3, r1
 80035b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80035bc:	691b      	ldr	r3, [r3, #16]
 80035be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035c2:	1ad2      	subs	r2, r2, r3
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d114      	bne.n	80035f8 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	691b      	ldr	r3, [r3, #16]
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d109      	bne.n	80035ea <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6818      	ldr	r0, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80035e0:	461a      	mov	r2, r3
 80035e2:	2101      	movs	r1, #1
 80035e4:	f002 f944 	bl	8005870 <USB_EP0_OutStart>
 80035e8:	e006      	b.n	80035f8 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	68da      	ldr	r2, [r3, #12]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	441a      	add	r2, r3
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	4619      	mov	r1, r3
 80035fe:	6878      	ldr	r0, [r7, #4]
 8003600:	f004 fa96 	bl	8007b30 <HAL_PCD_DataOutStageCallback>
 8003604:	e046      	b.n	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	4a26      	ldr	r2, [pc, #152]	@ (80036a4 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800360a:	4293      	cmp	r3, r2
 800360c:	d124      	bne.n	8003658 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800360e:	693b      	ldr	r3, [r7, #16]
 8003610:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00a      	beq.n	800362e <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003618:	683b      	ldr	r3, [r7, #0]
 800361a:	015a      	lsls	r2, r3, #5
 800361c:	69bb      	ldr	r3, [r7, #24]
 800361e:	4413      	add	r3, r2
 8003620:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003624:	461a      	mov	r2, r3
 8003626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800362a:	6093      	str	r3, [r2, #8]
 800362c:	e032      	b.n	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800362e:	693b      	ldr	r3, [r7, #16]
 8003630:	f003 0320 	and.w	r3, r3, #32
 8003634:	2b00      	cmp	r3, #0
 8003636:	d008      	beq.n	800364a <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	015a      	lsls	r2, r3, #5
 800363c:	69bb      	ldr	r3, [r7, #24]
 800363e:	4413      	add	r3, r2
 8003640:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003644:	461a      	mov	r2, r3
 8003646:	2320      	movs	r3, #32
 8003648:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	b2db      	uxtb	r3, r3
 800364e:	4619      	mov	r1, r3
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f004 fa6d 	bl	8007b30 <HAL_PCD_DataOutStageCallback>
 8003656:	e01d      	b.n	8003694 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	2b00      	cmp	r3, #0
 800365c:	d114      	bne.n	8003688 <PCD_EP_OutXfrComplete_int+0x1b0>
 800365e:	6879      	ldr	r1, [r7, #4]
 8003660:	683a      	ldr	r2, [r7, #0]
 8003662:	4613      	mov	r3, r2
 8003664:	00db      	lsls	r3, r3, #3
 8003666:	4413      	add	r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	440b      	add	r3, r1
 800366c:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d108      	bne.n	8003688 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	6818      	ldr	r0, [r3, #0]
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003680:	461a      	mov	r2, r3
 8003682:	2100      	movs	r1, #0
 8003684:	f002 f8f4 	bl	8005870 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	b2db      	uxtb	r3, r3
 800368c:	4619      	mov	r1, r3
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f004 fa4e 	bl	8007b30 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3720      	adds	r7, #32
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	4f54300a 	.word	0x4f54300a
 80036a4:	4f54310a 	.word	0x4f54310a

080036a8 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b086      	sub	sp, #24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80036bc:	697b      	ldr	r3, [r7, #20]
 80036be:	333c      	adds	r3, #60	@ 0x3c
 80036c0:	3304      	adds	r3, #4
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80036c6:	683b      	ldr	r3, [r7, #0]
 80036c8:	015a      	lsls	r2, r3, #5
 80036ca:	693b      	ldr	r3, [r7, #16]
 80036cc:	4413      	add	r3, r2
 80036ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	4a15      	ldr	r2, [pc, #84]	@ (8003730 <PCD_EP_OutSetupPacket_int+0x88>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d90e      	bls.n	80036fc <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80036de:	68bb      	ldr	r3, [r7, #8]
 80036e0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d009      	beq.n	80036fc <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	015a      	lsls	r2, r3, #5
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	4413      	add	r3, r2
 80036f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036f4:	461a      	mov	r2, r3
 80036f6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80036fa:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f004 fa05 	bl	8007b0c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	4a0a      	ldr	r2, [pc, #40]	@ (8003730 <PCD_EP_OutSetupPacket_int+0x88>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d90c      	bls.n	8003724 <PCD_EP_OutSetupPacket_int+0x7c>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	799b      	ldrb	r3, [r3, #6]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d108      	bne.n	8003724 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6818      	ldr	r0, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800371c:	461a      	mov	r2, r3
 800371e:	2101      	movs	r1, #1
 8003720:	f002 f8a6 	bl	8005870 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003724:	2300      	movs	r3, #0
}
 8003726:	4618      	mov	r0, r3
 8003728:	3718      	adds	r7, #24
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	4f54300a 	.word	0x4f54300a

08003734 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
 800373c:	460b      	mov	r3, r1
 800373e:	70fb      	strb	r3, [r7, #3]
 8003740:	4613      	mov	r3, r2
 8003742:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374a:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800374c:	78fb      	ldrb	r3, [r7, #3]
 800374e:	2b00      	cmp	r3, #0
 8003750:	d107      	bne.n	8003762 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003752:	883b      	ldrh	r3, [r7, #0]
 8003754:	0419      	lsls	r1, r3, #16
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	430a      	orrs	r2, r1
 800375e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003760:	e028      	b.n	80037b4 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003768:	0c1b      	lsrs	r3, r3, #16
 800376a:	68ba      	ldr	r2, [r7, #8]
 800376c:	4413      	add	r3, r2
 800376e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003770:	2300      	movs	r3, #0
 8003772:	73fb      	strb	r3, [r7, #15]
 8003774:	e00d      	b.n	8003792 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	7bfb      	ldrb	r3, [r7, #15]
 800377c:	3340      	adds	r3, #64	@ 0x40
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	4413      	add	r3, r2
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	0c1b      	lsrs	r3, r3, #16
 8003786:	68ba      	ldr	r2, [r7, #8]
 8003788:	4413      	add	r3, r2
 800378a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800378c:	7bfb      	ldrb	r3, [r7, #15]
 800378e:	3301      	adds	r3, #1
 8003790:	73fb      	strb	r3, [r7, #15]
 8003792:	7bfa      	ldrb	r2, [r7, #15]
 8003794:	78fb      	ldrb	r3, [r7, #3]
 8003796:	3b01      	subs	r3, #1
 8003798:	429a      	cmp	r2, r3
 800379a:	d3ec      	bcc.n	8003776 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800379c:	883b      	ldrh	r3, [r7, #0]
 800379e:	0418      	lsls	r0, r3, #16
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6819      	ldr	r1, [r3, #0]
 80037a4:	78fb      	ldrb	r3, [r7, #3]
 80037a6:	3b01      	subs	r3, #1
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	4302      	orrs	r2, r0
 80037ac:	3340      	adds	r3, #64	@ 0x40
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	440b      	add	r3, r1
 80037b2:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80037b4:	2300      	movs	r3, #0
}
 80037b6:	4618      	mov	r0, r3
 80037b8:	3714      	adds	r7, #20
 80037ba:	46bd      	mov	sp, r7
 80037bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c0:	4770      	bx	lr

080037c2 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80037c2:	b480      	push	{r7}
 80037c4:	b083      	sub	sp, #12
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	6078      	str	r0, [r7, #4]
 80037ca:	460b      	mov	r3, r1
 80037cc:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	887a      	ldrh	r2, [r7, #2]
 80037d4:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80037d6:	2300      	movs	r3, #0
}
 80037d8:	4618      	mov	r0, r3
 80037da:	370c      	adds	r7, #12
 80037dc:	46bd      	mov	sp, r7
 80037de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e2:	4770      	bx	lr

080037e4 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b083      	sub	sp, #12
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
 80037ec:	460b      	mov	r3, r1
 80037ee:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80037f0:	bf00      	nop
 80037f2:	370c      	adds	r7, #12
 80037f4:	46bd      	mov	sp, r7
 80037f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fa:	4770      	bx	lr

080037fc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b086      	sub	sp, #24
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e267      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f003 0301 	and.w	r3, r3, #1
 8003816:	2b00      	cmp	r3, #0
 8003818:	d075      	beq.n	8003906 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800381a:	4b88      	ldr	r3, [pc, #544]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	f003 030c 	and.w	r3, r3, #12
 8003822:	2b04      	cmp	r3, #4
 8003824:	d00c      	beq.n	8003840 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003826:	4b85      	ldr	r3, [pc, #532]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800382e:	2b08      	cmp	r3, #8
 8003830:	d112      	bne.n	8003858 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003832:	4b82      	ldr	r3, [pc, #520]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800383a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800383e:	d10b      	bne.n	8003858 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003840:	4b7e      	ldr	r3, [pc, #504]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d05b      	beq.n	8003904 <HAL_RCC_OscConfig+0x108>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d157      	bne.n	8003904 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e242      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003860:	d106      	bne.n	8003870 <HAL_RCC_OscConfig+0x74>
 8003862:	4b76      	ldr	r3, [pc, #472]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a75      	ldr	r2, [pc, #468]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003868:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800386c:	6013      	str	r3, [r2, #0]
 800386e:	e01d      	b.n	80038ac <HAL_RCC_OscConfig+0xb0>
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003878:	d10c      	bne.n	8003894 <HAL_RCC_OscConfig+0x98>
 800387a:	4b70      	ldr	r3, [pc, #448]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	4a6f      	ldr	r2, [pc, #444]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003880:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003884:	6013      	str	r3, [r2, #0]
 8003886:	4b6d      	ldr	r3, [pc, #436]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	4a6c      	ldr	r2, [pc, #432]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 800388c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003890:	6013      	str	r3, [r2, #0]
 8003892:	e00b      	b.n	80038ac <HAL_RCC_OscConfig+0xb0>
 8003894:	4b69      	ldr	r3, [pc, #420]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	4a68      	ldr	r2, [pc, #416]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 800389a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800389e:	6013      	str	r3, [r2, #0]
 80038a0:	4b66      	ldr	r3, [pc, #408]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a65      	ldr	r2, [pc, #404]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 80038a6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80038aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d013      	beq.n	80038dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b4:	f7fd f978 	bl	8000ba8 <HAL_GetTick>
 80038b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ba:	e008      	b.n	80038ce <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038bc:	f7fd f974 	bl	8000ba8 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	2b64      	cmp	r3, #100	@ 0x64
 80038c8:	d901      	bls.n	80038ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80038ca:	2303      	movs	r3, #3
 80038cc:	e207      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038ce:	4b5b      	ldr	r3, [pc, #364]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d0f0      	beq.n	80038bc <HAL_RCC_OscConfig+0xc0>
 80038da:	e014      	b.n	8003906 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038dc:	f7fd f964 	bl	8000ba8 <HAL_GetTick>
 80038e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038e2:	e008      	b.n	80038f6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80038e4:	f7fd f960 	bl	8000ba8 <HAL_GetTick>
 80038e8:	4602      	mov	r2, r0
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	1ad3      	subs	r3, r2, r3
 80038ee:	2b64      	cmp	r3, #100	@ 0x64
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e1f3      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80038f6:	4b51      	ldr	r3, [pc, #324]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d1f0      	bne.n	80038e4 <HAL_RCC_OscConfig+0xe8>
 8003902:	e000      	b.n	8003906 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003904:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f003 0302 	and.w	r3, r3, #2
 800390e:	2b00      	cmp	r3, #0
 8003910:	d063      	beq.n	80039da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003912:	4b4a      	ldr	r3, [pc, #296]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f003 030c 	and.w	r3, r3, #12
 800391a:	2b00      	cmp	r3, #0
 800391c:	d00b      	beq.n	8003936 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800391e:	4b47      	ldr	r3, [pc, #284]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003926:	2b08      	cmp	r3, #8
 8003928:	d11c      	bne.n	8003964 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800392a:	4b44      	ldr	r3, [pc, #272]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 800392c:	685b      	ldr	r3, [r3, #4]
 800392e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003932:	2b00      	cmp	r3, #0
 8003934:	d116      	bne.n	8003964 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003936:	4b41      	ldr	r3, [pc, #260]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
 800393e:	2b00      	cmp	r3, #0
 8003940:	d005      	beq.n	800394e <HAL_RCC_OscConfig+0x152>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	68db      	ldr	r3, [r3, #12]
 8003946:	2b01      	cmp	r3, #1
 8003948:	d001      	beq.n	800394e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e1c7      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800394e:	4b3b      	ldr	r3, [pc, #236]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	691b      	ldr	r3, [r3, #16]
 800395a:	00db      	lsls	r3, r3, #3
 800395c:	4937      	ldr	r1, [pc, #220]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 800395e:	4313      	orrs	r3, r2
 8003960:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003962:	e03a      	b.n	80039da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d020      	beq.n	80039ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800396c:	4b34      	ldr	r3, [pc, #208]	@ (8003a40 <HAL_RCC_OscConfig+0x244>)
 800396e:	2201      	movs	r2, #1
 8003970:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003972:	f7fd f919 	bl	8000ba8 <HAL_GetTick>
 8003976:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003978:	e008      	b.n	800398c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800397a:	f7fd f915 	bl	8000ba8 <HAL_GetTick>
 800397e:	4602      	mov	r2, r0
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	1ad3      	subs	r3, r2, r3
 8003984:	2b02      	cmp	r3, #2
 8003986:	d901      	bls.n	800398c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003988:	2303      	movs	r3, #3
 800398a:	e1a8      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800398c:	4b2b      	ldr	r3, [pc, #172]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0302 	and.w	r3, r3, #2
 8003994:	2b00      	cmp	r3, #0
 8003996:	d0f0      	beq.n	800397a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003998:	4b28      	ldr	r3, [pc, #160]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	00db      	lsls	r3, r3, #3
 80039a6:	4925      	ldr	r1, [pc, #148]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	600b      	str	r3, [r1, #0]
 80039ac:	e015      	b.n	80039da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80039ae:	4b24      	ldr	r3, [pc, #144]	@ (8003a40 <HAL_RCC_OscConfig+0x244>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039b4:	f7fd f8f8 	bl	8000ba8 <HAL_GetTick>
 80039b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ba:	e008      	b.n	80039ce <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80039bc:	f7fd f8f4 	bl	8000ba8 <HAL_GetTick>
 80039c0:	4602      	mov	r2, r0
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	2b02      	cmp	r3, #2
 80039c8:	d901      	bls.n	80039ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e187      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80039ce:	4b1b      	ldr	r3, [pc, #108]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f003 0302 	and.w	r3, r3, #2
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1f0      	bne.n	80039bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f003 0308 	and.w	r3, r3, #8
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d036      	beq.n	8003a54 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d016      	beq.n	8003a1c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80039ee:	4b15      	ldr	r3, [pc, #84]	@ (8003a44 <HAL_RCC_OscConfig+0x248>)
 80039f0:	2201      	movs	r2, #1
 80039f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039f4:	f7fd f8d8 	bl	8000ba8 <HAL_GetTick>
 80039f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80039fa:	e008      	b.n	8003a0e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80039fc:	f7fd f8d4 	bl	8000ba8 <HAL_GetTick>
 8003a00:	4602      	mov	r2, r0
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	1ad3      	subs	r3, r2, r3
 8003a06:	2b02      	cmp	r3, #2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e167      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003a0e:	4b0b      	ldr	r3, [pc, #44]	@ (8003a3c <HAL_RCC_OscConfig+0x240>)
 8003a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d0f0      	beq.n	80039fc <HAL_RCC_OscConfig+0x200>
 8003a1a:	e01b      	b.n	8003a54 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003a1c:	4b09      	ldr	r3, [pc, #36]	@ (8003a44 <HAL_RCC_OscConfig+0x248>)
 8003a1e:	2200      	movs	r2, #0
 8003a20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003a22:	f7fd f8c1 	bl	8000ba8 <HAL_GetTick>
 8003a26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a28:	e00e      	b.n	8003a48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003a2a:	f7fd f8bd 	bl	8000ba8 <HAL_GetTick>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	1ad3      	subs	r3, r2, r3
 8003a34:	2b02      	cmp	r3, #2
 8003a36:	d907      	bls.n	8003a48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003a38:	2303      	movs	r3, #3
 8003a3a:	e150      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	42470000 	.word	0x42470000
 8003a44:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003a48:	4b88      	ldr	r3, [pc, #544]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003a4c:	f003 0302 	and.w	r3, r3, #2
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d1ea      	bne.n	8003a2a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 0304 	and.w	r3, r3, #4
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	f000 8097 	beq.w	8003b90 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a62:	2300      	movs	r3, #0
 8003a64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a66:	4b81      	ldr	r3, [pc, #516]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d10f      	bne.n	8003a92 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a72:	2300      	movs	r3, #0
 8003a74:	60bb      	str	r3, [r7, #8]
 8003a76:	4b7d      	ldr	r3, [pc, #500]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003a78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a7a:	4a7c      	ldr	r2, [pc, #496]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003a7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a80:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a82:	4b7a      	ldr	r3, [pc, #488]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003a84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8a:	60bb      	str	r3, [r7, #8]
 8003a8c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a8e:	2301      	movs	r3, #1
 8003a90:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a92:	4b77      	ldr	r3, [pc, #476]	@ (8003c70 <HAL_RCC_OscConfig+0x474>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d118      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a9e:	4b74      	ldr	r3, [pc, #464]	@ (8003c70 <HAL_RCC_OscConfig+0x474>)
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	4a73      	ldr	r2, [pc, #460]	@ (8003c70 <HAL_RCC_OscConfig+0x474>)
 8003aa4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aa8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003aaa:	f7fd f87d 	bl	8000ba8 <HAL_GetTick>
 8003aae:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ab0:	e008      	b.n	8003ac4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab2:	f7fd f879 	bl	8000ba8 <HAL_GetTick>
 8003ab6:	4602      	mov	r2, r0
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	2b02      	cmp	r3, #2
 8003abe:	d901      	bls.n	8003ac4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ac0:	2303      	movs	r3, #3
 8003ac2:	e10c      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ac4:	4b6a      	ldr	r3, [pc, #424]	@ (8003c70 <HAL_RCC_OscConfig+0x474>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d0f0      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	689b      	ldr	r3, [r3, #8]
 8003ad4:	2b01      	cmp	r3, #1
 8003ad6:	d106      	bne.n	8003ae6 <HAL_RCC_OscConfig+0x2ea>
 8003ad8:	4b64      	ldr	r3, [pc, #400]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003adc:	4a63      	ldr	r2, [pc, #396]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003ade:	f043 0301 	orr.w	r3, r3, #1
 8003ae2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ae4:	e01c      	b.n	8003b20 <HAL_RCC_OscConfig+0x324>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	2b05      	cmp	r3, #5
 8003aec:	d10c      	bne.n	8003b08 <HAL_RCC_OscConfig+0x30c>
 8003aee:	4b5f      	ldr	r3, [pc, #380]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003af0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003af2:	4a5e      	ldr	r2, [pc, #376]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003af4:	f043 0304 	orr.w	r3, r3, #4
 8003af8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003afa:	4b5c      	ldr	r3, [pc, #368]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003afe:	4a5b      	ldr	r2, [pc, #364]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b00:	f043 0301 	orr.w	r3, r3, #1
 8003b04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b06:	e00b      	b.n	8003b20 <HAL_RCC_OscConfig+0x324>
 8003b08:	4b58      	ldr	r3, [pc, #352]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b0c:	4a57      	ldr	r2, [pc, #348]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b0e:	f023 0301 	bic.w	r3, r3, #1
 8003b12:	6713      	str	r3, [r2, #112]	@ 0x70
 8003b14:	4b55      	ldr	r3, [pc, #340]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b18:	4a54      	ldr	r2, [pc, #336]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b1a:	f023 0304 	bic.w	r3, r3, #4
 8003b1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d015      	beq.n	8003b54 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b28:	f7fd f83e 	bl	8000ba8 <HAL_GetTick>
 8003b2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b2e:	e00a      	b.n	8003b46 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b30:	f7fd f83a 	bl	8000ba8 <HAL_GetTick>
 8003b34:	4602      	mov	r2, r0
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	1ad3      	subs	r3, r2, r3
 8003b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d901      	bls.n	8003b46 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003b42:	2303      	movs	r3, #3
 8003b44:	e0cb      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003b46:	4b49      	ldr	r3, [pc, #292]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b4a:	f003 0302 	and.w	r3, r3, #2
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d0ee      	beq.n	8003b30 <HAL_RCC_OscConfig+0x334>
 8003b52:	e014      	b.n	8003b7e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b54:	f7fd f828 	bl	8000ba8 <HAL_GetTick>
 8003b58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b5a:	e00a      	b.n	8003b72 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b5c:	f7fd f824 	bl	8000ba8 <HAL_GetTick>
 8003b60:	4602      	mov	r2, r0
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	1ad3      	subs	r3, r2, r3
 8003b66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d901      	bls.n	8003b72 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003b6e:	2303      	movs	r3, #3
 8003b70:	e0b5      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b72:	4b3e      	ldr	r3, [pc, #248]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b76:	f003 0302 	and.w	r3, r3, #2
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1ee      	bne.n	8003b5c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003b7e:	7dfb      	ldrb	r3, [r7, #23]
 8003b80:	2b01      	cmp	r3, #1
 8003b82:	d105      	bne.n	8003b90 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b84:	4b39      	ldr	r3, [pc, #228]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b88:	4a38      	ldr	r2, [pc, #224]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b8a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b8e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	699b      	ldr	r3, [r3, #24]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	f000 80a1 	beq.w	8003cdc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b9a:	4b34      	ldr	r3, [pc, #208]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003b9c:	689b      	ldr	r3, [r3, #8]
 8003b9e:	f003 030c 	and.w	r3, r3, #12
 8003ba2:	2b08      	cmp	r3, #8
 8003ba4:	d05c      	beq.n	8003c60 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	699b      	ldr	r3, [r3, #24]
 8003baa:	2b02      	cmp	r3, #2
 8003bac:	d141      	bne.n	8003c32 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bae:	4b31      	ldr	r3, [pc, #196]	@ (8003c74 <HAL_RCC_OscConfig+0x478>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bb4:	f7fc fff8 	bl	8000ba8 <HAL_GetTick>
 8003bb8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bba:	e008      	b.n	8003bce <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bbc:	f7fc fff4 	bl	8000ba8 <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	693b      	ldr	r3, [r7, #16]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e087      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bce:	4b27      	ldr	r3, [pc, #156]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1f0      	bne.n	8003bbc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	69da      	ldr	r2, [r3, #28]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	431a      	orrs	r2, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003be8:	019b      	lsls	r3, r3, #6
 8003bea:	431a      	orrs	r2, r3
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf0:	085b      	lsrs	r3, r3, #1
 8003bf2:	3b01      	subs	r3, #1
 8003bf4:	041b      	lsls	r3, r3, #16
 8003bf6:	431a      	orrs	r2, r3
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bfc:	061b      	lsls	r3, r3, #24
 8003bfe:	491b      	ldr	r1, [pc, #108]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c04:	4b1b      	ldr	r3, [pc, #108]	@ (8003c74 <HAL_RCC_OscConfig+0x478>)
 8003c06:	2201      	movs	r2, #1
 8003c08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c0a:	f7fc ffcd 	bl	8000ba8 <HAL_GetTick>
 8003c0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c10:	e008      	b.n	8003c24 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c12:	f7fc ffc9 	bl	8000ba8 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	d901      	bls.n	8003c24 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003c20:	2303      	movs	r3, #3
 8003c22:	e05c      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c24:	4b11      	ldr	r3, [pc, #68]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d0f0      	beq.n	8003c12 <HAL_RCC_OscConfig+0x416>
 8003c30:	e054      	b.n	8003cdc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c32:	4b10      	ldr	r3, [pc, #64]	@ (8003c74 <HAL_RCC_OscConfig+0x478>)
 8003c34:	2200      	movs	r2, #0
 8003c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c38:	f7fc ffb6 	bl	8000ba8 <HAL_GetTick>
 8003c3c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c3e:	e008      	b.n	8003c52 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c40:	f7fc ffb2 	bl	8000ba8 <HAL_GetTick>
 8003c44:	4602      	mov	r2, r0
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	1ad3      	subs	r3, r2, r3
 8003c4a:	2b02      	cmp	r3, #2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e045      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c52:	4b06      	ldr	r3, [pc, #24]	@ (8003c6c <HAL_RCC_OscConfig+0x470>)
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1f0      	bne.n	8003c40 <HAL_RCC_OscConfig+0x444>
 8003c5e:	e03d      	b.n	8003cdc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	699b      	ldr	r3, [r3, #24]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d107      	bne.n	8003c78 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e038      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	40007000 	.word	0x40007000
 8003c74:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003c78:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce8 <HAL_RCC_OscConfig+0x4ec>)
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	699b      	ldr	r3, [r3, #24]
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d028      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d121      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d11a      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ca2:	68fa      	ldr	r2, [r7, #12]
 8003ca4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ca8:	4013      	ands	r3, r2
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003cae:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003cb0:	4293      	cmp	r3, r2
 8003cb2:	d111      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cbe:	085b      	lsrs	r3, r3, #1
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d107      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003cd4:	429a      	cmp	r2, r3
 8003cd6:	d001      	beq.n	8003cdc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003cd8:	2301      	movs	r3, #1
 8003cda:	e000      	b.n	8003cde <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003cdc:	2300      	movs	r3, #0
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3718      	adds	r7, #24
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	40023800 	.word	0x40023800

08003cec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b084      	sub	sp, #16
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
 8003cf4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d101      	bne.n	8003d00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e0cc      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d00:	4b68      	ldr	r3, [pc, #416]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0307 	and.w	r3, r3, #7
 8003d08:	683a      	ldr	r2, [r7, #0]
 8003d0a:	429a      	cmp	r2, r3
 8003d0c:	d90c      	bls.n	8003d28 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d0e:	4b65      	ldr	r3, [pc, #404]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	b2d2      	uxtb	r2, r2
 8003d14:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d16:	4b63      	ldr	r3, [pc, #396]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0307 	and.w	r3, r3, #7
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d001      	beq.n	8003d28 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003d24:	2301      	movs	r3, #1
 8003d26:	e0b8      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d020      	beq.n	8003d76 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0304 	and.w	r3, r3, #4
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003d40:	4b59      	ldr	r3, [pc, #356]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	4a58      	ldr	r2, [pc, #352]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d46:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003d4a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0308 	and.w	r3, r3, #8
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d005      	beq.n	8003d64 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003d58:	4b53      	ldr	r3, [pc, #332]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	4a52      	ldr	r2, [pc, #328]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d5e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003d62:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d64:	4b50      	ldr	r3, [pc, #320]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d66:	689b      	ldr	r3, [r3, #8]
 8003d68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	494d      	ldr	r1, [pc, #308]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d72:	4313      	orrs	r3, r2
 8003d74:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d044      	beq.n	8003e0c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d107      	bne.n	8003d9a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d8a:	4b47      	ldr	r3, [pc, #284]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d119      	bne.n	8003dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d96:	2301      	movs	r3, #1
 8003d98:	e07f      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b02      	cmp	r3, #2
 8003da0:	d003      	beq.n	8003daa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003da6:	2b03      	cmp	r3, #3
 8003da8:	d107      	bne.n	8003dba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003daa:	4b3f      	ldr	r3, [pc, #252]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d109      	bne.n	8003dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e06f      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dba:	4b3b      	ldr	r3, [pc, #236]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0302 	and.w	r3, r3, #2
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d101      	bne.n	8003dca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e067      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003dca:	4b37      	ldr	r3, [pc, #220]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	f023 0203 	bic.w	r2, r3, #3
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	685b      	ldr	r3, [r3, #4]
 8003dd6:	4934      	ldr	r1, [pc, #208]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ddc:	f7fc fee4 	bl	8000ba8 <HAL_GetTick>
 8003de0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003de2:	e00a      	b.n	8003dfa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003de4:	f7fc fee0 	bl	8000ba8 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d901      	bls.n	8003dfa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003df6:	2303      	movs	r3, #3
 8003df8:	e04f      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dfa:	4b2b      	ldr	r3, [pc, #172]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfc:	689b      	ldr	r3, [r3, #8]
 8003dfe:	f003 020c 	and.w	r2, r3, #12
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	685b      	ldr	r3, [r3, #4]
 8003e06:	009b      	lsls	r3, r3, #2
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d1eb      	bne.n	8003de4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e0c:	4b25      	ldr	r3, [pc, #148]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0307 	and.w	r3, r3, #7
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	429a      	cmp	r2, r3
 8003e18:	d20c      	bcs.n	8003e34 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e1a:	4b22      	ldr	r3, [pc, #136]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e1c:	683a      	ldr	r2, [r7, #0]
 8003e1e:	b2d2      	uxtb	r2, r2
 8003e20:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e22:	4b20      	ldr	r3, [pc, #128]	@ (8003ea4 <HAL_RCC_ClockConfig+0x1b8>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0307 	and.w	r3, r3, #7
 8003e2a:	683a      	ldr	r2, [r7, #0]
 8003e2c:	429a      	cmp	r2, r3
 8003e2e:	d001      	beq.n	8003e34 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e032      	b.n	8003e9a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0304 	and.w	r3, r3, #4
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d008      	beq.n	8003e52 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003e40:	4b19      	ldr	r3, [pc, #100]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e42:	689b      	ldr	r3, [r3, #8]
 8003e44:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	4916      	ldr	r1, [pc, #88]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4e:	4313      	orrs	r3, r2
 8003e50:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f003 0308 	and.w	r3, r3, #8
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d009      	beq.n	8003e72 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003e5e:	4b12      	ldr	r3, [pc, #72]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e60:	689b      	ldr	r3, [r3, #8]
 8003e62:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	691b      	ldr	r3, [r3, #16]
 8003e6a:	00db      	lsls	r3, r3, #3
 8003e6c:	490e      	ldr	r1, [pc, #56]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6e:	4313      	orrs	r3, r2
 8003e70:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003e72:	f000 f821 	bl	8003eb8 <HAL_RCC_GetSysClockFreq>
 8003e76:	4602      	mov	r2, r0
 8003e78:	4b0b      	ldr	r3, [pc, #44]	@ (8003ea8 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	091b      	lsrs	r3, r3, #4
 8003e7e:	f003 030f 	and.w	r3, r3, #15
 8003e82:	490a      	ldr	r1, [pc, #40]	@ (8003eac <HAL_RCC_ClockConfig+0x1c0>)
 8003e84:	5ccb      	ldrb	r3, [r1, r3]
 8003e86:	fa22 f303 	lsr.w	r3, r2, r3
 8003e8a:	4a09      	ldr	r2, [pc, #36]	@ (8003eb0 <HAL_RCC_ClockConfig+0x1c4>)
 8003e8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003e8e:	4b09      	ldr	r3, [pc, #36]	@ (8003eb4 <HAL_RCC_ClockConfig+0x1c8>)
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	4618      	mov	r0, r3
 8003e94:	f7fc fe44 	bl	8000b20 <HAL_InitTick>

  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
 8003ea2:	bf00      	nop
 8003ea4:	40023c00 	.word	0x40023c00
 8003ea8:	40023800 	.word	0x40023800
 8003eac:	080081e8 	.word	0x080081e8
 8003eb0:	20000000 	.word	0x20000000
 8003eb4:	20000004 	.word	0x20000004

08003eb8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003eb8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003ebc:	b090      	sub	sp, #64	@ 0x40
 8003ebe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003ed0:	4b59      	ldr	r3, [pc, #356]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x180>)
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	f003 030c 	and.w	r3, r3, #12
 8003ed8:	2b08      	cmp	r3, #8
 8003eda:	d00d      	beq.n	8003ef8 <HAL_RCC_GetSysClockFreq+0x40>
 8003edc:	2b08      	cmp	r3, #8
 8003ede:	f200 80a1 	bhi.w	8004024 <HAL_RCC_GetSysClockFreq+0x16c>
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d002      	beq.n	8003eec <HAL_RCC_GetSysClockFreq+0x34>
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d003      	beq.n	8003ef2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003eea:	e09b      	b.n	8004024 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003eec:	4b53      	ldr	r3, [pc, #332]	@ (800403c <HAL_RCC_GetSysClockFreq+0x184>)
 8003eee:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ef0:	e09b      	b.n	800402a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ef2:	4b53      	ldr	r3, [pc, #332]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x188>)
 8003ef4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003ef6:	e098      	b.n	800402a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ef8:	4b4f      	ldr	r3, [pc, #316]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x180>)
 8003efa:	685b      	ldr	r3, [r3, #4]
 8003efc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003f00:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f02:	4b4d      	ldr	r3, [pc, #308]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f04:	685b      	ldr	r3, [r3, #4]
 8003f06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d028      	beq.n	8003f60 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f0e:	4b4a      	ldr	r3, [pc, #296]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	099b      	lsrs	r3, r3, #6
 8003f14:	2200      	movs	r2, #0
 8003f16:	623b      	str	r3, [r7, #32]
 8003f18:	627a      	str	r2, [r7, #36]	@ 0x24
 8003f1a:	6a3b      	ldr	r3, [r7, #32]
 8003f1c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003f20:	2100      	movs	r1, #0
 8003f22:	4b47      	ldr	r3, [pc, #284]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f24:	fb03 f201 	mul.w	r2, r3, r1
 8003f28:	2300      	movs	r3, #0
 8003f2a:	fb00 f303 	mul.w	r3, r0, r3
 8003f2e:	4413      	add	r3, r2
 8003f30:	4a43      	ldr	r2, [pc, #268]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x188>)
 8003f32:	fba0 1202 	umull	r1, r2, r0, r2
 8003f36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f38:	460a      	mov	r2, r1
 8003f3a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8003f3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f3e:	4413      	add	r3, r2
 8003f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003f42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f44:	2200      	movs	r2, #0
 8003f46:	61bb      	str	r3, [r7, #24]
 8003f48:	61fa      	str	r2, [r7, #28]
 8003f4a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f4e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003f52:	f7fc f941 	bl	80001d8 <__aeabi_uldivmod>
 8003f56:	4602      	mov	r2, r0
 8003f58:	460b      	mov	r3, r1
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003f5e:	e053      	b.n	8004008 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f60:	4b35      	ldr	r3, [pc, #212]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x180>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	099b      	lsrs	r3, r3, #6
 8003f66:	2200      	movs	r2, #0
 8003f68:	613b      	str	r3, [r7, #16]
 8003f6a:	617a      	str	r2, [r7, #20]
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003f72:	f04f 0b00 	mov.w	fp, #0
 8003f76:	4652      	mov	r2, sl
 8003f78:	465b      	mov	r3, fp
 8003f7a:	f04f 0000 	mov.w	r0, #0
 8003f7e:	f04f 0100 	mov.w	r1, #0
 8003f82:	0159      	lsls	r1, r3, #5
 8003f84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f88:	0150      	lsls	r0, r2, #5
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	ebb2 080a 	subs.w	r8, r2, sl
 8003f92:	eb63 090b 	sbc.w	r9, r3, fp
 8003f96:	f04f 0200 	mov.w	r2, #0
 8003f9a:	f04f 0300 	mov.w	r3, #0
 8003f9e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003fa2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003fa6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003faa:	ebb2 0408 	subs.w	r4, r2, r8
 8003fae:	eb63 0509 	sbc.w	r5, r3, r9
 8003fb2:	f04f 0200 	mov.w	r2, #0
 8003fb6:	f04f 0300 	mov.w	r3, #0
 8003fba:	00eb      	lsls	r3, r5, #3
 8003fbc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003fc0:	00e2      	lsls	r2, r4, #3
 8003fc2:	4614      	mov	r4, r2
 8003fc4:	461d      	mov	r5, r3
 8003fc6:	eb14 030a 	adds.w	r3, r4, sl
 8003fca:	603b      	str	r3, [r7, #0]
 8003fcc:	eb45 030b 	adc.w	r3, r5, fp
 8003fd0:	607b      	str	r3, [r7, #4]
 8003fd2:	f04f 0200 	mov.w	r2, #0
 8003fd6:	f04f 0300 	mov.w	r3, #0
 8003fda:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003fde:	4629      	mov	r1, r5
 8003fe0:	028b      	lsls	r3, r1, #10
 8003fe2:	4621      	mov	r1, r4
 8003fe4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003fe8:	4621      	mov	r1, r4
 8003fea:	028a      	lsls	r2, r1, #10
 8003fec:	4610      	mov	r0, r2
 8003fee:	4619      	mov	r1, r3
 8003ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ff2:	2200      	movs	r2, #0
 8003ff4:	60bb      	str	r3, [r7, #8]
 8003ff6:	60fa      	str	r2, [r7, #12]
 8003ff8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003ffc:	f7fc f8ec 	bl	80001d8 <__aeabi_uldivmod>
 8004000:	4602      	mov	r2, r0
 8004002:	460b      	mov	r3, r1
 8004004:	4613      	mov	r3, r2
 8004006:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004008:	4b0b      	ldr	r3, [pc, #44]	@ (8004038 <HAL_RCC_GetSysClockFreq+0x180>)
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	0c1b      	lsrs	r3, r3, #16
 800400e:	f003 0303 	and.w	r3, r3, #3
 8004012:	3301      	adds	r3, #1
 8004014:	005b      	lsls	r3, r3, #1
 8004016:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004018:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800401a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800401c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004020:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004022:	e002      	b.n	800402a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004024:	4b05      	ldr	r3, [pc, #20]	@ (800403c <HAL_RCC_GetSysClockFreq+0x184>)
 8004026:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004028:	bf00      	nop
    }
  }
  return sysclockfreq;
 800402a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800402c:	4618      	mov	r0, r3
 800402e:	3740      	adds	r7, #64	@ 0x40
 8004030:	46bd      	mov	sp, r7
 8004032:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004036:	bf00      	nop
 8004038:	40023800 	.word	0x40023800
 800403c:	00f42400 	.word	0x00f42400
 8004040:	017d7840 	.word	0x017d7840

08004044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004044:	b480      	push	{r7}
 8004046:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004048:	4b03      	ldr	r3, [pc, #12]	@ (8004058 <HAL_RCC_GetHCLKFreq+0x14>)
 800404a:	681b      	ldr	r3, [r3, #0]
}
 800404c:	4618      	mov	r0, r3
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	20000000 	.word	0x20000000

0800405c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800405c:	b580      	push	{r7, lr}
 800405e:	b086      	sub	sp, #24
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004064:	2300      	movs	r3, #0
 8004066:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004068:	2300      	movs	r3, #0
 800406a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0301 	and.w	r3, r3, #1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d105      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004080:	2b00      	cmp	r3, #0
 8004082:	d038      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004084:	4b68      	ldr	r3, [pc, #416]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800408a:	f7fc fd8d 	bl	8000ba8 <HAL_GetTick>
 800408e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004090:	e008      	b.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004092:	f7fc fd89 	bl	8000ba8 <HAL_GetTick>
 8004096:	4602      	mov	r2, r0
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	1ad3      	subs	r3, r2, r3
 800409c:	2b02      	cmp	r3, #2
 800409e:	d901      	bls.n	80040a4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040a0:	2303      	movs	r3, #3
 80040a2:	e0bd      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80040a4:	4b61      	ldr	r3, [pc, #388]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d1f0      	bne.n	8004092 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	689b      	ldr	r3, [r3, #8]
 80040b8:	019b      	lsls	r3, r3, #6
 80040ba:	431a      	orrs	r2, r3
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	071b      	lsls	r3, r3, #28
 80040c2:	495a      	ldr	r1, [pc, #360]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80040ca:	4b57      	ldr	r3, [pc, #348]	@ (8004228 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80040cc:	2201      	movs	r2, #1
 80040ce:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80040d0:	f7fc fd6a 	bl	8000ba8 <HAL_GetTick>
 80040d4:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80040d6:	e008      	b.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80040d8:	f7fc fd66 	bl	8000ba8 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	2b02      	cmp	r3, #2
 80040e4:	d901      	bls.n	80040ea <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80040e6:	2303      	movs	r3, #3
 80040e8:	e09a      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80040ea:	4b50      	ldr	r3, [pc, #320]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d0f0      	beq.n	80040d8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f000 8083 	beq.w	800420a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004104:	2300      	movs	r3, #0
 8004106:	60fb      	str	r3, [r7, #12]
 8004108:	4b48      	ldr	r3, [pc, #288]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800410a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410c:	4a47      	ldr	r2, [pc, #284]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800410e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004112:	6413      	str	r3, [r2, #64]	@ 0x40
 8004114:	4b45      	ldr	r3, [pc, #276]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004118:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004120:	4b43      	ldr	r3, [pc, #268]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	4a42      	ldr	r2, [pc, #264]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004126:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800412a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800412c:	f7fc fd3c 	bl	8000ba8 <HAL_GetTick>
 8004130:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004132:	e008      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004134:	f7fc fd38 	bl	8000ba8 <HAL_GetTick>
 8004138:	4602      	mov	r2, r0
 800413a:	697b      	ldr	r3, [r7, #20]
 800413c:	1ad3      	subs	r3, r2, r3
 800413e:	2b02      	cmp	r3, #2
 8004140:	d901      	bls.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e06c      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004146:	4b3a      	ldr	r3, [pc, #232]	@ (8004230 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800414e:	2b00      	cmp	r3, #0
 8004150:	d0f0      	beq.n	8004134 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004152:	4b36      	ldr	r3, [pc, #216]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004154:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004156:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800415a:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800415c:	693b      	ldr	r3, [r7, #16]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d02f      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	691b      	ldr	r3, [r3, #16]
 8004166:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800416a:	693a      	ldr	r2, [r7, #16]
 800416c:	429a      	cmp	r2, r3
 800416e:	d028      	beq.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004170:	4b2e      	ldr	r3, [pc, #184]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004172:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004174:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004178:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800417a:	4b2e      	ldr	r3, [pc, #184]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800417c:	2201      	movs	r2, #1
 800417e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004180:	4b2c      	ldr	r3, [pc, #176]	@ (8004234 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004186:	4a29      	ldr	r2, [pc, #164]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800418c:	4b27      	ldr	r3, [pc, #156]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800418e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004190:	f003 0301 	and.w	r3, r3, #1
 8004194:	2b01      	cmp	r3, #1
 8004196:	d114      	bne.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004198:	f7fc fd06 	bl	8000ba8 <HAL_GetTick>
 800419c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800419e:	e00a      	b.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041a0:	f7fc fd02 	bl	8000ba8 <HAL_GetTick>
 80041a4:	4602      	mov	r2, r0
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	1ad3      	subs	r3, r2, r3
 80041aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d901      	bls.n	80041b6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80041b2:	2303      	movs	r3, #3
 80041b4:	e034      	b.n	8004220 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80041b6:	4b1d      	ldr	r3, [pc, #116]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041ba:	f003 0302 	and.w	r3, r3, #2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d0ee      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	691b      	ldr	r3, [r3, #16]
 80041c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80041ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80041ce:	d10d      	bne.n	80041ec <HAL_RCCEx_PeriphCLKConfig+0x190>
 80041d0:	4b16      	ldr	r3, [pc, #88]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041d2:	689b      	ldr	r3, [r3, #8]
 80041d4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80041e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041e4:	4911      	ldr	r1, [pc, #68]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	608b      	str	r3, [r1, #8]
 80041ea:	e005      	b.n	80041f8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 80041ec:	4b0f      	ldr	r3, [pc, #60]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	4a0e      	ldr	r2, [pc, #56]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041f2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80041f6:	6093      	str	r3, [r2, #8]
 80041f8:	4b0c      	ldr	r3, [pc, #48]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80041fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	691b      	ldr	r3, [r3, #16]
 8004200:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004204:	4909      	ldr	r1, [pc, #36]	@ (800422c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004206:	4313      	orrs	r3, r2
 8004208:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0308 	and.w	r3, r3, #8
 8004212:	2b00      	cmp	r3, #0
 8004214:	d003      	beq.n	800421e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	7d1a      	ldrb	r2, [r3, #20]
 800421a:	4b07      	ldr	r3, [pc, #28]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 800421c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800421e:	2300      	movs	r3, #0
}
 8004220:	4618      	mov	r0, r3
 8004222:	3718      	adds	r7, #24
 8004224:	46bd      	mov	sp, r7
 8004226:	bd80      	pop	{r7, pc}
 8004228:	42470068 	.word	0x42470068
 800422c:	40023800 	.word	0x40023800
 8004230:	40007000 	.word	0x40007000
 8004234:	42470e40 	.word	0x42470e40
 8004238:	424711e0 	.word	0x424711e0

0800423c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800423c:	b480      	push	{r7}
 800423e:	b087      	sub	sp, #28
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004244:	2300      	movs	r3, #0
 8004246:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004248:	2300      	movs	r3, #0
 800424a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800424c:	2300      	movs	r3, #0
 800424e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004250:	2300      	movs	r3, #0
 8004252:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2b01      	cmp	r3, #1
 8004258:	d141      	bne.n	80042de <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800425a:	4b25      	ldr	r3, [pc, #148]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800425c:	689b      	ldr	r3, [r3, #8]
 800425e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004262:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d006      	beq.n	8004278 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004270:	d131      	bne.n	80042d6 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004272:	4b20      	ldr	r3, [pc, #128]	@ (80042f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004274:	617b      	str	r3, [r7, #20]
          break;
 8004276:	e031      	b.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004278:	4b1d      	ldr	r3, [pc, #116]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004280:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004284:	d109      	bne.n	800429a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004286:	4b1a      	ldr	r3, [pc, #104]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004288:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800428c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004290:	4a19      	ldr	r2, [pc, #100]	@ (80042f8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004292:	fbb2 f3f3 	udiv	r3, r2, r3
 8004296:	613b      	str	r3, [r7, #16]
 8004298:	e008      	b.n	80042ac <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 800429a:	4b15      	ldr	r3, [pc, #84]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800429c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042a4:	4a15      	ldr	r2, [pc, #84]	@ (80042fc <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 80042a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80042aa:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80042ac:	4b10      	ldr	r3, [pc, #64]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80042ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042b2:	099b      	lsrs	r3, r3, #6
 80042b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	fb02 f303 	mul.w	r3, r2, r3
 80042be:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80042c0:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80042c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042c6:	0f1b      	lsrs	r3, r3, #28
 80042c8:	f003 0307 	and.w	r3, r3, #7
 80042cc:	68ba      	ldr	r2, [r7, #8]
 80042ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d2:	617b      	str	r3, [r7, #20]
          break;
 80042d4:	e002      	b.n	80042dc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80042d6:	2300      	movs	r3, #0
 80042d8:	617b      	str	r3, [r7, #20]
          break;
 80042da:	bf00      	nop
        }
      }
      break;
 80042dc:	e000      	b.n	80042e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
    default:
    {
      break;
 80042de:	bf00      	nop
    }
  }
  return frequency;
 80042e0:	697b      	ldr	r3, [r7, #20]
}
 80042e2:	4618      	mov	r0, r3
 80042e4:	371c      	adds	r7, #28
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	40023800 	.word	0x40023800
 80042f4:	00bb8000 	.word	0x00bb8000
 80042f8:	017d7840 	.word	0x017d7840
 80042fc:	00f42400 	.word	0x00f42400

08004300 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004300:	b084      	sub	sp, #16
 8004302:	b580      	push	{r7, lr}
 8004304:	b084      	sub	sp, #16
 8004306:	af00      	add	r7, sp, #0
 8004308:	6078      	str	r0, [r7, #4]
 800430a:	f107 001c 	add.w	r0, r7, #28
 800430e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004312:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004316:	2b01      	cmp	r3, #1
 8004318:	d123      	bne.n	8004362 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800431e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	68db      	ldr	r3, [r3, #12]
 800432a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800432e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	68db      	ldr	r3, [r3, #12]
 800433a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004342:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004346:	2b01      	cmp	r3, #1
 8004348:	d105      	bne.n	8004356 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	68db      	ldr	r3, [r3, #12]
 800434e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004356:	6878      	ldr	r0, [r7, #4]
 8004358:	f001 fae8 	bl	800592c <USB_CoreReset>
 800435c:	4603      	mov	r3, r0
 800435e:	73fb      	strb	r3, [r7, #15]
 8004360:	e01b      	b.n	800439a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	68db      	ldr	r3, [r3, #12]
 8004366:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800436e:	6878      	ldr	r0, [r7, #4]
 8004370:	f001 fadc 	bl	800592c <USB_CoreReset>
 8004374:	4603      	mov	r3, r0
 8004376:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004378:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800437c:	2b00      	cmp	r3, #0
 800437e:	d106      	bne.n	800438e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004384:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	639a      	str	r2, [r3, #56]	@ 0x38
 800438c:	e005      	b.n	800439a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004392:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800439a:	7fbb      	ldrb	r3, [r7, #30]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d10b      	bne.n	80043b8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f043 0206 	orr.w	r2, r3, #6
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	689b      	ldr	r3, [r3, #8]
 80043b0:	f043 0220 	orr.w	r2, r3, #32
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80043b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80043c4:	b004      	add	sp, #16
 80043c6:	4770      	bx	lr

080043c8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b087      	sub	sp, #28
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	60f8      	str	r0, [r7, #12]
 80043d0:	60b9      	str	r1, [r7, #8]
 80043d2:	4613      	mov	r3, r2
 80043d4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80043d6:	79fb      	ldrb	r3, [r7, #7]
 80043d8:	2b02      	cmp	r3, #2
 80043da:	d165      	bne.n	80044a8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	4a41      	ldr	r2, [pc, #260]	@ (80044e4 <USB_SetTurnaroundTime+0x11c>)
 80043e0:	4293      	cmp	r3, r2
 80043e2:	d906      	bls.n	80043f2 <USB_SetTurnaroundTime+0x2a>
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	4a40      	ldr	r2, [pc, #256]	@ (80044e8 <USB_SetTurnaroundTime+0x120>)
 80043e8:	4293      	cmp	r3, r2
 80043ea:	d202      	bcs.n	80043f2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80043ec:	230f      	movs	r3, #15
 80043ee:	617b      	str	r3, [r7, #20]
 80043f0:	e062      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80043f2:	68bb      	ldr	r3, [r7, #8]
 80043f4:	4a3c      	ldr	r2, [pc, #240]	@ (80044e8 <USB_SetTurnaroundTime+0x120>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d306      	bcc.n	8004408 <USB_SetTurnaroundTime+0x40>
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	4a3b      	ldr	r2, [pc, #236]	@ (80044ec <USB_SetTurnaroundTime+0x124>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d202      	bcs.n	8004408 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004402:	230e      	movs	r3, #14
 8004404:	617b      	str	r3, [r7, #20]
 8004406:	e057      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	4a38      	ldr	r2, [pc, #224]	@ (80044ec <USB_SetTurnaroundTime+0x124>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d306      	bcc.n	800441e <USB_SetTurnaroundTime+0x56>
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	4a37      	ldr	r2, [pc, #220]	@ (80044f0 <USB_SetTurnaroundTime+0x128>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d202      	bcs.n	800441e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004418:	230d      	movs	r3, #13
 800441a:	617b      	str	r3, [r7, #20]
 800441c:	e04c      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	4a33      	ldr	r2, [pc, #204]	@ (80044f0 <USB_SetTurnaroundTime+0x128>)
 8004422:	4293      	cmp	r3, r2
 8004424:	d306      	bcc.n	8004434 <USB_SetTurnaroundTime+0x6c>
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	4a32      	ldr	r2, [pc, #200]	@ (80044f4 <USB_SetTurnaroundTime+0x12c>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d802      	bhi.n	8004434 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800442e:	230c      	movs	r3, #12
 8004430:	617b      	str	r3, [r7, #20]
 8004432:	e041      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004434:	68bb      	ldr	r3, [r7, #8]
 8004436:	4a2f      	ldr	r2, [pc, #188]	@ (80044f4 <USB_SetTurnaroundTime+0x12c>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d906      	bls.n	800444a <USB_SetTurnaroundTime+0x82>
 800443c:	68bb      	ldr	r3, [r7, #8]
 800443e:	4a2e      	ldr	r2, [pc, #184]	@ (80044f8 <USB_SetTurnaroundTime+0x130>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d802      	bhi.n	800444a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004444:	230b      	movs	r3, #11
 8004446:	617b      	str	r3, [r7, #20]
 8004448:	e036      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800444a:	68bb      	ldr	r3, [r7, #8]
 800444c:	4a2a      	ldr	r2, [pc, #168]	@ (80044f8 <USB_SetTurnaroundTime+0x130>)
 800444e:	4293      	cmp	r3, r2
 8004450:	d906      	bls.n	8004460 <USB_SetTurnaroundTime+0x98>
 8004452:	68bb      	ldr	r3, [r7, #8]
 8004454:	4a29      	ldr	r2, [pc, #164]	@ (80044fc <USB_SetTurnaroundTime+0x134>)
 8004456:	4293      	cmp	r3, r2
 8004458:	d802      	bhi.n	8004460 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800445a:	230a      	movs	r3, #10
 800445c:	617b      	str	r3, [r7, #20]
 800445e:	e02b      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	4a26      	ldr	r2, [pc, #152]	@ (80044fc <USB_SetTurnaroundTime+0x134>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d906      	bls.n	8004476 <USB_SetTurnaroundTime+0xae>
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	4a25      	ldr	r2, [pc, #148]	@ (8004500 <USB_SetTurnaroundTime+0x138>)
 800446c:	4293      	cmp	r3, r2
 800446e:	d202      	bcs.n	8004476 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004470:	2309      	movs	r3, #9
 8004472:	617b      	str	r3, [r7, #20]
 8004474:	e020      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	4a21      	ldr	r2, [pc, #132]	@ (8004500 <USB_SetTurnaroundTime+0x138>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d306      	bcc.n	800448c <USB_SetTurnaroundTime+0xc4>
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	4a20      	ldr	r2, [pc, #128]	@ (8004504 <USB_SetTurnaroundTime+0x13c>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d802      	bhi.n	800448c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004486:	2308      	movs	r3, #8
 8004488:	617b      	str	r3, [r7, #20]
 800448a:	e015      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800448c:	68bb      	ldr	r3, [r7, #8]
 800448e:	4a1d      	ldr	r2, [pc, #116]	@ (8004504 <USB_SetTurnaroundTime+0x13c>)
 8004490:	4293      	cmp	r3, r2
 8004492:	d906      	bls.n	80044a2 <USB_SetTurnaroundTime+0xda>
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	4a1c      	ldr	r2, [pc, #112]	@ (8004508 <USB_SetTurnaroundTime+0x140>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d202      	bcs.n	80044a2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800449c:	2307      	movs	r3, #7
 800449e:	617b      	str	r3, [r7, #20]
 80044a0:	e00a      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80044a2:	2306      	movs	r3, #6
 80044a4:	617b      	str	r3, [r7, #20]
 80044a6:	e007      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80044a8:	79fb      	ldrb	r3, [r7, #7]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d102      	bne.n	80044b4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80044ae:	2309      	movs	r3, #9
 80044b0:	617b      	str	r3, [r7, #20]
 80044b2:	e001      	b.n	80044b8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80044b4:	2309      	movs	r3, #9
 80044b6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	68da      	ldr	r2, [r3, #12]
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	029b      	lsls	r3, r3, #10
 80044cc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80044d0:	431a      	orrs	r2, r3
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	371c      	adds	r7, #28
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr
 80044e4:	00d8acbf 	.word	0x00d8acbf
 80044e8:	00e4e1c0 	.word	0x00e4e1c0
 80044ec:	00f42400 	.word	0x00f42400
 80044f0:	01067380 	.word	0x01067380
 80044f4:	011a499f 	.word	0x011a499f
 80044f8:	01312cff 	.word	0x01312cff
 80044fc:	014ca43f 	.word	0x014ca43f
 8004500:	016e3600 	.word	0x016e3600
 8004504:	01a6ab1f 	.word	0x01a6ab1f
 8004508:	01e84800 	.word	0x01e84800

0800450c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	f043 0201 	orr.w	r2, r3, #1
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004520:	2300      	movs	r3, #0
}
 8004522:	4618      	mov	r0, r3
 8004524:	370c      	adds	r7, #12
 8004526:	46bd      	mov	sp, r7
 8004528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800452c:	4770      	bx	lr

0800452e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800452e:	b480      	push	{r7}
 8004530:	b083      	sub	sp, #12
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	689b      	ldr	r3, [r3, #8]
 800453a:	f023 0201 	bic.w	r2, r3, #1
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004542:	2300      	movs	r3, #0
}
 8004544:	4618      	mov	r0, r3
 8004546:	370c      	adds	r7, #12
 8004548:	46bd      	mov	sp, r7
 800454a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454e:	4770      	bx	lr

08004550 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	460b      	mov	r3, r1
 800455a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800455c:	2300      	movs	r3, #0
 800455e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800456c:	78fb      	ldrb	r3, [r7, #3]
 800456e:	2b01      	cmp	r3, #1
 8004570:	d115      	bne.n	800459e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800457e:	200a      	movs	r0, #10
 8004580:	f7fc fb1e 	bl	8000bc0 <HAL_Delay>
      ms += 10U;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	330a      	adds	r3, #10
 8004588:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800458a:	6878      	ldr	r0, [r7, #4]
 800458c:	f001 f93f 	bl	800580e <USB_GetMode>
 8004590:	4603      	mov	r3, r0
 8004592:	2b01      	cmp	r3, #1
 8004594:	d01e      	beq.n	80045d4 <USB_SetCurrentMode+0x84>
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	2bc7      	cmp	r3, #199	@ 0xc7
 800459a:	d9f0      	bls.n	800457e <USB_SetCurrentMode+0x2e>
 800459c:	e01a      	b.n	80045d4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800459e:	78fb      	ldrb	r3, [r7, #3]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d115      	bne.n	80045d0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	68db      	ldr	r3, [r3, #12]
 80045a8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80045b0:	200a      	movs	r0, #10
 80045b2:	f7fc fb05 	bl	8000bc0 <HAL_Delay>
      ms += 10U;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	330a      	adds	r3, #10
 80045ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80045bc:	6878      	ldr	r0, [r7, #4]
 80045be:	f001 f926 	bl	800580e <USB_GetMode>
 80045c2:	4603      	mov	r3, r0
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d005      	beq.n	80045d4 <USB_SetCurrentMode+0x84>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2bc7      	cmp	r3, #199	@ 0xc7
 80045cc:	d9f0      	bls.n	80045b0 <USB_SetCurrentMode+0x60>
 80045ce:	e001      	b.n	80045d4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e005      	b.n	80045e0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2bc8      	cmp	r3, #200	@ 0xc8
 80045d8:	d101      	bne.n	80045de <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e000      	b.n	80045e0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80045de:	2300      	movs	r3, #0
}
 80045e0:	4618      	mov	r0, r3
 80045e2:	3710      	adds	r7, #16
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80045e8:	b084      	sub	sp, #16
 80045ea:	b580      	push	{r7, lr}
 80045ec:	b086      	sub	sp, #24
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	6078      	str	r0, [r7, #4]
 80045f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80045f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80045fa:	2300      	movs	r3, #0
 80045fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004602:	2300      	movs	r3, #0
 8004604:	613b      	str	r3, [r7, #16]
 8004606:	e009      	b.n	800461c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004608:	687a      	ldr	r2, [r7, #4]
 800460a:	693b      	ldr	r3, [r7, #16]
 800460c:	3340      	adds	r3, #64	@ 0x40
 800460e:	009b      	lsls	r3, r3, #2
 8004610:	4413      	add	r3, r2
 8004612:	2200      	movs	r2, #0
 8004614:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	3301      	adds	r3, #1
 800461a:	613b      	str	r3, [r7, #16]
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	2b0e      	cmp	r3, #14
 8004620:	d9f2      	bls.n	8004608 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8004622:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004626:	2b00      	cmp	r3, #0
 8004628:	d11c      	bne.n	8004664 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004638:	f043 0302 	orr.w	r3, r3, #2
 800463c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004642:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800465a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	639a      	str	r2, [r3, #56]	@ 0x38
 8004662:	e00b      	b.n	800467c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004668:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004674:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004682:	461a      	mov	r2, r3
 8004684:	2300      	movs	r3, #0
 8004686:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004688:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800468c:	2b01      	cmp	r3, #1
 800468e:	d10d      	bne.n	80046ac <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004690:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004694:	2b00      	cmp	r3, #0
 8004696:	d104      	bne.n	80046a2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004698:	2100      	movs	r1, #0
 800469a:	6878      	ldr	r0, [r7, #4]
 800469c:	f000 f968 	bl	8004970 <USB_SetDevSpeed>
 80046a0:	e008      	b.n	80046b4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80046a2:	2101      	movs	r1, #1
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 f963 	bl	8004970 <USB_SetDevSpeed>
 80046aa:	e003      	b.n	80046b4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80046ac:	2103      	movs	r1, #3
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 f95e 	bl	8004970 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80046b4:	2110      	movs	r1, #16
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f8fa 	bl	80048b0 <USB_FlushTxFifo>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d001      	beq.n	80046c6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80046c2:	2301      	movs	r3, #1
 80046c4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 f924 	bl	8004914 <USB_FlushRxFifo>
 80046cc:	4603      	mov	r3, r0
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d001      	beq.n	80046d6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80046d2:	2301      	movs	r3, #1
 80046d4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046dc:	461a      	mov	r2, r3
 80046de:	2300      	movs	r3, #0
 80046e0:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046e8:	461a      	mov	r2, r3
 80046ea:	2300      	movs	r3, #0
 80046ec:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046f4:	461a      	mov	r2, r3
 80046f6:	2300      	movs	r3, #0
 80046f8:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80046fa:	2300      	movs	r3, #0
 80046fc:	613b      	str	r3, [r7, #16]
 80046fe:	e043      	b.n	8004788 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	015a      	lsls	r2, r3, #5
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	4413      	add	r3, r2
 8004708:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004712:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004716:	d118      	bne.n	800474a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	2b00      	cmp	r3, #0
 800471c:	d10a      	bne.n	8004734 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800471e:	693b      	ldr	r3, [r7, #16]
 8004720:	015a      	lsls	r2, r3, #5
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	4413      	add	r3, r2
 8004726:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800472a:	461a      	mov	r2, r3
 800472c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004730:	6013      	str	r3, [r2, #0]
 8004732:	e013      	b.n	800475c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	015a      	lsls	r2, r3, #5
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	4413      	add	r3, r2
 800473c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004740:	461a      	mov	r2, r3
 8004742:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004746:	6013      	str	r3, [r2, #0]
 8004748:	e008      	b.n	800475c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800474a:	693b      	ldr	r3, [r7, #16]
 800474c:	015a      	lsls	r2, r3, #5
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	4413      	add	r3, r2
 8004752:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004756:	461a      	mov	r2, r3
 8004758:	2300      	movs	r3, #0
 800475a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	015a      	lsls	r2, r3, #5
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4413      	add	r3, r2
 8004764:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004768:	461a      	mov	r2, r3
 800476a:	2300      	movs	r3, #0
 800476c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	015a      	lsls	r2, r3, #5
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	4413      	add	r3, r2
 8004776:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800477a:	461a      	mov	r2, r3
 800477c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004780:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	3301      	adds	r3, #1
 8004786:	613b      	str	r3, [r7, #16]
 8004788:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800478c:	461a      	mov	r2, r3
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	4293      	cmp	r3, r2
 8004792:	d3b5      	bcc.n	8004700 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004794:	2300      	movs	r3, #0
 8004796:	613b      	str	r3, [r7, #16]
 8004798:	e043      	b.n	8004822 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	015a      	lsls	r2, r3, #5
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	4413      	add	r3, r2
 80047a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80047ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80047b0:	d118      	bne.n	80047e4 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80047b2:	693b      	ldr	r3, [r7, #16]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d10a      	bne.n	80047ce <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	015a      	lsls	r2, r3, #5
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	4413      	add	r3, r2
 80047c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047c4:	461a      	mov	r2, r3
 80047c6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80047ca:	6013      	str	r3, [r2, #0]
 80047cc:	e013      	b.n	80047f6 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	015a      	lsls	r2, r3, #5
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	4413      	add	r3, r2
 80047d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047da:	461a      	mov	r2, r3
 80047dc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80047e0:	6013      	str	r3, [r2, #0]
 80047e2:	e008      	b.n	80047f6 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	015a      	lsls	r2, r3, #5
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	4413      	add	r3, r2
 80047ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80047f0:	461a      	mov	r2, r3
 80047f2:	2300      	movs	r3, #0
 80047f4:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	015a      	lsls	r2, r3, #5
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	4413      	add	r3, r2
 80047fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004802:	461a      	mov	r2, r3
 8004804:	2300      	movs	r3, #0
 8004806:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004808:	693b      	ldr	r3, [r7, #16]
 800480a:	015a      	lsls	r2, r3, #5
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	4413      	add	r3, r2
 8004810:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004814:	461a      	mov	r2, r3
 8004816:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800481a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800481c:	693b      	ldr	r3, [r7, #16]
 800481e:	3301      	adds	r3, #1
 8004820:	613b      	str	r3, [r7, #16]
 8004822:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004826:	461a      	mov	r2, r3
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	4293      	cmp	r3, r2
 800482c:	d3b5      	bcc.n	800479a <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800483c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004840:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	2200      	movs	r2, #0
 8004846:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800484e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004850:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004854:	2b00      	cmp	r3, #0
 8004856:	d105      	bne.n	8004864 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	699b      	ldr	r3, [r3, #24]
 800485c:	f043 0210 	orr.w	r2, r3, #16
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	699a      	ldr	r2, [r3, #24]
 8004868:	4b10      	ldr	r3, [pc, #64]	@ (80048ac <USB_DevInit+0x2c4>)
 800486a:	4313      	orrs	r3, r2
 800486c:	687a      	ldr	r2, [r7, #4]
 800486e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004870:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004874:	2b00      	cmp	r3, #0
 8004876:	d005      	beq.n	8004884 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	699b      	ldr	r3, [r3, #24]
 800487c:	f043 0208 	orr.w	r2, r3, #8
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004884:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004888:	2b01      	cmp	r3, #1
 800488a:	d107      	bne.n	800489c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004894:	f043 0304 	orr.w	r3, r3, #4
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800489c:	7dfb      	ldrb	r3, [r7, #23]
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3718      	adds	r7, #24
 80048a2:	46bd      	mov	sp, r7
 80048a4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80048a8:	b004      	add	sp, #16
 80048aa:	4770      	bx	lr
 80048ac:	803c3800 	.word	0x803c3800

080048b0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b085      	sub	sp, #20
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
 80048b8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80048ba:	2300      	movs	r3, #0
 80048bc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	3301      	adds	r3, #1
 80048c2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048ca:	d901      	bls.n	80048d0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e01b      	b.n	8004908 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	691b      	ldr	r3, [r3, #16]
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	daf2      	bge.n	80048be <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80048d8:	2300      	movs	r3, #0
 80048da:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	019b      	lsls	r3, r3, #6
 80048e0:	f043 0220 	orr.w	r2, r3, #32
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	3301      	adds	r3, #1
 80048ec:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048f4:	d901      	bls.n	80048fa <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e006      	b.n	8004908 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	f003 0320 	and.w	r3, r3, #32
 8004902:	2b20      	cmp	r3, #32
 8004904:	d0f0      	beq.n	80048e8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004906:	2300      	movs	r3, #0
}
 8004908:	4618      	mov	r0, r3
 800490a:	3714      	adds	r7, #20
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004914:	b480      	push	{r7}
 8004916:	b085      	sub	sp, #20
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800491c:	2300      	movs	r3, #0
 800491e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	3301      	adds	r3, #1
 8004924:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800492c:	d901      	bls.n	8004932 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800492e:	2303      	movs	r3, #3
 8004930:	e018      	b.n	8004964 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	691b      	ldr	r3, [r3, #16]
 8004936:	2b00      	cmp	r3, #0
 8004938:	daf2      	bge.n	8004920 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800493a:	2300      	movs	r3, #0
 800493c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2210      	movs	r2, #16
 8004942:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	3301      	adds	r3, #1
 8004948:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004950:	d901      	bls.n	8004956 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004952:	2303      	movs	r3, #3
 8004954:	e006      	b.n	8004964 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	691b      	ldr	r3, [r3, #16]
 800495a:	f003 0310 	and.w	r3, r3, #16
 800495e:	2b10      	cmp	r3, #16
 8004960:	d0f0      	beq.n	8004944 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004962:	2300      	movs	r3, #0
}
 8004964:	4618      	mov	r0, r3
 8004966:	3714      	adds	r7, #20
 8004968:	46bd      	mov	sp, r7
 800496a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496e:	4770      	bx	lr

08004970 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004970:	b480      	push	{r7}
 8004972:	b085      	sub	sp, #20
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
 8004978:	460b      	mov	r3, r1
 800497a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	78fb      	ldrb	r3, [r7, #3]
 800498a:	68f9      	ldr	r1, [r7, #12]
 800498c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004990:	4313      	orrs	r3, r2
 8004992:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004994:	2300      	movs	r3, #0
}
 8004996:	4618      	mov	r0, r3
 8004998:	3714      	adds	r7, #20
 800499a:	46bd      	mov	sp, r7
 800499c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a0:	4770      	bx	lr

080049a2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80049a2:	b480      	push	{r7}
 80049a4:	b087      	sub	sp, #28
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	f003 0306 	and.w	r3, r3, #6
 80049ba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d102      	bne.n	80049c8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80049c2:	2300      	movs	r3, #0
 80049c4:	75fb      	strb	r3, [r7, #23]
 80049c6:	e00a      	b.n	80049de <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2b02      	cmp	r3, #2
 80049cc:	d002      	beq.n	80049d4 <USB_GetDevSpeed+0x32>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2b06      	cmp	r3, #6
 80049d2:	d102      	bne.n	80049da <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80049d4:	2302      	movs	r3, #2
 80049d6:	75fb      	strb	r3, [r7, #23]
 80049d8:	e001      	b.n	80049de <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80049da:	230f      	movs	r3, #15
 80049dc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80049de:	7dfb      	ldrb	r3, [r7, #23]
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	371c      	adds	r7, #28
 80049e4:	46bd      	mov	sp, r7
 80049e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ea:	4770      	bx	lr

080049ec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80049ec:	b480      	push	{r7}
 80049ee:	b085      	sub	sp, #20
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
 80049f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	781b      	ldrb	r3, [r3, #0]
 80049fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	785b      	ldrb	r3, [r3, #1]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d13a      	bne.n	8004a7e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a0e:	69da      	ldr	r2, [r3, #28]
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	781b      	ldrb	r3, [r3, #0]
 8004a14:	f003 030f 	and.w	r3, r3, #15
 8004a18:	2101      	movs	r1, #1
 8004a1a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	68f9      	ldr	r1, [r7, #12]
 8004a22:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a26:	4313      	orrs	r3, r2
 8004a28:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	015a      	lsls	r2, r3, #5
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	4413      	add	r3, r2
 8004a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d155      	bne.n	8004aec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004a40:	68bb      	ldr	r3, [r7, #8]
 8004a42:	015a      	lsls	r2, r3, #5
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	4413      	add	r3, r2
 8004a48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a4c:	681a      	ldr	r2, [r3, #0]
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	791b      	ldrb	r3, [r3, #4]
 8004a5a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004a5c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	059b      	lsls	r3, r3, #22
 8004a62:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8004a64:	4313      	orrs	r3, r2
 8004a66:	68ba      	ldr	r2, [r7, #8]
 8004a68:	0151      	lsls	r1, r2, #5
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	440a      	add	r2, r1
 8004a6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004a72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a76:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004a7a:	6013      	str	r3, [r2, #0]
 8004a7c:	e036      	b.n	8004aec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004a84:	69da      	ldr	r2, [r3, #28]
 8004a86:	683b      	ldr	r3, [r7, #0]
 8004a88:	781b      	ldrb	r3, [r3, #0]
 8004a8a:	f003 030f 	and.w	r3, r3, #15
 8004a8e:	2101      	movs	r1, #1
 8004a90:	fa01 f303 	lsl.w	r3, r1, r3
 8004a94:	041b      	lsls	r3, r3, #16
 8004a96:	68f9      	ldr	r1, [r7, #12]
 8004a98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8004aa0:	68bb      	ldr	r3, [r7, #8]
 8004aa2:	015a      	lsls	r2, r3, #5
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	4413      	add	r3, r2
 8004aa8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d11a      	bne.n	8004aec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	015a      	lsls	r2, r3, #5
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	4413      	add	r3, r2
 8004abe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ac2:	681a      	ldr	r2, [r3, #0]
 8004ac4:	683b      	ldr	r3, [r7, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8004acc:	683b      	ldr	r3, [r7, #0]
 8004ace:	791b      	ldrb	r3, [r3, #4]
 8004ad0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	0151      	lsls	r1, r2, #5
 8004ada:	68fa      	ldr	r2, [r7, #12]
 8004adc:	440a      	add	r2, r1
 8004ade:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004ae2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ae6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004aea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8004aec:	2300      	movs	r3, #0
}
 8004aee:	4618      	mov	r0, r3
 8004af0:	3714      	adds	r7, #20
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
	...

08004afc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b085      	sub	sp, #20
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8004b0a:	683b      	ldr	r3, [r7, #0]
 8004b0c:	781b      	ldrb	r3, [r3, #0]
 8004b0e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	785b      	ldrb	r3, [r3, #1]
 8004b14:	2b01      	cmp	r3, #1
 8004b16:	d161      	bne.n	8004bdc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	015a      	lsls	r2, r3, #5
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004b2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004b2e:	d11f      	bne.n	8004b70 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	015a      	lsls	r2, r3, #5
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	4413      	add	r3, r2
 8004b38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68ba      	ldr	r2, [r7, #8]
 8004b40:	0151      	lsls	r1, r2, #5
 8004b42:	68fa      	ldr	r2, [r7, #12]
 8004b44:	440a      	add	r2, r1
 8004b46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b4a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004b4e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8004b50:	68bb      	ldr	r3, [r7, #8]
 8004b52:	015a      	lsls	r2, r3, #5
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	0151      	lsls	r1, r2, #5
 8004b62:	68fa      	ldr	r2, [r7, #12]
 8004b64:	440a      	add	r2, r1
 8004b66:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004b6a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004b6e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b76:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	781b      	ldrb	r3, [r3, #0]
 8004b7c:	f003 030f 	and.w	r3, r3, #15
 8004b80:	2101      	movs	r1, #1
 8004b82:	fa01 f303 	lsl.w	r3, r1, r3
 8004b86:	b29b      	uxth	r3, r3
 8004b88:	43db      	mvns	r3, r3
 8004b8a:	68f9      	ldr	r1, [r7, #12]
 8004b8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004b90:	4013      	ands	r3, r2
 8004b92:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004b9a:	69da      	ldr	r2, [r3, #28]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	781b      	ldrb	r3, [r3, #0]
 8004ba0:	f003 030f 	and.w	r3, r3, #15
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	43db      	mvns	r3, r3
 8004bae:	68f9      	ldr	r1, [r7, #12]
 8004bb0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	015a      	lsls	r2, r3, #5
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bc4:	681a      	ldr	r2, [r3, #0]
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	0159      	lsls	r1, r3, #5
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	440b      	add	r3, r1
 8004bce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bd2:	4619      	mov	r1, r3
 8004bd4:	4b35      	ldr	r3, [pc, #212]	@ (8004cac <USB_DeactivateEndpoint+0x1b0>)
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	600b      	str	r3, [r1, #0]
 8004bda:	e060      	b.n	8004c9e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	015a      	lsls	r2, r3, #5
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	4413      	add	r3, r2
 8004be4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004bee:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004bf2:	d11f      	bne.n	8004c34 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	015a      	lsls	r2, r3, #5
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	4413      	add	r3, r2
 8004bfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	0151      	lsls	r1, r2, #5
 8004c06:	68fa      	ldr	r2, [r7, #12]
 8004c08:	440a      	add	r2, r1
 8004c0a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c0e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004c12:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	015a      	lsls	r2, r3, #5
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	4413      	add	r3, r2
 8004c1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	68ba      	ldr	r2, [r7, #8]
 8004c24:	0151      	lsls	r1, r2, #5
 8004c26:	68fa      	ldr	r2, [r7, #12]
 8004c28:	440a      	add	r2, r1
 8004c2a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004c2e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004c32:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c3a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	781b      	ldrb	r3, [r3, #0]
 8004c40:	f003 030f 	and.w	r3, r3, #15
 8004c44:	2101      	movs	r1, #1
 8004c46:	fa01 f303 	lsl.w	r3, r1, r3
 8004c4a:	041b      	lsls	r3, r3, #16
 8004c4c:	43db      	mvns	r3, r3
 8004c4e:	68f9      	ldr	r1, [r7, #12]
 8004c50:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c54:	4013      	ands	r3, r2
 8004c56:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c5e:	69da      	ldr	r2, [r3, #28]
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	f003 030f 	and.w	r3, r3, #15
 8004c68:	2101      	movs	r1, #1
 8004c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c6e:	041b      	lsls	r3, r3, #16
 8004c70:	43db      	mvns	r3, r3
 8004c72:	68f9      	ldr	r1, [r7, #12]
 8004c74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c78:	4013      	ands	r3, r2
 8004c7a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	015a      	lsls	r2, r3, #5
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4413      	add	r3, r2
 8004c84:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68bb      	ldr	r3, [r7, #8]
 8004c8c:	0159      	lsls	r1, r3, #5
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	440b      	add	r3, r1
 8004c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c96:	4619      	mov	r1, r3
 8004c98:	4b05      	ldr	r3, [pc, #20]	@ (8004cb0 <USB_DeactivateEndpoint+0x1b4>)
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr
 8004cac:	ec337800 	.word	0xec337800
 8004cb0:	eff37800 	.word	0xeff37800

08004cb4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08a      	sub	sp, #40	@ 0x28
 8004cb8:	af02      	add	r7, sp, #8
 8004cba:	60f8      	str	r0, [r7, #12]
 8004cbc:	60b9      	str	r1, [r7, #8]
 8004cbe:	4613      	mov	r3, r2
 8004cc0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8004cc6:	68bb      	ldr	r3, [r7, #8]
 8004cc8:	781b      	ldrb	r3, [r3, #0]
 8004cca:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	785b      	ldrb	r3, [r3, #1]
 8004cd0:	2b01      	cmp	r3, #1
 8004cd2:	f040 817f 	bne.w	8004fd4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8004cd6:	68bb      	ldr	r3, [r7, #8]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d132      	bne.n	8004d44 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	015a      	lsls	r2, r3, #5
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004cea:	691b      	ldr	r3, [r3, #16]
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	0151      	lsls	r1, r2, #5
 8004cf0:	69fa      	ldr	r2, [r7, #28]
 8004cf2:	440a      	add	r2, r1
 8004cf4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004cf8:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004cfc:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004d00:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004d02:	69bb      	ldr	r3, [r7, #24]
 8004d04:	015a      	lsls	r2, r3, #5
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	4413      	add	r3, r2
 8004d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d0e:	691b      	ldr	r3, [r3, #16]
 8004d10:	69ba      	ldr	r2, [r7, #24]
 8004d12:	0151      	lsls	r1, r2, #5
 8004d14:	69fa      	ldr	r2, [r7, #28]
 8004d16:	440a      	add	r2, r1
 8004d18:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d1c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004d20:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	015a      	lsls	r2, r3, #5
 8004d26:	69fb      	ldr	r3, [r7, #28]
 8004d28:	4413      	add	r3, r2
 8004d2a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d2e:	691b      	ldr	r3, [r3, #16]
 8004d30:	69ba      	ldr	r2, [r7, #24]
 8004d32:	0151      	lsls	r1, r2, #5
 8004d34:	69fa      	ldr	r2, [r7, #28]
 8004d36:	440a      	add	r2, r1
 8004d38:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d3c:	0cdb      	lsrs	r3, r3, #19
 8004d3e:	04db      	lsls	r3, r3, #19
 8004d40:	6113      	str	r3, [r2, #16]
 8004d42:	e097      	b.n	8004e74 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	015a      	lsls	r2, r3, #5
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	0151      	lsls	r1, r2, #5
 8004d56:	69fa      	ldr	r2, [r7, #28]
 8004d58:	440a      	add	r2, r1
 8004d5a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d5e:	0cdb      	lsrs	r3, r3, #19
 8004d60:	04db      	lsls	r3, r3, #19
 8004d62:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8004d64:	69bb      	ldr	r3, [r7, #24]
 8004d66:	015a      	lsls	r2, r3, #5
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	4413      	add	r3, r2
 8004d6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004d70:	691b      	ldr	r3, [r3, #16]
 8004d72:	69ba      	ldr	r2, [r7, #24]
 8004d74:	0151      	lsls	r1, r2, #5
 8004d76:	69fa      	ldr	r2, [r7, #28]
 8004d78:	440a      	add	r2, r1
 8004d7a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004d7e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8004d82:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8004d86:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8004d88:	69bb      	ldr	r3, [r7, #24]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d11a      	bne.n	8004dc4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8004d8e:	68bb      	ldr	r3, [r7, #8]
 8004d90:	691a      	ldr	r2, [r3, #16]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d903      	bls.n	8004da2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	689a      	ldr	r2, [r3, #8]
 8004d9e:	68bb      	ldr	r3, [r7, #8]
 8004da0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8004da2:	69bb      	ldr	r3, [r7, #24]
 8004da4:	015a      	lsls	r2, r3, #5
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	4413      	add	r3, r2
 8004daa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004dae:	691b      	ldr	r3, [r3, #16]
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	0151      	lsls	r1, r2, #5
 8004db4:	69fa      	ldr	r2, [r7, #28]
 8004db6:	440a      	add	r2, r1
 8004db8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004dbc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004dc0:	6113      	str	r3, [r2, #16]
 8004dc2:	e044      	b.n	8004e4e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8004dc4:	68bb      	ldr	r3, [r7, #8]
 8004dc6:	691a      	ldr	r2, [r3, #16]
 8004dc8:	68bb      	ldr	r3, [r7, #8]
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	4413      	add	r3, r2
 8004dce:	1e5a      	subs	r2, r3, #1
 8004dd0:	68bb      	ldr	r3, [r7, #8]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8004dda:	69bb      	ldr	r3, [r7, #24]
 8004ddc:	015a      	lsls	r2, r3, #5
 8004dde:	69fb      	ldr	r3, [r7, #28]
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004de6:	691a      	ldr	r2, [r3, #16]
 8004de8:	8afb      	ldrh	r3, [r7, #22]
 8004dea:	04d9      	lsls	r1, r3, #19
 8004dec:	4ba4      	ldr	r3, [pc, #656]	@ (8005080 <USB_EPStartXfer+0x3cc>)
 8004dee:	400b      	ands	r3, r1
 8004df0:	69b9      	ldr	r1, [r7, #24]
 8004df2:	0148      	lsls	r0, r1, #5
 8004df4:	69f9      	ldr	r1, [r7, #28]
 8004df6:	4401      	add	r1, r0
 8004df8:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	791b      	ldrb	r3, [r3, #4]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d122      	bne.n	8004e4e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8004e08:	69bb      	ldr	r3, [r7, #24]
 8004e0a:	015a      	lsls	r2, r3, #5
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e14:	691b      	ldr	r3, [r3, #16]
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	0151      	lsls	r1, r2, #5
 8004e1a:	69fa      	ldr	r2, [r7, #28]
 8004e1c:	440a      	add	r2, r1
 8004e1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004e22:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8004e26:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	015a      	lsls	r2, r3, #5
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	4413      	add	r3, r2
 8004e30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e34:	691a      	ldr	r2, [r3, #16]
 8004e36:	8afb      	ldrh	r3, [r7, #22]
 8004e38:	075b      	lsls	r3, r3, #29
 8004e3a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8004e3e:	69b9      	ldr	r1, [r7, #24]
 8004e40:	0148      	lsls	r0, r1, #5
 8004e42:	69f9      	ldr	r1, [r7, #28]
 8004e44:	4401      	add	r1, r0
 8004e46:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	015a      	lsls	r2, r3, #5
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	4413      	add	r3, r2
 8004e56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e5a:	691a      	ldr	r2, [r3, #16]
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e64:	69b9      	ldr	r1, [r7, #24]
 8004e66:	0148      	lsls	r0, r1, #5
 8004e68:	69f9      	ldr	r1, [r7, #28]
 8004e6a:	4401      	add	r1, r0
 8004e6c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8004e70:	4313      	orrs	r3, r2
 8004e72:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8004e74:	79fb      	ldrb	r3, [r7, #7]
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d14b      	bne.n	8004f12 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	69db      	ldr	r3, [r3, #28]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d009      	beq.n	8004e96 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8004e82:	69bb      	ldr	r3, [r7, #24]
 8004e84:	015a      	lsls	r2, r3, #5
 8004e86:	69fb      	ldr	r3, [r7, #28]
 8004e88:	4413      	add	r3, r2
 8004e8a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004e8e:	461a      	mov	r2, r3
 8004e90:	68bb      	ldr	r3, [r7, #8]
 8004e92:	69db      	ldr	r3, [r3, #28]
 8004e94:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	791b      	ldrb	r3, [r3, #4]
 8004e9a:	2b01      	cmp	r3, #1
 8004e9c:	d128      	bne.n	8004ef0 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d110      	bne.n	8004ed0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004eae:	69bb      	ldr	r3, [r7, #24]
 8004eb0:	015a      	lsls	r2, r3, #5
 8004eb2:	69fb      	ldr	r3, [r7, #28]
 8004eb4:	4413      	add	r3, r2
 8004eb6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	69ba      	ldr	r2, [r7, #24]
 8004ebe:	0151      	lsls	r1, r2, #5
 8004ec0:	69fa      	ldr	r2, [r7, #28]
 8004ec2:	440a      	add	r2, r1
 8004ec4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004ec8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004ecc:	6013      	str	r3, [r2, #0]
 8004ece:	e00f      	b.n	8004ef0 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004ed0:	69bb      	ldr	r3, [r7, #24]
 8004ed2:	015a      	lsls	r2, r3, #5
 8004ed4:	69fb      	ldr	r3, [r7, #28]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	69ba      	ldr	r2, [r7, #24]
 8004ee0:	0151      	lsls	r1, r2, #5
 8004ee2:	69fa      	ldr	r2, [r7, #28]
 8004ee4:	440a      	add	r2, r1
 8004ee6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004eee:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004ef0:	69bb      	ldr	r3, [r7, #24]
 8004ef2:	015a      	lsls	r2, r3, #5
 8004ef4:	69fb      	ldr	r3, [r7, #28]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	0151      	lsls	r1, r2, #5
 8004f02:	69fa      	ldr	r2, [r7, #28]
 8004f04:	440a      	add	r2, r1
 8004f06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f0a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004f0e:	6013      	str	r3, [r2, #0]
 8004f10:	e166      	b.n	80051e0 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8004f12:	69bb      	ldr	r3, [r7, #24]
 8004f14:	015a      	lsls	r2, r3, #5
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	69ba      	ldr	r2, [r7, #24]
 8004f22:	0151      	lsls	r1, r2, #5
 8004f24:	69fa      	ldr	r2, [r7, #28]
 8004f26:	440a      	add	r2, r1
 8004f28:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f2c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8004f30:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	791b      	ldrb	r3, [r3, #4]
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d015      	beq.n	8004f66 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	f000 814e 	beq.w	80051e0 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8004f44:	69fb      	ldr	r3, [r7, #28]
 8004f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f4a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	781b      	ldrb	r3, [r3, #0]
 8004f50:	f003 030f 	and.w	r3, r3, #15
 8004f54:	2101      	movs	r1, #1
 8004f56:	fa01 f303 	lsl.w	r3, r1, r3
 8004f5a:	69f9      	ldr	r1, [r7, #28]
 8004f5c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004f60:	4313      	orrs	r3, r2
 8004f62:	634b      	str	r3, [r1, #52]	@ 0x34
 8004f64:	e13c      	b.n	80051e0 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8004f66:	69fb      	ldr	r3, [r7, #28]
 8004f68:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004f6c:	689b      	ldr	r3, [r3, #8]
 8004f6e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d110      	bne.n	8004f98 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8004f76:	69bb      	ldr	r3, [r7, #24]
 8004f78:	015a      	lsls	r2, r3, #5
 8004f7a:	69fb      	ldr	r3, [r7, #28]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	0151      	lsls	r1, r2, #5
 8004f88:	69fa      	ldr	r2, [r7, #28]
 8004f8a:	440a      	add	r2, r1
 8004f8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004f90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004f94:	6013      	str	r3, [r2, #0]
 8004f96:	e00f      	b.n	8004fb8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8004f98:	69bb      	ldr	r3, [r7, #24]
 8004f9a:	015a      	lsls	r2, r3, #5
 8004f9c:	69fb      	ldr	r3, [r7, #28]
 8004f9e:	4413      	add	r3, r2
 8004fa0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	69ba      	ldr	r2, [r7, #24]
 8004fa8:	0151      	lsls	r1, r2, #5
 8004faa:	69fa      	ldr	r2, [r7, #28]
 8004fac:	440a      	add	r2, r1
 8004fae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8004fb2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fb6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8004fb8:	68bb      	ldr	r3, [r7, #8]
 8004fba:	68d9      	ldr	r1, [r3, #12]
 8004fbc:	68bb      	ldr	r3, [r7, #8]
 8004fbe:	781a      	ldrb	r2, [r3, #0]
 8004fc0:	68bb      	ldr	r3, [r7, #8]
 8004fc2:	691b      	ldr	r3, [r3, #16]
 8004fc4:	b298      	uxth	r0, r3
 8004fc6:	79fb      	ldrb	r3, [r7, #7]
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	4603      	mov	r3, r0
 8004fcc:	68f8      	ldr	r0, [r7, #12]
 8004fce:	f000 f9b9 	bl	8005344 <USB_WritePacket>
 8004fd2:	e105      	b.n	80051e0 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	015a      	lsls	r2, r3, #5
 8004fd8:	69fb      	ldr	r3, [r7, #28]
 8004fda:	4413      	add	r3, r2
 8004fdc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004fe0:	691b      	ldr	r3, [r3, #16]
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	0151      	lsls	r1, r2, #5
 8004fe6:	69fa      	ldr	r2, [r7, #28]
 8004fe8:	440a      	add	r2, r1
 8004fea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004fee:	0cdb      	lsrs	r3, r3, #19
 8004ff0:	04db      	lsls	r3, r3, #19
 8004ff2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	015a      	lsls	r2, r3, #5
 8004ff8:	69fb      	ldr	r3, [r7, #28]
 8004ffa:	4413      	add	r3, r2
 8004ffc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005000:	691b      	ldr	r3, [r3, #16]
 8005002:	69ba      	ldr	r2, [r7, #24]
 8005004:	0151      	lsls	r1, r2, #5
 8005006:	69fa      	ldr	r2, [r7, #28]
 8005008:	440a      	add	r2, r1
 800500a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800500e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8005012:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8005016:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8005018:	69bb      	ldr	r3, [r7, #24]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d132      	bne.n	8005084 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	691b      	ldr	r3, [r3, #16]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d003      	beq.n	800502e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	689a      	ldr	r2, [r3, #8]
 800502a:	68bb      	ldr	r3, [r7, #8]
 800502c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800502e:	68bb      	ldr	r3, [r7, #8]
 8005030:	689a      	ldr	r2, [r3, #8]
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	015a      	lsls	r2, r3, #5
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	4413      	add	r3, r2
 800503e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005042:	691a      	ldr	r2, [r3, #16]
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	6a1b      	ldr	r3, [r3, #32]
 8005048:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800504c:	69b9      	ldr	r1, [r7, #24]
 800504e:	0148      	lsls	r0, r1, #5
 8005050:	69f9      	ldr	r1, [r7, #28]
 8005052:	4401      	add	r1, r0
 8005054:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005058:	4313      	orrs	r3, r2
 800505a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	015a      	lsls	r2, r3, #5
 8005060:	69fb      	ldr	r3, [r7, #28]
 8005062:	4413      	add	r3, r2
 8005064:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005068:	691b      	ldr	r3, [r3, #16]
 800506a:	69ba      	ldr	r2, [r7, #24]
 800506c:	0151      	lsls	r1, r2, #5
 800506e:	69fa      	ldr	r2, [r7, #28]
 8005070:	440a      	add	r2, r1
 8005072:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005076:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800507a:	6113      	str	r3, [r2, #16]
 800507c:	e062      	b.n	8005144 <USB_EPStartXfer+0x490>
 800507e:	bf00      	nop
 8005080:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005084:	68bb      	ldr	r3, [r7, #8]
 8005086:	691b      	ldr	r3, [r3, #16]
 8005088:	2b00      	cmp	r3, #0
 800508a:	d123      	bne.n	80050d4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	015a      	lsls	r2, r3, #5
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	4413      	add	r3, r2
 8005094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005098:	691a      	ldr	r2, [r3, #16]
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	689b      	ldr	r3, [r3, #8]
 800509e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80050a2:	69b9      	ldr	r1, [r7, #24]
 80050a4:	0148      	lsls	r0, r1, #5
 80050a6:	69f9      	ldr	r1, [r7, #28]
 80050a8:	4401      	add	r1, r0
 80050aa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80050ae:	4313      	orrs	r3, r2
 80050b0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80050b2:	69bb      	ldr	r3, [r7, #24]
 80050b4:	015a      	lsls	r2, r3, #5
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	4413      	add	r3, r2
 80050ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80050be:	691b      	ldr	r3, [r3, #16]
 80050c0:	69ba      	ldr	r2, [r7, #24]
 80050c2:	0151      	lsls	r1, r2, #5
 80050c4:	69fa      	ldr	r2, [r7, #28]
 80050c6:	440a      	add	r2, r1
 80050c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80050cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80050d0:	6113      	str	r3, [r2, #16]
 80050d2:	e037      	b.n	8005144 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	691a      	ldr	r2, [r3, #16]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	689b      	ldr	r3, [r3, #8]
 80050dc:	4413      	add	r3, r2
 80050de:	1e5a      	subs	r2, r3, #1
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050e8:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	8afa      	ldrh	r2, [r7, #22]
 80050f0:	fb03 f202 	mul.w	r2, r3, r2
 80050f4:	68bb      	ldr	r3, [r7, #8]
 80050f6:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	015a      	lsls	r2, r3, #5
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	4413      	add	r3, r2
 8005100:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005104:	691a      	ldr	r2, [r3, #16]
 8005106:	8afb      	ldrh	r3, [r7, #22]
 8005108:	04d9      	lsls	r1, r3, #19
 800510a:	4b38      	ldr	r3, [pc, #224]	@ (80051ec <USB_EPStartXfer+0x538>)
 800510c:	400b      	ands	r3, r1
 800510e:	69b9      	ldr	r1, [r7, #24]
 8005110:	0148      	lsls	r0, r1, #5
 8005112:	69f9      	ldr	r1, [r7, #28]
 8005114:	4401      	add	r1, r0
 8005116:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800511a:	4313      	orrs	r3, r2
 800511c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800511e:	69bb      	ldr	r3, [r7, #24]
 8005120:	015a      	lsls	r2, r3, #5
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	4413      	add	r3, r2
 8005126:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800512a:	691a      	ldr	r2, [r3, #16]
 800512c:	68bb      	ldr	r3, [r7, #8]
 800512e:	6a1b      	ldr	r3, [r3, #32]
 8005130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005134:	69b9      	ldr	r1, [r7, #24]
 8005136:	0148      	lsls	r0, r1, #5
 8005138:	69f9      	ldr	r1, [r7, #28]
 800513a:	4401      	add	r1, r0
 800513c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005140:	4313      	orrs	r3, r2
 8005142:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005144:	79fb      	ldrb	r3, [r7, #7]
 8005146:	2b01      	cmp	r3, #1
 8005148:	d10d      	bne.n	8005166 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	68db      	ldr	r3, [r3, #12]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d009      	beq.n	8005166 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	68d9      	ldr	r1, [r3, #12]
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	015a      	lsls	r2, r3, #5
 800515a:	69fb      	ldr	r3, [r7, #28]
 800515c:	4413      	add	r3, r2
 800515e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005162:	460a      	mov	r2, r1
 8005164:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	791b      	ldrb	r3, [r3, #4]
 800516a:	2b01      	cmp	r3, #1
 800516c:	d128      	bne.n	80051c0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800516e:	69fb      	ldr	r3, [r7, #28]
 8005170:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800517a:	2b00      	cmp	r3, #0
 800517c:	d110      	bne.n	80051a0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	015a      	lsls	r2, r3, #5
 8005182:	69fb      	ldr	r3, [r7, #28]
 8005184:	4413      	add	r3, r2
 8005186:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	0151      	lsls	r1, r2, #5
 8005190:	69fa      	ldr	r2, [r7, #28]
 8005192:	440a      	add	r2, r1
 8005194:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005198:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800519c:	6013      	str	r3, [r2, #0]
 800519e:	e00f      	b.n	80051c0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80051a0:	69bb      	ldr	r3, [r7, #24]
 80051a2:	015a      	lsls	r2, r3, #5
 80051a4:	69fb      	ldr	r3, [r7, #28]
 80051a6:	4413      	add	r3, r2
 80051a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	69ba      	ldr	r2, [r7, #24]
 80051b0:	0151      	lsls	r1, r2, #5
 80051b2:	69fa      	ldr	r2, [r7, #28]
 80051b4:	440a      	add	r2, r1
 80051b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051be:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80051c0:	69bb      	ldr	r3, [r7, #24]
 80051c2:	015a      	lsls	r2, r3, #5
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	4413      	add	r3, r2
 80051c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	69ba      	ldr	r2, [r7, #24]
 80051d0:	0151      	lsls	r1, r2, #5
 80051d2:	69fa      	ldr	r2, [r7, #28]
 80051d4:	440a      	add	r2, r1
 80051d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80051da:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80051de:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3720      	adds	r7, #32
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	1ff80000 	.word	0x1ff80000

080051f0 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80051f0:	b480      	push	{r7}
 80051f2:	b087      	sub	sp, #28
 80051f4:	af00      	add	r7, sp, #0
 80051f6:	6078      	str	r0, [r7, #4]
 80051f8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80051fa:	2300      	movs	r3, #0
 80051fc:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80051fe:	2300      	movs	r3, #0
 8005200:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	785b      	ldrb	r3, [r3, #1]
 800520a:	2b01      	cmp	r3, #1
 800520c:	d14a      	bne.n	80052a4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	781b      	ldrb	r3, [r3, #0]
 8005212:	015a      	lsls	r2, r3, #5
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	4413      	add	r3, r2
 8005218:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005222:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005226:	f040 8086 	bne.w	8005336 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	781b      	ldrb	r3, [r3, #0]
 800522e:	015a      	lsls	r2, r3, #5
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	4413      	add	r3, r2
 8005234:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	683a      	ldr	r2, [r7, #0]
 800523c:	7812      	ldrb	r2, [r2, #0]
 800523e:	0151      	lsls	r1, r2, #5
 8005240:	693a      	ldr	r2, [r7, #16]
 8005242:	440a      	add	r2, r1
 8005244:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005248:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800524c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800524e:	683b      	ldr	r3, [r7, #0]
 8005250:	781b      	ldrb	r3, [r3, #0]
 8005252:	015a      	lsls	r2, r3, #5
 8005254:	693b      	ldr	r3, [r7, #16]
 8005256:	4413      	add	r3, r2
 8005258:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	7812      	ldrb	r2, [r2, #0]
 8005262:	0151      	lsls	r1, r2, #5
 8005264:	693a      	ldr	r2, [r7, #16]
 8005266:	440a      	add	r2, r1
 8005268:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800526c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005270:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	3301      	adds	r3, #1
 8005276:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	f242 7210 	movw	r2, #10000	@ 0x2710
 800527e:	4293      	cmp	r3, r2
 8005280:	d902      	bls.n	8005288 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005282:	2301      	movs	r3, #1
 8005284:	75fb      	strb	r3, [r7, #23]
          break;
 8005286:	e056      	b.n	8005336 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	781b      	ldrb	r3, [r3, #0]
 800528c:	015a      	lsls	r2, r3, #5
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	4413      	add	r3, r2
 8005292:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800529c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052a0:	d0e7      	beq.n	8005272 <USB_EPStopXfer+0x82>
 80052a2:	e048      	b.n	8005336 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	781b      	ldrb	r3, [r3, #0]
 80052a8:	015a      	lsls	r2, r3, #5
 80052aa:	693b      	ldr	r3, [r7, #16]
 80052ac:	4413      	add	r3, r2
 80052ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052bc:	d13b      	bne.n	8005336 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	781b      	ldrb	r3, [r3, #0]
 80052c2:	015a      	lsls	r2, r3, #5
 80052c4:	693b      	ldr	r3, [r7, #16]
 80052c6:	4413      	add	r3, r2
 80052c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	683a      	ldr	r2, [r7, #0]
 80052d0:	7812      	ldrb	r2, [r2, #0]
 80052d2:	0151      	lsls	r1, r2, #5
 80052d4:	693a      	ldr	r2, [r7, #16]
 80052d6:	440a      	add	r2, r1
 80052d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80052dc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80052e0:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80052e2:	683b      	ldr	r3, [r7, #0]
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	015a      	lsls	r2, r3, #5
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	4413      	add	r3, r2
 80052ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	683a      	ldr	r2, [r7, #0]
 80052f4:	7812      	ldrb	r2, [r2, #0]
 80052f6:	0151      	lsls	r1, r2, #5
 80052f8:	693a      	ldr	r2, [r7, #16]
 80052fa:	440a      	add	r2, r1
 80052fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005300:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005304:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	3301      	adds	r3, #1
 800530a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005312:	4293      	cmp	r3, r2
 8005314:	d902      	bls.n	800531c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	75fb      	strb	r3, [r7, #23]
          break;
 800531a:	e00c      	b.n	8005336 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800531c:	683b      	ldr	r3, [r7, #0]
 800531e:	781b      	ldrb	r3, [r3, #0]
 8005320:	015a      	lsls	r2, r3, #5
 8005322:	693b      	ldr	r3, [r7, #16]
 8005324:	4413      	add	r3, r2
 8005326:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005330:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005334:	d0e7      	beq.n	8005306 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005336:	7dfb      	ldrb	r3, [r7, #23]
}
 8005338:	4618      	mov	r0, r3
 800533a:	371c      	adds	r7, #28
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005344:	b480      	push	{r7}
 8005346:	b089      	sub	sp, #36	@ 0x24
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	4611      	mov	r1, r2
 8005350:	461a      	mov	r2, r3
 8005352:	460b      	mov	r3, r1
 8005354:	71fb      	strb	r3, [r7, #7]
 8005356:	4613      	mov	r3, r2
 8005358:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005362:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005366:	2b00      	cmp	r3, #0
 8005368:	d123      	bne.n	80053b2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800536a:	88bb      	ldrh	r3, [r7, #4]
 800536c:	3303      	adds	r3, #3
 800536e:	089b      	lsrs	r3, r3, #2
 8005370:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005372:	2300      	movs	r3, #0
 8005374:	61bb      	str	r3, [r7, #24]
 8005376:	e018      	b.n	80053aa <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005378:	79fb      	ldrb	r3, [r7, #7]
 800537a:	031a      	lsls	r2, r3, #12
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	4413      	add	r3, r2
 8005380:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005384:	461a      	mov	r2, r3
 8005386:	69fb      	ldr	r3, [r7, #28]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	6013      	str	r3, [r2, #0]
      pSrc++;
 800538c:	69fb      	ldr	r3, [r7, #28]
 800538e:	3301      	adds	r3, #1
 8005390:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005392:	69fb      	ldr	r3, [r7, #28]
 8005394:	3301      	adds	r3, #1
 8005396:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	3301      	adds	r3, #1
 800539c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800539e:	69fb      	ldr	r3, [r7, #28]
 80053a0:	3301      	adds	r3, #1
 80053a2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	3301      	adds	r3, #1
 80053a8:	61bb      	str	r3, [r7, #24]
 80053aa:	69ba      	ldr	r2, [r7, #24]
 80053ac:	693b      	ldr	r3, [r7, #16]
 80053ae:	429a      	cmp	r2, r3
 80053b0:	d3e2      	bcc.n	8005378 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80053b2:	2300      	movs	r3, #0
}
 80053b4:	4618      	mov	r0, r3
 80053b6:	3724      	adds	r7, #36	@ 0x24
 80053b8:	46bd      	mov	sp, r7
 80053ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053be:	4770      	bx	lr

080053c0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80053c0:	b480      	push	{r7}
 80053c2:	b08b      	sub	sp, #44	@ 0x2c
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	60f8      	str	r0, [r7, #12]
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	4613      	mov	r3, r2
 80053cc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80053d6:	88fb      	ldrh	r3, [r7, #6]
 80053d8:	089b      	lsrs	r3, r3, #2
 80053da:	b29b      	uxth	r3, r3
 80053dc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80053de:	88fb      	ldrh	r3, [r7, #6]
 80053e0:	f003 0303 	and.w	r3, r3, #3
 80053e4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80053e6:	2300      	movs	r3, #0
 80053e8:	623b      	str	r3, [r7, #32]
 80053ea:	e014      	b.n	8005416 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80053ec:	69bb      	ldr	r3, [r7, #24]
 80053ee:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f6:	601a      	str	r2, [r3, #0]
    pDest++;
 80053f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fa:	3301      	adds	r3, #1
 80053fc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80053fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005400:	3301      	adds	r3, #1
 8005402:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005406:	3301      	adds	r3, #1
 8005408:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800540a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540c:	3301      	adds	r3, #1
 800540e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005410:	6a3b      	ldr	r3, [r7, #32]
 8005412:	3301      	adds	r3, #1
 8005414:	623b      	str	r3, [r7, #32]
 8005416:	6a3a      	ldr	r2, [r7, #32]
 8005418:	697b      	ldr	r3, [r7, #20]
 800541a:	429a      	cmp	r2, r3
 800541c:	d3e6      	bcc.n	80053ec <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800541e:	8bfb      	ldrh	r3, [r7, #30]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d01e      	beq.n	8005462 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005424:	2300      	movs	r3, #0
 8005426:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800542e:	461a      	mov	r2, r3
 8005430:	f107 0310 	add.w	r3, r7, #16
 8005434:	6812      	ldr	r2, [r2, #0]
 8005436:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005438:	693a      	ldr	r2, [r7, #16]
 800543a:	6a3b      	ldr	r3, [r7, #32]
 800543c:	b2db      	uxtb	r3, r3
 800543e:	00db      	lsls	r3, r3, #3
 8005440:	fa22 f303 	lsr.w	r3, r2, r3
 8005444:	b2da      	uxtb	r2, r3
 8005446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005448:	701a      	strb	r2, [r3, #0]
      i++;
 800544a:	6a3b      	ldr	r3, [r7, #32]
 800544c:	3301      	adds	r3, #1
 800544e:	623b      	str	r3, [r7, #32]
      pDest++;
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	3301      	adds	r3, #1
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005456:	8bfb      	ldrh	r3, [r7, #30]
 8005458:	3b01      	subs	r3, #1
 800545a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800545c:	8bfb      	ldrh	r3, [r7, #30]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d1ea      	bne.n	8005438 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005464:	4618      	mov	r0, r3
 8005466:	372c      	adds	r7, #44	@ 0x2c
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
 8005478:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	781b      	ldrb	r3, [r3, #0]
 8005482:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005484:	683b      	ldr	r3, [r7, #0]
 8005486:	785b      	ldrb	r3, [r3, #1]
 8005488:	2b01      	cmp	r3, #1
 800548a:	d12c      	bne.n	80054e6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	015a      	lsls	r2, r3, #5
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	4413      	add	r3, r2
 8005494:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	db12      	blt.n	80054c4 <USB_EPSetStall+0x54>
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d00f      	beq.n	80054c4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	015a      	lsls	r2, r3, #5
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	4413      	add	r3, r2
 80054ac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68ba      	ldr	r2, [r7, #8]
 80054b4:	0151      	lsls	r1, r2, #5
 80054b6:	68fa      	ldr	r2, [r7, #12]
 80054b8:	440a      	add	r2, r1
 80054ba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054be:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80054c2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	015a      	lsls	r2, r3, #5
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	4413      	add	r3, r2
 80054cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	68ba      	ldr	r2, [r7, #8]
 80054d4:	0151      	lsls	r1, r2, #5
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	440a      	add	r2, r1
 80054da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80054de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80054e2:	6013      	str	r3, [r2, #0]
 80054e4:	e02b      	b.n	800553e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	015a      	lsls	r2, r3, #5
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	4413      	add	r3, r2
 80054ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	db12      	blt.n	800551e <USB_EPSetStall+0xae>
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d00f      	beq.n	800551e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	015a      	lsls	r2, r3, #5
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	4413      	add	r3, r2
 8005506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	68ba      	ldr	r2, [r7, #8]
 800550e:	0151      	lsls	r1, r2, #5
 8005510:	68fa      	ldr	r2, [r7, #12]
 8005512:	440a      	add	r2, r1
 8005514:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005518:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800551c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	015a      	lsls	r2, r3, #5
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	4413      	add	r3, r2
 8005526:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	68ba      	ldr	r2, [r7, #8]
 800552e:	0151      	lsls	r1, r2, #5
 8005530:	68fa      	ldr	r2, [r7, #12]
 8005532:	440a      	add	r2, r1
 8005534:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005538:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800553c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800553e:	2300      	movs	r3, #0
}
 8005540:	4618      	mov	r0, r3
 8005542:	3714      	adds	r7, #20
 8005544:	46bd      	mov	sp, r7
 8005546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554a:	4770      	bx	lr

0800554c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
 8005554:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	781b      	ldrb	r3, [r3, #0]
 800555e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005560:	683b      	ldr	r3, [r7, #0]
 8005562:	785b      	ldrb	r3, [r3, #1]
 8005564:	2b01      	cmp	r3, #1
 8005566:	d128      	bne.n	80055ba <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005568:	68bb      	ldr	r3, [r7, #8]
 800556a:	015a      	lsls	r2, r3, #5
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	4413      	add	r3, r2
 8005570:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	68ba      	ldr	r2, [r7, #8]
 8005578:	0151      	lsls	r1, r2, #5
 800557a:	68fa      	ldr	r2, [r7, #12]
 800557c:	440a      	add	r2, r1
 800557e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005582:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005586:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	791b      	ldrb	r3, [r3, #4]
 800558c:	2b03      	cmp	r3, #3
 800558e:	d003      	beq.n	8005598 <USB_EPClearStall+0x4c>
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	791b      	ldrb	r3, [r3, #4]
 8005594:	2b02      	cmp	r3, #2
 8005596:	d138      	bne.n	800560a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	015a      	lsls	r2, r3, #5
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	4413      	add	r3, r2
 80055a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	68ba      	ldr	r2, [r7, #8]
 80055a8:	0151      	lsls	r1, r2, #5
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	440a      	add	r2, r1
 80055ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80055b6:	6013      	str	r3, [r2, #0]
 80055b8:	e027      	b.n	800560a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	015a      	lsls	r2, r3, #5
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	4413      	add	r3, r2
 80055c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	0151      	lsls	r1, r2, #5
 80055cc:	68fa      	ldr	r2, [r7, #12]
 80055ce:	440a      	add	r2, r1
 80055d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80055d4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80055d8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	791b      	ldrb	r3, [r3, #4]
 80055de:	2b03      	cmp	r3, #3
 80055e0:	d003      	beq.n	80055ea <USB_EPClearStall+0x9e>
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	791b      	ldrb	r3, [r3, #4]
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d10f      	bne.n	800560a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	0151      	lsls	r1, r2, #5
 80055fc:	68fa      	ldr	r2, [r7, #12]
 80055fe:	440a      	add	r2, r1
 8005600:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005604:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005608:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800560a:	2300      	movs	r3, #0
}
 800560c:	4618      	mov	r0, r3
 800560e:	3714      	adds	r7, #20
 8005610:	46bd      	mov	sp, r7
 8005612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005616:	4770      	bx	lr

08005618 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	460b      	mov	r3, r1
 8005622:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	68fa      	ldr	r2, [r7, #12]
 8005632:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005636:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800563a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	78fb      	ldrb	r3, [r7, #3]
 8005646:	011b      	lsls	r3, r3, #4
 8005648:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800564c:	68f9      	ldr	r1, [r7, #12]
 800564e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005652:	4313      	orrs	r3, r2
 8005654:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8005656:	2300      	movs	r3, #0
}
 8005658:	4618      	mov	r0, r3
 800565a:	3714      	adds	r7, #20
 800565c:	46bd      	mov	sp, r7
 800565e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005662:	4770      	bx	lr

08005664 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	68fa      	ldr	r2, [r7, #12]
 800567a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800567e:	f023 0303 	bic.w	r3, r3, #3
 8005682:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800568a:	685b      	ldr	r3, [r3, #4]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005692:	f023 0302 	bic.w	r3, r3, #2
 8005696:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005698:	2300      	movs	r3, #0
}
 800569a:	4618      	mov	r0, r3
 800569c:	3714      	adds	r7, #20
 800569e:	46bd      	mov	sp, r7
 80056a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a4:	4770      	bx	lr

080056a6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80056a6:	b480      	push	{r7}
 80056a8:	b085      	sub	sp, #20
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80056c0:	f023 0303 	bic.w	r3, r3, #3
 80056c4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056cc:	685b      	ldr	r3, [r3, #4]
 80056ce:	68fa      	ldr	r2, [r7, #12]
 80056d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056d4:	f043 0302 	orr.w	r3, r3, #2
 80056d8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80056da:	2300      	movs	r3, #0
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3714      	adds	r7, #20
 80056e0:	46bd      	mov	sp, r7
 80056e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e6:	4770      	bx	lr

080056e8 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80056e8:	b480      	push	{r7}
 80056ea:	b085      	sub	sp, #20
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	699b      	ldr	r3, [r3, #24]
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	4013      	ands	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005700:	68fb      	ldr	r3, [r7, #12]
}
 8005702:	4618      	mov	r0, r3
 8005704:	3714      	adds	r7, #20
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr

0800570e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800570e:	b480      	push	{r7}
 8005710:	b085      	sub	sp, #20
 8005712:	af00      	add	r7, sp, #0
 8005714:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800572a:	69db      	ldr	r3, [r3, #28]
 800572c:	68ba      	ldr	r2, [r7, #8]
 800572e:	4013      	ands	r3, r2
 8005730:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	0c1b      	lsrs	r3, r3, #16
}
 8005736:	4618      	mov	r0, r3
 8005738:	3714      	adds	r7, #20
 800573a:	46bd      	mov	sp, r7
 800573c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005740:	4770      	bx	lr

08005742 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005742:	b480      	push	{r7}
 8005744:	b085      	sub	sp, #20
 8005746:	af00      	add	r7, sp, #0
 8005748:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800575e:	69db      	ldr	r3, [r3, #28]
 8005760:	68ba      	ldr	r2, [r7, #8]
 8005762:	4013      	ands	r3, r2
 8005764:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8005766:	68bb      	ldr	r3, [r7, #8]
 8005768:	b29b      	uxth	r3, r3
}
 800576a:	4618      	mov	r0, r3
 800576c:	3714      	adds	r7, #20
 800576e:	46bd      	mov	sp, r7
 8005770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005774:	4770      	bx	lr

08005776 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8005776:	b480      	push	{r7}
 8005778:	b085      	sub	sp, #20
 800577a:	af00      	add	r7, sp, #0
 800577c:	6078      	str	r0, [r7, #4]
 800577e:	460b      	mov	r3, r1
 8005780:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8005786:	78fb      	ldrb	r3, [r7, #3]
 8005788:	015a      	lsls	r2, r3, #5
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	4413      	add	r3, r2
 800578e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005792:	689b      	ldr	r3, [r3, #8]
 8005794:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800579c:	695b      	ldr	r3, [r3, #20]
 800579e:	68ba      	ldr	r2, [r7, #8]
 80057a0:	4013      	ands	r3, r2
 80057a2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80057a4:	68bb      	ldr	r3, [r7, #8]
}
 80057a6:	4618      	mov	r0, r3
 80057a8:	3714      	adds	r7, #20
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr

080057b2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b087      	sub	sp, #28
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
 80057ba:	460b      	mov	r3, r1
 80057bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057c8:	691b      	ldr	r3, [r3, #16]
 80057ca:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80057cc:	697b      	ldr	r3, [r7, #20]
 80057ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057d4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80057d6:	78fb      	ldrb	r3, [r7, #3]
 80057d8:	f003 030f 	and.w	r3, r3, #15
 80057dc:	68fa      	ldr	r2, [r7, #12]
 80057de:	fa22 f303 	lsr.w	r3, r2, r3
 80057e2:	01db      	lsls	r3, r3, #7
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80057ec:	78fb      	ldrb	r3, [r7, #3]
 80057ee:	015a      	lsls	r2, r3, #5
 80057f0:	697b      	ldr	r3, [r7, #20]
 80057f2:	4413      	add	r3, r2
 80057f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	693a      	ldr	r2, [r7, #16]
 80057fc:	4013      	ands	r3, r2
 80057fe:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005800:	68bb      	ldr	r3, [r7, #8]
}
 8005802:	4618      	mov	r0, r3
 8005804:	371c      	adds	r7, #28
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr

0800580e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800580e:	b480      	push	{r7}
 8005810:	b083      	sub	sp, #12
 8005812:	af00      	add	r7, sp, #0
 8005814:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	f003 0301 	and.w	r3, r3, #1
}
 800581e:	4618      	mov	r0, r3
 8005820:	370c      	adds	r7, #12
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800582a:	b480      	push	{r7}
 800582c:	b085      	sub	sp, #20
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	68fa      	ldr	r2, [r7, #12]
 8005840:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005844:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005848:	f023 0307 	bic.w	r3, r3, #7
 800584c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	68fa      	ldr	r2, [r7, #12]
 8005858:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800585c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005860:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3714      	adds	r7, #20
 8005868:	46bd      	mov	sp, r7
 800586a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586e:	4770      	bx	lr

08005870 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8005870:	b480      	push	{r7}
 8005872:	b087      	sub	sp, #28
 8005874:	af00      	add	r7, sp, #0
 8005876:	60f8      	str	r0, [r7, #12]
 8005878:	460b      	mov	r3, r1
 800587a:	607a      	str	r2, [r7, #4]
 800587c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	333c      	adds	r3, #60	@ 0x3c
 8005886:	3304      	adds	r3, #4
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	4a26      	ldr	r2, [pc, #152]	@ (8005928 <USB_EP0_OutStart+0xb8>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d90a      	bls.n	80058aa <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005894:	697b      	ldr	r3, [r7, #20]
 8005896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80058a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058a4:	d101      	bne.n	80058aa <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80058a6:	2300      	movs	r3, #0
 80058a8:	e037      	b.n	800591a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058b0:	461a      	mov	r2, r3
 80058b2:	2300      	movs	r3, #0
 80058b4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80058b6:	697b      	ldr	r3, [r7, #20]
 80058b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	697a      	ldr	r2, [r7, #20]
 80058c0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80058c8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058d8:	f043 0318 	orr.w	r3, r3, #24
 80058dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058e4:	691b      	ldr	r3, [r3, #16]
 80058e6:	697a      	ldr	r2, [r7, #20]
 80058e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80058ec:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80058f0:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80058f2:	7afb      	ldrb	r3, [r7, #11]
 80058f4:	2b01      	cmp	r3, #1
 80058f6:	d10f      	bne.n	8005918 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80058f8:	697b      	ldr	r3, [r7, #20]
 80058fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80058fe:	461a      	mov	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	697a      	ldr	r2, [r7, #20]
 800590e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005912:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8005916:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005918:	2300      	movs	r3, #0
}
 800591a:	4618      	mov	r0, r3
 800591c:	371c      	adds	r7, #28
 800591e:	46bd      	mov	sp, r7
 8005920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005924:	4770      	bx	lr
 8005926:	bf00      	nop
 8005928:	4f54300a 	.word	0x4f54300a

0800592c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800592c:	b480      	push	{r7}
 800592e:	b085      	sub	sp, #20
 8005930:	af00      	add	r7, sp, #0
 8005932:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005934:	2300      	movs	r3, #0
 8005936:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	3301      	adds	r3, #1
 800593c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005944:	d901      	bls.n	800594a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e022      	b.n	8005990 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	691b      	ldr	r3, [r3, #16]
 800594e:	2b00      	cmp	r3, #0
 8005950:	daf2      	bge.n	8005938 <USB_CoreReset+0xc>

  count = 10U;
 8005952:	230a      	movs	r3, #10
 8005954:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005956:	e002      	b.n	800595e <USB_CoreReset+0x32>
  {
    count--;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	3b01      	subs	r3, #1
 800595c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d1f9      	bne.n	8005958 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	691b      	ldr	r3, [r3, #16]
 8005968:	f043 0201 	orr.w	r2, r3, #1
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	3301      	adds	r3, #1
 8005974:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800597c:	d901      	bls.n	8005982 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e006      	b.n	8005990 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	f003 0301 	and.w	r3, r3, #1
 800598a:	2b01      	cmp	r3, #1
 800598c:	d0f0      	beq.n	8005970 <USB_CoreReset+0x44>

  return HAL_OK;
 800598e:	2300      	movs	r3, #0
}
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <USBD_AUDIO_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	460b      	mov	r3, r1
 80059a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_AUDIO_HandleTypeDef *haudio;

  /* Allocate Audio structure */
  haudio = (USBD_AUDIO_HandleTypeDef *)USBD_malloc(sizeof(USBD_AUDIO_HandleTypeDef));
 80059a8:	f243 7050 	movw	r0, #14160	@ 0x3750
 80059ac:	f002 fb20 	bl	8007ff0 <USBD_static_malloc>
 80059b0:	60f8      	str	r0, [r7, #12]

  if (haudio == NULL)
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d109      	bne.n	80059cc <USBD_AUDIO_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	32b0      	adds	r2, #176	@ 0xb0
 80059c2:	2100      	movs	r1, #0
 80059c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80059c8:	2302      	movs	r3, #2
 80059ca:	e07e      	b.n	8005aca <USBD_AUDIO_Init+0x12e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)haudio;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	32b0      	adds	r2, #176	@ 0xb0
 80059d6:	68f9      	ldr	r1, [r7, #12]
 80059d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	32b0      	adds	r2, #176	@ 0xb0
 80059e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	7c1b      	ldrb	r3, [r3, #16]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d10e      	bne.n	8005a16 <USBD_AUDIO_Init+0x7a>
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_HS_BINTERVAL;
 80059f8:	4b36      	ldr	r3, [pc, #216]	@ (8005ad4 <USBD_AUDIO_Init+0x138>)
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	f003 020f 	and.w	r2, r3, #15
 8005a00:	6879      	ldr	r1, [r7, #4]
 8005a02:	4613      	mov	r3, r2
 8005a04:	009b      	lsls	r3, r3, #2
 8005a06:	4413      	add	r3, r2
 8005a08:	009b      	lsls	r3, r3, #2
 8005a0a:	440b      	add	r3, r1
 8005a0c:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8005a10:	2201      	movs	r2, #1
 8005a12:	601a      	str	r2, [r3, #0]
 8005a14:	e00d      	b.n	8005a32 <USBD_AUDIO_Init+0x96>
  }
  else   /* LOW and FULL-speed endpoints */
  {
    pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = AUDIO_FS_BINTERVAL;
 8005a16:	4b2f      	ldr	r3, [pc, #188]	@ (8005ad4 <USBD_AUDIO_Init+0x138>)
 8005a18:	781b      	ldrb	r3, [r3, #0]
 8005a1a:	f003 020f 	and.w	r2, r3, #15
 8005a1e:	6879      	ldr	r1, [r7, #4]
 8005a20:	4613      	mov	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	440b      	add	r3, r1
 8005a2a:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8005a2e:	2201      	movs	r2, #1
 8005a30:	601a      	str	r2, [r3, #0]
  }

  /* Open EP OUT */
  (void)USBD_LL_OpenEP(pdev, AUDIOOutEpAdd, USBD_EP_TYPE_ISOC, AUDIO_OUT_PACKET);
 8005a32:	4b28      	ldr	r3, [pc, #160]	@ (8005ad4 <USBD_AUDIO_Init+0x138>)
 8005a34:	7819      	ldrb	r1, [r3, #0]
 8005a36:	23b0      	movs	r3, #176	@ 0xb0
 8005a38:	2201      	movs	r2, #1
 8005a3a:	6878      	ldr	r0, [r7, #4]
 8005a3c:	f002 f9b5 	bl	8007daa <USBD_LL_OpenEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 1U;
 8005a40:	4b24      	ldr	r3, [pc, #144]	@ (8005ad4 <USBD_AUDIO_Init+0x138>)
 8005a42:	781b      	ldrb	r3, [r3, #0]
 8005a44:	f003 020f 	and.w	r2, r3, #15
 8005a48:	6879      	ldr	r1, [r7, #4]
 8005a4a:	4613      	mov	r3, r2
 8005a4c:	009b      	lsls	r3, r3, #2
 8005a4e:	4413      	add	r3, r2
 8005a50:	009b      	lsls	r3, r3, #2
 8005a52:	440b      	add	r3, r1
 8005a54:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005a58:	2201      	movs	r2, #1
 8005a5a:	701a      	strb	r2, [r3, #0]

  haudio->alt_setting = 0U;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	601a      	str	r2, [r3, #0]
  haudio->offset = AUDIO_OFFSET_UNKNOWN;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005a68:	2203      	movs	r2, #3
 8005a6a:	f883 2704 	strb.w	r2, [r3, #1796]	@ 0x704
  haudio->wr_ptr = 0U;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005a74:	2200      	movs	r2, #0
 8005a76:	f8a3 2708 	strh.w	r2, [r3, #1800]	@ 0x708
  haudio->rd_ptr = 0U;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005a80:	2200      	movs	r2, #0
 8005a82:	f8a3 2706 	strh.w	r2, [r3, #1798]	@ 0x706
  haudio->rd_enable = 0U;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	f883 2705 	strb.w	r2, [r3, #1797]	@ 0x705

  /* Initialize the Audio output Hardware layer */
  if (((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init(USBD_AUDIO_FREQ,
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005a98:	687a      	ldr	r2, [r7, #4]
 8005a9a:	33b0      	adds	r3, #176	@ 0xb0
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	4413      	add	r3, r2
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2200      	movs	r2, #0
 8005aa6:	2146      	movs	r1, #70	@ 0x46
 8005aa8:	f64a 4044 	movw	r0, #44100	@ 0xac44
 8005aac:	4798      	blx	r3
 8005aae:	4603      	mov	r3, r0
 8005ab0:	2b00      	cmp	r3, #0
 8005ab2:	d001      	beq.n	8005ab8 <USBD_AUDIO_Init+0x11c>
                                                                      AUDIO_DEFAULT_VOLUME,
                                                                      0U) != 0U)
  {
    return (uint8_t)USBD_FAIL;
 8005ab4:	2303      	movs	r3, #3
 8005ab6:	e008      	b.n	8005aca <USBD_AUDIO_Init+0x12e>
  }

  /* Prepare Out endpoint to receive 1st packet */
  (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd, haudio->buffer,
 8005ab8:	4b06      	ldr	r3, [pc, #24]	@ (8005ad4 <USBD_AUDIO_Init+0x138>)
 8005aba:	7819      	ldrb	r1, [r3, #0]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	1d1a      	adds	r2, r3, #4
 8005ac0:	23b0      	movs	r3, #176	@ 0xb0
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f002 fa60 	bl	8007f88 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8005ac8:	2300      	movs	r3, #0
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	200000be 	.word	0x200000be

08005ad8 <USBD_AUDIO_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_AUDIO_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8005ad8:	b580      	push	{r7, lr}
 8005ada:	b082      	sub	sp, #8
 8005adc:	af00      	add	r7, sp, #0
 8005ade:	6078      	str	r0, [r7, #4]
 8005ae0:	460b      	mov	r3, r1
 8005ae2:	70fb      	strb	r3, [r7, #3]
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Open EP OUT */
  (void)USBD_LL_CloseEP(pdev, AUDIOOutEpAdd);
 8005ae4:	4b28      	ldr	r3, [pc, #160]	@ (8005b88 <USBD_AUDIO_DeInit+0xb0>)
 8005ae6:	781b      	ldrb	r3, [r3, #0]
 8005ae8:	4619      	mov	r1, r3
 8005aea:	6878      	ldr	r0, [r7, #4]
 8005aec:	f002 f983 	bl	8007df6 <USBD_LL_CloseEP>
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].is_used = 0U;
 8005af0:	4b25      	ldr	r3, [pc, #148]	@ (8005b88 <USBD_AUDIO_DeInit+0xb0>)
 8005af2:	781b      	ldrb	r3, [r3, #0]
 8005af4:	f003 020f 	and.w	r2, r3, #15
 8005af8:	6879      	ldr	r1, [r7, #4]
 8005afa:	4613      	mov	r3, r2
 8005afc:	009b      	lsls	r3, r3, #2
 8005afe:	4413      	add	r3, r2
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	440b      	add	r3, r1
 8005b04:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8005b08:	2200      	movs	r2, #0
 8005b0a:	701a      	strb	r2, [r3, #0]
  pdev->ep_out[AUDIOOutEpAdd & 0xFU].bInterval = 0U;
 8005b0c:	4b1e      	ldr	r3, [pc, #120]	@ (8005b88 <USBD_AUDIO_DeInit+0xb0>)
 8005b0e:	781b      	ldrb	r3, [r3, #0]
 8005b10:	f003 020f 	and.w	r2, r3, #15
 8005b14:	6879      	ldr	r1, [r7, #4]
 8005b16:	4613      	mov	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4413      	add	r3, r2
 8005b1c:	009b      	lsls	r3, r3, #2
 8005b1e:	440b      	add	r3, r1
 8005b20:	f503 73ae 	add.w	r3, r3, #348	@ 0x15c
 8005b24:	2200      	movs	r2, #0
 8005b26:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	32b0      	adds	r2, #176	@ 0xb0
 8005b32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d020      	beq.n	8005b7c <USBD_AUDIO_DeInit+0xa4>
  {
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit(0U);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	33b0      	adds	r3, #176	@ 0xb0
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	4413      	add	r3, r2
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	685b      	ldr	r3, [r3, #4]
 8005b4c:	2000      	movs	r0, #0
 8005b4e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	32b0      	adds	r2, #176	@ 0xb0
 8005b5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f002 fa54 	bl	800800c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	32b0      	adds	r2, #176	@ 0xb0
 8005b6e:	2100      	movs	r1, #0
 8005b70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3708      	adds	r7, #8
 8005b82:	46bd      	mov	sp, r7
 8005b84:	bd80      	pop	{r7, pc}
 8005b86:	bf00      	nop
 8005b88:	200000be 	.word	0x200000be

08005b8c <USBD_AUDIO_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_AUDIO_Setup(USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	b086      	sub	sp, #24
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
 8005b94:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  uint16_t len;
  uint8_t *pbuf;
  uint16_t status_info = 0U;
 8005b96:	2300      	movs	r3, #0
 8005b98:	813b      	strh	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_OK;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	75fb      	strb	r3, [r7, #23]

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	32b0      	adds	r2, #176	@ 0xb0
 8005ba8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005bac:	613b      	str	r3, [r7, #16]

  if (haudio == NULL)
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <USBD_AUDIO_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e0c1      	b.n	8005d3c <USBD_AUDIO_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	781b      	ldrb	r3, [r3, #0]
 8005bbc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d01a      	beq.n	8005bfa <USBD_AUDIO_Setup+0x6e>
 8005bc4:	2b20      	cmp	r3, #32
 8005bc6:	f040 80b1 	bne.w	8005d2c <USBD_AUDIO_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	785b      	ldrb	r3, [r3, #1]
 8005bce:	2b01      	cmp	r3, #1
 8005bd0:	d006      	beq.n	8005be0 <USBD_AUDIO_Setup+0x54>
 8005bd2:	2b81      	cmp	r3, #129	@ 0x81
 8005bd4:	d109      	bne.n	8005bea <USBD_AUDIO_Setup+0x5e>
      {
        case AUDIO_REQ_GET_CUR:
          AUDIO_REQ_GetCurrent(pdev, req);
 8005bd6:	6839      	ldr	r1, [r7, #0]
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f000 f9f5 	bl	8005fc8 <AUDIO_REQ_GetCurrent>
          break;
 8005bde:	e00b      	b.n	8005bf8 <USBD_AUDIO_Setup+0x6c>

        case AUDIO_REQ_SET_CUR:
          AUDIO_REQ_SetCurrent(pdev, req);
 8005be0:	6839      	ldr	r1, [r7, #0]
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f000 fa1c 	bl	8006020 <AUDIO_REQ_SetCurrent>
          break;
 8005be8:	e006      	b.n	8005bf8 <USBD_AUDIO_Setup+0x6c>

        default:
          USBD_CtlError(pdev, req);
 8005bea:	6839      	ldr	r1, [r7, #0]
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f001 fc9a 	bl	8007526 <USBD_CtlError>
          ret = USBD_FAIL;
 8005bf2:	2303      	movs	r3, #3
 8005bf4:	75fb      	strb	r3, [r7, #23]
          break;
 8005bf6:	bf00      	nop
      }
      break;
 8005bf8:	e09f      	b.n	8005d3a <USBD_AUDIO_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005bfa:	683b      	ldr	r3, [r7, #0]
 8005bfc:	785b      	ldrb	r3, [r3, #1]
 8005bfe:	2b0b      	cmp	r3, #11
 8005c00:	f200 8089 	bhi.w	8005d16 <USBD_AUDIO_Setup+0x18a>
 8005c04:	a201      	add	r2, pc, #4	@ (adr r2, 8005c0c <USBD_AUDIO_Setup+0x80>)
 8005c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c0a:	bf00      	nop
 8005c0c:	08005c3d 	.word	0x08005c3d
 8005c10:	08005d25 	.word	0x08005d25
 8005c14:	08005d17 	.word	0x08005d17
 8005c18:	08005d17 	.word	0x08005d17
 8005c1c:	08005d17 	.word	0x08005d17
 8005c20:	08005d17 	.word	0x08005d17
 8005c24:	08005c67 	.word	0x08005c67
 8005c28:	08005d17 	.word	0x08005d17
 8005c2c:	08005d17 	.word	0x08005d17
 8005c30:	08005d17 	.word	0x08005d17
 8005c34:	08005caf 	.word	0x08005caf
 8005c38:	08005cd7 	.word	0x08005cd7
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005c42:	b2db      	uxtb	r3, r3
 8005c44:	2b03      	cmp	r3, #3
 8005c46:	d107      	bne.n	8005c58 <USBD_AUDIO_Setup+0xcc>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8005c48:	f107 0308 	add.w	r3, r7, #8
 8005c4c:	2202      	movs	r2, #2
 8005c4e:	4619      	mov	r1, r3
 8005c50:	6878      	ldr	r0, [r7, #4]
 8005c52:	f001 fce5 	bl	8007620 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005c56:	e068      	b.n	8005d2a <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005c58:	6839      	ldr	r1, [r7, #0]
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f001 fc63 	bl	8007526 <USBD_CtlError>
            ret = USBD_FAIL;
 8005c60:	2303      	movs	r3, #3
 8005c62:	75fb      	strb	r3, [r7, #23]
          break;
 8005c64:	e061      	b.n	8005d2a <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_GET_DESCRIPTOR:
          if ((req->wValue >> 8) == AUDIO_DESCRIPTOR_TYPE)
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	885b      	ldrh	r3, [r3, #2]
 8005c6a:	0a1b      	lsrs	r3, r3, #8
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	2b21      	cmp	r3, #33	@ 0x21
 8005c70:	d15a      	bne.n	8005d28 <USBD_AUDIO_Setup+0x19c>
          {
            pbuf = (uint8_t *)USBD_AUDIO_GetAudioHeaderDesc(pdev->pConfDesc);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f000 fa3f 	bl	80060fc <USBD_AUDIO_GetAudioHeaderDesc>
 8005c7e:	60f8      	str	r0, [r7, #12]
            if (pbuf != NULL)
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00c      	beq.n	8005ca0 <USBD_AUDIO_Setup+0x114>
            {
              len = MIN(USB_AUDIO_DESC_SIZ, req->wLength);
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	88db      	ldrh	r3, [r3, #6]
 8005c8a:	2b09      	cmp	r3, #9
 8005c8c:	bf28      	it	cs
 8005c8e:	2309      	movcs	r3, #9
 8005c90:	817b      	strh	r3, [r7, #10]
              (void)USBD_CtlSendData(pdev, pbuf, len);
 8005c92:	897b      	ldrh	r3, [r7, #10]
 8005c94:	461a      	mov	r2, r3
 8005c96:	68f9      	ldr	r1, [r7, #12]
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f001 fcc1 	bl	8007620 <USBD_CtlSendData>
            {
              USBD_CtlError(pdev, req);
              ret = USBD_FAIL;
            }
          }
          break;
 8005c9e:	e043      	b.n	8005d28 <USBD_AUDIO_Setup+0x19c>
              USBD_CtlError(pdev, req);
 8005ca0:	6839      	ldr	r1, [r7, #0]
 8005ca2:	6878      	ldr	r0, [r7, #4]
 8005ca4:	f001 fc3f 	bl	8007526 <USBD_CtlError>
              ret = USBD_FAIL;
 8005ca8:	2303      	movs	r3, #3
 8005caa:	75fb      	strb	r3, [r7, #23]
          break;
 8005cac:	e03c      	b.n	8005d28 <USBD_AUDIO_Setup+0x19c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b03      	cmp	r3, #3
 8005cb8:	d106      	bne.n	8005cc8 <USBD_AUDIO_Setup+0x13c>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&haudio->alt_setting, 1U);
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	2201      	movs	r2, #1
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	6878      	ldr	r0, [r7, #4]
 8005cc2:	f001 fcad 	bl	8007620 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005cc6:	e030      	b.n	8005d2a <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005cc8:	6839      	ldr	r1, [r7, #0]
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f001 fc2b 	bl	8007526 <USBD_CtlError>
            ret = USBD_FAIL;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	75fb      	strb	r3, [r7, #23]
          break;
 8005cd4:	e029      	b.n	8005d2a <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8005cdc:	b2db      	uxtb	r3, r3
 8005cde:	2b03      	cmp	r3, #3
 8005ce0:	d112      	bne.n	8005d08 <USBD_AUDIO_Setup+0x17c>
          {
            if ((uint8_t)(req->wValue) <= USBD_MAX_NUM_INTERFACES)
 8005ce2:	683b      	ldr	r3, [r7, #0]
 8005ce4:	885b      	ldrh	r3, [r3, #2]
 8005ce6:	b2db      	uxtb	r3, r3
 8005ce8:	2b01      	cmp	r3, #1
 8005cea:	d806      	bhi.n	8005cfa <USBD_AUDIO_Setup+0x16e>
            {
              haudio->alt_setting = (uint8_t)(req->wValue);
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	885b      	ldrh	r3, [r3, #2]
 8005cf0:	b2db      	uxtb	r3, r3
 8005cf2:	461a      	mov	r2, r3
 8005cf4:	693b      	ldr	r3, [r7, #16]
 8005cf6:	601a      	str	r2, [r3, #0]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005cf8:	e017      	b.n	8005d2a <USBD_AUDIO_Setup+0x19e>
              USBD_CtlError(pdev, req);
 8005cfa:	6839      	ldr	r1, [r7, #0]
 8005cfc:	6878      	ldr	r0, [r7, #4]
 8005cfe:	f001 fc12 	bl	8007526 <USBD_CtlError>
              ret = USBD_FAIL;
 8005d02:	2303      	movs	r3, #3
 8005d04:	75fb      	strb	r3, [r7, #23]
          break;
 8005d06:	e010      	b.n	8005d2a <USBD_AUDIO_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8005d08:	6839      	ldr	r1, [r7, #0]
 8005d0a:	6878      	ldr	r0, [r7, #4]
 8005d0c:	f001 fc0b 	bl	8007526 <USBD_CtlError>
            ret = USBD_FAIL;
 8005d10:	2303      	movs	r3, #3
 8005d12:	75fb      	strb	r3, [r7, #23]
          break;
 8005d14:	e009      	b.n	8005d2a <USBD_AUDIO_Setup+0x19e>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8005d16:	6839      	ldr	r1, [r7, #0]
 8005d18:	6878      	ldr	r0, [r7, #4]
 8005d1a:	f001 fc04 	bl	8007526 <USBD_CtlError>
          ret = USBD_FAIL;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	75fb      	strb	r3, [r7, #23]
          break;
 8005d22:	e002      	b.n	8005d2a <USBD_AUDIO_Setup+0x19e>
          break;
 8005d24:	bf00      	nop
 8005d26:	e008      	b.n	8005d3a <USBD_AUDIO_Setup+0x1ae>
          break;
 8005d28:	bf00      	nop
      }
      break;
 8005d2a:	e006      	b.n	8005d3a <USBD_AUDIO_Setup+0x1ae>
    default:
      USBD_CtlError(pdev, req);
 8005d2c:	6839      	ldr	r1, [r7, #0]
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f001 fbf9 	bl	8007526 <USBD_CtlError>
      ret = USBD_FAIL;
 8005d34:	2303      	movs	r3, #3
 8005d36:	75fb      	strb	r3, [r7, #23]
      break;
 8005d38:	bf00      	nop
  }

  return (uint8_t)ret;
 8005d3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3718      	adds	r7, #24
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}

08005d44 <USBD_AUDIO_GetCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetCfgDesc(uint16_t *length)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b083      	sub	sp, #12
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_CfgDesc);
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	226d      	movs	r2, #109	@ 0x6d
 8005d50:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_CfgDesc;
 8005d52:	4b03      	ldr	r3, [pc, #12]	@ (8005d60 <USBD_AUDIO_GetCfgDesc+0x1c>)
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr
 8005d60:	20000044 	.word	0x20000044

08005d64 <USBD_AUDIO_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005d64:	b480      	push	{r7}
 8005d66:	b083      	sub	sp, #12
 8005d68:	af00      	add	r7, sp, #0
 8005d6a:	6078      	str	r0, [r7, #4]
 8005d6c:	460b      	mov	r3, r1
 8005d6e:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  /* Only OUT data are processed */
  return (uint8_t)USBD_OK;
 8005d70:	2300      	movs	r3, #0
}
 8005d72:	4618      	mov	r0, r3
 8005d74:	370c      	adds	r7, #12
 8005d76:	46bd      	mov	sp, r7
 8005d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7c:	4770      	bx	lr

08005d7e <USBD_AUDIO_EP0_RxReady>:
  *         handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005d7e:	b580      	push	{r7, lr}
 8005d80:	b084      	sub	sp, #16
 8005d82:	af00      	add	r7, sp, #0
 8005d84:	6078      	str	r0, [r7, #4]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	32b0      	adds	r2, #176	@ 0xb0
 8005d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d94:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d101      	bne.n	8005da0 <USBD_AUDIO_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e02a      	b.n	8005df6 <USBD_AUDIO_EP0_RxReady+0x78>
  }

  if (haudio->control.cmd == AUDIO_REQ_SET_CUR)
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005da6:	f893 370a 	ldrb.w	r3, [r3, #1802]	@ 0x70a
 8005daa:	2b01      	cmp	r3, #1
 8005dac:	d122      	bne.n	8005df4 <USBD_AUDIO_EP0_RxReady+0x76>
  {
    /* In this driver, to simplify code, only SET_CUR request is managed */

    if (haudio->control.unit == AUDIO_OUT_STREAMING_CTRL)
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005db4:	f893 374c 	ldrb.w	r3, [r3, #1868]	@ 0x74c
 8005db8:	2b02      	cmp	r3, #2
 8005dba:	d11b      	bne.n	8005df4 <USBD_AUDIO_EP0_RxReady+0x76>
    {
      ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->MuteCtl(haudio->control.data[0]);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005dc2:	687a      	ldr	r2, [r7, #4]
 8005dc4:	33b0      	adds	r3, #176	@ 0xb0
 8005dc6:	009b      	lsls	r3, r3, #2
 8005dc8:	4413      	add	r3, r2
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	68fa      	ldr	r2, [r7, #12]
 8005dd0:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8005dd4:	f892 270b 	ldrb.w	r2, [r2, #1803]	@ 0x70b
 8005dd8:	4610      	mov	r0, r2
 8005dda:	4798      	blx	r3
      haudio->control.cmd = 0U;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 270a 	strb.w	r2, [r3, #1802]	@ 0x70a
      haudio->control.len = 0U;
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 274b 	strb.w	r2, [r3, #1867]	@ 0x74b
    }
  }

  return (uint8_t)USBD_OK;
 8005df4:	2300      	movs	r3, #0
}
 8005df6:	4618      	mov	r0, r3
 8005df8:	3710      	adds	r7, #16
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bd80      	pop	{r7, pc}

08005dfe <USBD_AUDIO_EP0_TxReady>:
  *         handle EP0 TRx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_EP0_TxReady(USBD_HandleTypeDef *pdev)
{
 8005dfe:	b480      	push	{r7}
 8005e00:	b083      	sub	sp, #12
 8005e02:	af00      	add	r7, sp, #0
 8005e04:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  /* Only OUT control data are processed */
  return (uint8_t)USBD_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	370c      	adds	r7, #12
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e12:	4770      	bx	lr

08005e14 <USBD_AUDIO_SOF>:
  *         handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_AUDIO_SOF(USBD_HandleTypeDef *pdev)
{
 8005e14:	b480      	push	{r7}
 8005e16:	b083      	sub	sp, #12
 8005e18:	af00      	add	r7, sp, #0
 8005e1a:	6078      	str	r0, [r7, #4]
  UNUSED(pdev);

  return (uint8_t)USBD_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr

08005e2a <USBD_AUDIO_IsoINIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoINIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005e2a:	b480      	push	{r7}
 8005e2c:	b083      	sub	sp, #12
 8005e2e:	af00      	add	r7, sp, #0
 8005e30:	6078      	str	r0, [r7, #4]
 8005e32:	460b      	mov	r3, r1
 8005e34:	70fb      	strb	r3, [r7, #3]
  UNUSED(pdev);
  UNUSED(epnum);

  return (uint8_t)USBD_OK;
 8005e36:	2300      	movs	r3, #0
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	370c      	adds	r7, #12
 8005e3c:	46bd      	mov	sp, r7
 8005e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e42:	4770      	bx	lr

08005e44 <USBD_AUDIO_IsoOutIncomplete>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_IsoOutIncomplete(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
 8005e4c:	460b      	mov	r3, r1
 8005e4e:	70fb      	strb	r3, [r7, #3]
  USBD_AUDIO_HandleTypeDef *haudio;

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	32b0      	adds	r2, #176	@ 0xb0
 8005e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d101      	bne.n	8005e66 <USBD_AUDIO_IsoOutIncomplete+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8005e62:	2303      	movs	r3, #3
 8005e64:	e016      	b.n	8005e94 <USBD_AUDIO_IsoOutIncomplete+0x50>
  }

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	32b0      	adds	r2, #176	@ 0xb0
 8005e70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005e74:	60fb      	str	r3, [r7, #12]

  /* Prepare Out endpoint to receive next audio packet */
  (void)USBD_LL_PrepareReceive(pdev, epnum,
                               &haudio->buffer[haudio->wr_ptr],
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005e7c:	f8b3 3708 	ldrh.w	r3, [r3, #1800]	@ 0x708
 8005e80:	461a      	mov	r2, r3
  (void)USBD_LL_PrepareReceive(pdev, epnum,
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	4413      	add	r3, r2
 8005e86:	1d1a      	adds	r2, r3, #4
 8005e88:	78f9      	ldrb	r1, [r7, #3]
 8005e8a:	23b0      	movs	r3, #176	@ 0xb0
 8005e8c:	6878      	ldr	r0, [r7, #4]
 8005e8e:	f002 f87b 	bl	8007f88 <USBD_LL_PrepareReceive>
                               AUDIO_OUT_PACKET);

  return (uint8_t)USBD_OK;
 8005e92:	2300      	movs	r3, #0
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3710      	adds	r7, #16
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <USBD_AUDIO_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
static uint8_t USBD_AUDIO_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b084      	sub	sp, #16
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	70fb      	strb	r3, [r7, #3]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  AUDIOOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_ISOC, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	32b0      	adds	r2, #176	@ 0xb0
 8005eb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005eb6:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d101      	bne.n	8005ec2 <USBD_AUDIO_DataOut+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e07c      	b.n	8005fbc <USBD_AUDIO_DataOut+0x120>
  }

  if (epnum == AUDIOOutEpAdd)
 8005ec2:	4b40      	ldr	r3, [pc, #256]	@ (8005fc4 <USBD_AUDIO_DataOut+0x128>)
 8005ec4:	781b      	ldrb	r3, [r3, #0]
 8005ec6:	78fa      	ldrb	r2, [r7, #3]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d176      	bne.n	8005fba <USBD_AUDIO_DataOut+0x11e>
  {
    /* Get received data packet length */
    PacketSize = (uint16_t)USBD_LL_GetRxDataSize(pdev, epnum);
 8005ecc:	78fb      	ldrb	r3, [r7, #3]
 8005ece:	4619      	mov	r1, r3
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f002 f87a 	bl	8007fca <USBD_LL_GetRxDataSize>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	817b      	strh	r3, [r7, #10]

    /* Packet received Callback */
    ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->PeriodicTC(&haudio->buffer[haudio->wr_ptr],
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005ee0:	687a      	ldr	r2, [r7, #4]
 8005ee2:	33b0      	adds	r3, #176	@ 0xb0
 8005ee4:	009b      	lsls	r3, r3, #2
 8005ee6:	4413      	add	r3, r2
 8005ee8:	685b      	ldr	r3, [r3, #4]
 8005eea:	695b      	ldr	r3, [r3, #20]
 8005eec:	68fa      	ldr	r2, [r7, #12]
 8005eee:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8005ef2:	f8b2 2708 	ldrh.w	r2, [r2, #1800]	@ 0x708
 8005ef6:	4611      	mov	r1, r2
 8005ef8:	68fa      	ldr	r2, [r7, #12]
 8005efa:	440a      	add	r2, r1
 8005efc:	1d10      	adds	r0, r2, #4
 8005efe:	8979      	ldrh	r1, [r7, #10]
 8005f00:	2201      	movs	r2, #1
 8005f02:	4798      	blx	r3
                                                                          PacketSize, AUDIO_OUT_TC);

    /* Increment the Buffer pointer or roll it back when all buffers are full */
    haudio->wr_ptr += PacketSize;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f0a:	f8b3 2708 	ldrh.w	r2, [r3, #1800]	@ 0x708
 8005f0e:	897b      	ldrh	r3, [r7, #10]
 8005f10:	4413      	add	r3, r2
 8005f12:	b29a      	uxth	r2, r3
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f1a:	f8a3 2708 	strh.w	r2, [r3, #1800]	@ 0x708

    if (haudio->wr_ptr >= AUDIO_TOTAL_BUF_SIZE)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f24:	f8b3 3708 	ldrh.w	r3, [r3, #1800]	@ 0x708
 8005f28:	f5b3 5f5c 	cmp.w	r3, #14080	@ 0x3700
 8005f2c:	d321      	bcc.n	8005f72 <USBD_AUDIO_DataOut+0xd6>
    {
      /* All buffers are full: roll back */
      haudio->wr_ptr = 0U;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f34:	2200      	movs	r2, #0
 8005f36:	f8a3 2708 	strh.w	r2, [r3, #1800]	@ 0x708

      if (haudio->offset == AUDIO_OFFSET_UNKNOWN)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f40:	f893 3704 	ldrb.w	r3, [r3, #1796]	@ 0x704
 8005f44:	2b03      	cmp	r3, #3
 8005f46:	d114      	bne.n	8005f72 <USBD_AUDIO_DataOut+0xd6>
      {
        ((USBD_AUDIO_ItfTypeDef *)pdev->pUserData[pdev->classId])->AudioCmd(&haudio->buffer[0],
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	33b0      	adds	r3, #176	@ 0xb0
 8005f52:	009b      	lsls	r3, r3, #2
 8005f54:	4413      	add	r3, r2
 8005f56:	685b      	ldr	r3, [r3, #4]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	68fa      	ldr	r2, [r7, #12]
 8005f5c:	1d10      	adds	r0, r2, #4
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f44f 51dc 	mov.w	r1, #7040	@ 0x1b80
 8005f64:	4798      	blx	r3
                                                                            AUDIO_TOTAL_BUF_SIZE / 2U,
                                                                            AUDIO_CMD_START);
        haudio->offset = AUDIO_OFFSET_NONE;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f6c:	2200      	movs	r2, #0
 8005f6e:	f883 2704 	strb.w	r2, [r3, #1796]	@ 0x704
      }
    }

    if (haudio->rd_enable == 0U)
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f78:	f893 3705 	ldrb.w	r3, [r3, #1797]	@ 0x705
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d10d      	bne.n	8005f9c <USBD_AUDIO_DataOut+0x100>
    {
      if (haudio->wr_ptr == (AUDIO_TOTAL_BUF_SIZE / 2U))
 8005f80:	68fb      	ldr	r3, [r7, #12]
 8005f82:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f86:	f8b3 3708 	ldrh.w	r3, [r3, #1800]	@ 0x708
 8005f8a:	f5b3 5fdc 	cmp.w	r3, #7040	@ 0x1b80
 8005f8e:	d105      	bne.n	8005f9c <USBD_AUDIO_DataOut+0x100>
      {
        haudio->rd_enable = 1U;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005f96:	2201      	movs	r2, #1
 8005f98:	f883 2705 	strb.w	r2, [r3, #1797]	@ 0x705
      }
    }

    /* Prepare Out endpoint to receive next audio packet */
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8005f9c:	4b09      	ldr	r3, [pc, #36]	@ (8005fc4 <USBD_AUDIO_DataOut+0x128>)
 8005f9e:	7819      	ldrb	r1, [r3, #0]
                                 &haudio->buffer[haudio->wr_ptr],
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8005fa6:	f8b3 3708 	ldrh.w	r3, [r3, #1800]	@ 0x708
 8005faa:	461a      	mov	r2, r3
    (void)USBD_LL_PrepareReceive(pdev, AUDIOOutEpAdd,
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	4413      	add	r3, r2
 8005fb0:	1d1a      	adds	r2, r3, #4
 8005fb2:	23b0      	movs	r3, #176	@ 0xb0
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f001 ffe7 	bl	8007f88 <USBD_LL_PrepareReceive>
                                 AUDIO_OUT_PACKET);
  }

  return (uint8_t)USBD_OK;
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	3710      	adds	r7, #16
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	bd80      	pop	{r7, pc}
 8005fc4:	200000be 	.word	0x200000be

08005fc8 <AUDIO_REQ_GetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_GetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b084      	sub	sp, #16
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	32b0      	adds	r2, #176	@ 0xb0
 8005fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005fe0:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d017      	beq.n	8006018 <AUDIO_REQ_GetCurrent+0x50>
  {
    return;
  }

  (void)USBD_memset(haudio->control.data, 0, USB_MAX_EP0_SIZE);
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f503 535c 	add.w	r3, r3, #14080	@ 0x3700
 8005fee:	330b      	adds	r3, #11
 8005ff0:	2240      	movs	r2, #64	@ 0x40
 8005ff2:	2100      	movs	r1, #0
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f002 f83f 	bl	8008078 <memset>

  /* Send the current mute state */
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f503 535c 	add.w	r3, r3, #14080	@ 0x3700
 8006000:	330b      	adds	r3, #11
                         MIN(req->wLength, USB_MAX_EP0_SIZE));
 8006002:	683a      	ldr	r2, [r7, #0]
 8006004:	88d2      	ldrh	r2, [r2, #6]
 8006006:	2a40      	cmp	r2, #64	@ 0x40
 8006008:	bf28      	it	cs
 800600a:	2240      	movcs	r2, #64	@ 0x40
 800600c:	b292      	uxth	r2, r2
  (void)USBD_CtlSendData(pdev, haudio->control.data,
 800600e:	4619      	mov	r1, r3
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f001 fb05 	bl	8007620 <USBD_CtlSendData>
 8006016:	e000      	b.n	800601a <AUDIO_REQ_GetCurrent+0x52>
    return;
 8006018:	bf00      	nop
}
 800601a:	3710      	adds	r7, #16
 800601c:	46bd      	mov	sp, r7
 800601e:	bd80      	pop	{r7, pc}

08006020 <AUDIO_REQ_SetCurrent>:
  * @param  pdev: device instance
  * @param  req: setup class request
  * @retval status
  */
static void AUDIO_REQ_SetCurrent(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006020:	b580      	push	{r7, lr}
 8006022:	b084      	sub	sp, #16
 8006024:	af00      	add	r7, sp, #0
 8006026:	6078      	str	r0, [r7, #4]
 8006028:	6039      	str	r1, [r7, #0]
  USBD_AUDIO_HandleTypeDef *haudio;
  haudio = (USBD_AUDIO_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	32b0      	adds	r2, #176	@ 0xb0
 8006034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006038:	60fb      	str	r3, [r7, #12]

  if (haudio == NULL)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d02f      	beq.n	80060a0 <AUDIO_REQ_SetCurrent+0x80>
  {
    return;
  }

  if (req->wLength != 0U)
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	88db      	ldrh	r3, [r3, #6]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d02c      	beq.n	80060a2 <AUDIO_REQ_SetCurrent+0x82>
  {
    haudio->control.cmd = AUDIO_REQ_SET_CUR;     /* Set the request value */
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800604e:	2201      	movs	r2, #1
 8006050:	f883 270a 	strb.w	r2, [r3, #1802]	@ 0x70a
    haudio->control.len = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);  /* Set the request data length */
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	88db      	ldrh	r3, [r3, #6]
 8006058:	2b3f      	cmp	r3, #63	@ 0x3f
 800605a:	d803      	bhi.n	8006064 <AUDIO_REQ_SetCurrent+0x44>
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	88db      	ldrh	r3, [r3, #6]
 8006060:	b2da      	uxtb	r2, r3
 8006062:	e000      	b.n	8006066 <AUDIO_REQ_SetCurrent+0x46>
 8006064:	2240      	movs	r2, #64	@ 0x40
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800606c:	f883 274b 	strb.w	r2, [r3, #1867]	@ 0x74b
    haudio->control.unit = HIBYTE(req->wIndex);  /* Set the request target unit */
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	889b      	ldrh	r3, [r3, #4]
 8006074:	0a1b      	lsrs	r3, r3, #8
 8006076:	b29b      	uxth	r3, r3
 8006078:	b2da      	uxtb	r2, r3
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8006080:	f883 274c 	strb.w	r2, [r3, #1868]	@ 0x74c

    /* Prepare the reception of the buffer over EP0 */
    (void)USBD_CtlPrepareRx(pdev, haudio->control.data, haudio->control.len);
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f503 535c 	add.w	r3, r3, #14080	@ 0x3700
 800608a:	330b      	adds	r3, #11
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	f502 5240 	add.w	r2, r2, #12288	@ 0x3000
 8006092:	f892 274b 	ldrb.w	r2, [r2, #1867]	@ 0x74b
 8006096:	4619      	mov	r1, r3
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f001 faf0 	bl	800767e <USBD_CtlPrepareRx>
 800609e:	e000      	b.n	80060a2 <AUDIO_REQ_SetCurrent+0x82>
    return;
 80060a0:	bf00      	nop
  }
}
 80060a2:	3710      	adds	r7, #16
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bd80      	pop	{r7, pc}

080060a8 <USBD_AUDIO_GetDeviceQualifierDesc>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_AUDIO_GetDeviceQualifierDesc(uint16_t *length)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_AUDIO_DeviceQualifierDesc);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	220a      	movs	r2, #10
 80060b4:	801a      	strh	r2, [r3, #0]

  return USBD_AUDIO_DeviceQualifierDesc;
 80060b6:	4b03      	ldr	r3, [pc, #12]	@ (80060c4 <USBD_AUDIO_GetDeviceQualifierDesc+0x1c>)
}
 80060b8:	4618      	mov	r0, r3
 80060ba:	370c      	adds	r7, #12
 80060bc:	46bd      	mov	sp, r7
 80060be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c2:	4770      	bx	lr
 80060c4:	200000b4 	.word	0x200000b4

080060c8 <USBD_AUDIO_RegisterInterface>:
  * @param  fops: Audio interface callback
  * @retval status
  */
uint8_t USBD_AUDIO_RegisterInterface(USBD_HandleTypeDef *pdev,
                                     USBD_AUDIO_ItfTypeDef *fops)
{
 80060c8:	b480      	push	{r7}
 80060ca:	b083      	sub	sp, #12
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
 80060d0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d101      	bne.n	80060dc <USBD_AUDIO_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80060d8:	2303      	movs	r3, #3
 80060da:	e009      	b.n	80060f0 <USBD_AUDIO_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80060e2:	687a      	ldr	r2, [r7, #4]
 80060e4:	33b0      	adds	r3, #176	@ 0xb0
 80060e6:	009b      	lsls	r3, r3, #2
 80060e8:	4413      	add	r3, r2
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80060ee:	2300      	movs	r3, #0
}
 80060f0:	4618      	mov	r0, r3
 80060f2:	370c      	adds	r7, #12
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr

080060fc <USBD_AUDIO_GetAudioHeaderDesc>:
  * @param  pdev: device instance
  * @param  pConfDesc:  pointer to Bos descriptor
  * @retval pointer to the Audio AC Header descriptor
  */
static void *USBD_AUDIO_GetAudioHeaderDesc(uint8_t *pConfDesc)
{
 80060fc:	b580      	push	{r7, lr}
 80060fe:	b086      	sub	sp, #24
 8006100:	af00      	add	r7, sp, #0
 8006102:	6078      	str	r0, [r7, #4]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	60fb      	str	r3, [r7, #12]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	617b      	str	r3, [r7, #20]
  uint8_t *pAudioDesc =  NULL;
 800610c:	2300      	movs	r3, #0
 800610e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	885b      	ldrh	r3, [r3, #2]
 8006114:	b29b      	uxth	r3, r3
 8006116:	68fa      	ldr	r2, [r7, #12]
 8006118:	7812      	ldrb	r2, [r2, #0]
 800611a:	4293      	cmp	r3, r2
 800611c:	d91b      	bls.n	8006156 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
  {
    ptr = desc->bLength;
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	781b      	ldrb	r3, [r3, #0]
 8006122:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8006124:	e011      	b.n	800614a <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8006126:	f107 030a 	add.w	r3, r7, #10
 800612a:	4619      	mov	r1, r3
 800612c:	6978      	ldr	r0, [r7, #20]
 800612e:	f000 fbf9 	bl	8006924 <USBD_GetNextDesc>
 8006132:	6178      	str	r0, [r7, #20]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8006134:	697b      	ldr	r3, [r7, #20]
 8006136:	785b      	ldrb	r3, [r3, #1]
 8006138:	2b24      	cmp	r3, #36	@ 0x24
 800613a:	d106      	bne.n	800614a <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
          (pdesc->bDescriptorSubType == AUDIO_CONTROL_HEADER))
 800613c:	697b      	ldr	r3, [r7, #20]
 800613e:	789b      	ldrb	r3, [r3, #2]
      if ((pdesc->bDescriptorType == AUDIO_INTERFACE_DESCRIPTOR_TYPE) &&
 8006140:	2b01      	cmp	r3, #1
 8006142:	d102      	bne.n	800614a <USBD_AUDIO_GetAudioHeaderDesc+0x4e>
      {
        pAudioDesc = (uint8_t *)pdesc;
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	613b      	str	r3, [r7, #16]
        break;
 8006148:	e005      	b.n	8006156 <USBD_AUDIO_GetAudioHeaderDesc+0x5a>
    while (ptr < desc->wTotalLength)
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	885b      	ldrh	r3, [r3, #2]
 800614e:	b29a      	uxth	r2, r3
 8006150:	897b      	ldrh	r3, [r7, #10]
 8006152:	429a      	cmp	r2, r3
 8006154:	d8e7      	bhi.n	8006126 <USBD_AUDIO_GetAudioHeaderDesc+0x2a>
      }
    }
  }
  return pAudioDesc;
 8006156:	693b      	ldr	r3, [r7, #16]
}
 8006158:	4618      	mov	r0, r3
 800615a:	3718      	adds	r7, #24
 800615c:	46bd      	mov	sp, r7
 800615e:	bd80      	pop	{r7, pc}

08006160 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	4613      	mov	r3, r2
 800616c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d101      	bne.n	8006178 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006174:	2303      	movs	r3, #3
 8006176:	e01f      	b.n	80061b8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2200      	movs	r2, #0
 800617c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	2200      	movs	r2, #0
 800618c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006190:	68bb      	ldr	r3, [r7, #8]
 8006192:	2b00      	cmp	r3, #0
 8006194:	d003      	beq.n	800619e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006196:	68fb      	ldr	r3, [r7, #12]
 8006198:	68ba      	ldr	r2, [r7, #8]
 800619a:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	2201      	movs	r2, #1
 80061a2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	79fa      	ldrb	r2, [r7, #7]
 80061aa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80061ac:	68f8      	ldr	r0, [r7, #12]
 80061ae:	f001 fd95 	bl	8007cdc <USBD_LL_Init>
 80061b2:	4603      	mov	r3, r0
 80061b4:	75fb      	strb	r3, [r7, #23]

  return ret;
 80061b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80061b8:	4618      	mov	r0, r3
 80061ba:	3718      	adds	r7, #24
 80061bc:	46bd      	mov	sp, r7
 80061be:	bd80      	pop	{r7, pc}

080061c0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80061c0:	b580      	push	{r7, lr}
 80061c2:	b084      	sub	sp, #16
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80061ca:	2300      	movs	r3, #0
 80061cc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80061ce:	683b      	ldr	r3, [r7, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80061d4:	2303      	movs	r3, #3
 80061d6:	e025      	b.n	8006224 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	683a      	ldr	r2, [r7, #0]
 80061dc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	32ae      	adds	r2, #174	@ 0xae
 80061ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d00f      	beq.n	8006214 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	32ae      	adds	r2, #174	@ 0xae
 80061fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006202:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006204:	f107 020e 	add.w	r2, r7, #14
 8006208:	4610      	mov	r0, r2
 800620a:	4798      	blx	r3
 800620c:	4602      	mov	r2, r0
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800621a:	1c5a      	adds	r2, r3, #1
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8006222:	2300      	movs	r3, #0
}
 8006224:	4618      	mov	r0, r3
 8006226:	3710      	adds	r7, #16
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}

0800622c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b082      	sub	sp, #8
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8006234:	6878      	ldr	r0, [r7, #4]
 8006236:	f001 fd9d 	bl	8007d74 <USBD_LL_Start>
 800623a:	4603      	mov	r3, r0
}
 800623c:	4618      	mov	r0, r3
 800623e:	3708      	adds	r7, #8
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8006244:	b480      	push	{r7}
 8006246:	b083      	sub	sp, #12
 8006248:	af00      	add	r7, sp, #0
 800624a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800624c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800624e:	4618      	mov	r0, r3
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr

0800625a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800625a:	b580      	push	{r7, lr}
 800625c:	b084      	sub	sp, #16
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
 8006262:	460b      	mov	r3, r1
 8006264:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8006266:	2300      	movs	r3, #0
 8006268:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006270:	2b00      	cmp	r3, #0
 8006272:	d009      	beq.n	8006288 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	78fa      	ldrb	r2, [r7, #3]
 800627e:	4611      	mov	r1, r2
 8006280:	6878      	ldr	r0, [r7, #4]
 8006282:	4798      	blx	r3
 8006284:	4603      	mov	r3, r0
 8006286:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8006288:	7bfb      	ldrb	r3, [r7, #15]
}
 800628a:	4618      	mov	r0, r3
 800628c:	3710      	adds	r7, #16
 800628e:	46bd      	mov	sp, r7
 8006290:	bd80      	pop	{r7, pc}

08006292 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006292:	b580      	push	{r7, lr}
 8006294:	b084      	sub	sp, #16
 8006296:	af00      	add	r7, sp, #0
 8006298:	6078      	str	r0, [r7, #4]
 800629a:	460b      	mov	r3, r1
 800629c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800629e:	2300      	movs	r3, #0
 80062a0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	78fa      	ldrb	r2, [r7, #3]
 80062ac:	4611      	mov	r1, r2
 80062ae:	6878      	ldr	r0, [r7, #4]
 80062b0:	4798      	blx	r3
 80062b2:	4603      	mov	r3, r0
 80062b4:	2b00      	cmp	r3, #0
 80062b6:	d001      	beq.n	80062bc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80062b8:	2303      	movs	r3, #3
 80062ba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3710      	adds	r7, #16
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}

080062c6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80062c6:	b580      	push	{r7, lr}
 80062c8:	b084      	sub	sp, #16
 80062ca:	af00      	add	r7, sp, #0
 80062cc:	6078      	str	r0, [r7, #4]
 80062ce:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80062d6:	6839      	ldr	r1, [r7, #0]
 80062d8:	4618      	mov	r0, r3
 80062da:	f001 f8ea 	bl	80074b2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80062ec:	461a      	mov	r2, r3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80062fa:	f003 031f 	and.w	r3, r3, #31
 80062fe:	2b02      	cmp	r3, #2
 8006300:	d01a      	beq.n	8006338 <USBD_LL_SetupStage+0x72>
 8006302:	2b02      	cmp	r3, #2
 8006304:	d822      	bhi.n	800634c <USBD_LL_SetupStage+0x86>
 8006306:	2b00      	cmp	r3, #0
 8006308:	d002      	beq.n	8006310 <USBD_LL_SetupStage+0x4a>
 800630a:	2b01      	cmp	r3, #1
 800630c:	d00a      	beq.n	8006324 <USBD_LL_SetupStage+0x5e>
 800630e:	e01d      	b.n	800634c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8006316:	4619      	mov	r1, r3
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f000 fb3f 	bl	800699c <USBD_StdDevReq>
 800631e:	4603      	mov	r3, r0
 8006320:	73fb      	strb	r3, [r7, #15]
      break;
 8006322:	e020      	b.n	8006366 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800632a:	4619      	mov	r1, r3
 800632c:	6878      	ldr	r0, [r7, #4]
 800632e:	f000 fba7 	bl	8006a80 <USBD_StdItfReq>
 8006332:	4603      	mov	r3, r0
 8006334:	73fb      	strb	r3, [r7, #15]
      break;
 8006336:	e016      	b.n	8006366 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800633e:	4619      	mov	r1, r3
 8006340:	6878      	ldr	r0, [r7, #4]
 8006342:	f000 fc09 	bl	8006b58 <USBD_StdEPReq>
 8006346:	4603      	mov	r3, r0
 8006348:	73fb      	strb	r3, [r7, #15]
      break;
 800634a:	e00c      	b.n	8006366 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8006352:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006356:	b2db      	uxtb	r3, r3
 8006358:	4619      	mov	r1, r3
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	f001 fd6a 	bl	8007e34 <USBD_LL_StallEP>
 8006360:	4603      	mov	r3, r0
 8006362:	73fb      	strb	r3, [r7, #15]
      break;
 8006364:	bf00      	nop
  }

  return ret;
 8006366:	7bfb      	ldrb	r3, [r7, #15]
}
 8006368:	4618      	mov	r0, r3
 800636a:	3710      	adds	r7, #16
 800636c:	46bd      	mov	sp, r7
 800636e:	bd80      	pop	{r7, pc}

08006370 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b086      	sub	sp, #24
 8006374:	af00      	add	r7, sp, #0
 8006376:	60f8      	str	r0, [r7, #12]
 8006378:	460b      	mov	r3, r1
 800637a:	607a      	str	r2, [r7, #4]
 800637c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800637e:	2300      	movs	r3, #0
 8006380:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8006382:	7afb      	ldrb	r3, [r7, #11]
 8006384:	2b00      	cmp	r3, #0
 8006386:	d177      	bne.n	8006478 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800638e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006396:	2b03      	cmp	r3, #3
 8006398:	f040 80a1 	bne.w	80064de <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800639c:	693b      	ldr	r3, [r7, #16]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	693a      	ldr	r2, [r7, #16]
 80063a2:	8992      	ldrh	r2, [r2, #12]
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d91c      	bls.n	80063e2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	693a      	ldr	r2, [r7, #16]
 80063ae:	8992      	ldrh	r2, [r2, #12]
 80063b0:	1a9a      	subs	r2, r3, r2
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	691b      	ldr	r3, [r3, #16]
 80063ba:	693a      	ldr	r2, [r7, #16]
 80063bc:	8992      	ldrh	r2, [r2, #12]
 80063be:	441a      	add	r2, r3
 80063c0:	693b      	ldr	r3, [r7, #16]
 80063c2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80063c4:	693b      	ldr	r3, [r7, #16]
 80063c6:	6919      	ldr	r1, [r3, #16]
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	899b      	ldrh	r3, [r3, #12]
 80063cc:	461a      	mov	r2, r3
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	4293      	cmp	r3, r2
 80063d4:	bf38      	it	cc
 80063d6:	4613      	movcc	r3, r2
 80063d8:	461a      	mov	r2, r3
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f001 f970 	bl	80076c0 <USBD_CtlContinueRx>
 80063e0:	e07d      	b.n	80064de <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80063e8:	f003 031f 	and.w	r3, r3, #31
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d014      	beq.n	800641a <USBD_LL_DataOutStage+0xaa>
 80063f0:	2b02      	cmp	r3, #2
 80063f2:	d81d      	bhi.n	8006430 <USBD_LL_DataOutStage+0xc0>
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d002      	beq.n	80063fe <USBD_LL_DataOutStage+0x8e>
 80063f8:	2b01      	cmp	r3, #1
 80063fa:	d003      	beq.n	8006404 <USBD_LL_DataOutStage+0x94>
 80063fc:	e018      	b.n	8006430 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 80063fe:	2300      	movs	r3, #0
 8006400:	75bb      	strb	r3, [r7, #22]
            break;
 8006402:	e018      	b.n	8006436 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800640a:	b2db      	uxtb	r3, r3
 800640c:	4619      	mov	r1, r3
 800640e:	68f8      	ldr	r0, [r7, #12]
 8006410:	f000 fa6e 	bl	80068f0 <USBD_CoreFindIF>
 8006414:	4603      	mov	r3, r0
 8006416:	75bb      	strb	r3, [r7, #22]
            break;
 8006418:	e00d      	b.n	8006436 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8006420:	b2db      	uxtb	r3, r3
 8006422:	4619      	mov	r1, r3
 8006424:	68f8      	ldr	r0, [r7, #12]
 8006426:	f000 fa70 	bl	800690a <USBD_CoreFindEP>
 800642a:	4603      	mov	r3, r0
 800642c:	75bb      	strb	r3, [r7, #22]
            break;
 800642e:	e002      	b.n	8006436 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8006430:	2300      	movs	r3, #0
 8006432:	75bb      	strb	r3, [r7, #22]
            break;
 8006434:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8006436:	7dbb      	ldrb	r3, [r7, #22]
 8006438:	2b00      	cmp	r3, #0
 800643a:	d119      	bne.n	8006470 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b03      	cmp	r3, #3
 8006446:	d113      	bne.n	8006470 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8006448:	7dba      	ldrb	r2, [r7, #22]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	32ae      	adds	r2, #174	@ 0xae
 800644e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006452:	691b      	ldr	r3, [r3, #16]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00b      	beq.n	8006470 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8006458:	7dba      	ldrb	r2, [r7, #22]
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8006460:	7dba      	ldrb	r2, [r7, #22]
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	32ae      	adds	r2, #174	@ 0xae
 8006466:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800646a:	691b      	ldr	r3, [r3, #16]
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8006470:	68f8      	ldr	r0, [r7, #12]
 8006472:	f001 f936 	bl	80076e2 <USBD_CtlSendStatus>
 8006476:	e032      	b.n	80064de <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8006478:	7afb      	ldrb	r3, [r7, #11]
 800647a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800647e:	b2db      	uxtb	r3, r3
 8006480:	4619      	mov	r1, r3
 8006482:	68f8      	ldr	r0, [r7, #12]
 8006484:	f000 fa41 	bl	800690a <USBD_CoreFindEP>
 8006488:	4603      	mov	r3, r0
 800648a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800648c:	7dbb      	ldrb	r3, [r7, #22]
 800648e:	2bff      	cmp	r3, #255	@ 0xff
 8006490:	d025      	beq.n	80064de <USBD_LL_DataOutStage+0x16e>
 8006492:	7dbb      	ldrb	r3, [r7, #22]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d122      	bne.n	80064de <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800649e:	b2db      	uxtb	r3, r3
 80064a0:	2b03      	cmp	r3, #3
 80064a2:	d117      	bne.n	80064d4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80064a4:	7dba      	ldrb	r2, [r7, #22]
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	32ae      	adds	r2, #174	@ 0xae
 80064aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064ae:	699b      	ldr	r3, [r3, #24]
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d00f      	beq.n	80064d4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80064b4:	7dba      	ldrb	r2, [r7, #22]
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80064bc:	7dba      	ldrb	r2, [r7, #22]
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	32ae      	adds	r2, #174	@ 0xae
 80064c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80064c6:	699b      	ldr	r3, [r3, #24]
 80064c8:	7afa      	ldrb	r2, [r7, #11]
 80064ca:	4611      	mov	r1, r2
 80064cc:	68f8      	ldr	r0, [r7, #12]
 80064ce:	4798      	blx	r3
 80064d0:	4603      	mov	r3, r0
 80064d2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80064d4:	7dfb      	ldrb	r3, [r7, #23]
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80064da:	7dfb      	ldrb	r3, [r7, #23]
 80064dc:	e000      	b.n	80064e0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80064de:	2300      	movs	r3, #0
}
 80064e0:	4618      	mov	r0, r3
 80064e2:	3718      	adds	r7, #24
 80064e4:	46bd      	mov	sp, r7
 80064e6:	bd80      	pop	{r7, pc}

080064e8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b086      	sub	sp, #24
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	60f8      	str	r0, [r7, #12]
 80064f0:	460b      	mov	r3, r1
 80064f2:	607a      	str	r2, [r7, #4]
 80064f4:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80064f6:	7afb      	ldrb	r3, [r7, #11]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d178      	bne.n	80065ee <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	3314      	adds	r3, #20
 8006500:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8006508:	2b02      	cmp	r3, #2
 800650a:	d163      	bne.n	80065d4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800650c:	693b      	ldr	r3, [r7, #16]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	693a      	ldr	r2, [r7, #16]
 8006512:	8992      	ldrh	r2, [r2, #12]
 8006514:	4293      	cmp	r3, r2
 8006516:	d91c      	bls.n	8006552 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	8992      	ldrh	r2, [r2, #12]
 8006520:	1a9a      	subs	r2, r3, r2
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	691b      	ldr	r3, [r3, #16]
 800652a:	693a      	ldr	r2, [r7, #16]
 800652c:	8992      	ldrh	r2, [r2, #12]
 800652e:	441a      	add	r2, r3
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8006534:	693b      	ldr	r3, [r7, #16]
 8006536:	6919      	ldr	r1, [r3, #16]
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	461a      	mov	r2, r3
 800653e:	68f8      	ldr	r0, [r7, #12]
 8006540:	f001 f88c 	bl	800765c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8006544:	2300      	movs	r3, #0
 8006546:	2200      	movs	r2, #0
 8006548:	2100      	movs	r1, #0
 800654a:	68f8      	ldr	r0, [r7, #12]
 800654c:	f001 fd1c 	bl	8007f88 <USBD_LL_PrepareReceive>
 8006550:	e040      	b.n	80065d4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8006552:	693b      	ldr	r3, [r7, #16]
 8006554:	899b      	ldrh	r3, [r3, #12]
 8006556:	461a      	mov	r2, r3
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	429a      	cmp	r2, r3
 800655e:	d11c      	bne.n	800659a <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8006560:	693b      	ldr	r3, [r7, #16]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8006568:	4293      	cmp	r3, r2
 800656a:	d316      	bcc.n	800659a <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8006576:	429a      	cmp	r2, r3
 8006578:	d20f      	bcs.n	800659a <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800657a:	2200      	movs	r2, #0
 800657c:	2100      	movs	r1, #0
 800657e:	68f8      	ldr	r0, [r7, #12]
 8006580:	f001 f86c 	bl	800765c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2200      	movs	r2, #0
 8006588:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800658c:	2300      	movs	r3, #0
 800658e:	2200      	movs	r2, #0
 8006590:	2100      	movs	r1, #0
 8006592:	68f8      	ldr	r0, [r7, #12]
 8006594:	f001 fcf8 	bl	8007f88 <USBD_LL_PrepareReceive>
 8006598:	e01c      	b.n	80065d4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	2b03      	cmp	r3, #3
 80065a4:	d10f      	bne.n	80065c6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d009      	beq.n	80065c6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	2200      	movs	r2, #0
 80065b6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80065c0:	68db      	ldr	r3, [r3, #12]
 80065c2:	68f8      	ldr	r0, [r7, #12]
 80065c4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80065c6:	2180      	movs	r1, #128	@ 0x80
 80065c8:	68f8      	ldr	r0, [r7, #12]
 80065ca:	f001 fc33 	bl	8007e34 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80065ce:	68f8      	ldr	r0, [r7, #12]
 80065d0:	f001 f89a 	bl	8007708 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d03a      	beq.n	8006654 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80065de:	68f8      	ldr	r0, [r7, #12]
 80065e0:	f7ff fe30 	bl	8006244 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	2200      	movs	r2, #0
 80065e8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80065ec:	e032      	b.n	8006654 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80065ee:	7afb      	ldrb	r3, [r7, #11]
 80065f0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80065f4:	b2db      	uxtb	r3, r3
 80065f6:	4619      	mov	r1, r3
 80065f8:	68f8      	ldr	r0, [r7, #12]
 80065fa:	f000 f986 	bl	800690a <USBD_CoreFindEP>
 80065fe:	4603      	mov	r3, r0
 8006600:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006602:	7dfb      	ldrb	r3, [r7, #23]
 8006604:	2bff      	cmp	r3, #255	@ 0xff
 8006606:	d025      	beq.n	8006654 <USBD_LL_DataInStage+0x16c>
 8006608:	7dfb      	ldrb	r3, [r7, #23]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d122      	bne.n	8006654 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006614:	b2db      	uxtb	r3, r3
 8006616:	2b03      	cmp	r3, #3
 8006618:	d11c      	bne.n	8006654 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800661a:	7dfa      	ldrb	r2, [r7, #23]
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	32ae      	adds	r2, #174	@ 0xae
 8006620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d014      	beq.n	8006654 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800662a:	7dfa      	ldrb	r2, [r7, #23]
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8006632:	7dfa      	ldrb	r2, [r7, #23]
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	32ae      	adds	r2, #174	@ 0xae
 8006638:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800663c:	695b      	ldr	r3, [r3, #20]
 800663e:	7afa      	ldrb	r2, [r7, #11]
 8006640:	4611      	mov	r1, r2
 8006642:	68f8      	ldr	r0, [r7, #12]
 8006644:	4798      	blx	r3
 8006646:	4603      	mov	r3, r0
 8006648:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800664a:	7dbb      	ldrb	r3, [r7, #22]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d001      	beq.n	8006654 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8006650:	7dbb      	ldrb	r3, [r7, #22]
 8006652:	e000      	b.n	8006656 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8006654:	2300      	movs	r3, #0
}
 8006656:	4618      	mov	r0, r3
 8006658:	3718      	adds	r7, #24
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}

0800665e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800665e:	b580      	push	{r7, lr}
 8006660:	b084      	sub	sp, #16
 8006662:	af00      	add	r7, sp, #0
 8006664:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8006666:	2300      	movs	r3, #0
 8006668:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2201      	movs	r2, #1
 800666e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2200      	movs	r2, #0
 8006676:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2200      	movs	r2, #0
 8006684:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	2200      	movs	r2, #0
 800668c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006696:	2b00      	cmp	r3, #0
 8006698:	d014      	beq.n	80066c4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d00e      	beq.n	80066c4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6852      	ldr	r2, [r2, #4]
 80066b2:	b2d2      	uxtb	r2, r2
 80066b4:	4611      	mov	r1, r2
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	4798      	blx	r3
 80066ba:	4603      	mov	r3, r0
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d001      	beq.n	80066c4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80066c0:	2303      	movs	r3, #3
 80066c2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80066c4:	2340      	movs	r3, #64	@ 0x40
 80066c6:	2200      	movs	r2, #0
 80066c8:	2100      	movs	r1, #0
 80066ca:	6878      	ldr	r0, [r7, #4]
 80066cc:	f001 fb6d 	bl	8007daa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2201      	movs	r2, #1
 80066d4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2240      	movs	r2, #64	@ 0x40
 80066dc:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80066e0:	2340      	movs	r3, #64	@ 0x40
 80066e2:	2200      	movs	r2, #0
 80066e4:	2180      	movs	r1, #128	@ 0x80
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f001 fb5f 	bl	8007daa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2201      	movs	r2, #1
 80066f0:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2240      	movs	r2, #64	@ 0x40
 80066f8:	841a      	strh	r2, [r3, #32]

  return ret;
 80066fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80066fc:	4618      	mov	r0, r3
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8006704:	b480      	push	{r7}
 8006706:	b083      	sub	sp, #12
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	460b      	mov	r3, r1
 800670e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	78fa      	ldrb	r2, [r7, #3]
 8006714:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8006716:	2300      	movs	r3, #0
}
 8006718:	4618      	mov	r0, r3
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006732:	b2db      	uxtb	r3, r3
 8006734:	2b04      	cmp	r3, #4
 8006736:	d006      	beq.n	8006746 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800673e:	b2da      	uxtb	r2, r3
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2204      	movs	r2, #4
 800674a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	370c      	adds	r7, #12
 8006754:	46bd      	mov	sp, r7
 8006756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675a:	4770      	bx	lr

0800675c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
 8006762:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800676a:	b2db      	uxtb	r3, r3
 800676c:	2b04      	cmp	r3, #4
 800676e:	d106      	bne.n	800677e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8006776:	b2da      	uxtb	r2, r3
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800677e:	2300      	movs	r3, #0
}
 8006780:	4618      	mov	r0, r3
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800678c:	b580      	push	{r7, lr}
 800678e:	b082      	sub	sp, #8
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800679a:	b2db      	uxtb	r3, r3
 800679c:	2b03      	cmp	r3, #3
 800679e:	d110      	bne.n	80067c2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d00b      	beq.n	80067c2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d005      	beq.n	80067c2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80067bc:	69db      	ldr	r3, [r3, #28]
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80067c2:	2300      	movs	r3, #0
}
 80067c4:	4618      	mov	r0, r3
 80067c6:	3708      	adds	r7, #8
 80067c8:	46bd      	mov	sp, r7
 80067ca:	bd80      	pop	{r7, pc}

080067cc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
 80067d4:	460b      	mov	r3, r1
 80067d6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	32ae      	adds	r2, #174	@ 0xae
 80067e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d101      	bne.n	80067ee <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80067ea:	2303      	movs	r3, #3
 80067ec:	e01c      	b.n	8006828 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	2b03      	cmp	r3, #3
 80067f8:	d115      	bne.n	8006826 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	32ae      	adds	r2, #174	@ 0xae
 8006804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006808:	6a1b      	ldr	r3, [r3, #32]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d00b      	beq.n	8006826 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	32ae      	adds	r2, #174	@ 0xae
 8006818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	78fa      	ldrb	r2, [r7, #3]
 8006820:	4611      	mov	r1, r2
 8006822:	6878      	ldr	r0, [r7, #4]
 8006824:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8006826:	2300      	movs	r3, #0
}
 8006828:	4618      	mov	r0, r3
 800682a:	3708      	adds	r7, #8
 800682c:	46bd      	mov	sp, r7
 800682e:	bd80      	pop	{r7, pc}

08006830 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
 8006836:	6078      	str	r0, [r7, #4]
 8006838:	460b      	mov	r3, r1
 800683a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	32ae      	adds	r2, #174	@ 0xae
 8006846:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d101      	bne.n	8006852 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800684e:	2303      	movs	r3, #3
 8006850:	e01c      	b.n	800688c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006858:	b2db      	uxtb	r3, r3
 800685a:	2b03      	cmp	r3, #3
 800685c:	d115      	bne.n	800688a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	32ae      	adds	r2, #174	@ 0xae
 8006868:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800686c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800686e:	2b00      	cmp	r3, #0
 8006870:	d00b      	beq.n	800688a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	32ae      	adds	r2, #174	@ 0xae
 800687c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006882:	78fa      	ldrb	r2, [r7, #3]
 8006884:	4611      	mov	r1, r2
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800688a:	2300      	movs	r3, #0
}
 800688c:	4618      	mov	r0, r3
 800688e:	3708      	adds	r7, #8
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8006894:	b480      	push	{r7}
 8006896:	b083      	sub	sp, #12
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800689c:	2300      	movs	r3, #0
}
 800689e:	4618      	mov	r0, r3
 80068a0:	370c      	adds	r7, #12
 80068a2:	46bd      	mov	sp, r7
 80068a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a8:	4770      	bx	lr

080068aa <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80068aa:	b580      	push	{r7, lr}
 80068ac:	b084      	sub	sp, #16
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80068b2:	2300      	movs	r3, #0
 80068b4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2201      	movs	r2, #1
 80068ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	d00e      	beq.n	80068e6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80068ce:	685b      	ldr	r3, [r3, #4]
 80068d0:	687a      	ldr	r2, [r7, #4]
 80068d2:	6852      	ldr	r2, [r2, #4]
 80068d4:	b2d2      	uxtb	r2, r2
 80068d6:	4611      	mov	r1, r2
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	4798      	blx	r3
 80068dc:	4603      	mov	r3, r0
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d001      	beq.n	80068e6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80068e2:	2303      	movs	r3, #3
 80068e4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80068e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80068e8:	4618      	mov	r0, r3
 80068ea:	3710      	adds	r7, #16
 80068ec:	46bd      	mov	sp, r7
 80068ee:	bd80      	pop	{r7, pc}

080068f0 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80068f0:	b480      	push	{r7}
 80068f2:	b083      	sub	sp, #12
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	6078      	str	r0, [r7, #4]
 80068f8:	460b      	mov	r3, r1
 80068fa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80068fc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80068fe:	4618      	mov	r0, r3
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr

0800690a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800690a:	b480      	push	{r7}
 800690c:	b083      	sub	sp, #12
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
 8006912:	460b      	mov	r3, r1
 8006914:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8006916:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8006918:	4618      	mov	r0, r3
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006924:	b480      	push	{r7}
 8006926:	b085      	sub	sp, #20
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
 800692c:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8006932:	683b      	ldr	r3, [r7, #0]
 8006934:	881b      	ldrh	r3, [r3, #0]
 8006936:	68fa      	ldr	r2, [r7, #12]
 8006938:	7812      	ldrb	r2, [r2, #0]
 800693a:	4413      	add	r3, r2
 800693c:	b29a      	uxth	r2, r3
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	461a      	mov	r2, r3
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	4413      	add	r3, r2
 800694c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800694e:	68fb      	ldr	r3, [r7, #12]
}
 8006950:	4618      	mov	r0, r3
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800695c:	b480      	push	{r7}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8006968:	697b      	ldr	r3, [r7, #20]
 800696a:	781b      	ldrb	r3, [r3, #0]
 800696c:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	3301      	adds	r3, #1
 8006972:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800697a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800697e:	021b      	lsls	r3, r3, #8
 8006980:	b21a      	sxth	r2, r3
 8006982:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006986:	4313      	orrs	r3, r2
 8006988:	b21b      	sxth	r3, r3
 800698a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800698c:	89fb      	ldrh	r3, [r7, #14]
}
 800698e:	4618      	mov	r0, r3
 8006990:	371c      	adds	r7, #28
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
	...

0800699c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
 80069a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80069a6:	2300      	movs	r3, #0
 80069a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	781b      	ldrb	r3, [r3, #0]
 80069ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80069b2:	2b40      	cmp	r3, #64	@ 0x40
 80069b4:	d005      	beq.n	80069c2 <USBD_StdDevReq+0x26>
 80069b6:	2b40      	cmp	r3, #64	@ 0x40
 80069b8:	d857      	bhi.n	8006a6a <USBD_StdDevReq+0xce>
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00f      	beq.n	80069de <USBD_StdDevReq+0x42>
 80069be:	2b20      	cmp	r3, #32
 80069c0:	d153      	bne.n	8006a6a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	32ae      	adds	r2, #174	@ 0xae
 80069cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	6839      	ldr	r1, [r7, #0]
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	4798      	blx	r3
 80069d8:	4603      	mov	r3, r0
 80069da:	73fb      	strb	r3, [r7, #15]
      break;
 80069dc:	e04a      	b.n	8006a74 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80069de:	683b      	ldr	r3, [r7, #0]
 80069e0:	785b      	ldrb	r3, [r3, #1]
 80069e2:	2b09      	cmp	r3, #9
 80069e4:	d83b      	bhi.n	8006a5e <USBD_StdDevReq+0xc2>
 80069e6:	a201      	add	r2, pc, #4	@ (adr r2, 80069ec <USBD_StdDevReq+0x50>)
 80069e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ec:	08006a41 	.word	0x08006a41
 80069f0:	08006a55 	.word	0x08006a55
 80069f4:	08006a5f 	.word	0x08006a5f
 80069f8:	08006a4b 	.word	0x08006a4b
 80069fc:	08006a5f 	.word	0x08006a5f
 8006a00:	08006a1f 	.word	0x08006a1f
 8006a04:	08006a15 	.word	0x08006a15
 8006a08:	08006a5f 	.word	0x08006a5f
 8006a0c:	08006a37 	.word	0x08006a37
 8006a10:	08006a29 	.word	0x08006a29
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8006a14:	6839      	ldr	r1, [r7, #0]
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f000 fa3e 	bl	8006e98 <USBD_GetDescriptor>
          break;
 8006a1c:	e024      	b.n	8006a68 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8006a1e:	6839      	ldr	r1, [r7, #0]
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f000 fba3 	bl	800716c <USBD_SetAddress>
          break;
 8006a26:	e01f      	b.n	8006a68 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8006a28:	6839      	ldr	r1, [r7, #0]
 8006a2a:	6878      	ldr	r0, [r7, #4]
 8006a2c:	f000 fbe2 	bl	80071f4 <USBD_SetConfig>
 8006a30:	4603      	mov	r3, r0
 8006a32:	73fb      	strb	r3, [r7, #15]
          break;
 8006a34:	e018      	b.n	8006a68 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8006a36:	6839      	ldr	r1, [r7, #0]
 8006a38:	6878      	ldr	r0, [r7, #4]
 8006a3a:	f000 fc85 	bl	8007348 <USBD_GetConfig>
          break;
 8006a3e:	e013      	b.n	8006a68 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8006a40:	6839      	ldr	r1, [r7, #0]
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 fcb6 	bl	80073b4 <USBD_GetStatus>
          break;
 8006a48:	e00e      	b.n	8006a68 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8006a4a:	6839      	ldr	r1, [r7, #0]
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	f000 fce5 	bl	800741c <USBD_SetFeature>
          break;
 8006a52:	e009      	b.n	8006a68 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8006a54:	6839      	ldr	r1, [r7, #0]
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	f000 fd09 	bl	800746e <USBD_ClrFeature>
          break;
 8006a5c:	e004      	b.n	8006a68 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8006a5e:	6839      	ldr	r1, [r7, #0]
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 fd60 	bl	8007526 <USBD_CtlError>
          break;
 8006a66:	bf00      	nop
      }
      break;
 8006a68:	e004      	b.n	8006a74 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8006a6a:	6839      	ldr	r1, [r7, #0]
 8006a6c:	6878      	ldr	r0, [r7, #4]
 8006a6e:	f000 fd5a 	bl	8007526 <USBD_CtlError>
      break;
 8006a72:	bf00      	nop
  }

  return ret;
 8006a74:	7bfb      	ldrb	r3, [r7, #15]
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3710      	adds	r7, #16
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
 8006a7e:	bf00      	nop

08006a80 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	781b      	ldrb	r3, [r3, #0]
 8006a92:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006a96:	2b40      	cmp	r3, #64	@ 0x40
 8006a98:	d005      	beq.n	8006aa6 <USBD_StdItfReq+0x26>
 8006a9a:	2b40      	cmp	r3, #64	@ 0x40
 8006a9c:	d852      	bhi.n	8006b44 <USBD_StdItfReq+0xc4>
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d001      	beq.n	8006aa6 <USBD_StdItfReq+0x26>
 8006aa2:	2b20      	cmp	r3, #32
 8006aa4:	d14e      	bne.n	8006b44 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aac:	b2db      	uxtb	r3, r3
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	2b02      	cmp	r3, #2
 8006ab2:	d840      	bhi.n	8006b36 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	889b      	ldrh	r3, [r3, #4]
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d836      	bhi.n	8006b2c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	889b      	ldrh	r3, [r3, #4]
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f7ff ff12 	bl	80068f0 <USBD_CoreFindIF>
 8006acc:	4603      	mov	r3, r0
 8006ace:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006ad0:	7bbb      	ldrb	r3, [r7, #14]
 8006ad2:	2bff      	cmp	r3, #255	@ 0xff
 8006ad4:	d01d      	beq.n	8006b12 <USBD_StdItfReq+0x92>
 8006ad6:	7bbb      	ldrb	r3, [r7, #14]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d11a      	bne.n	8006b12 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8006adc:	7bba      	ldrb	r2, [r7, #14]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	32ae      	adds	r2, #174	@ 0xae
 8006ae2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d00f      	beq.n	8006b0c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8006aec:	7bba      	ldrb	r2, [r7, #14]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006af4:	7bba      	ldrb	r2, [r7, #14]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	32ae      	adds	r2, #174	@ 0xae
 8006afa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006afe:	689b      	ldr	r3, [r3, #8]
 8006b00:	6839      	ldr	r1, [r7, #0]
 8006b02:	6878      	ldr	r0, [r7, #4]
 8006b04:	4798      	blx	r3
 8006b06:	4603      	mov	r3, r0
 8006b08:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006b0a:	e004      	b.n	8006b16 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8006b0c:	2303      	movs	r3, #3
 8006b0e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8006b10:	e001      	b.n	8006b16 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8006b12:	2303      	movs	r3, #3
 8006b14:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	88db      	ldrh	r3, [r3, #6]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d110      	bne.n	8006b40 <USBD_StdItfReq+0xc0>
 8006b1e:	7bfb      	ldrb	r3, [r7, #15]
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d10d      	bne.n	8006b40 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8006b24:	6878      	ldr	r0, [r7, #4]
 8006b26:	f000 fddc 	bl	80076e2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8006b2a:	e009      	b.n	8006b40 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8006b2c:	6839      	ldr	r1, [r7, #0]
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 fcf9 	bl	8007526 <USBD_CtlError>
          break;
 8006b34:	e004      	b.n	8006b40 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8006b36:	6839      	ldr	r1, [r7, #0]
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f000 fcf4 	bl	8007526 <USBD_CtlError>
          break;
 8006b3e:	e000      	b.n	8006b42 <USBD_StdItfReq+0xc2>
          break;
 8006b40:	bf00      	nop
      }
      break;
 8006b42:	e004      	b.n	8006b4e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8006b44:	6839      	ldr	r1, [r7, #0]
 8006b46:	6878      	ldr	r0, [r7, #4]
 8006b48:	f000 fced 	bl	8007526 <USBD_CtlError>
      break;
 8006b4c:	bf00      	nop
  }

  return ret;
 8006b4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8006b62:	2300      	movs	r3, #0
 8006b64:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	889b      	ldrh	r3, [r3, #4]
 8006b6a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006b6c:	683b      	ldr	r3, [r7, #0]
 8006b6e:	781b      	ldrb	r3, [r3, #0]
 8006b70:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8006b74:	2b40      	cmp	r3, #64	@ 0x40
 8006b76:	d007      	beq.n	8006b88 <USBD_StdEPReq+0x30>
 8006b78:	2b40      	cmp	r3, #64	@ 0x40
 8006b7a:	f200 8181 	bhi.w	8006e80 <USBD_StdEPReq+0x328>
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d02a      	beq.n	8006bd8 <USBD_StdEPReq+0x80>
 8006b82:	2b20      	cmp	r3, #32
 8006b84:	f040 817c 	bne.w	8006e80 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8006b88:	7bbb      	ldrb	r3, [r7, #14]
 8006b8a:	4619      	mov	r1, r3
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	f7ff febc 	bl	800690a <USBD_CoreFindEP>
 8006b92:	4603      	mov	r3, r0
 8006b94:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006b96:	7b7b      	ldrb	r3, [r7, #13]
 8006b98:	2bff      	cmp	r3, #255	@ 0xff
 8006b9a:	f000 8176 	beq.w	8006e8a <USBD_StdEPReq+0x332>
 8006b9e:	7b7b      	ldrb	r3, [r7, #13]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	f040 8172 	bne.w	8006e8a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8006ba6:	7b7a      	ldrb	r2, [r7, #13]
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8006bae:	7b7a      	ldrb	r2, [r7, #13]
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	32ae      	adds	r2, #174	@ 0xae
 8006bb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	f000 8165 	beq.w	8006e8a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8006bc0:	7b7a      	ldrb	r2, [r7, #13]
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	32ae      	adds	r2, #174	@ 0xae
 8006bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006bca:	689b      	ldr	r3, [r3, #8]
 8006bcc:	6839      	ldr	r1, [r7, #0]
 8006bce:	6878      	ldr	r0, [r7, #4]
 8006bd0:	4798      	blx	r3
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006bd6:	e158      	b.n	8006e8a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006bd8:	683b      	ldr	r3, [r7, #0]
 8006bda:	785b      	ldrb	r3, [r3, #1]
 8006bdc:	2b03      	cmp	r3, #3
 8006bde:	d008      	beq.n	8006bf2 <USBD_StdEPReq+0x9a>
 8006be0:	2b03      	cmp	r3, #3
 8006be2:	f300 8147 	bgt.w	8006e74 <USBD_StdEPReq+0x31c>
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f000 809b 	beq.w	8006d22 <USBD_StdEPReq+0x1ca>
 8006bec:	2b01      	cmp	r3, #1
 8006bee:	d03c      	beq.n	8006c6a <USBD_StdEPReq+0x112>
 8006bf0:	e140      	b.n	8006e74 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006bf8:	b2db      	uxtb	r3, r3
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d002      	beq.n	8006c04 <USBD_StdEPReq+0xac>
 8006bfe:	2b03      	cmp	r3, #3
 8006c00:	d016      	beq.n	8006c30 <USBD_StdEPReq+0xd8>
 8006c02:	e02c      	b.n	8006c5e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c04:	7bbb      	ldrb	r3, [r7, #14]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00d      	beq.n	8006c26 <USBD_StdEPReq+0xce>
 8006c0a:	7bbb      	ldrb	r3, [r7, #14]
 8006c0c:	2b80      	cmp	r3, #128	@ 0x80
 8006c0e:	d00a      	beq.n	8006c26 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c10:	7bbb      	ldrb	r3, [r7, #14]
 8006c12:	4619      	mov	r1, r3
 8006c14:	6878      	ldr	r0, [r7, #4]
 8006c16:	f001 f90d 	bl	8007e34 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006c1a:	2180      	movs	r1, #128	@ 0x80
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f001 f909 	bl	8007e34 <USBD_LL_StallEP>
 8006c22:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006c24:	e020      	b.n	8006c68 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8006c26:	6839      	ldr	r1, [r7, #0]
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 fc7c 	bl	8007526 <USBD_CtlError>
              break;
 8006c2e:	e01b      	b.n	8006c68 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	885b      	ldrh	r3, [r3, #2]
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d10e      	bne.n	8006c56 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8006c38:	7bbb      	ldrb	r3, [r7, #14]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d00b      	beq.n	8006c56 <USBD_StdEPReq+0xfe>
 8006c3e:	7bbb      	ldrb	r3, [r7, #14]
 8006c40:	2b80      	cmp	r3, #128	@ 0x80
 8006c42:	d008      	beq.n	8006c56 <USBD_StdEPReq+0xfe>
 8006c44:	683b      	ldr	r3, [r7, #0]
 8006c46:	88db      	ldrh	r3, [r3, #6]
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d104      	bne.n	8006c56 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c4c:	7bbb      	ldrb	r3, [r7, #14]
 8006c4e:	4619      	mov	r1, r3
 8006c50:	6878      	ldr	r0, [r7, #4]
 8006c52:	f001 f8ef 	bl	8007e34 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8006c56:	6878      	ldr	r0, [r7, #4]
 8006c58:	f000 fd43 	bl	80076e2 <USBD_CtlSendStatus>

              break;
 8006c5c:	e004      	b.n	8006c68 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8006c5e:	6839      	ldr	r1, [r7, #0]
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fc60 	bl	8007526 <USBD_CtlError>
              break;
 8006c66:	bf00      	nop
          }
          break;
 8006c68:	e109      	b.n	8006e7e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006c70:	b2db      	uxtb	r3, r3
 8006c72:	2b02      	cmp	r3, #2
 8006c74:	d002      	beq.n	8006c7c <USBD_StdEPReq+0x124>
 8006c76:	2b03      	cmp	r3, #3
 8006c78:	d016      	beq.n	8006ca8 <USBD_StdEPReq+0x150>
 8006c7a:	e04b      	b.n	8006d14 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006c7c:	7bbb      	ldrb	r3, [r7, #14]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d00d      	beq.n	8006c9e <USBD_StdEPReq+0x146>
 8006c82:	7bbb      	ldrb	r3, [r7, #14]
 8006c84:	2b80      	cmp	r3, #128	@ 0x80
 8006c86:	d00a      	beq.n	8006c9e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8006c88:	7bbb      	ldrb	r3, [r7, #14]
 8006c8a:	4619      	mov	r1, r3
 8006c8c:	6878      	ldr	r0, [r7, #4]
 8006c8e:	f001 f8d1 	bl	8007e34 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8006c92:	2180      	movs	r1, #128	@ 0x80
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f001 f8cd 	bl	8007e34 <USBD_LL_StallEP>
 8006c9a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8006c9c:	e040      	b.n	8006d20 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8006c9e:	6839      	ldr	r1, [r7, #0]
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 fc40 	bl	8007526 <USBD_CtlError>
              break;
 8006ca6:	e03b      	b.n	8006d20 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	885b      	ldrh	r3, [r3, #2]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d136      	bne.n	8006d1e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8006cb0:	7bbb      	ldrb	r3, [r7, #14]
 8006cb2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d004      	beq.n	8006cc4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8006cba:	7bbb      	ldrb	r3, [r7, #14]
 8006cbc:	4619      	mov	r1, r3
 8006cbe:	6878      	ldr	r0, [r7, #4]
 8006cc0:	f001 f8d7 	bl	8007e72 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8006cc4:	6878      	ldr	r0, [r7, #4]
 8006cc6:	f000 fd0c 	bl	80076e2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8006cca:	7bbb      	ldrb	r3, [r7, #14]
 8006ccc:	4619      	mov	r1, r3
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f7ff fe1b 	bl	800690a <USBD_CoreFindEP>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8006cd8:	7b7b      	ldrb	r3, [r7, #13]
 8006cda:	2bff      	cmp	r3, #255	@ 0xff
 8006cdc:	d01f      	beq.n	8006d1e <USBD_StdEPReq+0x1c6>
 8006cde:	7b7b      	ldrb	r3, [r7, #13]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d11c      	bne.n	8006d1e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8006ce4:	7b7a      	ldrb	r2, [r7, #13]
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8006cec:	7b7a      	ldrb	r2, [r7, #13]
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	32ae      	adds	r2, #174	@ 0xae
 8006cf2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006cf6:	689b      	ldr	r3, [r3, #8]
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d010      	beq.n	8006d1e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8006cfc:	7b7a      	ldrb	r2, [r7, #13]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	32ae      	adds	r2, #174	@ 0xae
 8006d02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d06:	689b      	ldr	r3, [r3, #8]
 8006d08:	6839      	ldr	r1, [r7, #0]
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	4798      	blx	r3
 8006d0e:	4603      	mov	r3, r0
 8006d10:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8006d12:	e004      	b.n	8006d1e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8006d14:	6839      	ldr	r1, [r7, #0]
 8006d16:	6878      	ldr	r0, [r7, #4]
 8006d18:	f000 fc05 	bl	8007526 <USBD_CtlError>
              break;
 8006d1c:	e000      	b.n	8006d20 <USBD_StdEPReq+0x1c8>
              break;
 8006d1e:	bf00      	nop
          }
          break;
 8006d20:	e0ad      	b.n	8006e7e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	d002      	beq.n	8006d34 <USBD_StdEPReq+0x1dc>
 8006d2e:	2b03      	cmp	r3, #3
 8006d30:	d033      	beq.n	8006d9a <USBD_StdEPReq+0x242>
 8006d32:	e099      	b.n	8006e68 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8006d34:	7bbb      	ldrb	r3, [r7, #14]
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d007      	beq.n	8006d4a <USBD_StdEPReq+0x1f2>
 8006d3a:	7bbb      	ldrb	r3, [r7, #14]
 8006d3c:	2b80      	cmp	r3, #128	@ 0x80
 8006d3e:	d004      	beq.n	8006d4a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8006d40:	6839      	ldr	r1, [r7, #0]
 8006d42:	6878      	ldr	r0, [r7, #4]
 8006d44:	f000 fbef 	bl	8007526 <USBD_CtlError>
                break;
 8006d48:	e093      	b.n	8006e72 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d4a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	da0b      	bge.n	8006d6a <USBD_StdEPReq+0x212>
 8006d52:	7bbb      	ldrb	r3, [r7, #14]
 8006d54:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006d58:	4613      	mov	r3, r2
 8006d5a:	009b      	lsls	r3, r3, #2
 8006d5c:	4413      	add	r3, r2
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	3310      	adds	r3, #16
 8006d62:	687a      	ldr	r2, [r7, #4]
 8006d64:	4413      	add	r3, r2
 8006d66:	3304      	adds	r3, #4
 8006d68:	e00b      	b.n	8006d82 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006d6a:	7bbb      	ldrb	r3, [r7, #14]
 8006d6c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006d70:	4613      	mov	r3, r2
 8006d72:	009b      	lsls	r3, r3, #2
 8006d74:	4413      	add	r3, r2
 8006d76:	009b      	lsls	r3, r3, #2
 8006d78:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006d7c:	687a      	ldr	r2, [r7, #4]
 8006d7e:	4413      	add	r3, r2
 8006d80:	3304      	adds	r3, #4
 8006d82:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2200      	movs	r2, #0
 8006d88:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	330e      	adds	r3, #14
 8006d8e:	2202      	movs	r2, #2
 8006d90:	4619      	mov	r1, r3
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f000 fc44 	bl	8007620 <USBD_CtlSendData>
              break;
 8006d98:	e06b      	b.n	8006e72 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8006d9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	da11      	bge.n	8006dc6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8006da2:	7bbb      	ldrb	r3, [r7, #14]
 8006da4:	f003 020f 	and.w	r2, r3, #15
 8006da8:	6879      	ldr	r1, [r7, #4]
 8006daa:	4613      	mov	r3, r2
 8006dac:	009b      	lsls	r3, r3, #2
 8006dae:	4413      	add	r3, r2
 8006db0:	009b      	lsls	r3, r3, #2
 8006db2:	440b      	add	r3, r1
 8006db4:	3323      	adds	r3, #35	@ 0x23
 8006db6:	781b      	ldrb	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d117      	bne.n	8006dec <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006dbc:	6839      	ldr	r1, [r7, #0]
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f000 fbb1 	bl	8007526 <USBD_CtlError>
                  break;
 8006dc4:	e055      	b.n	8006e72 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8006dc6:	7bbb      	ldrb	r3, [r7, #14]
 8006dc8:	f003 020f 	and.w	r2, r3, #15
 8006dcc:	6879      	ldr	r1, [r7, #4]
 8006dce:	4613      	mov	r3, r2
 8006dd0:	009b      	lsls	r3, r3, #2
 8006dd2:	4413      	add	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	440b      	add	r3, r1
 8006dd8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006ddc:	781b      	ldrb	r3, [r3, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d104      	bne.n	8006dec <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8006de2:	6839      	ldr	r1, [r7, #0]
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fb9e 	bl	8007526 <USBD_CtlError>
                  break;
 8006dea:	e042      	b.n	8006e72 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006dec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	da0b      	bge.n	8006e0c <USBD_StdEPReq+0x2b4>
 8006df4:	7bbb      	ldrb	r3, [r7, #14]
 8006df6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8006dfa:	4613      	mov	r3, r2
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	4413      	add	r3, r2
 8006e00:	009b      	lsls	r3, r3, #2
 8006e02:	3310      	adds	r3, #16
 8006e04:	687a      	ldr	r2, [r7, #4]
 8006e06:	4413      	add	r3, r2
 8006e08:	3304      	adds	r3, #4
 8006e0a:	e00b      	b.n	8006e24 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8006e0c:	7bbb      	ldrb	r3, [r7, #14]
 8006e0e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8006e12:	4613      	mov	r3, r2
 8006e14:	009b      	lsls	r3, r3, #2
 8006e16:	4413      	add	r3, r2
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	4413      	add	r3, r2
 8006e22:	3304      	adds	r3, #4
 8006e24:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8006e26:	7bbb      	ldrb	r3, [r7, #14]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d002      	beq.n	8006e32 <USBD_StdEPReq+0x2da>
 8006e2c:	7bbb      	ldrb	r3, [r7, #14]
 8006e2e:	2b80      	cmp	r3, #128	@ 0x80
 8006e30:	d103      	bne.n	8006e3a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8006e32:	68bb      	ldr	r3, [r7, #8]
 8006e34:	2200      	movs	r2, #0
 8006e36:	739a      	strb	r2, [r3, #14]
 8006e38:	e00e      	b.n	8006e58 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8006e3a:	7bbb      	ldrb	r3, [r7, #14]
 8006e3c:	4619      	mov	r1, r3
 8006e3e:	6878      	ldr	r0, [r7, #4]
 8006e40:	f001 f836 	bl	8007eb0 <USBD_LL_IsStallEP>
 8006e44:	4603      	mov	r3, r0
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d003      	beq.n	8006e52 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	739a      	strb	r2, [r3, #14]
 8006e50:	e002      	b.n	8006e58 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8006e52:	68bb      	ldr	r3, [r7, #8]
 8006e54:	2200      	movs	r2, #0
 8006e56:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8006e58:	68bb      	ldr	r3, [r7, #8]
 8006e5a:	330e      	adds	r3, #14
 8006e5c:	2202      	movs	r2, #2
 8006e5e:	4619      	mov	r1, r3
 8006e60:	6878      	ldr	r0, [r7, #4]
 8006e62:	f000 fbdd 	bl	8007620 <USBD_CtlSendData>
              break;
 8006e66:	e004      	b.n	8006e72 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8006e68:	6839      	ldr	r1, [r7, #0]
 8006e6a:	6878      	ldr	r0, [r7, #4]
 8006e6c:	f000 fb5b 	bl	8007526 <USBD_CtlError>
              break;
 8006e70:	bf00      	nop
          }
          break;
 8006e72:	e004      	b.n	8006e7e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8006e74:	6839      	ldr	r1, [r7, #0]
 8006e76:	6878      	ldr	r0, [r7, #4]
 8006e78:	f000 fb55 	bl	8007526 <USBD_CtlError>
          break;
 8006e7c:	bf00      	nop
      }
      break;
 8006e7e:	e005      	b.n	8006e8c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8006e80:	6839      	ldr	r1, [r7, #0]
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 fb4f 	bl	8007526 <USBD_CtlError>
      break;
 8006e88:	e000      	b.n	8006e8c <USBD_StdEPReq+0x334>
      break;
 8006e8a:	bf00      	nop
  }

  return ret;
 8006e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3710      	adds	r7, #16
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}
	...

08006e98 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
 8006ea0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8006ea6:	2300      	movs	r3, #0
 8006ea8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8006eaa:	2300      	movs	r3, #0
 8006eac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	885b      	ldrh	r3, [r3, #2]
 8006eb2:	0a1b      	lsrs	r3, r3, #8
 8006eb4:	b29b      	uxth	r3, r3
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	2b06      	cmp	r3, #6
 8006eba:	f200 8128 	bhi.w	800710e <USBD_GetDescriptor+0x276>
 8006ebe:	a201      	add	r2, pc, #4	@ (adr r2, 8006ec4 <USBD_GetDescriptor+0x2c>)
 8006ec0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ec4:	08006ee1 	.word	0x08006ee1
 8006ec8:	08006ef9 	.word	0x08006ef9
 8006ecc:	08006f39 	.word	0x08006f39
 8006ed0:	0800710f 	.word	0x0800710f
 8006ed4:	0800710f 	.word	0x0800710f
 8006ed8:	080070af 	.word	0x080070af
 8006edc:	080070db 	.word	0x080070db
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	687a      	ldr	r2, [r7, #4]
 8006eea:	7c12      	ldrb	r2, [r2, #16]
 8006eec:	f107 0108 	add.w	r1, r7, #8
 8006ef0:	4610      	mov	r0, r2
 8006ef2:	4798      	blx	r3
 8006ef4:	60f8      	str	r0, [r7, #12]
      break;
 8006ef6:	e112      	b.n	800711e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	7c1b      	ldrb	r3, [r3, #16]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d10d      	bne.n	8006f1c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006f08:	f107 0208 	add.w	r2, r7, #8
 8006f0c:	4610      	mov	r0, r2
 8006f0e:	4798      	blx	r3
 8006f10:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	3301      	adds	r3, #1
 8006f16:	2202      	movs	r2, #2
 8006f18:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8006f1a:	e100      	b.n	800711e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8006f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f24:	f107 0208 	add.w	r2, r7, #8
 8006f28:	4610      	mov	r0, r2
 8006f2a:	4798      	blx	r3
 8006f2c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	3301      	adds	r3, #1
 8006f32:	2202      	movs	r2, #2
 8006f34:	701a      	strb	r2, [r3, #0]
      break;
 8006f36:	e0f2      	b.n	800711e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006f38:	683b      	ldr	r3, [r7, #0]
 8006f3a:	885b      	ldrh	r3, [r3, #2]
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b05      	cmp	r3, #5
 8006f40:	f200 80ac 	bhi.w	800709c <USBD_GetDescriptor+0x204>
 8006f44:	a201      	add	r2, pc, #4	@ (adr r2, 8006f4c <USBD_GetDescriptor+0xb4>)
 8006f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f4a:	bf00      	nop
 8006f4c:	08006f65 	.word	0x08006f65
 8006f50:	08006f99 	.word	0x08006f99
 8006f54:	08006fcd 	.word	0x08006fcd
 8006f58:	08007001 	.word	0x08007001
 8006f5c:	08007035 	.word	0x08007035
 8006f60:	08007069 	.word	0x08007069
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d00b      	beq.n	8006f88 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f76:	685b      	ldr	r3, [r3, #4]
 8006f78:	687a      	ldr	r2, [r7, #4]
 8006f7a:	7c12      	ldrb	r2, [r2, #16]
 8006f7c:	f107 0108 	add.w	r1, r7, #8
 8006f80:	4610      	mov	r0, r2
 8006f82:	4798      	blx	r3
 8006f84:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006f86:	e091      	b.n	80070ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006f88:	6839      	ldr	r1, [r7, #0]
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 facb 	bl	8007526 <USBD_CtlError>
            err++;
 8006f90:	7afb      	ldrb	r3, [r7, #11]
 8006f92:	3301      	adds	r3, #1
 8006f94:	72fb      	strb	r3, [r7, #11]
          break;
 8006f96:	e089      	b.n	80070ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006f9e:	689b      	ldr	r3, [r3, #8]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d00b      	beq.n	8006fbc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006faa:	689b      	ldr	r3, [r3, #8]
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	7c12      	ldrb	r2, [r2, #16]
 8006fb0:	f107 0108 	add.w	r1, r7, #8
 8006fb4:	4610      	mov	r0, r2
 8006fb6:	4798      	blx	r3
 8006fb8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fba:	e077      	b.n	80070ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006fbc:	6839      	ldr	r1, [r7, #0]
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 fab1 	bl	8007526 <USBD_CtlError>
            err++;
 8006fc4:	7afb      	ldrb	r3, [r7, #11]
 8006fc6:	3301      	adds	r3, #1
 8006fc8:	72fb      	strb	r3, [r7, #11]
          break;
 8006fca:	e06f      	b.n	80070ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fd2:	68db      	ldr	r3, [r3, #12]
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d00b      	beq.n	8006ff0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8006fde:	68db      	ldr	r3, [r3, #12]
 8006fe0:	687a      	ldr	r2, [r7, #4]
 8006fe2:	7c12      	ldrb	r2, [r2, #16]
 8006fe4:	f107 0108 	add.w	r1, r7, #8
 8006fe8:	4610      	mov	r0, r2
 8006fea:	4798      	blx	r3
 8006fec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006fee:	e05d      	b.n	80070ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006ff0:	6839      	ldr	r1, [r7, #0]
 8006ff2:	6878      	ldr	r0, [r7, #4]
 8006ff4:	f000 fa97 	bl	8007526 <USBD_CtlError>
            err++;
 8006ff8:	7afb      	ldrb	r3, [r7, #11]
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	72fb      	strb	r3, [r7, #11]
          break;
 8006ffe:	e055      	b.n	80070ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007006:	691b      	ldr	r3, [r3, #16]
 8007008:	2b00      	cmp	r3, #0
 800700a:	d00b      	beq.n	8007024 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007012:	691b      	ldr	r3, [r3, #16]
 8007014:	687a      	ldr	r2, [r7, #4]
 8007016:	7c12      	ldrb	r2, [r2, #16]
 8007018:	f107 0108 	add.w	r1, r7, #8
 800701c:	4610      	mov	r0, r2
 800701e:	4798      	blx	r3
 8007020:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007022:	e043      	b.n	80070ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007024:	6839      	ldr	r1, [r7, #0]
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 fa7d 	bl	8007526 <USBD_CtlError>
            err++;
 800702c:	7afb      	ldrb	r3, [r7, #11]
 800702e:	3301      	adds	r3, #1
 8007030:	72fb      	strb	r3, [r7, #11]
          break;
 8007032:	e03b      	b.n	80070ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800703a:	695b      	ldr	r3, [r3, #20]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d00b      	beq.n	8007058 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007046:	695b      	ldr	r3, [r3, #20]
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	7c12      	ldrb	r2, [r2, #16]
 800704c:	f107 0108 	add.w	r1, r7, #8
 8007050:	4610      	mov	r0, r2
 8007052:	4798      	blx	r3
 8007054:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007056:	e029      	b.n	80070ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8007058:	6839      	ldr	r1, [r7, #0]
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f000 fa63 	bl	8007526 <USBD_CtlError>
            err++;
 8007060:	7afb      	ldrb	r3, [r7, #11]
 8007062:	3301      	adds	r3, #1
 8007064:	72fb      	strb	r3, [r7, #11]
          break;
 8007066:	e021      	b.n	80070ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800706e:	699b      	ldr	r3, [r3, #24]
 8007070:	2b00      	cmp	r3, #0
 8007072:	d00b      	beq.n	800708c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	7c12      	ldrb	r2, [r2, #16]
 8007080:	f107 0108 	add.w	r1, r7, #8
 8007084:	4610      	mov	r0, r2
 8007086:	4798      	blx	r3
 8007088:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800708a:	e00f      	b.n	80070ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800708c:	6839      	ldr	r1, [r7, #0]
 800708e:	6878      	ldr	r0, [r7, #4]
 8007090:	f000 fa49 	bl	8007526 <USBD_CtlError>
            err++;
 8007094:	7afb      	ldrb	r3, [r7, #11]
 8007096:	3301      	adds	r3, #1
 8007098:	72fb      	strb	r3, [r7, #11]
          break;
 800709a:	e007      	b.n	80070ac <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800709c:	6839      	ldr	r1, [r7, #0]
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 fa41 	bl	8007526 <USBD_CtlError>
          err++;
 80070a4:	7afb      	ldrb	r3, [r7, #11]
 80070a6:	3301      	adds	r3, #1
 80070a8:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80070aa:	bf00      	nop
      }
      break;
 80070ac:	e037      	b.n	800711e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	7c1b      	ldrb	r3, [r3, #16]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d109      	bne.n	80070ca <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80070be:	f107 0208 	add.w	r2, r7, #8
 80070c2:	4610      	mov	r0, r2
 80070c4:	4798      	blx	r3
 80070c6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80070c8:	e029      	b.n	800711e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80070ca:	6839      	ldr	r1, [r7, #0]
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f000 fa2a 	bl	8007526 <USBD_CtlError>
        err++;
 80070d2:	7afb      	ldrb	r3, [r7, #11]
 80070d4:	3301      	adds	r3, #1
 80070d6:	72fb      	strb	r3, [r7, #11]
      break;
 80070d8:	e021      	b.n	800711e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	7c1b      	ldrb	r3, [r3, #16]
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d10d      	bne.n	80070fe <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ea:	f107 0208 	add.w	r2, r7, #8
 80070ee:	4610      	mov	r0, r2
 80070f0:	4798      	blx	r3
 80070f2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	3301      	adds	r3, #1
 80070f8:	2207      	movs	r2, #7
 80070fa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80070fc:	e00f      	b.n	800711e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80070fe:	6839      	ldr	r1, [r7, #0]
 8007100:	6878      	ldr	r0, [r7, #4]
 8007102:	f000 fa10 	bl	8007526 <USBD_CtlError>
        err++;
 8007106:	7afb      	ldrb	r3, [r7, #11]
 8007108:	3301      	adds	r3, #1
 800710a:	72fb      	strb	r3, [r7, #11]
      break;
 800710c:	e007      	b.n	800711e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800710e:	6839      	ldr	r1, [r7, #0]
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 fa08 	bl	8007526 <USBD_CtlError>
      err++;
 8007116:	7afb      	ldrb	r3, [r7, #11]
 8007118:	3301      	adds	r3, #1
 800711a:	72fb      	strb	r3, [r7, #11]
      break;
 800711c:	bf00      	nop
  }

  if (err != 0U)
 800711e:	7afb      	ldrb	r3, [r7, #11]
 8007120:	2b00      	cmp	r3, #0
 8007122:	d11e      	bne.n	8007162 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	88db      	ldrh	r3, [r3, #6]
 8007128:	2b00      	cmp	r3, #0
 800712a:	d016      	beq.n	800715a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800712c:	893b      	ldrh	r3, [r7, #8]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d00e      	beq.n	8007150 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8007132:	683b      	ldr	r3, [r7, #0]
 8007134:	88da      	ldrh	r2, [r3, #6]
 8007136:	893b      	ldrh	r3, [r7, #8]
 8007138:	4293      	cmp	r3, r2
 800713a:	bf28      	it	cs
 800713c:	4613      	movcs	r3, r2
 800713e:	b29b      	uxth	r3, r3
 8007140:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8007142:	893b      	ldrh	r3, [r7, #8]
 8007144:	461a      	mov	r2, r3
 8007146:	68f9      	ldr	r1, [r7, #12]
 8007148:	6878      	ldr	r0, [r7, #4]
 800714a:	f000 fa69 	bl	8007620 <USBD_CtlSendData>
 800714e:	e009      	b.n	8007164 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8007150:	6839      	ldr	r1, [r7, #0]
 8007152:	6878      	ldr	r0, [r7, #4]
 8007154:	f000 f9e7 	bl	8007526 <USBD_CtlError>
 8007158:	e004      	b.n	8007164 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 fac1 	bl	80076e2 <USBD_CtlSendStatus>
 8007160:	e000      	b.n	8007164 <USBD_GetDescriptor+0x2cc>
    return;
 8007162:	bf00      	nop
  }
}
 8007164:	3710      	adds	r7, #16
 8007166:	46bd      	mov	sp, r7
 8007168:	bd80      	pop	{r7, pc}
 800716a:	bf00      	nop

0800716c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800716c:	b580      	push	{r7, lr}
 800716e:	b084      	sub	sp, #16
 8007170:	af00      	add	r7, sp, #0
 8007172:	6078      	str	r0, [r7, #4]
 8007174:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	889b      	ldrh	r3, [r3, #4]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d131      	bne.n	80071e2 <USBD_SetAddress+0x76>
 800717e:	683b      	ldr	r3, [r7, #0]
 8007180:	88db      	ldrh	r3, [r3, #6]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d12d      	bne.n	80071e2 <USBD_SetAddress+0x76>
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	885b      	ldrh	r3, [r3, #2]
 800718a:	2b7f      	cmp	r3, #127	@ 0x7f
 800718c:	d829      	bhi.n	80071e2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800718e:	683b      	ldr	r3, [r7, #0]
 8007190:	885b      	ldrh	r3, [r3, #2]
 8007192:	b2db      	uxtb	r3, r3
 8007194:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007198:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80071a0:	b2db      	uxtb	r3, r3
 80071a2:	2b03      	cmp	r3, #3
 80071a4:	d104      	bne.n	80071b0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80071a6:	6839      	ldr	r1, [r7, #0]
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f000 f9bc 	bl	8007526 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071ae:	e01d      	b.n	80071ec <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	7bfa      	ldrb	r2, [r7, #15]
 80071b4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80071b8:	7bfb      	ldrb	r3, [r7, #15]
 80071ba:	4619      	mov	r1, r3
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fea3 	bl	8007f08 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80071c2:	6878      	ldr	r0, [r7, #4]
 80071c4:	f000 fa8d 	bl	80076e2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80071c8:	7bfb      	ldrb	r3, [r7, #15]
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d004      	beq.n	80071d8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2202      	movs	r2, #2
 80071d2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071d6:	e009      	b.n	80071ec <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80071e0:	e004      	b.n	80071ec <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80071e2:	6839      	ldr	r1, [r7, #0]
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	f000 f99e 	bl	8007526 <USBD_CtlError>
  }
}
 80071ea:	bf00      	nop
 80071ec:	bf00      	nop
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b084      	sub	sp, #16
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80071fe:	2300      	movs	r3, #0
 8007200:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	885b      	ldrh	r3, [r3, #2]
 8007206:	b2da      	uxtb	r2, r3
 8007208:	4b4e      	ldr	r3, [pc, #312]	@ (8007344 <USBD_SetConfig+0x150>)
 800720a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800720c:	4b4d      	ldr	r3, [pc, #308]	@ (8007344 <USBD_SetConfig+0x150>)
 800720e:	781b      	ldrb	r3, [r3, #0]
 8007210:	2b01      	cmp	r3, #1
 8007212:	d905      	bls.n	8007220 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8007214:	6839      	ldr	r1, [r7, #0]
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f985 	bl	8007526 <USBD_CtlError>
    return USBD_FAIL;
 800721c:	2303      	movs	r3, #3
 800721e:	e08c      	b.n	800733a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007226:	b2db      	uxtb	r3, r3
 8007228:	2b02      	cmp	r3, #2
 800722a:	d002      	beq.n	8007232 <USBD_SetConfig+0x3e>
 800722c:	2b03      	cmp	r3, #3
 800722e:	d029      	beq.n	8007284 <USBD_SetConfig+0x90>
 8007230:	e075      	b.n	800731e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8007232:	4b44      	ldr	r3, [pc, #272]	@ (8007344 <USBD_SetConfig+0x150>)
 8007234:	781b      	ldrb	r3, [r3, #0]
 8007236:	2b00      	cmp	r3, #0
 8007238:	d020      	beq.n	800727c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800723a:	4b42      	ldr	r3, [pc, #264]	@ (8007344 <USBD_SetConfig+0x150>)
 800723c:	781b      	ldrb	r3, [r3, #0]
 800723e:	461a      	mov	r2, r3
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8007244:	4b3f      	ldr	r3, [pc, #252]	@ (8007344 <USBD_SetConfig+0x150>)
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	4619      	mov	r1, r3
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f7ff f805 	bl	800625a <USBD_SetClassConfig>
 8007250:	4603      	mov	r3, r0
 8007252:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8007254:	7bfb      	ldrb	r3, [r7, #15]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d008      	beq.n	800726c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800725a:	6839      	ldr	r1, [r7, #0]
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f962 	bl	8007526 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2202      	movs	r2, #2
 8007266:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800726a:	e065      	b.n	8007338 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 fa38 	bl	80076e2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2203      	movs	r2, #3
 8007276:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800727a:	e05d      	b.n	8007338 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 fa30 	bl	80076e2 <USBD_CtlSendStatus>
      break;
 8007282:	e059      	b.n	8007338 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8007284:	4b2f      	ldr	r3, [pc, #188]	@ (8007344 <USBD_SetConfig+0x150>)
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d112      	bne.n	80072b2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	2202      	movs	r2, #2
 8007290:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8007294:	4b2b      	ldr	r3, [pc, #172]	@ (8007344 <USBD_SetConfig+0x150>)
 8007296:	781b      	ldrb	r3, [r3, #0]
 8007298:	461a      	mov	r2, r3
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800729e:	4b29      	ldr	r3, [pc, #164]	@ (8007344 <USBD_SetConfig+0x150>)
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	4619      	mov	r1, r3
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7fe fff4 	bl	8006292 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80072aa:	6878      	ldr	r0, [r7, #4]
 80072ac:	f000 fa19 	bl	80076e2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80072b0:	e042      	b.n	8007338 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80072b2:	4b24      	ldr	r3, [pc, #144]	@ (8007344 <USBD_SetConfig+0x150>)
 80072b4:	781b      	ldrb	r3, [r3, #0]
 80072b6:	461a      	mov	r2, r3
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	429a      	cmp	r2, r3
 80072be:	d02a      	beq.n	8007316 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	b2db      	uxtb	r3, r3
 80072c6:	4619      	mov	r1, r3
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f7fe ffe2 	bl	8006292 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80072ce:	4b1d      	ldr	r3, [pc, #116]	@ (8007344 <USBD_SetConfig+0x150>)
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	461a      	mov	r2, r3
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80072d8:	4b1a      	ldr	r3, [pc, #104]	@ (8007344 <USBD_SetConfig+0x150>)
 80072da:	781b      	ldrb	r3, [r3, #0]
 80072dc:	4619      	mov	r1, r3
 80072de:	6878      	ldr	r0, [r7, #4]
 80072e0:	f7fe ffbb 	bl	800625a <USBD_SetClassConfig>
 80072e4:	4603      	mov	r3, r0
 80072e6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d00f      	beq.n	800730e <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80072ee:	6839      	ldr	r1, [r7, #0]
 80072f0:	6878      	ldr	r0, [r7, #4]
 80072f2:	f000 f918 	bl	8007526 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	685b      	ldr	r3, [r3, #4]
 80072fa:	b2db      	uxtb	r3, r3
 80072fc:	4619      	mov	r1, r3
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f7fe ffc7 	bl	8006292 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	2202      	movs	r2, #2
 8007308:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800730c:	e014      	b.n	8007338 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 f9e7 	bl	80076e2 <USBD_CtlSendStatus>
      break;
 8007314:	e010      	b.n	8007338 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8007316:	6878      	ldr	r0, [r7, #4]
 8007318:	f000 f9e3 	bl	80076e2 <USBD_CtlSendStatus>
      break;
 800731c:	e00c      	b.n	8007338 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800731e:	6839      	ldr	r1, [r7, #0]
 8007320:	6878      	ldr	r0, [r7, #4]
 8007322:	f000 f900 	bl	8007526 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8007326:	4b07      	ldr	r3, [pc, #28]	@ (8007344 <USBD_SetConfig+0x150>)
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	4619      	mov	r1, r3
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f7fe ffb0 	bl	8006292 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8007332:	2303      	movs	r3, #3
 8007334:	73fb      	strb	r3, [r7, #15]
      break;
 8007336:	bf00      	nop
  }

  return ret;
 8007338:	7bfb      	ldrb	r3, [r7, #15]
}
 800733a:	4618      	mov	r0, r3
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	200001f4 	.word	0x200001f4

08007348 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007348:	b580      	push	{r7, lr}
 800734a:	b082      	sub	sp, #8
 800734c:	af00      	add	r7, sp, #0
 800734e:	6078      	str	r0, [r7, #4]
 8007350:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	88db      	ldrh	r3, [r3, #6]
 8007356:	2b01      	cmp	r3, #1
 8007358:	d004      	beq.n	8007364 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800735a:	6839      	ldr	r1, [r7, #0]
 800735c:	6878      	ldr	r0, [r7, #4]
 800735e:	f000 f8e2 	bl	8007526 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8007362:	e023      	b.n	80073ac <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800736a:	b2db      	uxtb	r3, r3
 800736c:	2b02      	cmp	r3, #2
 800736e:	dc02      	bgt.n	8007376 <USBD_GetConfig+0x2e>
 8007370:	2b00      	cmp	r3, #0
 8007372:	dc03      	bgt.n	800737c <USBD_GetConfig+0x34>
 8007374:	e015      	b.n	80073a2 <USBD_GetConfig+0x5a>
 8007376:	2b03      	cmp	r3, #3
 8007378:	d00b      	beq.n	8007392 <USBD_GetConfig+0x4a>
 800737a:	e012      	b.n	80073a2 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2200      	movs	r2, #0
 8007380:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	3308      	adds	r3, #8
 8007386:	2201      	movs	r2, #1
 8007388:	4619      	mov	r1, r3
 800738a:	6878      	ldr	r0, [r7, #4]
 800738c:	f000 f948 	bl	8007620 <USBD_CtlSendData>
        break;
 8007390:	e00c      	b.n	80073ac <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	3304      	adds	r3, #4
 8007396:	2201      	movs	r2, #1
 8007398:	4619      	mov	r1, r3
 800739a:	6878      	ldr	r0, [r7, #4]
 800739c:	f000 f940 	bl	8007620 <USBD_CtlSendData>
        break;
 80073a0:	e004      	b.n	80073ac <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80073a2:	6839      	ldr	r1, [r7, #0]
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f8be 	bl	8007526 <USBD_CtlError>
        break;
 80073aa:	bf00      	nop
}
 80073ac:	bf00      	nop
 80073ae:	3708      	adds	r7, #8
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b082      	sub	sp, #8
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073c4:	b2db      	uxtb	r3, r3
 80073c6:	3b01      	subs	r3, #1
 80073c8:	2b02      	cmp	r3, #2
 80073ca:	d81e      	bhi.n	800740a <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	88db      	ldrh	r3, [r3, #6]
 80073d0:	2b02      	cmp	r3, #2
 80073d2:	d004      	beq.n	80073de <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80073d4:	6839      	ldr	r1, [r7, #0]
 80073d6:	6878      	ldr	r0, [r7, #4]
 80073d8:	f000 f8a5 	bl	8007526 <USBD_CtlError>
        break;
 80073dc:	e01a      	b.n	8007414 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2201      	movs	r2, #1
 80073e2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d005      	beq.n	80073fa <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	68db      	ldr	r3, [r3, #12]
 80073f2:	f043 0202 	orr.w	r2, r3, #2
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	330c      	adds	r3, #12
 80073fe:	2202      	movs	r2, #2
 8007400:	4619      	mov	r1, r3
 8007402:	6878      	ldr	r0, [r7, #4]
 8007404:	f000 f90c 	bl	8007620 <USBD_CtlSendData>
      break;
 8007408:	e004      	b.n	8007414 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800740a:	6839      	ldr	r1, [r7, #0]
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f000 f88a 	bl	8007526 <USBD_CtlError>
      break;
 8007412:	bf00      	nop
  }
}
 8007414:	bf00      	nop
 8007416:	3708      	adds	r7, #8
 8007418:	46bd      	mov	sp, r7
 800741a:	bd80      	pop	{r7, pc}

0800741c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b082      	sub	sp, #8
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007426:	683b      	ldr	r3, [r7, #0]
 8007428:	885b      	ldrh	r3, [r3, #2]
 800742a:	2b01      	cmp	r3, #1
 800742c:	d107      	bne.n	800743e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2201      	movs	r2, #1
 8007432:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8007436:	6878      	ldr	r0, [r7, #4]
 8007438:	f000 f953 	bl	80076e2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800743c:	e013      	b.n	8007466 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	885b      	ldrh	r3, [r3, #2]
 8007442:	2b02      	cmp	r3, #2
 8007444:	d10b      	bne.n	800745e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8007446:	683b      	ldr	r3, [r7, #0]
 8007448:	889b      	ldrh	r3, [r3, #4]
 800744a:	0a1b      	lsrs	r3, r3, #8
 800744c:	b29b      	uxth	r3, r3
 800744e:	b2da      	uxtb	r2, r3
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8007456:	6878      	ldr	r0, [r7, #4]
 8007458:	f000 f943 	bl	80076e2 <USBD_CtlSendStatus>
}
 800745c:	e003      	b.n	8007466 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800745e:	6839      	ldr	r1, [r7, #0]
 8007460:	6878      	ldr	r0, [r7, #4]
 8007462:	f000 f860 	bl	8007526 <USBD_CtlError>
}
 8007466:	bf00      	nop
 8007468:	3708      	adds	r7, #8
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b082      	sub	sp, #8
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
 8007476:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800747e:	b2db      	uxtb	r3, r3
 8007480:	3b01      	subs	r3, #1
 8007482:	2b02      	cmp	r3, #2
 8007484:	d80b      	bhi.n	800749e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	885b      	ldrh	r3, [r3, #2]
 800748a:	2b01      	cmp	r3, #1
 800748c:	d10c      	bne.n	80074a8 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	2200      	movs	r2, #0
 8007492:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8007496:	6878      	ldr	r0, [r7, #4]
 8007498:	f000 f923 	bl	80076e2 <USBD_CtlSendStatus>
      }
      break;
 800749c:	e004      	b.n	80074a8 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800749e:	6839      	ldr	r1, [r7, #0]
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f000 f840 	bl	8007526 <USBD_CtlError>
      break;
 80074a6:	e000      	b.n	80074aa <USBD_ClrFeature+0x3c>
      break;
 80074a8:	bf00      	nop
  }
}
 80074aa:	bf00      	nop
 80074ac:	3708      	adds	r7, #8
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bd80      	pop	{r7, pc}

080074b2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80074b2:	b580      	push	{r7, lr}
 80074b4:	b084      	sub	sp, #16
 80074b6:	af00      	add	r7, sp, #0
 80074b8:	6078      	str	r0, [r7, #4]
 80074ba:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80074bc:	683b      	ldr	r3, [r7, #0]
 80074be:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	781a      	ldrb	r2, [r3, #0]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	3301      	adds	r3, #1
 80074cc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	781a      	ldrb	r2, [r3, #0]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	3301      	adds	r3, #1
 80074da:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f7ff fa3d 	bl	800695c <SWAPBYTE>
 80074e2:	4603      	mov	r3, r0
 80074e4:	461a      	mov	r2, r3
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	3301      	adds	r3, #1
 80074ee:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	3301      	adds	r3, #1
 80074f4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80074f6:	68f8      	ldr	r0, [r7, #12]
 80074f8:	f7ff fa30 	bl	800695c <SWAPBYTE>
 80074fc:	4603      	mov	r3, r0
 80074fe:	461a      	mov	r2, r3
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	3301      	adds	r3, #1
 8007508:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	3301      	adds	r3, #1
 800750e:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8007510:	68f8      	ldr	r0, [r7, #12]
 8007512:	f7ff fa23 	bl	800695c <SWAPBYTE>
 8007516:	4603      	mov	r3, r0
 8007518:	461a      	mov	r2, r3
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	80da      	strh	r2, [r3, #6]
}
 800751e:	bf00      	nop
 8007520:	3710      	adds	r7, #16
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}

08007526 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007526:	b580      	push	{r7, lr}
 8007528:	b082      	sub	sp, #8
 800752a:	af00      	add	r7, sp, #0
 800752c:	6078      	str	r0, [r7, #4]
 800752e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8007530:	2180      	movs	r1, #128	@ 0x80
 8007532:	6878      	ldr	r0, [r7, #4]
 8007534:	f000 fc7e 	bl	8007e34 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8007538:	2100      	movs	r1, #0
 800753a:	6878      	ldr	r0, [r7, #4]
 800753c:	f000 fc7a 	bl	8007e34 <USBD_LL_StallEP>
}
 8007540:	bf00      	nop
 8007542:	3708      	adds	r7, #8
 8007544:	46bd      	mov	sp, r7
 8007546:	bd80      	pop	{r7, pc}

08007548 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007548:	b580      	push	{r7, lr}
 800754a:	b086      	sub	sp, #24
 800754c:	af00      	add	r7, sp, #0
 800754e:	60f8      	str	r0, [r7, #12]
 8007550:	60b9      	str	r1, [r7, #8]
 8007552:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8007554:	2300      	movs	r3, #0
 8007556:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d042      	beq.n	80075e4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8007562:	6938      	ldr	r0, [r7, #16]
 8007564:	f000 f842 	bl	80075ec <USBD_GetLen>
 8007568:	4603      	mov	r3, r0
 800756a:	3301      	adds	r3, #1
 800756c:	005b      	lsls	r3, r3, #1
 800756e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007572:	d808      	bhi.n	8007586 <USBD_GetString+0x3e>
 8007574:	6938      	ldr	r0, [r7, #16]
 8007576:	f000 f839 	bl	80075ec <USBD_GetLen>
 800757a:	4603      	mov	r3, r0
 800757c:	3301      	adds	r3, #1
 800757e:	b29b      	uxth	r3, r3
 8007580:	005b      	lsls	r3, r3, #1
 8007582:	b29a      	uxth	r2, r3
 8007584:	e001      	b.n	800758a <USBD_GetString+0x42>
 8007586:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800758e:	7dfb      	ldrb	r3, [r7, #23]
 8007590:	68ba      	ldr	r2, [r7, #8]
 8007592:	4413      	add	r3, r2
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	7812      	ldrb	r2, [r2, #0]
 8007598:	701a      	strb	r2, [r3, #0]
  idx++;
 800759a:	7dfb      	ldrb	r3, [r7, #23]
 800759c:	3301      	adds	r3, #1
 800759e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80075a0:	7dfb      	ldrb	r3, [r7, #23]
 80075a2:	68ba      	ldr	r2, [r7, #8]
 80075a4:	4413      	add	r3, r2
 80075a6:	2203      	movs	r2, #3
 80075a8:	701a      	strb	r2, [r3, #0]
  idx++;
 80075aa:	7dfb      	ldrb	r3, [r7, #23]
 80075ac:	3301      	adds	r3, #1
 80075ae:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 80075b0:	e013      	b.n	80075da <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 80075b2:	7dfb      	ldrb	r3, [r7, #23]
 80075b4:	68ba      	ldr	r2, [r7, #8]
 80075b6:	4413      	add	r3, r2
 80075b8:	693a      	ldr	r2, [r7, #16]
 80075ba:	7812      	ldrb	r2, [r2, #0]
 80075bc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	3301      	adds	r3, #1
 80075c2:	613b      	str	r3, [r7, #16]
    idx++;
 80075c4:	7dfb      	ldrb	r3, [r7, #23]
 80075c6:	3301      	adds	r3, #1
 80075c8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 80075ca:	7dfb      	ldrb	r3, [r7, #23]
 80075cc:	68ba      	ldr	r2, [r7, #8]
 80075ce:	4413      	add	r3, r2
 80075d0:	2200      	movs	r2, #0
 80075d2:	701a      	strb	r2, [r3, #0]
    idx++;
 80075d4:	7dfb      	ldrb	r3, [r7, #23]
 80075d6:	3301      	adds	r3, #1
 80075d8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80075da:	693b      	ldr	r3, [r7, #16]
 80075dc:	781b      	ldrb	r3, [r3, #0]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1e7      	bne.n	80075b2 <USBD_GetString+0x6a>
 80075e2:	e000      	b.n	80075e6 <USBD_GetString+0x9e>
    return;
 80075e4:	bf00      	nop
  }
}
 80075e6:	3718      	adds	r7, #24
 80075e8:	46bd      	mov	sp, r7
 80075ea:	bd80      	pop	{r7, pc}

080075ec <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80075ec:	b480      	push	{r7}
 80075ee:	b085      	sub	sp, #20
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80075f4:	2300      	movs	r3, #0
 80075f6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80075fc:	e005      	b.n	800760a <USBD_GetLen+0x1e>
  {
    len++;
 80075fe:	7bfb      	ldrb	r3, [r7, #15]
 8007600:	3301      	adds	r3, #1
 8007602:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8007604:	68bb      	ldr	r3, [r7, #8]
 8007606:	3301      	adds	r3, #1
 8007608:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800760a:	68bb      	ldr	r3, [r7, #8]
 800760c:	781b      	ldrb	r3, [r3, #0]
 800760e:	2b00      	cmp	r3, #0
 8007610:	d1f5      	bne.n	80075fe <USBD_GetLen+0x12>
  }

  return len;
 8007612:	7bfb      	ldrb	r3, [r7, #15]
}
 8007614:	4618      	mov	r0, r3
 8007616:	3714      	adds	r7, #20
 8007618:	46bd      	mov	sp, r7
 800761a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800761e:	4770      	bx	lr

08007620 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8007620:	b580      	push	{r7, lr}
 8007622:	b084      	sub	sp, #16
 8007624:	af00      	add	r7, sp, #0
 8007626:	60f8      	str	r0, [r7, #12]
 8007628:	60b9      	str	r1, [r7, #8]
 800762a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2202      	movs	r2, #2
 8007630:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	687a      	ldr	r2, [r7, #4]
 8007638:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	68ba      	ldr	r2, [r7, #8]
 800763e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	68ba      	ldr	r2, [r7, #8]
 800764a:	2100      	movs	r1, #0
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f000 fc7a 	bl	8007f46 <USBD_LL_Transmit>

  return USBD_OK;
 8007652:	2300      	movs	r3, #0
}
 8007654:	4618      	mov	r0, r3
 8007656:	3710      	adds	r7, #16
 8007658:	46bd      	mov	sp, r7
 800765a:	bd80      	pop	{r7, pc}

0800765c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b084      	sub	sp, #16
 8007660:	af00      	add	r7, sp, #0
 8007662:	60f8      	str	r0, [r7, #12]
 8007664:	60b9      	str	r1, [r7, #8]
 8007666:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	68ba      	ldr	r2, [r7, #8]
 800766c:	2100      	movs	r1, #0
 800766e:	68f8      	ldr	r0, [r7, #12]
 8007670:	f000 fc69 	bl	8007f46 <USBD_LL_Transmit>

  return USBD_OK;
 8007674:	2300      	movs	r3, #0
}
 8007676:	4618      	mov	r0, r3
 8007678:	3710      	adds	r7, #16
 800767a:	46bd      	mov	sp, r7
 800767c:	bd80      	pop	{r7, pc}

0800767e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800767e:	b580      	push	{r7, lr}
 8007680:	b084      	sub	sp, #16
 8007682:	af00      	add	r7, sp, #0
 8007684:	60f8      	str	r0, [r7, #12]
 8007686:	60b9      	str	r1, [r7, #8]
 8007688:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	2203      	movs	r2, #3
 800768e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	687a      	ldr	r2, [r7, #4]
 8007696:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	68ba      	ldr	r2, [r7, #8]
 80076ae:	2100      	movs	r1, #0
 80076b0:	68f8      	ldr	r0, [r7, #12]
 80076b2:	f000 fc69 	bl	8007f88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80076b6:	2300      	movs	r3, #0
}
 80076b8:	4618      	mov	r0, r3
 80076ba:	3710      	adds	r7, #16
 80076bc:	46bd      	mov	sp, r7
 80076be:	bd80      	pop	{r7, pc}

080076c0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 80076c0:	b580      	push	{r7, lr}
 80076c2:	b084      	sub	sp, #16
 80076c4:	af00      	add	r7, sp, #0
 80076c6:	60f8      	str	r0, [r7, #12]
 80076c8:	60b9      	str	r1, [r7, #8]
 80076ca:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	68ba      	ldr	r2, [r7, #8]
 80076d0:	2100      	movs	r1, #0
 80076d2:	68f8      	ldr	r0, [r7, #12]
 80076d4:	f000 fc58 	bl	8007f88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3710      	adds	r7, #16
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}

080076e2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80076e2:	b580      	push	{r7, lr}
 80076e4:	b082      	sub	sp, #8
 80076e6:	af00      	add	r7, sp, #0
 80076e8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	2204      	movs	r2, #4
 80076ee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80076f2:	2300      	movs	r3, #0
 80076f4:	2200      	movs	r2, #0
 80076f6:	2100      	movs	r1, #0
 80076f8:	6878      	ldr	r0, [r7, #4]
 80076fa:	f000 fc24 	bl	8007f46 <USBD_LL_Transmit>

  return USBD_OK;
 80076fe:	2300      	movs	r3, #0
}
 8007700:	4618      	mov	r0, r3
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}

08007708 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8007708:	b580      	push	{r7, lr}
 800770a:	b082      	sub	sp, #8
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2205      	movs	r2, #5
 8007714:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007718:	2300      	movs	r3, #0
 800771a:	2200      	movs	r2, #0
 800771c:	2100      	movs	r1, #0
 800771e:	6878      	ldr	r0, [r7, #4]
 8007720:	f000 fc32 	bl	8007f88 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8007724:	2300      	movs	r3, #0
}
 8007726:	4618      	mov	r0, r3
 8007728:	3708      	adds	r7, #8
 800772a:	46bd      	mov	sp, r7
 800772c:	bd80      	pop	{r7, pc}
	...

08007730 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8007730:	b580      	push	{r7, lr}
 8007732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8007734:	2200      	movs	r2, #0
 8007736:	4912      	ldr	r1, [pc, #72]	@ (8007780 <MX_USB_DEVICE_Init+0x50>)
 8007738:	4812      	ldr	r0, [pc, #72]	@ (8007784 <MX_USB_DEVICE_Init+0x54>)
 800773a:	f7fe fd11 	bl	8006160 <USBD_Init>
 800773e:	4603      	mov	r3, r0
 8007740:	2b00      	cmp	r3, #0
 8007742:	d001      	beq.n	8007748 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8007744:	f7f9 f882 	bl	800084c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_AUDIO) != USBD_OK)
 8007748:	490f      	ldr	r1, [pc, #60]	@ (8007788 <MX_USB_DEVICE_Init+0x58>)
 800774a:	480e      	ldr	r0, [pc, #56]	@ (8007784 <MX_USB_DEVICE_Init+0x54>)
 800774c:	f7fe fd38 	bl	80061c0 <USBD_RegisterClass>
 8007750:	4603      	mov	r3, r0
 8007752:	2b00      	cmp	r3, #0
 8007754:	d001      	beq.n	800775a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8007756:	f7f9 f879 	bl	800084c <Error_Handler>
  }
  if (USBD_AUDIO_RegisterInterface(&hUsbDeviceFS, &USBD_AUDIO_fops_FS) != USBD_OK)
 800775a:	490c      	ldr	r1, [pc, #48]	@ (800778c <MX_USB_DEVICE_Init+0x5c>)
 800775c:	4809      	ldr	r0, [pc, #36]	@ (8007784 <MX_USB_DEVICE_Init+0x54>)
 800775e:	f7fe fcb3 	bl	80060c8 <USBD_AUDIO_RegisterInterface>
 8007762:	4603      	mov	r3, r0
 8007764:	2b00      	cmp	r3, #0
 8007766:	d001      	beq.n	800776c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8007768:	f7f9 f870 	bl	800084c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800776c:	4805      	ldr	r0, [pc, #20]	@ (8007784 <MX_USB_DEVICE_Init+0x54>)
 800776e:	f7fe fd5d 	bl	800622c <USBD_Start>
 8007772:	4603      	mov	r3, r0
 8007774:	2b00      	cmp	r3, #0
 8007776:	d001      	beq.n	800777c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8007778:	f7f9 f868 	bl	800084c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800777c:	bf00      	nop
 800777e:	bd80      	pop	{r7, pc}
 8007780:	200000dc 	.word	0x200000dc
 8007784:	200001f8 	.word	0x200001f8
 8007788:	2000000c 	.word	0x2000000c
 800778c:	200000c0 	.word	0x200000c0

08007790 <AUDIO_Init_FS>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_Init_FS(uint32_t AudioFreq, uint32_t Volume, uint32_t options)
{
 8007790:	b480      	push	{r7}
 8007792:	b085      	sub	sp, #20
 8007794:	af00      	add	r7, sp, #0
 8007796:	60f8      	str	r0, [r7, #12]
 8007798:	60b9      	str	r1, [r7, #8]
 800779a:	607a      	str	r2, [r7, #4]
  /* USER CODE BEGIN 0 */
  UNUSED(AudioFreq);
  UNUSED(Volume);
  UNUSED(options);
  return (USBD_OK);
 800779c:	2300      	movs	r3, #0
  /* USER CODE END 0 */
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3714      	adds	r7, #20
 80077a2:	46bd      	mov	sp, r7
 80077a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a8:	4770      	bx	lr

080077aa <AUDIO_DeInit_FS>:
  * @brief  De-Initializes the AUDIO media low layer
  * @param  options: Reserved for future use
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_DeInit_FS(uint32_t options)
{
 80077aa:	b480      	push	{r7}
 80077ac:	b083      	sub	sp, #12
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 1 */
  UNUSED(options);
  return (USBD_OK);
 80077b2:	2300      	movs	r3, #0
  /* USER CODE END 1 */
}
 80077b4:	4618      	mov	r0, r3
 80077b6:	370c      	adds	r7, #12
 80077b8:	46bd      	mov	sp, r7
 80077ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077be:	4770      	bx	lr

080077c0 <AUDIO_AudioCmd_FS>:
  * @param  size: Number of data to be sent (in bytes)
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_AudioCmd_FS(uint8_t* pbuf, uint32_t size, uint8_t cmd)
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	60f8      	str	r0, [r7, #12]
 80077c8:	60b9      	str	r1, [r7, #8]
 80077ca:	4613      	mov	r3, r2
 80077cc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  switch(cmd)
 80077ce:	79fb      	ldrb	r3, [r7, #7]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d001      	beq.n	80077d8 <AUDIO_AudioCmd_FS+0x18>
 80077d4:	2b02      	cmp	r3, #2
  {
    case AUDIO_CMD_START:
    break;

    case AUDIO_CMD_PLAY:
    break;
 80077d6:	e000      	b.n	80077da <AUDIO_AudioCmd_FS+0x1a>
    break;
 80077d8:	bf00      	nop
  }
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 80077da:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3714      	adds	r7, #20
 80077e0:	46bd      	mov	sp, r7
 80077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e6:	4770      	bx	lr

080077e8 <AUDIO_VolumeCtl_FS>:
  * @brief  Controls AUDIO Volume.
  * @param  vol: volume level (0..100)
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_VolumeCtl_FS(uint8_t vol)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b083      	sub	sp, #12
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	4603      	mov	r3, r0
 80077f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 3 */
  UNUSED(vol);
  return (USBD_OK);
 80077f2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <AUDIO_MuteCtl_FS>:
  * @brief  Controls AUDIO Mute.
  * @param  cmd: command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_MuteCtl_FS(uint8_t cmd)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	4603      	mov	r3, r0
 8007808:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  UNUSED(cmd);
  return (USBD_OK);
 800780a:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800780c:	4618      	mov	r0, r3
 800780e:	370c      	adds	r7, #12
 8007810:	46bd      	mov	sp, r7
 8007812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007816:	4770      	bx	lr

08007818 <AUDIO_PeriodicTC_FS>:
  * @brief  AUDIO_PeriodicT_FS
  * @param  cmd: Command opcode
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_PeriodicTC_FS(uint8_t *pbuf, uint32_t size, uint8_t cmd)
{
 8007818:	b480      	push	{r7}
 800781a:	b085      	sub	sp, #20
 800781c:	af00      	add	r7, sp, #0
 800781e:	60f8      	str	r0, [r7, #12]
 8007820:	60b9      	str	r1, [r7, #8]
 8007822:	4613      	mov	r3, r2
 8007824:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  UNUSED(pbuf);
  UNUSED(size);
  UNUSED(cmd);
  return (USBD_OK);
 8007826:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8007828:	4618      	mov	r0, r3
 800782a:	3714      	adds	r7, #20
 800782c:	46bd      	mov	sp, r7
 800782e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007832:	4770      	bx	lr

08007834 <AUDIO_GetState_FS>:
/**
  * @brief  Gets AUDIO State.
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t AUDIO_GetState_FS(void)
{
 8007834:	b480      	push	{r7}
 8007836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 6 */
  return (USBD_OK);
 8007838:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800783a:	4618      	mov	r0, r3
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	4603      	mov	r3, r0
 800784c:	6039      	str	r1, [r7, #0]
 800784e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	2212      	movs	r2, #18
 8007854:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007856:	4b03      	ldr	r3, [pc, #12]	@ (8007864 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007858:	4618      	mov	r0, r3
 800785a:	370c      	adds	r7, #12
 800785c:	46bd      	mov	sp, r7
 800785e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007862:	4770      	bx	lr
 8007864:	200000f8 	.word	0x200000f8

08007868 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	4603      	mov	r3, r0
 8007870:	6039      	str	r1, [r7, #0]
 8007872:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8007874:	683b      	ldr	r3, [r7, #0]
 8007876:	2204      	movs	r2, #4
 8007878:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800787a:	4b03      	ldr	r3, [pc, #12]	@ (8007888 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800787c:	4618      	mov	r0, r3
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	2000010c 	.word	0x2000010c

0800788c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
 8007892:	4603      	mov	r3, r0
 8007894:	6039      	str	r1, [r7, #0]
 8007896:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007898:	79fb      	ldrb	r3, [r7, #7]
 800789a:	2b00      	cmp	r3, #0
 800789c:	d105      	bne.n	80078aa <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800789e:	683a      	ldr	r2, [r7, #0]
 80078a0:	4907      	ldr	r1, [pc, #28]	@ (80078c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80078a2:	4808      	ldr	r0, [pc, #32]	@ (80078c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80078a4:	f7ff fe50 	bl	8007548 <USBD_GetString>
 80078a8:	e004      	b.n	80078b4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	4904      	ldr	r1, [pc, #16]	@ (80078c0 <USBD_FS_ProductStrDescriptor+0x34>)
 80078ae:	4805      	ldr	r0, [pc, #20]	@ (80078c4 <USBD_FS_ProductStrDescriptor+0x38>)
 80078b0:	f7ff fe4a 	bl	8007548 <USBD_GetString>
  }
  return USBD_StrDesc;
 80078b4:	4b02      	ldr	r3, [pc, #8]	@ (80078c0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 80078b6:	4618      	mov	r0, r3
 80078b8:	3708      	adds	r7, #8
 80078ba:	46bd      	mov	sp, r7
 80078bc:	bd80      	pop	{r7, pc}
 80078be:	bf00      	nop
 80078c0:	200004d4 	.word	0x200004d4
 80078c4:	080080e8 	.word	0x080080e8

080078c8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078c8:	b580      	push	{r7, lr}
 80078ca:	b082      	sub	sp, #8
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	4603      	mov	r3, r0
 80078d0:	6039      	str	r1, [r7, #0]
 80078d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80078d4:	683a      	ldr	r2, [r7, #0]
 80078d6:	4904      	ldr	r1, [pc, #16]	@ (80078e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80078d8:	4804      	ldr	r0, [pc, #16]	@ (80078ec <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80078da:	f7ff fe35 	bl	8007548 <USBD_GetString>
  return USBD_StrDesc;
 80078de:	4b02      	ldr	r3, [pc, #8]	@ (80078e8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}
 80078e8:	200004d4 	.word	0x200004d4
 80078ec:	080080fc 	.word	0x080080fc

080078f0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b082      	sub	sp, #8
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	4603      	mov	r3, r0
 80078f8:	6039      	str	r1, [r7, #0]
 80078fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	221a      	movs	r2, #26
 8007900:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8007902:	f000 f843 	bl	800798c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007906:	4b02      	ldr	r3, [pc, #8]	@ (8007910 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007908:	4618      	mov	r0, r3
 800790a:	3708      	adds	r7, #8
 800790c:	46bd      	mov	sp, r7
 800790e:	bd80      	pop	{r7, pc}
 8007910:	20000110 	.word	0x20000110

08007914 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007914:	b580      	push	{r7, lr}
 8007916:	b082      	sub	sp, #8
 8007918:	af00      	add	r7, sp, #0
 800791a:	4603      	mov	r3, r0
 800791c:	6039      	str	r1, [r7, #0]
 800791e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8007920:	79fb      	ldrb	r3, [r7, #7]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d105      	bne.n	8007932 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007926:	683a      	ldr	r2, [r7, #0]
 8007928:	4907      	ldr	r1, [pc, #28]	@ (8007948 <USBD_FS_ConfigStrDescriptor+0x34>)
 800792a:	4808      	ldr	r0, [pc, #32]	@ (800794c <USBD_FS_ConfigStrDescriptor+0x38>)
 800792c:	f7ff fe0c 	bl	8007548 <USBD_GetString>
 8007930:	e004      	b.n	800793c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007932:	683a      	ldr	r2, [r7, #0]
 8007934:	4904      	ldr	r1, [pc, #16]	@ (8007948 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007936:	4805      	ldr	r0, [pc, #20]	@ (800794c <USBD_FS_ConfigStrDescriptor+0x38>)
 8007938:	f7ff fe06 	bl	8007548 <USBD_GetString>
  }
  return USBD_StrDesc;
 800793c:	4b02      	ldr	r3, [pc, #8]	@ (8007948 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800793e:	4618      	mov	r0, r3
 8007940:	3708      	adds	r7, #8
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}
 8007946:	bf00      	nop
 8007948:	200004d4 	.word	0x200004d4
 800794c:	08008110 	.word	0x08008110

08007950 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b082      	sub	sp, #8
 8007954:	af00      	add	r7, sp, #0
 8007956:	4603      	mov	r3, r0
 8007958:	6039      	str	r1, [r7, #0]
 800795a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800795c:	79fb      	ldrb	r3, [r7, #7]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d105      	bne.n	800796e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8007962:	683a      	ldr	r2, [r7, #0]
 8007964:	4907      	ldr	r1, [pc, #28]	@ (8007984 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007966:	4808      	ldr	r0, [pc, #32]	@ (8007988 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007968:	f7ff fdee 	bl	8007548 <USBD_GetString>
 800796c:	e004      	b.n	8007978 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800796e:	683a      	ldr	r2, [r7, #0]
 8007970:	4904      	ldr	r1, [pc, #16]	@ (8007984 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8007972:	4805      	ldr	r0, [pc, #20]	@ (8007988 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8007974:	f7ff fde8 	bl	8007548 <USBD_GetString>
  }
  return USBD_StrDesc;
 8007978:	4b02      	ldr	r3, [pc, #8]	@ (8007984 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800797a:	4618      	mov	r0, r3
 800797c:	3708      	adds	r7, #8
 800797e:	46bd      	mov	sp, r7
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	200004d4 	.word	0x200004d4
 8007988:	08008120 	.word	0x08008120

0800798c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b084      	sub	sp, #16
 8007990:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8007992:	4b0f      	ldr	r3, [pc, #60]	@ (80079d0 <Get_SerialNum+0x44>)
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8007998:	4b0e      	ldr	r3, [pc, #56]	@ (80079d4 <Get_SerialNum+0x48>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800799e:	4b0e      	ldr	r3, [pc, #56]	@ (80079d8 <Get_SerialNum+0x4c>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80079a4:	68fa      	ldr	r2, [r7, #12]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4413      	add	r3, r2
 80079aa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d009      	beq.n	80079c6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80079b2:	2208      	movs	r2, #8
 80079b4:	4909      	ldr	r1, [pc, #36]	@ (80079dc <Get_SerialNum+0x50>)
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	f000 f814 	bl	80079e4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80079bc:	2204      	movs	r2, #4
 80079be:	4908      	ldr	r1, [pc, #32]	@ (80079e0 <Get_SerialNum+0x54>)
 80079c0:	68b8      	ldr	r0, [r7, #8]
 80079c2:	f000 f80f 	bl	80079e4 <IntToUnicode>
  }
}
 80079c6:	bf00      	nop
 80079c8:	3710      	adds	r7, #16
 80079ca:	46bd      	mov	sp, r7
 80079cc:	bd80      	pop	{r7, pc}
 80079ce:	bf00      	nop
 80079d0:	1fff7a10 	.word	0x1fff7a10
 80079d4:	1fff7a14 	.word	0x1fff7a14
 80079d8:	1fff7a18 	.word	0x1fff7a18
 80079dc:	20000112 	.word	0x20000112
 80079e0:	20000122 	.word	0x20000122

080079e4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b087      	sub	sp, #28
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	60f8      	str	r0, [r7, #12]
 80079ec:	60b9      	str	r1, [r7, #8]
 80079ee:	4613      	mov	r3, r2
 80079f0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80079f2:	2300      	movs	r3, #0
 80079f4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80079f6:	2300      	movs	r3, #0
 80079f8:	75fb      	strb	r3, [r7, #23]
 80079fa:	e027      	b.n	8007a4c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	0f1b      	lsrs	r3, r3, #28
 8007a00:	2b09      	cmp	r3, #9
 8007a02:	d80b      	bhi.n	8007a1c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	0f1b      	lsrs	r3, r3, #28
 8007a08:	b2da      	uxtb	r2, r3
 8007a0a:	7dfb      	ldrb	r3, [r7, #23]
 8007a0c:	005b      	lsls	r3, r3, #1
 8007a0e:	4619      	mov	r1, r3
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	440b      	add	r3, r1
 8007a14:	3230      	adds	r2, #48	@ 0x30
 8007a16:	b2d2      	uxtb	r2, r2
 8007a18:	701a      	strb	r2, [r3, #0]
 8007a1a:	e00a      	b.n	8007a32 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	0f1b      	lsrs	r3, r3, #28
 8007a20:	b2da      	uxtb	r2, r3
 8007a22:	7dfb      	ldrb	r3, [r7, #23]
 8007a24:	005b      	lsls	r3, r3, #1
 8007a26:	4619      	mov	r1, r3
 8007a28:	68bb      	ldr	r3, [r7, #8]
 8007a2a:	440b      	add	r3, r1
 8007a2c:	3237      	adds	r2, #55	@ 0x37
 8007a2e:	b2d2      	uxtb	r2, r2
 8007a30:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	011b      	lsls	r3, r3, #4
 8007a36:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007a38:	7dfb      	ldrb	r3, [r7, #23]
 8007a3a:	005b      	lsls	r3, r3, #1
 8007a3c:	3301      	adds	r3, #1
 8007a3e:	68ba      	ldr	r2, [r7, #8]
 8007a40:	4413      	add	r3, r2
 8007a42:	2200      	movs	r2, #0
 8007a44:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007a46:	7dfb      	ldrb	r3, [r7, #23]
 8007a48:	3301      	adds	r3, #1
 8007a4a:	75fb      	strb	r3, [r7, #23]
 8007a4c:	7dfa      	ldrb	r2, [r7, #23]
 8007a4e:	79fb      	ldrb	r3, [r7, #7]
 8007a50:	429a      	cmp	r2, r3
 8007a52:	d3d3      	bcc.n	80079fc <IntToUnicode+0x18>
  }
}
 8007a54:	bf00      	nop
 8007a56:	bf00      	nop
 8007a58:	371c      	adds	r7, #28
 8007a5a:	46bd      	mov	sp, r7
 8007a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a60:	4770      	bx	lr
	...

08007a64 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b08a      	sub	sp, #40	@ 0x28
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a6c:	f107 0314 	add.w	r3, r7, #20
 8007a70:	2200      	movs	r2, #0
 8007a72:	601a      	str	r2, [r3, #0]
 8007a74:	605a      	str	r2, [r3, #4]
 8007a76:	609a      	str	r2, [r3, #8]
 8007a78:	60da      	str	r2, [r3, #12]
 8007a7a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007a84:	d13a      	bne.n	8007afc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007a86:	2300      	movs	r3, #0
 8007a88:	613b      	str	r3, [r7, #16]
 8007a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8007b04 <HAL_PCD_MspInit+0xa0>)
 8007a8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a8e:	4a1d      	ldr	r2, [pc, #116]	@ (8007b04 <HAL_PCD_MspInit+0xa0>)
 8007a90:	f043 0301 	orr.w	r3, r3, #1
 8007a94:	6313      	str	r3, [r2, #48]	@ 0x30
 8007a96:	4b1b      	ldr	r3, [pc, #108]	@ (8007b04 <HAL_PCD_MspInit+0xa0>)
 8007a98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a9a:	f003 0301 	and.w	r3, r3, #1
 8007a9e:	613b      	str	r3, [r7, #16]
 8007aa0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007aa2:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007aa8:	2302      	movs	r3, #2
 8007aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007aac:	2300      	movs	r3, #0
 8007aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007ab0:	2303      	movs	r3, #3
 8007ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007ab4:	230a      	movs	r3, #10
 8007ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ab8:	f107 0314 	add.w	r3, r7, #20
 8007abc:	4619      	mov	r1, r3
 8007abe:	4812      	ldr	r0, [pc, #72]	@ (8007b08 <HAL_PCD_MspInit+0xa4>)
 8007ac0:	f7f9 fd24 	bl	800150c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8007b04 <HAL_PCD_MspInit+0xa0>)
 8007ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ac8:	4a0e      	ldr	r2, [pc, #56]	@ (8007b04 <HAL_PCD_MspInit+0xa0>)
 8007aca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ace:	6353      	str	r3, [r2, #52]	@ 0x34
 8007ad0:	2300      	movs	r3, #0
 8007ad2:	60fb      	str	r3, [r7, #12]
 8007ad4:	4b0b      	ldr	r3, [pc, #44]	@ (8007b04 <HAL_PCD_MspInit+0xa0>)
 8007ad6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ad8:	4a0a      	ldr	r2, [pc, #40]	@ (8007b04 <HAL_PCD_MspInit+0xa0>)
 8007ada:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007ade:	6453      	str	r3, [r2, #68]	@ 0x44
 8007ae0:	4b08      	ldr	r3, [pc, #32]	@ (8007b04 <HAL_PCD_MspInit+0xa0>)
 8007ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ae4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007ae8:	60fb      	str	r3, [r7, #12]
 8007aea:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007aec:	2200      	movs	r2, #0
 8007aee:	2100      	movs	r1, #0
 8007af0:	2043      	movs	r0, #67	@ 0x43
 8007af2:	f7f9 f964 	bl	8000dbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007af6:	2043      	movs	r0, #67	@ 0x43
 8007af8:	f7f9 f97d 	bl	8000df6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007afc:	bf00      	nop
 8007afe:	3728      	adds	r7, #40	@ 0x28
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}
 8007b04:	40023800 	.word	0x40023800
 8007b08:	40020000 	.word	0x40020000

08007b0c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b082      	sub	sp, #8
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007b20:	4619      	mov	r1, r3
 8007b22:	4610      	mov	r0, r2
 8007b24:	f7fe fbcf 	bl	80062c6 <USBD_LL_SetupStage>
}
 8007b28:	bf00      	nop
 8007b2a:	3708      	adds	r7, #8
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b082      	sub	sp, #8
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	460b      	mov	r3, r1
 8007b3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007b42:	78fa      	ldrb	r2, [r7, #3]
 8007b44:	6879      	ldr	r1, [r7, #4]
 8007b46:	4613      	mov	r3, r2
 8007b48:	00db      	lsls	r3, r3, #3
 8007b4a:	4413      	add	r3, r2
 8007b4c:	009b      	lsls	r3, r3, #2
 8007b4e:	440b      	add	r3, r1
 8007b50:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8007b54:	681a      	ldr	r2, [r3, #0]
 8007b56:	78fb      	ldrb	r3, [r7, #3]
 8007b58:	4619      	mov	r1, r3
 8007b5a:	f7fe fc09 	bl	8006370 <USBD_LL_DataOutStage>
}
 8007b5e:	bf00      	nop
 8007b60:	3708      	adds	r7, #8
 8007b62:	46bd      	mov	sp, r7
 8007b64:	bd80      	pop	{r7, pc}

08007b66 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b66:	b580      	push	{r7, lr}
 8007b68:	b082      	sub	sp, #8
 8007b6a:	af00      	add	r7, sp, #0
 8007b6c:	6078      	str	r0, [r7, #4]
 8007b6e:	460b      	mov	r3, r1
 8007b70:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8007b78:	78fa      	ldrb	r2, [r7, #3]
 8007b7a:	6879      	ldr	r1, [r7, #4]
 8007b7c:	4613      	mov	r3, r2
 8007b7e:	00db      	lsls	r3, r3, #3
 8007b80:	4413      	add	r3, r2
 8007b82:	009b      	lsls	r3, r3, #2
 8007b84:	440b      	add	r3, r1
 8007b86:	3320      	adds	r3, #32
 8007b88:	681a      	ldr	r2, [r3, #0]
 8007b8a:	78fb      	ldrb	r3, [r7, #3]
 8007b8c:	4619      	mov	r1, r3
 8007b8e:	f7fe fcab 	bl	80064e8 <USBD_LL_DataInStage>
}
 8007b92:	bf00      	nop
 8007b94:	3708      	adds	r7, #8
 8007b96:	46bd      	mov	sp, r7
 8007b98:	bd80      	pop	{r7, pc}

08007b9a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007b9a:	b580      	push	{r7, lr}
 8007b9c:	b082      	sub	sp, #8
 8007b9e:	af00      	add	r7, sp, #0
 8007ba0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7fe fdef 	bl	800678c <USBD_LL_SOF>
}
 8007bae:	bf00      	nop
 8007bb0:	3708      	adds	r7, #8
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b084      	sub	sp, #16
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8007bbe:	2301      	movs	r3, #1
 8007bc0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	79db      	ldrb	r3, [r3, #7]
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d001      	beq.n	8007bce <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8007bca:	f7f8 fe3f 	bl	800084c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007bd4:	7bfa      	ldrb	r2, [r7, #15]
 8007bd6:	4611      	mov	r1, r2
 8007bd8:	4618      	mov	r0, r3
 8007bda:	f7fe fd93 	bl	8006704 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007be4:	4618      	mov	r0, r3
 8007be6:	f7fe fd3a 	bl	800665e <USBD_LL_Reset>
}
 8007bea:	bf00      	nop
 8007bec:	3710      	adds	r7, #16
 8007bee:	46bd      	mov	sp, r7
 8007bf0:	bd80      	pop	{r7, pc}
	...

08007bf4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007bf4:	b580      	push	{r7, lr}
 8007bf6:	b082      	sub	sp, #8
 8007bf8:	af00      	add	r7, sp, #0
 8007bfa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c02:	4618      	mov	r0, r3
 8007c04:	f7fe fd8e 	bl	8006724 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	6812      	ldr	r2, [r2, #0]
 8007c16:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007c1a:	f043 0301 	orr.w	r3, r3, #1
 8007c1e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	7adb      	ldrb	r3, [r3, #11]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d005      	beq.n	8007c34 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8007c28:	4b04      	ldr	r3, [pc, #16]	@ (8007c3c <HAL_PCD_SuspendCallback+0x48>)
 8007c2a:	691b      	ldr	r3, [r3, #16]
 8007c2c:	4a03      	ldr	r2, [pc, #12]	@ (8007c3c <HAL_PCD_SuspendCallback+0x48>)
 8007c2e:	f043 0306 	orr.w	r3, r3, #6
 8007c32:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8007c34:	bf00      	nop
 8007c36:	3708      	adds	r7, #8
 8007c38:	46bd      	mov	sp, r7
 8007c3a:	bd80      	pop	{r7, pc}
 8007c3c:	e000ed00 	.word	0xe000ed00

08007c40 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b082      	sub	sp, #8
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f7fe fd84 	bl	800675c <USBD_LL_Resume>
}
 8007c54:	bf00      	nop
 8007c56:	3708      	adds	r7, #8
 8007c58:	46bd      	mov	sp, r7
 8007c5a:	bd80      	pop	{r7, pc}

08007c5c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c5c:	b580      	push	{r7, lr}
 8007c5e:	b082      	sub	sp, #8
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	6078      	str	r0, [r7, #4]
 8007c64:	460b      	mov	r3, r1
 8007c66:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c6e:	78fa      	ldrb	r2, [r7, #3]
 8007c70:	4611      	mov	r1, r2
 8007c72:	4618      	mov	r0, r3
 8007c74:	f7fe fddc 	bl	8006830 <USBD_LL_IsoOUTIncomplete>
}
 8007c78:	bf00      	nop
 8007c7a:	3708      	adds	r7, #8
 8007c7c:	46bd      	mov	sp, r7
 8007c7e:	bd80      	pop	{r7, pc}

08007c80 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007c80:	b580      	push	{r7, lr}
 8007c82:	b082      	sub	sp, #8
 8007c84:	af00      	add	r7, sp, #0
 8007c86:	6078      	str	r0, [r7, #4]
 8007c88:	460b      	mov	r3, r1
 8007c8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007c92:	78fa      	ldrb	r2, [r7, #3]
 8007c94:	4611      	mov	r1, r2
 8007c96:	4618      	mov	r0, r3
 8007c98:	f7fe fd98 	bl	80067cc <USBD_LL_IsoINIncomplete>
}
 8007c9c:	bf00      	nop
 8007c9e:	3708      	adds	r7, #8
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b082      	sub	sp, #8
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	f7fe fdee 	bl	8006894 <USBD_LL_DevConnected>
}
 8007cb8:	bf00      	nop
 8007cba:	3708      	adds	r7, #8
 8007cbc:	46bd      	mov	sp, r7
 8007cbe:	bd80      	pop	{r7, pc}

08007cc0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b082      	sub	sp, #8
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8007cce:	4618      	mov	r0, r3
 8007cd0:	f7fe fdeb 	bl	80068aa <USBD_LL_DevDisconnected>
}
 8007cd4:	bf00      	nop
 8007cd6:	3708      	adds	r7, #8
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	bd80      	pop	{r7, pc}

08007cdc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b082      	sub	sp, #8
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d13c      	bne.n	8007d66 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8007cec:	4a20      	ldr	r2, [pc, #128]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	4a1e      	ldr	r2, [pc, #120]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007cf8:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007cfc:	4b1c      	ldr	r3, [pc, #112]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007cfe:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007d02:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8007d04:	4b1a      	ldr	r3, [pc, #104]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d06:	2204      	movs	r2, #4
 8007d08:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8007d0a:	4b19      	ldr	r3, [pc, #100]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d0c:	2202      	movs	r2, #2
 8007d0e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8007d10:	4b17      	ldr	r3, [pc, #92]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d12:	2200      	movs	r2, #0
 8007d14:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8007d16:	4b16      	ldr	r3, [pc, #88]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d18:	2202      	movs	r2, #2
 8007d1a:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007d1c:	4b14      	ldr	r3, [pc, #80]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d1e:	2200      	movs	r2, #0
 8007d20:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8007d22:	4b13      	ldr	r3, [pc, #76]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d24:	2200      	movs	r2, #0
 8007d26:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8007d28:	4b11      	ldr	r3, [pc, #68]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8007d2e:	4b10      	ldr	r3, [pc, #64]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d30:	2200      	movs	r2, #0
 8007d32:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8007d34:	4b0e      	ldr	r3, [pc, #56]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d36:	2200      	movs	r2, #0
 8007d38:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8007d3a:	480d      	ldr	r0, [pc, #52]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d3c:	f7fa fb0c 	bl	8002358 <HAL_PCD_Init>
 8007d40:	4603      	mov	r3, r0
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d001      	beq.n	8007d4a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8007d46:	f7f8 fd81 	bl	800084c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8007d4a:	2180      	movs	r1, #128	@ 0x80
 8007d4c:	4808      	ldr	r0, [pc, #32]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d4e:	f7fb fd38 	bl	80037c2 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8007d52:	2240      	movs	r2, #64	@ 0x40
 8007d54:	2100      	movs	r1, #0
 8007d56:	4806      	ldr	r0, [pc, #24]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d58:	f7fb fcec 	bl	8003734 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8007d5c:	2280      	movs	r2, #128	@ 0x80
 8007d5e:	2101      	movs	r1, #1
 8007d60:	4803      	ldr	r0, [pc, #12]	@ (8007d70 <USBD_LL_Init+0x94>)
 8007d62:	f7fb fce7 	bl	8003734 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8007d66:	2300      	movs	r3, #0
}
 8007d68:	4618      	mov	r0, r3
 8007d6a:	3708      	adds	r7, #8
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	200006d4 	.word	0x200006d4

08007d74 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b084      	sub	sp, #16
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007d80:	2300      	movs	r3, #0
 8007d82:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	f7fa fbf3 	bl	8002576 <HAL_PCD_Start>
 8007d90:	4603      	mov	r3, r0
 8007d92:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007d94:	7bfb      	ldrb	r3, [r7, #15]
 8007d96:	4618      	mov	r0, r3
 8007d98:	f000 f942 	bl	8008020 <USBD_Get_USB_Status>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007da0:	7bbb      	ldrb	r3, [r7, #14]
}
 8007da2:	4618      	mov	r0, r3
 8007da4:	3710      	adds	r7, #16
 8007da6:	46bd      	mov	sp, r7
 8007da8:	bd80      	pop	{r7, pc}

08007daa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8007daa:	b580      	push	{r7, lr}
 8007dac:	b084      	sub	sp, #16
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
 8007db2:	4608      	mov	r0, r1
 8007db4:	4611      	mov	r1, r2
 8007db6:	461a      	mov	r2, r3
 8007db8:	4603      	mov	r3, r0
 8007dba:	70fb      	strb	r3, [r7, #3]
 8007dbc:	460b      	mov	r3, r1
 8007dbe:	70bb      	strb	r3, [r7, #2]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007dc8:	2300      	movs	r3, #0
 8007dca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007dd2:	78bb      	ldrb	r3, [r7, #2]
 8007dd4:	883a      	ldrh	r2, [r7, #0]
 8007dd6:	78f9      	ldrb	r1, [r7, #3]
 8007dd8:	f7fb f8c7 	bl	8002f6a <HAL_PCD_EP_Open>
 8007ddc:	4603      	mov	r3, r0
 8007dde:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007de0:	7bfb      	ldrb	r3, [r7, #15]
 8007de2:	4618      	mov	r0, r3
 8007de4:	f000 f91c 	bl	8008020 <USBD_Get_USB_Status>
 8007de8:	4603      	mov	r3, r0
 8007dea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007dec:	7bbb      	ldrb	r3, [r7, #14]
}
 8007dee:	4618      	mov	r0, r3
 8007df0:	3710      	adds	r7, #16
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}

08007df6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007df6:	b580      	push	{r7, lr}
 8007df8:	b084      	sub	sp, #16
 8007dfa:	af00      	add	r7, sp, #0
 8007dfc:	6078      	str	r0, [r7, #4]
 8007dfe:	460b      	mov	r3, r1
 8007e00:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e02:	2300      	movs	r3, #0
 8007e04:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e06:	2300      	movs	r3, #0
 8007e08:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e10:	78fa      	ldrb	r2, [r7, #3]
 8007e12:	4611      	mov	r1, r2
 8007e14:	4618      	mov	r0, r3
 8007e16:	f7fb f912 	bl	800303e <HAL_PCD_EP_Close>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e1e:	7bfb      	ldrb	r3, [r7, #15]
 8007e20:	4618      	mov	r0, r3
 8007e22:	f000 f8fd 	bl	8008020 <USBD_Get_USB_Status>
 8007e26:	4603      	mov	r3, r0
 8007e28:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e2a:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3710      	adds	r7, #16
 8007e30:	46bd      	mov	sp, r7
 8007e32:	bd80      	pop	{r7, pc}

08007e34 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e44:	2300      	movs	r3, #0
 8007e46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e4e:	78fa      	ldrb	r2, [r7, #3]
 8007e50:	4611      	mov	r1, r2
 8007e52:	4618      	mov	r0, r3
 8007e54:	f7fb f9ca 	bl	80031ec <HAL_PCD_EP_SetStall>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f000 f8de 	bl	8008020 <USBD_Get_USB_Status>
 8007e64:	4603      	mov	r3, r0
 8007e66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007e68:	7bbb      	ldrb	r3, [r7, #14]
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3710      	adds	r7, #16
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	bd80      	pop	{r7, pc}

08007e72 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007e72:	b580      	push	{r7, lr}
 8007e74:	b084      	sub	sp, #16
 8007e76:	af00      	add	r7, sp, #0
 8007e78:	6078      	str	r0, [r7, #4]
 8007e7a:	460b      	mov	r3, r1
 8007e7c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007e7e:	2300      	movs	r3, #0
 8007e80:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007e82:	2300      	movs	r3, #0
 8007e84:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007e8c:	78fa      	ldrb	r2, [r7, #3]
 8007e8e:	4611      	mov	r1, r2
 8007e90:	4618      	mov	r0, r3
 8007e92:	f7fb fa0e 	bl	80032b2 <HAL_PCD_EP_ClrStall>
 8007e96:	4603      	mov	r3, r0
 8007e98:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007e9a:	7bfb      	ldrb	r3, [r7, #15]
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	f000 f8bf 	bl	8008020 <USBD_Get_USB_Status>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ea6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3710      	adds	r7, #16
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b085      	sub	sp, #20
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
 8007eb8:	460b      	mov	r3, r1
 8007eba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007ec2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8007ec4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	da0b      	bge.n	8007ee4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8007ecc:	78fb      	ldrb	r3, [r7, #3]
 8007ece:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007ed2:	68f9      	ldr	r1, [r7, #12]
 8007ed4:	4613      	mov	r3, r2
 8007ed6:	00db      	lsls	r3, r3, #3
 8007ed8:	4413      	add	r3, r2
 8007eda:	009b      	lsls	r3, r3, #2
 8007edc:	440b      	add	r3, r1
 8007ede:	3316      	adds	r3, #22
 8007ee0:	781b      	ldrb	r3, [r3, #0]
 8007ee2:	e00b      	b.n	8007efc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8007ee4:	78fb      	ldrb	r3, [r7, #3]
 8007ee6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007eea:	68f9      	ldr	r1, [r7, #12]
 8007eec:	4613      	mov	r3, r2
 8007eee:	00db      	lsls	r3, r3, #3
 8007ef0:	4413      	add	r3, r2
 8007ef2:	009b      	lsls	r3, r3, #2
 8007ef4:	440b      	add	r3, r1
 8007ef6:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8007efa:	781b      	ldrb	r3, [r3, #0]
  }
}
 8007efc:	4618      	mov	r0, r3
 8007efe:	3714      	adds	r7, #20
 8007f00:	46bd      	mov	sp, r7
 8007f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f06:	4770      	bx	lr

08007f08 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b084      	sub	sp, #16
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	460b      	mov	r3, r1
 8007f12:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f14:	2300      	movs	r3, #0
 8007f16:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007f22:	78fa      	ldrb	r2, [r7, #3]
 8007f24:	4611      	mov	r1, r2
 8007f26:	4618      	mov	r0, r3
 8007f28:	f7fa fffb 	bl	8002f22 <HAL_PCD_SetAddress>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f30:	7bfb      	ldrb	r3, [r7, #15]
 8007f32:	4618      	mov	r0, r3
 8007f34:	f000 f874 	bl	8008020 <USBD_Get_USB_Status>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007f3c:	7bbb      	ldrb	r3, [r7, #14]
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3710      	adds	r7, #16
 8007f42:	46bd      	mov	sp, r7
 8007f44:	bd80      	pop	{r7, pc}

08007f46 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f46:	b580      	push	{r7, lr}
 8007f48:	b086      	sub	sp, #24
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	60f8      	str	r0, [r7, #12]
 8007f4e:	607a      	str	r2, [r7, #4]
 8007f50:	603b      	str	r3, [r7, #0]
 8007f52:	460b      	mov	r3, r1
 8007f54:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f56:	2300      	movs	r3, #0
 8007f58:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007f64:	7af9      	ldrb	r1, [r7, #11]
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	f7fb f905 	bl	8003178 <HAL_PCD_EP_Transmit>
 8007f6e:	4603      	mov	r3, r0
 8007f70:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007f72:	7dfb      	ldrb	r3, [r7, #23]
 8007f74:	4618      	mov	r0, r3
 8007f76:	f000 f853 	bl	8008020 <USBD_Get_USB_Status>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007f7e:	7dbb      	ldrb	r3, [r7, #22]
}
 8007f80:	4618      	mov	r0, r3
 8007f82:	3718      	adds	r7, #24
 8007f84:	46bd      	mov	sp, r7
 8007f86:	bd80      	pop	{r7, pc}

08007f88 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8007f88:	b580      	push	{r7, lr}
 8007f8a:	b086      	sub	sp, #24
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	60f8      	str	r0, [r7, #12]
 8007f90:	607a      	str	r2, [r7, #4]
 8007f92:	603b      	str	r3, [r7, #0]
 8007f94:	460b      	mov	r3, r1
 8007f96:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007f98:	2300      	movs	r3, #0
 8007f9a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8007fa6:	7af9      	ldrb	r1, [r7, #11]
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	f7fb f891 	bl	80030d2 <HAL_PCD_EP_Receive>
 8007fb0:	4603      	mov	r3, r0
 8007fb2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007fb4:	7dfb      	ldrb	r3, [r7, #23]
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f000 f832 	bl	8008020 <USBD_Get_USB_Status>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007fc0:	7dbb      	ldrb	r3, [r7, #22]
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3718      	adds	r7, #24
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}

08007fca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007fca:	b580      	push	{r7, lr}
 8007fcc:	b082      	sub	sp, #8
 8007fce:	af00      	add	r7, sp, #0
 8007fd0:	6078      	str	r0, [r7, #4]
 8007fd2:	460b      	mov	r3, r1
 8007fd4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007fdc:	78fa      	ldrb	r2, [r7, #3]
 8007fde:	4611      	mov	r1, r2
 8007fe0:	4618      	mov	r0, r3
 8007fe2:	f7fb f8b1 	bl	8003148 <HAL_PCD_EP_GetRxCount>
 8007fe6:	4603      	mov	r3, r0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3708      	adds	r7, #8
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}

08007ff0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b083      	sub	sp, #12
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_AUDIO_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8007ff8:	4b03      	ldr	r3, [pc, #12]	@ (8008008 <USBD_static_malloc+0x18>)
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	370c      	adds	r7, #12
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
 8008006:	bf00      	nop
 8008008:	20000bb8 	.word	0x20000bb8

0800800c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
 8008012:	6078      	str	r0, [r7, #4]

}
 8008014:	bf00      	nop
 8008016:	370c      	adds	r7, #12
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008020:	b480      	push	{r7}
 8008022:	b085      	sub	sp, #20
 8008024:	af00      	add	r7, sp, #0
 8008026:	4603      	mov	r3, r0
 8008028:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800802a:	2300      	movs	r3, #0
 800802c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800802e:	79fb      	ldrb	r3, [r7, #7]
 8008030:	2b03      	cmp	r3, #3
 8008032:	d817      	bhi.n	8008064 <USBD_Get_USB_Status+0x44>
 8008034:	a201      	add	r2, pc, #4	@ (adr r2, 800803c <USBD_Get_USB_Status+0x1c>)
 8008036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800803a:	bf00      	nop
 800803c:	0800804d 	.word	0x0800804d
 8008040:	08008053 	.word	0x08008053
 8008044:	08008059 	.word	0x08008059
 8008048:	0800805f 	.word	0x0800805f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800804c:	2300      	movs	r3, #0
 800804e:	73fb      	strb	r3, [r7, #15]
    break;
 8008050:	e00b      	b.n	800806a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8008052:	2303      	movs	r3, #3
 8008054:	73fb      	strb	r3, [r7, #15]
    break;
 8008056:	e008      	b.n	800806a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8008058:	2301      	movs	r3, #1
 800805a:	73fb      	strb	r3, [r7, #15]
    break;
 800805c:	e005      	b.n	800806a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800805e:	2303      	movs	r3, #3
 8008060:	73fb      	strb	r3, [r7, #15]
    break;
 8008062:	e002      	b.n	800806a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8008064:	2303      	movs	r3, #3
 8008066:	73fb      	strb	r3, [r7, #15]
    break;
 8008068:	bf00      	nop
  }
  return usb_status;
 800806a:	7bfb      	ldrb	r3, [r7, #15]
}
 800806c:	4618      	mov	r0, r3
 800806e:	3714      	adds	r7, #20
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <memset>:
 8008078:	4402      	add	r2, r0
 800807a:	4603      	mov	r3, r0
 800807c:	4293      	cmp	r3, r2
 800807e:	d100      	bne.n	8008082 <memset+0xa>
 8008080:	4770      	bx	lr
 8008082:	f803 1b01 	strb.w	r1, [r3], #1
 8008086:	e7f9      	b.n	800807c <memset+0x4>

08008088 <__libc_init_array>:
 8008088:	b570      	push	{r4, r5, r6, lr}
 800808a:	4d0d      	ldr	r5, [pc, #52]	@ (80080c0 <__libc_init_array+0x38>)
 800808c:	4c0d      	ldr	r4, [pc, #52]	@ (80080c4 <__libc_init_array+0x3c>)
 800808e:	1b64      	subs	r4, r4, r5
 8008090:	10a4      	asrs	r4, r4, #2
 8008092:	2600      	movs	r6, #0
 8008094:	42a6      	cmp	r6, r4
 8008096:	d109      	bne.n	80080ac <__libc_init_array+0x24>
 8008098:	4d0b      	ldr	r5, [pc, #44]	@ (80080c8 <__libc_init_array+0x40>)
 800809a:	4c0c      	ldr	r4, [pc, #48]	@ (80080cc <__libc_init_array+0x44>)
 800809c:	f000 f818 	bl	80080d0 <_init>
 80080a0:	1b64      	subs	r4, r4, r5
 80080a2:	10a4      	asrs	r4, r4, #2
 80080a4:	2600      	movs	r6, #0
 80080a6:	42a6      	cmp	r6, r4
 80080a8:	d105      	bne.n	80080b6 <__libc_init_array+0x2e>
 80080aa:	bd70      	pop	{r4, r5, r6, pc}
 80080ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80080b0:	4798      	blx	r3
 80080b2:	3601      	adds	r6, #1
 80080b4:	e7ee      	b.n	8008094 <__libc_init_array+0xc>
 80080b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ba:	4798      	blx	r3
 80080bc:	3601      	adds	r6, #1
 80080be:	e7f2      	b.n	80080a6 <__libc_init_array+0x1e>
 80080c0:	08008208 	.word	0x08008208
 80080c4:	08008208 	.word	0x08008208
 80080c8:	08008208 	.word	0x08008208
 80080cc:	0800820c 	.word	0x0800820c

080080d0 <_init>:
 80080d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d2:	bf00      	nop
 80080d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080d6:	bc08      	pop	{r3}
 80080d8:	469e      	mov	lr, r3
 80080da:	4770      	bx	lr

080080dc <_fini>:
 80080dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080de:	bf00      	nop
 80080e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80080e2:	bc08      	pop	{r3}
 80080e4:	469e      	mov	lr, r3
 80080e6:	4770      	bx	lr
