Verification work reduction methodology in low-power chip implementation