WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 42 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251704 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 42 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 5903547 heartbeat IPC: 1.694 cumulative IPC: 1.075 (Simulation time: 00 hr 02 min 19 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 4651845 cumulative IPC: 1.075 (Simulation time: 00 hr 02 min 19 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 4651845 cumulative IPC: 1.075 (Simulation time: 00 hr 02 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_1039B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.075 instructions: 5000003 cycles: 4651845
CPU 0 Branch Prediction Accuracy: 98.15% MPKI: 0.0268 Average ROB Occupancy at Mispredict: 297.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0262
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      39924 HIT:       5724 MISS:      34200
LLC LOAD         ACCESS:      25878 HIT:          3 MISS:      25875
LLC RFO          ACCESS:       6985 HIT:          0 MISS:       6985
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5727 HIT:       5702 MISS:         25
LLC TRANSLATION  ACCESS:       1334 HIT:         19 MISS:       1315
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 562.4 cycles
cpu0_DTLB TOTAL        ACCESS:    1188537 HIT:    1093793 MISS:      94744
cpu0_DTLB LOAD         ACCESS:    1188537 HIT:    1093793 MISS:      94744
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 20.87 cycles
cpu0_ITLB TOTAL        ACCESS:     744744 HIT:     744736 MISS:          8
cpu0_ITLB LOAD         ACCESS:     744744 HIT:     744736 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 168.2 cycles
cpu0_L1D TOTAL        ACCESS:    1816054 HIT:    1706809 MISS:     109245
cpu0_L1D LOAD         ACCESS:    1225166 HIT:    1162067 MISS:      63099
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     546171 HIT:     523184 MISS:      22987
cpu0_L1D TRANSLATION  ACCESS:      44717 HIT:      21558 MISS:      23159
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 177.1 cycles
cpu0_L1I TOTAL        ACCESS:     970442 HIT:     970377 MISS:         65
cpu0_L1I LOAD         ACCESS:     970442 HIT:     970377 MISS:         65
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 286.6 cycles
cpu0_L2C TOTAL        ACCESS:      91336 HIT:      57091 MISS:      34245
cpu0_L2C LOAD         ACCESS:      53299 HIT:      27421 MISS:      25878
cpu0_L2C RFO          ACCESS:       7386 HIT:        400 MISS:       6986
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       7513 HIT:       7466 MISS:         47
cpu0_L2C TRANSLATION  ACCESS:      23138 HIT:      21804 MISS:       1334
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 582.7 cycles
cpu0_STLB TOTAL        ACCESS:      69673 HIT:      45717 MISS:      23956
cpu0_STLB LOAD         ACCESS:      69673 HIT:      45717 MISS:      23956
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 70.32 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5201
  ROW_BUFFER_MISS:      28973
 AVG DBUS CONGESTED CYCLE: 3.88
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1193
  FULL:       3253
