// Seed: 56249934
`timescale 1 ps / 1ps
module module_0 ();
  logic id_1 = id_0;
  wire  id_2;
  uwire id_3 = id_3;
  assign id_1 = 1'd0;
  assign id_2 = id_2;
  tri0 id_4 = id_2;
  assign id_4 = id_3;
  logic id_5;
  assign id_1 = id_4[1 : 1==1'h0];
  logic id_6;
  type_14(
      id_0, 1
  );
  assign id_6 = id_6;
  logic id_7;
endmodule
