[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1796       tick       4705248       1922774       1869328       4705248 
      2   1796       tick       6738571       2863845       2846442       6738571 
      3   1796       tick       6719383       2854415       2829910       6719383 
      4   1796       tick       6720531       2858522       2838391       6720531 
      5   1796       tick       6717280       2857547       2835973       6717280 
      6   1796       tick       6726158       2859173       2836697       6726158 
      7   1796       tick       6727543       2859975       2839166       6727543 
      8   1796       tick       6719573       2857874       2833830       6719573 
      9   1796       tick       6723119       2860066       2842086       6723119 
     10   1796       tick       6726215       2861124       2844507       6726215 
     11   1796       tick       6745335       2864370       2847039       6745335 
     12   1796       tick       6726309       2862170       2843712       6726309 
     13   1796       tick       6731521       2860484       2837063       6731521 
     14   1796       tick       6729581       2860415       2840837       6729581 
     15   1796       tick       6720932       2855112       2826681       6720932 
     16   1796       tick       6686128       2842156       2793107       6686128 
     17   1796       tick       6692844       2846293       2802966       6692844 
     18   1796       tick       6723006       2855343       2826804       6723006 
     19   1796       exit       2471504       1048905       1041178       2471504 
