{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic d,\n    input logic reset_n,\n    output logic q\n);\n\nalways_ff @(posedge clk or negedge reset_n) begin\n    if (!reset_n)\n        q <= 1'b0;  // Asynchronous reset to 0\n    else\n        q <= d;     // Capture d on positive edge of clk\nend\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}