ARM GAS  C:\Temp\ccJVdXj3.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f30x_can.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./GD32F30x_standard_peripheral/Source/gd32f30x_can.c"
  20              		.section	.text.can_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	can_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	can_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
   2:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \file    gd32f30x_can.c
   3:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief   CAN driver
   4:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
   5:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \version 2023-12-30, V2.2.0, firmware for GD32F30x
   6:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
   7:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
   8:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*
   9:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  10:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  11:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     Redistribution and use in source and binary forms, with or without modification,
  12:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** are permitted provided that the following conditions are met:
  13:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  14:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     1. Redistributions of source code must retain the above copyright notice, this
  15:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        list of conditions and the following disclaimer.
  16:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  17:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        this list of conditions and the following disclaimer in the documentation
  18:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        and/or other materials provided with the distribution.
  19:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  20:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        may be used to endorse or promote products derived from this software without
  21:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****        specific prior written permission.
  22:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  23:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  24:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  25:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  26:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  27:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  28:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  29:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  C:\Temp\ccJVdXj3.s 			page 2


  30:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  31:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  32:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** OF SUCH DAMAGE.
  33:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
  34:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  35:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #include "gd32f30x_can.h"
  36:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #include <stdlib.h>
  37:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  38:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #define CAN_ERROR_HANDLE(s)     do{}while(1)
  39:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  40:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
  41:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      deinitialize CAN
  42:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
  43:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
  44:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
  46:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
  47:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_deinit(uint32_t can_periph)
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
  30              		.loc 1 48 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 48 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #ifdef GD32F30X_CL
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
  51:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_enable(RCU_CAN1RST);
  55:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_disable(RCU_CAN1RST);
  56:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #else
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
  40              		.loc 1 58 5 is_stmt 1 view .LVU2
  41              		.loc 1 58 7 is_stmt 0 view .LVU3
  42 0002 064B     		ldr	r3, .L5
  43 0004 9842     		cmp	r0, r3
  44 0006 00D0     		beq	.L4
  45              	.LVL1:
  46              	.L1:
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_disable(RCU_CAN0RST);
  61:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
  62:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #endif
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
  47              		.loc 1 63 1 view .LVU4
  48 0008 08BD     		pop	{r3, pc}
  49              	.LVL2:
  50              	.L4:
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  51              		.loc 1 59 9 is_stmt 1 view .LVU5
ARM GAS  C:\Temp\ccJVdXj3.s 			page 3


  52 000a 40F21940 		movw	r0, #1049
  53              	.LVL3:
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         rcu_periph_reset_enable(RCU_CAN0RST);
  54              		.loc 1 59 9 is_stmt 0 view .LVU6
  55 000e FFF7FEFF 		bl	rcu_periph_reset_enable
  56              	.LVL4:
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
  57              		.loc 1 60 9 is_stmt 1 view .LVU7
  58 0012 40F21940 		movw	r0, #1049
  59 0016 FFF7FEFF 		bl	rcu_periph_reset_disable
  60              	.LVL5:
  61              		.loc 1 63 1 is_stmt 0 view .LVU8
  62 001a F5E7     		b	.L1
  63              	.L6:
  64              		.align	2
  65              	.L5:
  66 001c 00640040 		.word	1073767424
  67              		.cfi_endproc
  68              	.LFE116:
  70              		.section	.text.can_struct_para_init,"ax",%progbits
  71              		.align	1
  72              		.global	can_struct_para_init
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	can_struct_para_init:
  78              	.LVL6:
  79              	.LFB117:
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  65:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
  66:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      initialize CAN parameter struct with a default value
  67:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  type: the type of CAN parameter struct
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INIT_STRUCT: the CAN initial struct
  70:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FILTER_STRUCT: the CAN filter struct
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_TX_MESSAGE_STRUCT: the CAN TX message struct
  72:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_RX_MESSAGE_STRUCT: the CAN RX message struct
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] p_struct: the pointer of the specific struct
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
  76:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_struct_para_init(can_struct_type_enum type, void *p_struct)
  77:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
  80              		.loc 1 77 1 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 0
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		@ link register save eliminated.
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t i;
  85              		.loc 1 78 5 view .LVU10
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  80:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(NULL == p_struct) {
  86              		.loc 1 80 5 view .LVU11
  87              		.loc 1 80 7 is_stmt 0 view .LVU12
  88 0000 0B46     		mov	r3, r1
  89 0002 29B1     		cbz	r1, .L9
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
  82:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
ARM GAS  C:\Temp\ccJVdXj3.s 			page 4


  83:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
  84:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get type of the struct */
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     switch(type) {
  90              		.loc 1 85 5 is_stmt 1 view .LVU13
  91 0004 0328     		cmp	r0, #3
  92 0006 41D8     		bhi	.L21
  93 0008 DFE800F0 		tbb	[pc, r0]
  94              	.L12:
  95 000c 03       		.byte	(.L15-.L12)/2
  96 000d 13       		.byte	(.L14-.L12)/2
  97 000e 2D       		.byte	(.L19-.L12)/2
  98 000f 3E       		.byte	(.L20-.L12)/2
  99              		.p2align 1
 100              	.L9:
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 101              		.loc 1 81 9 discriminator 1 view .LVU14
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 102              		.loc 1 81 9 discriminator 1 view .LVU15
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("struct parameter can not be NULL \r\n");
 103              		.loc 1 81 9 discriminator 1 view .LVU16
 104 0010 FEE7     		b	.L9
 105              	.L15:
  86:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_init() */
  87:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_INIT_STRUCT:
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->auto_bus_off_recovery = DISABLE;
 106              		.loc 1 88 9 view .LVU17
 107              		.loc 1 88 67 is_stmt 0 view .LVU18
 108 0012 0022     		movs	r2, #0
 109 0014 4A71     		strb	r2, [r1, #5]
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->auto_retrans = DISABLE;
 110              		.loc 1 89 9 is_stmt 1 view .LVU19
 111              		.loc 1 89 58 is_stmt 0 view .LVU20
 112 0016 CA71     		strb	r2, [r1, #7]
  90:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->auto_wake_up = DISABLE;
 113              		.loc 1 90 9 is_stmt 1 view .LVU21
 114              		.loc 1 90 58 is_stmt 0 view .LVU22
 115 0018 8A71     		strb	r2, [r1, #6]
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->prescaler = 0x03FFU;
 116              		.loc 1 91 9 is_stmt 1 view .LVU23
 117              		.loc 1 91 55 is_stmt 0 view .LVU24
 118 001a 40F2FF31 		movw	r1, #1023
 119              	.LVL7:
 120              		.loc 1 91 55 view .LVU25
 121 001e 5981     		strh	r1, [r3, #10]	@ movhi
  92:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->rec_fifo_overwrite = DISABLE;
 122              		.loc 1 92 9 is_stmt 1 view .LVU26
 123              		.loc 1 92 64 is_stmt 0 view .LVU27
 124 0020 1A72     		strb	r2, [r3, #8]
  93:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->resync_jump_width = CAN_BT_SJW_1TQ;
 125              		.loc 1 93 9 is_stmt 1 view .LVU28
 126              		.loc 1 93 63 is_stmt 0 view .LVU29
 127 0022 5A70     		strb	r2, [r3, #1]
  94:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_1 = CAN_BT_BS1_3TQ;
 128              		.loc 1 94 9 is_stmt 1 view .LVU30
 129              		.loc 1 94 60 is_stmt 0 view .LVU31
 130 0024 0221     		movs	r1, #2
 131 0026 9970     		strb	r1, [r3, #2]
ARM GAS  C:\Temp\ccJVdXj3.s 			page 5


  95:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->time_segment_2 = CAN_BT_BS2_1TQ;
 132              		.loc 1 95 9 is_stmt 1 view .LVU32
 133              		.loc 1 95 60 is_stmt 0 view .LVU33
 134 0028 DA70     		strb	r2, [r3, #3]
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->time_triggered = DISABLE;
 135              		.loc 1 96 9 is_stmt 1 view .LVU34
 136              		.loc 1 96 60 is_stmt 0 view .LVU35
 137 002a 1A71     		strb	r2, [r3, #4]
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->trans_fifo_order = DISABLE;
 138              		.loc 1 97 9 is_stmt 1 view .LVU36
 139              		.loc 1 97 62 is_stmt 0 view .LVU37
 140 002c 5A72     		strb	r2, [r3, #9]
  98:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_parameter_struct *)p_struct)->working_mode = CAN_NORMAL_MODE;
 141              		.loc 1 98 9 is_stmt 1 view .LVU38
 142              		.loc 1 98 58 is_stmt 0 view .LVU39
 143 002e 1A70     		strb	r2, [r3]
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 100:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 144              		.loc 1 100 9 is_stmt 1 view .LVU40
 145 0030 7047     		bx	lr
 146              	.LVL8:
 147              	.L14:
 101:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_filter_init() */
 102:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_FILTER_STRUCT:
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_bits = CAN_FILTERBITS_32BIT;
 148              		.loc 1 103 9 view .LVU41
 149              		.loc 1 103 64 is_stmt 0 view .LVU42
 150 0032 0122     		movs	r2, #1
 151 0034 CA81     		strh	r2, [r1, #14]	@ movhi
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_enable = DISABLE;
 152              		.loc 1 104 9 is_stmt 1 view .LVU43
 153              		.loc 1 104 66 is_stmt 0 view .LVU44
 154 0036 0022     		movs	r2, #0
 155 0038 0A74     		strb	r2, [r1, #16]
 105:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_fifo_number = CAN_FIFO0;
 156              		.loc 1 105 9 is_stmt 1 view .LVU45
 157              		.loc 1 105 71 is_stmt 0 view .LVU46
 158 003a 0A81     		strh	r2, [r1, #8]	@ movhi
 106:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_high = 0x0000U;
 159              		.loc 1 106 9 is_stmt 1 view .LVU47
 160              		.loc 1 106 69 is_stmt 0 view .LVU48
 161 003c 0A80     		strh	r2, [r1]	@ movhi
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_list_low = 0x0000U;
 162              		.loc 1 107 9 is_stmt 1 view .LVU49
 163              		.loc 1 107 68 is_stmt 0 view .LVU50
 164 003e 4A80     		strh	r2, [r1, #2]	@ movhi
 108:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_high = 0x0000U;
 165              		.loc 1 108 9 is_stmt 1 view .LVU51
 166              		.loc 1 108 69 is_stmt 0 view .LVU52
 167 0040 8A80     		strh	r2, [r1, #4]	@ movhi
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mask_low = 0x0000U;
 168              		.loc 1 109 9 is_stmt 1 view .LVU53
 169              		.loc 1 109 68 is_stmt 0 view .LVU54
 170 0042 CA80     		strh	r2, [r1, #6]	@ movhi
 110:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_mode = CAN_FILTERMODE_MASK;
 171              		.loc 1 110 9 is_stmt 1 view .LVU55
 172              		.loc 1 110 64 is_stmt 0 view .LVU56
ARM GAS  C:\Temp\ccJVdXj3.s 			page 6


 173 0044 8A81     		strh	r2, [r1, #12]	@ movhi
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_filter_parameter_struct *)p_struct)->filter_number = 0U;
 174              		.loc 1 111 9 is_stmt 1 view .LVU57
 175              		.loc 1 111 66 is_stmt 0 view .LVU58
 176 0046 4A81     		strh	r2, [r1, #10]	@ movhi
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 113:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 177              		.loc 1 113 9 is_stmt 1 view .LVU59
 178 0048 7047     		bx	lr
 179              	.LVL9:
 180              	.L17:
 114:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_message_transmit() */
 115:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_TX_MESSAGE_STRUCT:
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         for(i = 0U; i < 8U; i++) {
 117:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 181              		.loc 1 117 13 discriminator 3 view .LVU60
 182              		.loc 1 117 67 is_stmt 0 discriminator 3 view .LVU61
 183 004a 9918     		adds	r1, r3, r2
 184 004c 0020     		movs	r0, #0
 185 004e C872     		strb	r0, [r1, #11]
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 186              		.loc 1 116 30 is_stmt 1 discriminator 3 view .LVU62
 187 0050 0132     		adds	r2, r2, #1
 188              	.LVL10:
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 189              		.loc 1 116 30 is_stmt 0 discriminator 3 view .LVU63
 190 0052 D2B2     		uxtb	r2, r2
 191              	.LVL11:
 192              	.L13:
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_trasnmit_message_struct *)p_struct)->tx_data[i] = 0U;
 193              		.loc 1 116 23 is_stmt 1 discriminator 1 view .LVU64
 194 0054 072A     		cmp	r2, #7
 195 0056 F8D9     		bls	.L17
 118:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 119:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 120:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_dlen = 0u;
 196              		.loc 1 120 9 view .LVU65
 197              		.loc 1 120 60 is_stmt 0 view .LVU66
 198 0058 0022     		movs	r2, #0
 199              	.LVL12:
 200              		.loc 1 120 60 view .LVU67
 201 005a 9A72     		strb	r2, [r3, #10]
 121:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_efid = 0U;
 202              		.loc 1 121 9 is_stmt 1 view .LVU68
 203              		.loc 1 121 60 is_stmt 0 view .LVU69
 204 005c 5A60     		str	r2, [r3, #4]
 122:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ff = (uint8_t)CAN_FF_STANDARD;
 205              		.loc 1 122 9 is_stmt 1 view .LVU70
 206              		.loc 1 122 58 is_stmt 0 view .LVU71
 207 005e 1A72     		strb	r2, [r3, #8]
 123:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_ft = (uint8_t)CAN_FT_DATA;
 208              		.loc 1 123 9 is_stmt 1 view .LVU72
 209              		.loc 1 123 58 is_stmt 0 view .LVU73
 210 0060 5A72     		strb	r2, [r3, #9]
 124:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_trasnmit_message_struct *)p_struct)->tx_sfid = 0U;
 211              		.loc 1 124 9 is_stmt 1 view .LVU74
 212              		.loc 1 124 60 is_stmt 0 view .LVU75
ARM GAS  C:\Temp\ccJVdXj3.s 			page 7


 213 0062 1A60     		str	r2, [r3]
 125:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 126:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 214              		.loc 1 126 9 is_stmt 1 view .LVU76
 215 0064 7047     		bx	lr
 216              	.LVL13:
 217              	.L19:
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_init() */
 218              		.loc 1 85 5 is_stmt 0 view .LVU77
 219 0066 0022     		movs	r2, #0
 220 0068 F4E7     		b	.L13
 221              	.LVL14:
 222              	.L18:
 127:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_message_receive() */
 128:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_RX_MESSAGE_STRUCT:
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         for(i = 0U; i < 8U; i++) {
 130:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 223              		.loc 1 130 13 is_stmt 1 discriminator 3 view .LVU78
 224              		.loc 1 130 66 is_stmt 0 discriminator 3 view .LVU79
 225 006a 9918     		adds	r1, r3, r2
 226 006c 0020     		movs	r0, #0
 227 006e C872     		strb	r0, [r1, #11]
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 228              		.loc 1 129 30 is_stmt 1 discriminator 3 view .LVU80
 229 0070 0132     		adds	r2, r2, #1
 230              	.LVL15:
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 231              		.loc 1 129 30 is_stmt 0 discriminator 3 view .LVU81
 232 0072 D2B2     		uxtb	r2, r2
 233              	.LVL16:
 234              	.L11:
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             ((can_receive_message_struct *)p_struct)->rx_data[i] = 0U;
 235              		.loc 1 129 23 is_stmt 1 discriminator 1 view .LVU82
 236 0074 072A     		cmp	r2, #7
 237 0076 F8D9     		bls	.L18
 131:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 132:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 133:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_dlen = 0U;
 238              		.loc 1 133 9 view .LVU83
 239              		.loc 1 133 59 is_stmt 0 view .LVU84
 240 0078 0022     		movs	r2, #0
 241              	.LVL17:
 242              		.loc 1 133 59 view .LVU85
 243 007a 9A72     		strb	r2, [r3, #10]
 134:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_efid = 0U;
 244              		.loc 1 134 9 is_stmt 1 view .LVU86
 245              		.loc 1 134 59 is_stmt 0 view .LVU87
 246 007c 5A60     		str	r2, [r3, #4]
 135:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ff = (uint8_t)CAN_FF_STANDARD;
 247              		.loc 1 135 9 is_stmt 1 view .LVU88
 248              		.loc 1 135 57 is_stmt 0 view .LVU89
 249 007e 1A72     		strb	r2, [r3, #8]
 136:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_fi = 0U;
 250              		.loc 1 136 9 is_stmt 1 view .LVU90
 251              		.loc 1 136 57 is_stmt 0 view .LVU91
 252 0080 DA74     		strb	r2, [r3, #19]
 137:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_ft = (uint8_t)CAN_FT_DATA;
ARM GAS  C:\Temp\ccJVdXj3.s 			page 8


 253              		.loc 1 137 9 is_stmt 1 view .LVU92
 254              		.loc 1 137 57 is_stmt 0 view .LVU93
 255 0082 5A72     		strb	r2, [r3, #9]
 138:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ((can_receive_message_struct *)p_struct)->rx_sfid = 0U;
 256              		.loc 1 138 9 is_stmt 1 view .LVU94
 257              		.loc 1 138 59 is_stmt 0 view .LVU95
 258 0084 1A60     		str	r2, [r3]
 139:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 140:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 259              		.loc 1 140 9 is_stmt 1 view .LVU96
 141:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 142:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     default:
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("parameter is invalid \r\n");
 144:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 145:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 260              		.loc 1 145 1 is_stmt 0 view .LVU97
 261 0086 7047     		bx	lr
 262              	.LVL18:
 263              	.L20:
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* used for can_init() */
 264              		.loc 1 85 5 view .LVU98
 265 0088 0022     		movs	r2, #0
 266 008a F3E7     		b	.L11
 267              	.L21:
 268              	.L10:
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 269              		.loc 1 143 9 is_stmt 1 discriminator 1 view .LVU99
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 270              		.loc 1 143 9 discriminator 1 view .LVU100
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 271              		.loc 1 143 9 discriminator 1 view .LVU101
 272 008c FEE7     		b	.L10
 273              		.cfi_endproc
 274              	.LFE117:
 276              		.section	.text.can_init,"ax",%progbits
 277              		.align	1
 278              		.global	can_init
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	can_init:
 284              	.LVL19:
 285              	.LFB118:
 146:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 147:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 148:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      initialize CAN
 149:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 150:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 151:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_parameter_init: parameters for CAN initializtion
 152:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        working_mode: CAN_NORMAL_MODE, CAN_LOOPBACK_MODE, CAN_SILENT_MODE, CAN_SILENT_LOO
 153:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        resync_jump_width: CAN_BT_SJW_xTQ(x=1, 2, 3, 4)
 154:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        time_segment_1: CAN_BT_BS1_xTQ(1..16)
 155:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        time_segment_2: CAN_BT_BS2_xTQ(1..8)
 156:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        time_triggered: ENABLE or DISABLE
 157:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        auto_bus_off_recovery: ENABLE or DISABLE
 158:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        auto_wake_up: ENABLE or DISABLE
 159:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        auto_retrans: ENABLE or DISABLE
ARM GAS  C:\Temp\ccJVdXj3.s 			page 9


 160:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rec_fifo_overwrite: ENABLE or DISABLE
 161:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        trans_fifo_order: ENABLE or DISABLE
 162:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        prescaler: 0x0001 - 0x0400
 163:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 164:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 166:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** ErrStatus can_init(uint32_t can_periph, can_parameter_struct *can_parameter_init)
 167:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 286              		.loc 1 167 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 0
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		@ link register save eliminated.
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 291              		.loc 1 168 5 view .LVU103
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ErrStatus flag = ERROR;
 292              		.loc 1 169 5 view .LVU104
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 171:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* disable sleep mode */
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 293              		.loc 1 172 5 view .LVU105
 294 0000 0368     		ldr	r3, [r0]
 295              		.loc 1 172 25 is_stmt 0 view .LVU106
 296 0002 23F00203 		bic	r3, r3, #2
 297 0006 0360     		str	r3, [r0]
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* enable initialize mode */
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_IWMOD;
 298              		.loc 1 174 5 is_stmt 1 view .LVU107
 299 0008 0368     		ldr	r3, [r0]
 300              		.loc 1 174 25 is_stmt 0 view .LVU108
 301 000a 43F00103 		orr	r3, r3, #1
 302 000e 0360     		str	r3, [r0]
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* wait ACK */
 176:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 303              		.loc 1 176 5 is_stmt 1 view .LVU109
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ErrStatus flag = ERROR;
 304              		.loc 1 168 14 is_stmt 0 view .LVU110
 305 0010 4FF6FF73 		movw	r3, #65535
 306              	.LVL20:
 307              	.L23:
 308              		.loc 1 176 67 is_stmt 1 view .LVU111
 309              		.loc 1 176 29 is_stmt 0 view .LVU112
 310 0014 00F1040C 		add	ip, r0, #4
 311 0018 4268     		ldr	r2, [r0, #4]
 312              		.loc 1 176 67 view .LVU113
 313 001a 12F0010F 		tst	r2, #1
 314 001e 02D1     		bne	.L24
 315              		.loc 1 176 67 discriminator 1 view .LVU114
 316 0020 0BB1     		cbz	r3, .L24
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 317              		.loc 1 177 9 is_stmt 1 view .LVU115
 318              		.loc 1 177 16 is_stmt 0 view .LVU116
 319 0022 013B     		subs	r3, r3, #1
 320              	.LVL21:
 321              		.loc 1 177 16 view .LVU117
 322 0024 F6E7     		b	.L23
 323              	.L24:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 10


 178:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* check initialize working success */
 180:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) {
 324              		.loc 1 180 5 is_stmt 1 view .LVU118
 325              		.loc 1 180 25 is_stmt 0 view .LVU119
 326 0026 4368     		ldr	r3, [r0, #4]
 327              	.LVL22:
 328              		.loc 1 180 7 view .LVU120
 329 0028 13F0010F 		tst	r3, #1
 330 002c 70D0     		beq	.L42
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         flag = ERROR;
 182:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 183:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set the bit timing register */
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_BT(can_periph) = (BT_MODE((uint32_t)can_parameter_init->working_mode) | \
 331              		.loc 1 184 9 is_stmt 1 view .LVU121
 332              		.loc 1 184 31 is_stmt 0 view .LVU122
 333 002e 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 334              		.loc 1 185 31 view .LVU123
 335 0030 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 336 0032 1B06     		lsls	r3, r3, #24
 337 0034 03F04073 		and	r3, r3, #50331648
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 338              		.loc 1 184 83 view .LVU124
 339 0038 43EA8273 		orr	r3, r3, r2, lsl #30
 186:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 340              		.loc 1 186 31 view .LVU125
 341 003c 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 342 003e 1204     		lsls	r2, r2, #16
 343 0040 02F47022 		and	r2, r2, #983040
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 344              		.loc 1 185 87 view .LVU126
 345 0044 1343     		orrs	r3, r3, r2
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 346              		.loc 1 187 31 view .LVU127
 347 0046 CA78     		ldrb	r2, [r1, #3]	@ zero_extendqisi2
 348 0048 1205     		lsls	r2, r2, #20
 349 004a 02F4E002 		and	r2, r2, #7340032
 186:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BS1((uint32_t)can_parameter_init->time_segment_1) | \
 350              		.loc 1 186 84 view .LVU128
 351 004e 1343     		orrs	r3, r3, r2
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BAUDPSC(((uint32_t)(can_parameter_init->prescaler) - 1U)));
 352              		.loc 1 188 31 view .LVU129
 353 0050 4A89     		ldrh	r2, [r1, #10]
 354 0052 013A     		subs	r2, r2, #1
 355 0054 C2F30902 		ubfx	r2, r2, #0, #10
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_BS2((uint32_t)can_parameter_init->time_segment_2) | \
 356              		.loc 1 187 84 view .LVU130
 357 0058 1343     		orrs	r3, r3, r2
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                               BT_SJW((uint32_t)can_parameter_init->resync_jump_width) | \
 358              		.loc 1 184 28 view .LVU131
 359 005a C361     		str	r3, [r0, #28]
 189:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* time trigger communication mode */
 191:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->time_triggered) {
 360              		.loc 1 191 9 is_stmt 1 view .LVU132
 361              		.loc 1 191 40 is_stmt 0 view .LVU133
ARM GAS  C:\Temp\ccJVdXj3.s 			page 11


 362 005c 0B79     		ldrb	r3, [r1, #4]	@ zero_extendqisi2
 363              		.loc 1 191 11 view .LVU134
 364 005e 012B     		cmp	r3, #1
 365 0060 2DD0     		beq	.L44
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TTC;
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 194:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 366              		.loc 1 194 13 is_stmt 1 view .LVU135
 367 0062 0368     		ldr	r3, [r0]
 368              		.loc 1 194 33 is_stmt 0 view .LVU136
 369 0064 23F08003 		bic	r3, r3, #128
 370 0068 0360     		str	r3, [r0]
 371              	.L28:
 195:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 196:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* automatic bus-off management */
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->auto_bus_off_recovery) {
 372              		.loc 1 197 9 is_stmt 1 view .LVU137
 373              		.loc 1 197 40 is_stmt 0 view .LVU138
 374 006a 4B79     		ldrb	r3, [r1, #5]	@ zero_extendqisi2
 375              		.loc 1 197 11 view .LVU139
 376 006c 012B     		cmp	r3, #1
 377 006e 2BD0     		beq	.L45
 198:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ABOR;
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 200:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ABOR;
 378              		.loc 1 200 13 is_stmt 1 view .LVU140
 379 0070 0368     		ldr	r3, [r0]
 380              		.loc 1 200 33 is_stmt 0 view .LVU141
 381 0072 23F04003 		bic	r3, r3, #64
 382 0076 0360     		str	r3, [r0]
 383              	.L30:
 201:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 202:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* automatic wakeup mode */
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->auto_wake_up) {
 384              		.loc 1 203 9 is_stmt 1 view .LVU142
 385              		.loc 1 203 40 is_stmt 0 view .LVU143
 386 0078 8B79     		ldrb	r3, [r1, #6]	@ zero_extendqisi2
 387              		.loc 1 203 11 view .LVU144
 388 007a 012B     		cmp	r3, #1
 389 007c 29D0     		beq	.L46
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_AWU;
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_AWU;
 390              		.loc 1 206 13 is_stmt 1 view .LVU145
 391 007e 0368     		ldr	r3, [r0]
 392              		.loc 1 206 33 is_stmt 0 view .LVU146
 393 0080 23F02003 		bic	r3, r3, #32
 394 0084 0360     		str	r3, [r0]
 395              	.L32:
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* automatic retransmission mode */
 209:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->auto_retrans) {
 396              		.loc 1 209 9 is_stmt 1 view .LVU147
 397              		.loc 1 209 40 is_stmt 0 view .LVU148
 398 0086 CB79     		ldrb	r3, [r1, #7]	@ zero_extendqisi2
 399              		.loc 1 209 11 view .LVU149
 400 0088 012B     		cmp	r3, #1
ARM GAS  C:\Temp\ccJVdXj3.s 			page 12


 401 008a 27D0     		beq	.L47
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_ARD;
 211:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_ARD;
 402              		.loc 1 212 13 is_stmt 1 view .LVU150
 403 008c 0368     		ldr	r3, [r0]
 404              		.loc 1 212 33 is_stmt 0 view .LVU151
 405 008e 43F01003 		orr	r3, r3, #16
 406 0092 0360     		str	r3, [r0]
 407              	.L34:
 213:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* receive FIFO overwrite mode */
 215:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->rec_fifo_overwrite) {
 408              		.loc 1 215 9 is_stmt 1 view .LVU152
 409              		.loc 1 215 40 is_stmt 0 view .LVU153
 410 0094 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 411              		.loc 1 215 11 view .LVU154
 412 0096 012B     		cmp	r3, #1
 413 0098 25D0     		beq	.L48
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_RFOD;
 217:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 218:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_RFOD;
 414              		.loc 1 218 13 is_stmt 1 view .LVU155
 415 009a 0368     		ldr	r3, [r0]
 416              		.loc 1 218 33 is_stmt 0 view .LVU156
 417 009c 43F00803 		orr	r3, r3, #8
 418 00a0 0360     		str	r3, [r0]
 419              	.L36:
 219:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 220:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* transmit FIFO order */
 221:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(ENABLE == can_parameter_init->trans_fifo_order) {
 420              		.loc 1 221 9 is_stmt 1 view .LVU157
 421              		.loc 1 221 40 is_stmt 0 view .LVU158
 422 00a2 4B7A     		ldrb	r3, [r1, #9]	@ zero_extendqisi2
 423              		.loc 1 221 11 view .LVU159
 424 00a4 012B     		cmp	r3, #1
 425 00a6 23D0     		beq	.L49
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) |= CAN_CTL_TFO;
 223:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 224:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             CAN_CTL(can_periph) &= ~CAN_CTL_TFO;
 426              		.loc 1 224 13 is_stmt 1 view .LVU160
 427 00a8 0368     		ldr	r3, [r0]
 428              		.loc 1 224 33 is_stmt 0 view .LVU161
 429 00aa 23F00403 		bic	r3, r3, #4
 430 00ae 0360     		str	r3, [r0]
 431              	.L38:
 225:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 226:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* disable initialize mode */
 227:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) &= ~CAN_CTL_IWMOD;
 432              		.loc 1 227 9 is_stmt 1 view .LVU162
 433 00b0 0368     		ldr	r3, [r0]
 434              		.loc 1 227 29 is_stmt 0 view .LVU163
 435 00b2 23F00103 		bic	r3, r3, #1
 436 00b6 0360     		str	r3, [r0]
 228:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout = CAN_TIMEOUT;
 437              		.loc 1 228 9 is_stmt 1 view .LVU164
 438              	.LVL23:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 13


 229:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the ACK */
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while((CAN_STAT_IWS == (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 439              		.loc 1 230 9 view .LVU165
 228:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout = CAN_TIMEOUT;
 440              		.loc 1 228 17 is_stmt 0 view .LVU166
 441 00b8 4FF6FF73 		movw	r3, #65535
 442              		.loc 1 230 14 view .LVU167
 443 00bc 1EE0     		b	.L39
 444              	.LVL24:
 445              	.L44:
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 446              		.loc 1 192 13 is_stmt 1 view .LVU168
 447 00be 0368     		ldr	r3, [r0]
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 448              		.loc 1 192 33 is_stmt 0 view .LVU169
 449 00c0 43F08003 		orr	r3, r3, #128
 450 00c4 0360     		str	r3, [r0]
 451 00c6 D0E7     		b	.L28
 452              	.L45:
 198:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 453              		.loc 1 198 13 is_stmt 1 view .LVU170
 454 00c8 0368     		ldr	r3, [r0]
 198:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 455              		.loc 1 198 33 is_stmt 0 view .LVU171
 456 00ca 43F04003 		orr	r3, r3, #64
 457 00ce 0360     		str	r3, [r0]
 458 00d0 D2E7     		b	.L30
 459              	.L46:
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 460              		.loc 1 204 13 is_stmt 1 view .LVU172
 461 00d2 0368     		ldr	r3, [r0]
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 462              		.loc 1 204 33 is_stmt 0 view .LVU173
 463 00d4 43F02003 		orr	r3, r3, #32
 464 00d8 0360     		str	r3, [r0]
 465 00da D4E7     		b	.L32
 466              	.L47:
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 467              		.loc 1 210 13 is_stmt 1 view .LVU174
 468 00dc 0368     		ldr	r3, [r0]
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 469              		.loc 1 210 33 is_stmt 0 view .LVU175
 470 00de 23F01003 		bic	r3, r3, #16
 471 00e2 0360     		str	r3, [r0]
 472 00e4 D6E7     		b	.L34
 473              	.L48:
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 474              		.loc 1 216 13 is_stmt 1 view .LVU176
 475 00e6 0368     		ldr	r3, [r0]
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 476              		.loc 1 216 33 is_stmt 0 view .LVU177
 477 00e8 23F00803 		bic	r3, r3, #8
 478 00ec 0360     		str	r3, [r0]
 479 00ee D8E7     		b	.L36
 480              	.L49:
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 481              		.loc 1 222 13 is_stmt 1 view .LVU178
ARM GAS  C:\Temp\ccJVdXj3.s 			page 14


 482 00f0 0368     		ldr	r3, [r0]
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 483              		.loc 1 222 33 is_stmt 0 view .LVU179
 484 00f2 43F00403 		orr	r3, r3, #4
 485 00f6 0360     		str	r3, [r0]
 486 00f8 DAE7     		b	.L38
 487              	.LVL25:
 488              	.L41:
 231:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 489              		.loc 1 231 13 is_stmt 1 view .LVU180
 490              		.loc 1 231 20 is_stmt 0 view .LVU181
 491 00fa 013B     		subs	r3, r3, #1
 492              	.LVL26:
 493              	.L39:
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 494              		.loc 1 230 71 is_stmt 1 view .LVU182
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 495              		.loc 1 230 33 is_stmt 0 view .LVU183
 496 00fc DCF80020 		ldr	r2, [ip]
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 497              		.loc 1 230 71 view .LVU184
 498 0100 12F0010F 		tst	r2, #1
 499 0104 01D0     		beq	.L40
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 500              		.loc 1 230 71 discriminator 1 view .LVU185
 501 0106 002B     		cmp	r3, #0
 502 0108 F7D1     		bne	.L41
 503              	.L40:
 232:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 233:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* check exit initialize mode */
 234:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(0U != timeout) {
 504              		.loc 1 234 9 is_stmt 1 view .LVU186
 505              		.loc 1 234 11 is_stmt 0 view .LVU187
 506 010a 1BB9     		cbnz	r3, .L43
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 507              		.loc 1 169 15 view .LVU188
 508 010c 0020     		movs	r0, #0
 509              	.LVL27:
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 510              		.loc 1 169 15 view .LVU189
 511 010e 7047     		bx	lr
 512              	.LVL28:
 513              	.L42:
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 514              		.loc 1 181 14 view .LVU190
 515 0110 0020     		movs	r0, #0
 516              	.LVL29:
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 517              		.loc 1 181 14 view .LVU191
 518 0112 7047     		bx	lr
 519              	.LVL30:
 520              	.L43:
 235:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = SUCCESS;
 521              		.loc 1 235 18 view .LVU192
 522 0114 0120     		movs	r0, #1
 523              	.LVL31:
 236:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
ARM GAS  C:\Temp\ccJVdXj3.s 			page 15


 237:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return flag;
 524              		.loc 1 238 5 is_stmt 1 view .LVU193
 239:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 525              		.loc 1 239 1 is_stmt 0 view .LVU194
 526 0116 7047     		bx	lr
 527              		.cfi_endproc
 528              	.LFE118:
 530              		.section	.text.can_filter_init,"ax",%progbits
 531              		.align	1
 532              		.global	can_filter_init
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 537              	can_filter_init:
 538              	.LVL32:
 539              	.LFB119:
 240:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 241:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 242:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      initialize CAN filter
 243:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_filter_parameter_init: struct for CAN filter initialization
 244:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_list_high: 0x0000 - 0xFFFF
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_list_low: 0x0000 - 0xFFFF
 246:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_mask_high: 0x0000 - 0xFFFF
 247:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_mask_low: 0x0000 - 0xFFFF
 248:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_fifo_number: CAN_FIFO0, CAN_FIFO1
 249:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_number: 0 - 27
 250:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_mode: CAN_FILTERMODE_MASK, CAN_FILTERMODE_LIST
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_bits: CAN_FILTERBITS_32BIT, CAN_FILTERBITS_16BIT
 252:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        filter_enable: ENABLE or DISABLE
 253:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 254:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 255:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 256:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_filter_init(can_filter_parameter_struct *can_filter_parameter_init)
 257:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 540              		.loc 1 257 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              		.loc 1 257 1 is_stmt 0 view .LVU196
 545 0000 00B5     		push	{lr}
 546              	.LCFI1:
 547              		.cfi_def_cfa_offset 4
 548              		.cfi_offset 14, -4
 258:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t val = 0U;
 549              		.loc 1 258 5 is_stmt 1 view .LVU197
 550              	.LVL33:
 259:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 260:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     val = ((uint32_t)1) << (can_filter_parameter_init->filter_number);
 551              		.loc 1 260 5 view .LVU198
 552              		.loc 1 260 54 is_stmt 0 view .LVU199
 553 0002 4289     		ldrh	r2, [r0, #10]
 554              		.loc 1 260 9 view .LVU200
 555 0004 0123     		movs	r3, #1
 556 0006 9340     		lsls	r3, r3, r2
 557              	.LVL34:
 261:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter lock disable */
ARM GAS  C:\Temp\ccJVdXj3.s 			page 16


 262:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 558              		.loc 1 262 5 is_stmt 1 view .LVU201
 559 0008 434A     		ldr	r2, .L61
 560 000a D2F80016 		ldr	r1, [r2, #1536]
 561              		.loc 1 262 20 is_stmt 0 view .LVU202
 562 000e 41F00101 		orr	r1, r1, #1
 563 0012 C2F80016 		str	r1, [r2, #1536]
 263:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* disable filter */
 264:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FW(CAN0) &= ~(uint32_t)val;
 564              		.loc 1 264 5 is_stmt 1 view .LVU203
 565 0016 D2F81C16 		ldr	r1, [r2, #1564]
 566              		.loc 1 264 21 is_stmt 0 view .LVU204
 567 001a 6FEA030C 		mvn	ip, r3
 568              		.loc 1 264 18 view .LVU205
 569 001e 21EA0301 		bic	r1, r1, r3
 570 0022 C2F81C16 		str	r1, [r2, #1564]
 265:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 266:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter 16 bits */
 267:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FILTERBITS_16BIT == can_filter_parameter_init->filter_bits) {
 571              		.loc 1 267 5 is_stmt 1 view .LVU206
 572              		.loc 1 267 57 is_stmt 0 view .LVU207
 573 0026 C289     		ldrh	r2, [r0, #14]
 574              		.loc 1 267 7 view .LVU208
 575 0028 F2B9     		cbnz	r2, .L51
 268:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set filter 16 bits */
 269:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FSCFG(CAN0) &= ~(uint32_t)val;
 576              		.loc 1 269 9 is_stmt 1 view .LVU209
 577 002a 3B49     		ldr	r1, .L61
 578 002c D1F80C26 		ldr	r2, [r1, #1548]
 579              		.loc 1 269 25 is_stmt 0 view .LVU210
 580 0030 0CEA0202 		and	r2, ip, r2
 581 0034 C1F80C26 		str	r2, [r1, #1548]
 270:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* first 16 bits list and first 16 bits mask or first 16 bits list and second 16 bits list 
 271:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 582              		.loc 1 271 9 is_stmt 1 view .LVU211
 272:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 583              		.loc 1 272 17 is_stmt 0 view .LVU212
 584 0038 B0F806E0 		ldrh	lr, [r0, #6]
 273:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 585              		.loc 1 273 17 view .LVU213
 586 003c 4188     		ldrh	r1, [r0, #2]
 271:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 587              		.loc 1 271 9 view .LVU214
 588 003e 4289     		ldrh	r2, [r0, #10]
 589 0040 02F10062 		add	r2, r2, #134217728
 590 0044 02F6C842 		addw	r2, r2, #3272
 591 0048 D200     		lsls	r2, r2, #3
 272:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 592              		.loc 1 272 104 view .LVU215
 593 004a 41EA0E41 		orr	r1, r1, lr, lsl #16
 271:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BI
 594              		.loc 1 271 68 view .LVU216
 595 004e 1160     		str	r1, [r2]
 274:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* second 16 bits list and second 16 bits mask or third 16 bits list and fourth 16 bits lis
 275:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 596              		.loc 1 275 9 is_stmt 1 view .LVU217
 276:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
ARM GAS  C:\Temp\ccJVdXj3.s 			page 17


 597              		.loc 1 276 17 is_stmt 0 view .LVU218
 598 0050 B0F804E0 		ldrh	lr, [r0, #4]
 277:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16BI
 599              		.loc 1 277 17 view .LVU219
 600 0054 0188     		ldrh	r1, [r0]
 275:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 601              		.loc 1 275 9 view .LVU220
 602 0056 4289     		ldrh	r2, [r0, #10]
 603 0058 02F10062 		add	r2, r2, #134217728
 604 005c 02F6C842 		addw	r2, r2, #3272
 605 0060 D200     		lsls	r2, r2, #3
 276:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 606              		.loc 1 276 105 view .LVU221
 607 0062 41EA0E41 		orr	r1, r1, lr, lsl #16
 275:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 608              		.loc 1 275 68 view .LVU222
 609 0066 5160     		str	r1, [r2, #4]
 610              	.L51:
 278:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 279:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter 32 bits */
 280:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FILTERBITS_32BIT == can_filter_parameter_init->filter_bits) {
 611              		.loc 1 280 5 is_stmt 1 view .LVU223
 612              		.loc 1 280 57 is_stmt 0 view .LVU224
 613 0068 C289     		ldrh	r2, [r0, #14]
 614              		.loc 1 280 7 view .LVU225
 615 006a 012A     		cmp	r2, #1
 616 006c 1FD0     		beq	.L59
 617              	.L52:
 281:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set filter 32 bits */
 282:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FSCFG(CAN0) |= (uint32_t)val;
 283:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* 32 bits list or first 32 bits list */
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FDATA0(CAN0, can_filter_parameter_init->filter_number) = \
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 287:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* 32 bits mask or second 32 bits list */
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FDATA1(CAN0, can_filter_parameter_init->filter_number) = \
 289:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 291:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 292:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 293:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter mode */
 294:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FILTERMODE_MASK == can_filter_parameter_init->filter_mode) {
 618              		.loc 1 294 5 is_stmt 1 view .LVU226
 619              		.loc 1 294 56 is_stmt 0 view .LVU227
 620 006e 8289     		ldrh	r2, [r0, #12]
 621              		.loc 1 294 7 view .LVU228
 622 0070 002A     		cmp	r2, #0
 623 0072 3BD1     		bne	.L53
 295:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* mask mode */
 296:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FMCFG(CAN0) &= ~(uint32_t)val;
 624              		.loc 1 296 9 is_stmt 1 view .LVU229
 625 0074 2849     		ldr	r1, .L61
 626 0076 D1F80426 		ldr	r2, [r1, #1540]
 627              		.loc 1 296 25 is_stmt 0 view .LVU230
 628 007a 0CEA0202 		and	r2, ip, r2
 629 007e C1F80426 		str	r2, [r1, #1540]
 630              	.L54:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 18


 297:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 298:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* list mode */
 299:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FMCFG(CAN0) |= (uint32_t)val;
 300:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 301:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 302:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter FIFO */
 303:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FIFO0 == (can_filter_parameter_init->filter_fifo_number)) {
 631              		.loc 1 303 5 is_stmt 1 view .LVU231
 632              		.loc 1 303 47 is_stmt 0 view .LVU232
 633 0082 0289     		ldrh	r2, [r0, #8]
 634              		.loc 1 303 7 view .LVU233
 635 0084 002A     		cmp	r2, #0
 636 0086 38D1     		bne	.L55
 304:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* FIFO0 */
 305:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FAFIFO(CAN0) &= ~(uint32_t)val;
 637              		.loc 1 305 9 is_stmt 1 view .LVU234
 638 0088 2349     		ldr	r1, .L61
 639 008a D1F81426 		ldr	r2, [r1, #1556]
 640              		.loc 1 305 26 is_stmt 0 view .LVU235
 641 008e 0CEA0202 		and	r2, ip, r2
 642 0092 C1F81426 		str	r2, [r1, #1556]
 643              	.L56:
 306:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 307:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* FIFO1 */
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FAFIFO(CAN0) |= (uint32_t)val;
 309:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 310:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 311:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter working */
 312:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(ENABLE == can_filter_parameter_init->filter_enable) {
 644              		.loc 1 312 5 is_stmt 1 view .LVU236
 645              		.loc 1 312 43 is_stmt 0 view .LVU237
 646 0096 027C     		ldrb	r2, [r0, #16]	@ zero_extendqisi2
 647              		.loc 1 312 7 view .LVU238
 648 0098 012A     		cmp	r2, #1
 649 009a 35D0     		beq	.L60
 650              	.LVL35:
 651              	.L57:
 313:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_FW(CAN0) |= (uint32_t)val;
 315:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 316:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 317:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter lock enable */
 318:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 652              		.loc 1 318 5 is_stmt 1 view .LVU239
 653 009c 1E4A     		ldr	r2, .L61
 654 009e D2F80036 		ldr	r3, [r2, #1536]
 655              		.loc 1 318 20 is_stmt 0 view .LVU240
 656 00a2 23F00103 		bic	r3, r3, #1
 657 00a6 C2F80036 		str	r3, [r2, #1536]
 319:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 658              		.loc 1 319 1 view .LVU241
 659 00aa 5DF804FB 		ldr	pc, [sp], #4
 660              	.LVL36:
 661              	.L59:
 282:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* 32 bits list or first 32 bits list */
 662              		.loc 1 282 9 is_stmt 1 view .LVU242
 663 00ae 1A49     		ldr	r1, .L61
ARM GAS  C:\Temp\ccJVdXj3.s 			page 19


 664 00b0 D1F80C26 		ldr	r2, [r1, #1548]
 282:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* 32 bits list or first 32 bits list */
 665              		.loc 1 282 25 is_stmt 0 view .LVU243
 666 00b4 1A43     		orrs	r2, r2, r3
 667 00b6 C1F80C26 		str	r2, [r1, #1548]
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 668              		.loc 1 284 9 is_stmt 1 view .LVU244
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 669              		.loc 1 285 17 is_stmt 0 view .LVU245
 670 00ba B0F800E0 		ldrh	lr, [r0]
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* 32 bits mask or second 32 bits list */
 671              		.loc 1 286 17 view .LVU246
 672 00be 4188     		ldrh	r1, [r0, #2]
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 673              		.loc 1 284 9 view .LVU247
 674 00c0 4289     		ldrh	r2, [r0, #10]
 675 00c2 02F10062 		add	r2, r2, #134217728
 676 00c6 02F6C842 		addw	r2, r2, #3272
 677 00ca D200     		lsls	r2, r2, #3
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_list_low) & CAN_FILTER_MASK_16BIT
 678              		.loc 1 285 105 view .LVU248
 679 00cc 41EA0E41 		orr	r1, r1, lr, lsl #16
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_list_high) & CAN_FILTER_MASK_16B
 680              		.loc 1 284 68 view .LVU249
 681 00d0 1160     		str	r1, [r2]
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 682              		.loc 1 288 9 is_stmt 1 view .LVU250
 289:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 683              		.loc 1 289 17 is_stmt 0 view .LVU251
 684 00d2 B0F804E0 		ldrh	lr, [r0, #4]
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 685              		.loc 1 290 17 view .LVU252
 686 00d6 C188     		ldrh	r1, [r0, #6]
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 687              		.loc 1 288 9 view .LVU253
 688 00d8 4289     		ldrh	r2, [r0, #10]
 689 00da 02F10062 		add	r2, r2, #134217728
 690 00de 02F6C842 		addw	r2, r2, #3272
 691 00e2 D200     		lsls	r2, r2, #3
 289:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_LOW((can_filter_parameter_init->filter_mask_low) & CAN_FILTER_MASK_16BIT
 692              		.loc 1 289 105 view .LVU254
 693 00e4 41EA0E41 		orr	r1, r1, lr, lsl #16
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 FDATA_MASK_HIGH((can_filter_parameter_init->filter_mask_high) & CAN_FILTER_MASK_16B
 694              		.loc 1 288 68 view .LVU255
 695 00e8 5160     		str	r1, [r2, #4]
 696 00ea C0E7     		b	.L52
 697              	.L53:
 299:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 698              		.loc 1 299 9 is_stmt 1 view .LVU256
 699 00ec 0A49     		ldr	r1, .L61
 700 00ee D1F80426 		ldr	r2, [r1, #1540]
 299:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 701              		.loc 1 299 25 is_stmt 0 view .LVU257
 702 00f2 1A43     		orrs	r2, r2, r3
 703 00f4 C1F80426 		str	r2, [r1, #1540]
 704 00f8 C3E7     		b	.L54
 705              	.L55:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 20


 308:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 706              		.loc 1 308 9 is_stmt 1 view .LVU258
 707 00fa 0749     		ldr	r1, .L61
 708 00fc D1F81426 		ldr	r2, [r1, #1556]
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 709              		.loc 1 308 26 is_stmt 0 view .LVU259
 710 0100 1A43     		orrs	r2, r2, r3
 711 0102 C1F81426 		str	r2, [r1, #1556]
 712 0106 C6E7     		b	.L56
 713              	.L60:
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 714              		.loc 1 314 9 is_stmt 1 view .LVU260
 715 0108 0349     		ldr	r1, .L61
 716 010a D1F81C26 		ldr	r2, [r1, #1564]
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 717              		.loc 1 314 22 is_stmt 0 view .LVU261
 718 010e 1343     		orrs	r3, r3, r2
 719              	.LVL37:
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 720              		.loc 1 314 22 view .LVU262
 721 0110 C1F81C36 		str	r3, [r1, #1564]
 722 0114 C2E7     		b	.L57
 723              	.L62:
 724 0116 00BF     		.align	2
 725              	.L61:
 726 0118 00600040 		.word	1073766400
 727              		.cfi_endproc
 728              	.LFE119:
 730              		.section	.text.can1_filter_start_bank,"ax",%progbits
 731              		.align	1
 732              		.global	can1_filter_start_bank
 733              		.syntax unified
 734              		.thumb
 735              		.thumb_func
 737              	can1_filter_start_bank:
 738              	.LVL38:
 739              	.LFB120:
 320:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 321:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 322:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      set CAN1 filter start bank number
 323:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  start_bank: CAN1 start bank number
 324:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 325:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        (1..27)
 326:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 327:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 328:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 329:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can1_filter_start_bank(uint8_t start_bank)
 330:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 740              		.loc 1 330 1 is_stmt 1 view -0
 741              		.cfi_startproc
 742              		@ args = 0, pretend = 0, frame = 0
 743              		@ frame_needed = 0, uses_anonymous_args = 0
 744              		@ link register save eliminated.
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter lock disable */
 332:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) |= CAN_FCTL_FLD;
 745              		.loc 1 332 5 view .LVU264
 746 0000 0D4B     		ldr	r3, .L64
ARM GAS  C:\Temp\ccJVdXj3.s 			page 21


 747 0002 D3F80026 		ldr	r2, [r3, #1536]
 748              		.loc 1 332 20 is_stmt 0 view .LVU265
 749 0006 42F00102 		orr	r2, r2, #1
 750 000a C3F80026 		str	r2, [r3, #1536]
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set CAN1 filter start number */
 334:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) &= ~(uint32_t)CAN_FCTL_HBC1F;
 751              		.loc 1 334 5 is_stmt 1 view .LVU266
 752 000e D3F80026 		ldr	r2, [r3, #1536]
 753              		.loc 1 334 20 is_stmt 0 view .LVU267
 754 0012 22F47C52 		bic	r2, r2, #16128
 755 0016 C3F80026 		str	r2, [r3, #1536]
 335:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) |= FCTL_HBC1F(start_bank);
 756              		.loc 1 335 5 is_stmt 1 view .LVU268
 757 001a D3F80026 		ldr	r2, [r3, #1536]
 758              		.loc 1 335 23 is_stmt 0 view .LVU269
 759 001e 0002     		lsls	r0, r0, #8
 760              	.LVL39:
 761              		.loc 1 335 23 view .LVU270
 762 0020 00F47C50 		and	r0, r0, #16128
 763              		.loc 1 335 20 view .LVU271
 764 0024 0243     		orrs	r2, r2, r0
 765 0026 C3F80026 		str	r2, [r3, #1536]
 336:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filter lock enable */
 337:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_FCTL(CAN0) &= ~CAN_FCTL_FLD;
 766              		.loc 1 337 5 is_stmt 1 view .LVU272
 767 002a D3F80026 		ldr	r2, [r3, #1536]
 768              		.loc 1 337 20 is_stmt 0 view .LVU273
 769 002e 22F00102 		bic	r2, r2, #1
 770 0032 C3F80026 		str	r2, [r3, #1536]
 338:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 771              		.loc 1 338 1 view .LVU274
 772 0036 7047     		bx	lr
 773              	.L65:
 774              		.align	2
 775              	.L64:
 776 0038 00600040 		.word	1073766400
 777              		.cfi_endproc
 778              	.LFE120:
 780              		.section	.text.can_debug_freeze_enable,"ax",%progbits
 781              		.align	1
 782              		.global	can_debug_freeze_enable
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 787              	can_debug_freeze_enable:
 788              	.LVL40:
 789              	.LFB121:
 339:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 341:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      enable CAN debug freeze
 342:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 343:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 344:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 346:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 347:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_debug_freeze_enable(uint32_t can_periph)
 348:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
ARM GAS  C:\Temp\ccJVdXj3.s 			page 22


 790              		.loc 1 348 1 is_stmt 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		.loc 1 348 1 is_stmt 0 view .LVU276
 795 0000 08B5     		push	{r3, lr}
 796              	.LCFI2:
 797              		.cfi_def_cfa_offset 8
 798              		.cfi_offset 3, -8
 799              		.cfi_offset 14, -4
 349:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set DFZ bit */
 350:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_DFZ;
 800              		.loc 1 350 5 is_stmt 1 view .LVU277
 801 0002 0368     		ldr	r3, [r0]
 802              		.loc 1 350 25 is_stmt 0 view .LVU278
 803 0004 43F48033 		orr	r3, r3, #65536
 804 0008 0360     		str	r3, [r0]
 351:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #ifdef GD32F30X_CL
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
 353:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 354:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 355:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_enable(DBG_CAN1_HOLD);
 356:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 357:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #else
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
 805              		.loc 1 358 5 is_stmt 1 view .LVU279
 806              		.loc 1 358 7 is_stmt 0 view .LVU280
 807 000a 044B     		ldr	r3, .L70
 808 000c 9842     		cmp	r0, r3
 809 000e 00D0     		beq	.L69
 810              	.LVL41:
 811              	.L66:
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #endif
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 812              		.loc 1 362 1 view .LVU281
 813 0010 08BD     		pop	{r3, pc}
 814              	.LVL42:
 815              	.L69:
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 816              		.loc 1 359 9 is_stmt 1 view .LVU282
 817 0012 4FF48770 		mov	r0, #270
 818              	.LVL43:
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_enable(DBG_CAN0_HOLD);
 819              		.loc 1 359 9 is_stmt 0 view .LVU283
 820 0016 FFF7FEFF 		bl	dbg_periph_enable
 821              	.LVL44:
 822              		.loc 1 362 1 view .LVU284
 823 001a F9E7     		b	.L66
 824              	.L71:
 825              		.align	2
 826              	.L70:
 827 001c 00640040 		.word	1073767424
 828              		.cfi_endproc
 829              	.LFE121:
 831              		.section	.text.can_debug_freeze_disable,"ax",%progbits
ARM GAS  C:\Temp\ccJVdXj3.s 			page 23


 832              		.align	1
 833              		.global	can_debug_freeze_disable
 834              		.syntax unified
 835              		.thumb
 836              		.thumb_func
 838              	can_debug_freeze_disable:
 839              	.LVL45:
 840              	.LFB122:
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 364:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      disable CAN debug freeze
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 368:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 369:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 370:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 371:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_debug_freeze_disable(uint32_t can_periph)
 372:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 841              		.loc 1 372 1 is_stmt 1 view -0
 842              		.cfi_startproc
 843              		@ args = 0, pretend = 0, frame = 0
 844              		@ frame_needed = 0, uses_anonymous_args = 0
 845              		.loc 1 372 1 is_stmt 0 view .LVU286
 846 0000 08B5     		push	{r3, lr}
 847              	.LCFI3:
 848              		.cfi_def_cfa_offset 8
 849              		.cfi_offset 3, -8
 850              		.cfi_offset 14, -4
 373:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set DFZ bit */
 374:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_DFZ;
 851              		.loc 1 374 5 is_stmt 1 view .LVU287
 852 0002 0368     		ldr	r3, [r0]
 853              		.loc 1 374 25 is_stmt 0 view .LVU288
 854 0004 23F48033 		bic	r3, r3, #65536
 855 0008 0360     		str	r3, [r0]
 375:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #ifdef GD32F30X_CL
 376:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
 377:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 378:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_disable(DBG_CAN1_HOLD);
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 381:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #else
 382:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN0 == can_periph) {
 856              		.loc 1 382 5 is_stmt 1 view .LVU289
 857              		.loc 1 382 7 is_stmt 0 view .LVU290
 858 000a 044B     		ldr	r3, .L76
 859 000c 9842     		cmp	r0, r3
 860 000e 00D0     		beq	.L75
 861              	.LVL46:
 862              	.L72:
 383:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 385:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** #endif
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 863              		.loc 1 386 1 view .LVU291
 864 0010 08BD     		pop	{r3, pc}
 865              	.LVL47:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 24


 866              	.L75:
 383:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 867              		.loc 1 383 9 is_stmt 1 view .LVU292
 868 0012 4FF48770 		mov	r0, #270
 869              	.LVL48:
 383:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         dbg_periph_disable(DBG_CAN0_HOLD);
 870              		.loc 1 383 9 is_stmt 0 view .LVU293
 871 0016 FFF7FEFF 		bl	dbg_periph_disable
 872              	.LVL49:
 873              		.loc 1 386 1 view .LVU294
 874 001a F9E7     		b	.L72
 875              	.L77:
 876              		.align	2
 877              	.L76:
 878 001c 00640040 		.word	1073767424
 879              		.cfi_endproc
 880              	.LFE122:
 882              		.section	.text.can_time_trigger_mode_enable,"ax",%progbits
 883              		.align	1
 884              		.global	can_time_trigger_mode_enable
 885              		.syntax unified
 886              		.thumb
 887              		.thumb_func
 889              	can_time_trigger_mode_enable:
 890              	.LVL50:
 891              	.LFB123:
 387:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 388:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 389:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      enable CAN time trigger mode
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 391:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 392:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 394:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 395:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_time_trigger_mode_enable(uint32_t can_periph)
 396:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 892              		.loc 1 396 1 is_stmt 1 view -0
 893              		.cfi_startproc
 894              		@ args = 0, pretend = 0, frame = 0
 895              		@ frame_needed = 0, uses_anonymous_args = 0
 896              		@ link register save eliminated.
 397:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t mailbox_number;
 897              		.loc 1 397 5 view .LVU296
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 399:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* enable the TTC mode */
 400:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) |= CAN_CTL_TTC;
 898              		.loc 1 400 5 view .LVU297
 899 0000 0368     		ldr	r3, [r0]
 900              		.loc 1 400 25 is_stmt 0 view .LVU298
 901 0002 43F08003 		orr	r3, r3, #128
 902 0006 0360     		str	r3, [r0]
 401:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* enable time stamp */
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++) {
 903              		.loc 1 402 5 is_stmt 1 view .LVU299
 904              	.LVL51:
 905              		.loc 1 402 24 is_stmt 0 view .LVU300
 906 0008 0023     		movs	r3, #0
ARM GAS  C:\Temp\ccJVdXj3.s 			page 25


 907              		.loc 1 402 5 view .LVU301
 908 000a 09E0     		b	.L79
 909              	.LVL52:
 910              	.L80:
 403:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 911              		.loc 1 403 9 is_stmt 1 discriminator 3 view .LVU302
 912 000c 00EB0311 		add	r1, r0, r3, lsl #4
 913 0010 D1F88421 		ldr	r2, [r1, #388]
 914              		.loc 1 403 45 is_stmt 0 discriminator 3 view .LVU303
 915 0014 42F48072 		orr	r2, r2, #256
 916 0018 C1F88421 		str	r2, [r1, #388]
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 917              		.loc 1 402 65 is_stmt 1 discriminator 3 view .LVU304
 918 001c 0133     		adds	r3, r3, #1
 919              	.LVL53:
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 920              		.loc 1 402 65 is_stmt 0 discriminator 3 view .LVU305
 921 001e DBB2     		uxtb	r3, r3
 922              	.LVL54:
 923              	.L79:
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) |= CAN_TMP_TSEN;
 924              		.loc 1 402 45 is_stmt 1 discriminator 1 view .LVU306
 925 0020 022B     		cmp	r3, #2
 926 0022 F3D9     		bls	.L80
 404:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 405:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 927              		.loc 1 405 1 is_stmt 0 view .LVU307
 928 0024 7047     		bx	lr
 929              		.cfi_endproc
 930              	.LFE123:
 932              		.section	.text.can_time_trigger_mode_disable,"ax",%progbits
 933              		.align	1
 934              		.global	can_time_trigger_mode_disable
 935              		.syntax unified
 936              		.thumb
 937              		.thumb_func
 939              	can_time_trigger_mode_disable:
 940              	.LVL55:
 941              	.LFB124:
 406:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 407:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 408:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      disable CAN time trigger mode
 409:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 410:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 412:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 413:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 414:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_time_trigger_mode_disable(uint32_t can_periph)
 415:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 942              		.loc 1 415 1 is_stmt 1 view -0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 416:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t mailbox_number;
 947              		.loc 1 416 5 view .LVU309
 417:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
ARM GAS  C:\Temp\ccJVdXj3.s 			page 26


 418:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* disable the TTC mode */
 419:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_TTC;
 948              		.loc 1 419 5 view .LVU310
 949 0000 0368     		ldr	r3, [r0]
 950              		.loc 1 419 25 is_stmt 0 view .LVU311
 951 0002 23F08003 		bic	r3, r3, #128
 952 0006 0360     		str	r3, [r0]
 420:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* reset TSEN bits */
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     for(mailbox_number = 0U; mailbox_number < 3U; mailbox_number++) {
 953              		.loc 1 421 5 is_stmt 1 view .LVU312
 954              	.LVL56:
 955              		.loc 1 421 24 is_stmt 0 view .LVU313
 956 0008 0023     		movs	r3, #0
 957              		.loc 1 421 5 view .LVU314
 958 000a 09E0     		b	.L82
 959              	.LVL57:
 960              	.L83:
 422:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 961              		.loc 1 422 9 is_stmt 1 discriminator 3 view .LVU315
 962 000c 00EB0311 		add	r1, r0, r3, lsl #4
 963 0010 D1F88421 		ldr	r2, [r1, #388]
 964              		.loc 1 422 45 is_stmt 0 discriminator 3 view .LVU316
 965 0014 22F48072 		bic	r2, r2, #256
 966 0018 C1F88421 		str	r2, [r1, #388]
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 967              		.loc 1 421 65 is_stmt 1 discriminator 3 view .LVU317
 968 001c 0133     		adds	r3, r3, #1
 969              	.LVL58:
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 970              		.loc 1 421 65 is_stmt 0 discriminator 3 view .LVU318
 971 001e DBB2     		uxtb	r3, r3
 972              	.LVL59:
 973              	.L82:
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_TSEN;
 974              		.loc 1 421 45 is_stmt 1 discriminator 1 view .LVU319
 975 0020 022B     		cmp	r3, #2
 976 0022 F3D9     		bls	.L83
 423:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 424:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 977              		.loc 1 424 1 is_stmt 0 view .LVU320
 978 0024 7047     		bx	lr
 979              		.cfi_endproc
 980              	.LFE124:
 982              		.section	.text.can_message_transmit,"ax",%progbits
 983              		.align	1
 984              		.global	can_message_transmit
 985              		.syntax unified
 986              		.thumb
 987              		.thumb_func
 989              	can_message_transmit:
 990              	.LVL60:
 991              	.LFB125:
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 426:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief       transmit CAN message
 428:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 429:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
ARM GAS  C:\Temp\ccJVdXj3.s 			page 27


 430:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  transmit_message: struct for CAN transmit message
 431:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_sfid: 0x00000000 - 0x000007FF
 432:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_efid: 0x00000000 - 0x1FFFFFFF
 433:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 434:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 435:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_dlen: 0 - 8
 436:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        tx_data[]: 0x00 - 0xFF
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 438:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     mailbox_number
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 440:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** uint8_t can_message_transmit(uint32_t can_periph, can_trasnmit_message_struct *transmit_message)
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 992              		.loc 1 441 1 is_stmt 1 view -0
 993              		.cfi_startproc
 994              		@ args = 0, pretend = 0, frame = 0
 995              		@ frame_needed = 0, uses_anonymous_args = 0
 996              		@ link register save eliminated.
 997              		.loc 1 441 1 is_stmt 0 view .LVU322
 998 0000 0346     		mov	r3, r0
 442:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 999              		.loc 1 442 5 is_stmt 1 view .LVU323
 1000              	.LVL61:
 443:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 444:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* select one empty mailbox */
 445:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_TSTAT_TME0 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME0)) {
 1001              		.loc 1 445 5 view .LVU324
 1002              		.loc 1 445 27 is_stmt 0 view .LVU325
 1003 0002 8268     		ldr	r2, [r0, #8]
 1004              		.loc 1 445 7 view .LVU326
 1005 0004 12F0806F 		tst	r2, #67108864
 1006 0008 09D1     		bne	.L89
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_MAILBOX0;
 447:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_TSTAT_TME1 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME1)) {
 1007              		.loc 1 447 12 is_stmt 1 view .LVU327
 1008              		.loc 1 447 34 is_stmt 0 view .LVU328
 1009 000a 8268     		ldr	r2, [r0, #8]
 1010              		.loc 1 447 14 view .LVU329
 1011 000c 12F0006F 		tst	r2, #134217728
 1012 0010 4FD1     		bne	.L90
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_MAILBOX1;
 449:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)) {
 1013              		.loc 1 449 12 is_stmt 1 view .LVU330
 1014              		.loc 1 449 34 is_stmt 0 view .LVU331
 1015 0012 8268     		ldr	r2, [r0, #8]
 1016              		.loc 1 449 14 view .LVU332
 1017 0014 12F0805F 		tst	r2, #268435456
 1018 0018 5AD0     		beq	.L91
 450:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_MAILBOX2;
 1019              		.loc 1 450 24 view .LVU333
 1020 001a 0220     		movs	r0, #2
 1021              	.LVL62:
 1022              		.loc 1 450 24 view .LVU334
 1023 001c 00E0     		b	.L85
 1024              	.LVL63:
 1025              	.L89:
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_MAILBOX0;
 1026              		.loc 1 446 24 view .LVU335
ARM GAS  C:\Temp\ccJVdXj3.s 			page 28


 1027 001e 0020     		movs	r0, #0
 1028              	.LVL64:
 1029              	.L85:
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t mailbox_number = CAN_MAILBOX0;
 1030              		.loc 1 441 1 view .LVU336
 1031 0020 30B4     		push	{r4, r5}
 1032              	.LCFI4:
 1033              		.cfi_def_cfa_offset 8
 1034              		.cfi_offset 4, -8
 1035              		.cfi_offset 5, -4
 1036              	.LVL65:
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 452:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         mailbox_number = CAN_NOMAILBOX;
 453:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 454:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* return no mailbox empty */
 455:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_NOMAILBOX == mailbox_number) {
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return CAN_NOMAILBOX;
 457:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 459:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMI(can_periph, mailbox_number) &= CAN_TMI_TEN;
 1037              		.loc 1 459 5 is_stmt 1 view .LVU337
 1038 0022 03EB0013 		add	r3, r3, r0, lsl #4
 1039              	.LVL66:
 1040              		.loc 1 459 5 is_stmt 0 view .LVU338
 1041 0026 D3F88021 		ldr	r2, [r3, #384]
 1042              		.loc 1 459 41 view .LVU339
 1043 002a 02F00102 		and	r2, r2, #1
 1044 002e C3F88021 		str	r2, [r3, #384]
 460:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FF_STANDARD == transmit_message->tx_ff) {
 1045              		.loc 1 460 5 is_stmt 1 view .LVU340
 1046              		.loc 1 460 43 is_stmt 0 view .LVU341
 1047 0032 0A7A     		ldrb	r2, [r1, #8]	@ zero_extendqisi2
 1048              		.loc 1 460 7 view .LVU342
 1049 0034 002A     		cmp	r2, #0
 1050 0036 3ED1     		bne	.L87
 461:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set transmit mailbox standard identifier */
 462:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_SFID(transmit_message->tx_sfid) | \
 1051              		.loc 1 462 9 is_stmt 1 view .LVU343
 1052 0038 D3F88021 		ldr	r2, [r3, #384]
 463:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ft);
 1053              		.loc 1 463 64 is_stmt 0 view .LVU344
 1054 003c 4C7A     		ldrb	r4, [r1, #9]	@ zero_extendqisi2
 462:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ft);
 1055              		.loc 1 462 48 view .LVU345
 1056 003e 0D68     		ldr	r5, [r1]
 1057 0040 44EA4554 		orr	r4, r4, r5, lsl #21
 462:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ft);
 1058              		.loc 1 462 45 view .LVU346
 1059 0044 2243     		orrs	r2, r2, r4
 1060 0046 C3F88021 		str	r2, [r3, #384]
 1061              	.L88:
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 465:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set transmit mailbox extended identifier */
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TMI(can_periph, mailbox_number) |= (uint32_t)(TMI_EFID(transmit_message->tx_efid) | \
 467:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ft);
 469:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
ARM GAS  C:\Temp\ccJVdXj3.s 			page 29


 470:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set the data length */
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMP(can_periph, mailbox_number) &= ~CAN_TMP_DLENC;
 1062              		.loc 1 471 5 is_stmt 1 view .LVU347
 1063 004a D3F88421 		ldr	r2, [r3, #388]
 1064              		.loc 1 471 41 is_stmt 0 view .LVU348
 1065 004e 22F00F02 		bic	r2, r2, #15
 1066 0052 C3F88421 		str	r2, [r3, #388]
 472:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMP(can_periph, mailbox_number) |= transmit_message->tx_dlen;
 1067              		.loc 1 472 5 is_stmt 1 view .LVU349
 1068 0056 D3F88421 		ldr	r2, [r3, #388]
 1069              		.loc 1 472 60 is_stmt 0 view .LVU350
 1070 005a 91F80AC0 		ldrb	ip, [r1, #10]	@ zero_extendqisi2
 1071              		.loc 1 472 41 view .LVU351
 1072 005e 42EA0C02 		orr	r2, r2, ip
 1073 0062 C3F88421 		str	r2, [r3, #388]
 473:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* set the data */
 474:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMDATA0(can_periph, mailbox_number) = TMDATA0_DB3(transmit_message->tx_data[3]) | \
 1074              		.loc 1 474 5 is_stmt 1 view .LVU352
 1075              		.loc 1 474 47 is_stmt 0 view .LVU353
 1076 0066 91F80EC0 		ldrb	ip, [r1, #14]	@ zero_extendqisi2
 475:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1077              		.loc 1 475 13 view .LVU354
 1078 006a 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
 1079 006c 1204     		lsls	r2, r2, #16
 474:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1080              		.loc 1 474 89 view .LVU355
 1081 006e 42EA0C62 		orr	r2, r2, ip, lsl #24
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1082              		.loc 1 476 13 view .LVU356
 1083 0072 91F80CC0 		ldrb	ip, [r1, #12]	@ zero_extendqisi2
 475:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1084              		.loc 1 475 55 view .LVU357
 1085 0076 42EA0C22 		orr	r2, r2, ip, lsl #8
 477:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB0(transmit_message->tx_data[0]);
 1086              		.loc 1 477 13 view .LVU358
 1087 007a 91F80BC0 		ldrb	ip, [r1, #11]	@ zero_extendqisi2
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB1(transmit_message->tx_data[1]) | \
 1088              		.loc 1 476 55 view .LVU359
 1089 007e 42EA0C02 		orr	r2, r2, ip
 474:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA0_DB2(transmit_message->tx_data[2]) | \
 1090              		.loc 1 474 45 view .LVU360
 1091 0082 C3F88821 		str	r2, [r3, #392]
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1092              		.loc 1 478 5 is_stmt 1 view .LVU361
 1093              		.loc 1 478 47 is_stmt 0 view .LVU362
 1094 0086 91F812C0 		ldrb	ip, [r1, #18]	@ zero_extendqisi2
 479:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1095              		.loc 1 479 13 view .LVU363
 1096 008a 4A7C     		ldrb	r2, [r1, #17]	@ zero_extendqisi2
 1097 008c 1204     		lsls	r2, r2, #16
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMDATA1(can_periph, mailbox_number) = TMDATA1_DB7(transmit_message->tx_data[7]) | \
 1098              		.loc 1 478 89 view .LVU364
 1099 008e 42EA0C62 		orr	r2, r2, ip, lsl #24
 480:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1100              		.loc 1 480 13 view .LVU365
 1101 0092 91F810C0 		ldrb	ip, [r1, #16]	@ zero_extendqisi2
 479:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
ARM GAS  C:\Temp\ccJVdXj3.s 			page 30


 1102              		.loc 1 479 55 view .LVU366
 1103 0096 42EA0C22 		orr	r2, r2, ip, lsl #8
 481:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB4(transmit_message->tx_data[4]);
 1104              		.loc 1 481 13 view .LVU367
 1105 009a C97B     		ldrb	r1, [r1, #15]	@ zero_extendqisi2
 1106              	.LVL67:
 480:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB5(transmit_message->tx_data[5]) | \
 1107              		.loc 1 480 55 view .LVU368
 1108 009c 0A43     		orrs	r2, r2, r1
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             TMDATA1_DB6(transmit_message->tx_data[6]) | \
 1109              		.loc 1 478 45 view .LVU369
 1110 009e C3F88C21 		str	r2, [r3, #396]
 482:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* enable transmission */
 483:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_TMI(can_periph, mailbox_number) |= CAN_TMI_TEN;
 1111              		.loc 1 483 5 is_stmt 1 view .LVU370
 1112 00a2 D3F88021 		ldr	r2, [r3, #384]
 1113              		.loc 1 483 41 is_stmt 0 view .LVU371
 1114 00a6 42F00102 		orr	r2, r2, #1
 1115 00aa C3F88021 		str	r2, [r3, #384]
 484:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 485:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return mailbox_number;
 1116              		.loc 1 485 5 is_stmt 1 view .LVU372
 486:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1117              		.loc 1 486 1 is_stmt 0 view .LVU373
 1118 00ae 30BC     		pop	{r4, r5}
 1119              	.LCFI5:
 1120              		.cfi_restore 5
 1121              		.cfi_restore 4
 1122              		.cfi_def_cfa_offset 0
 1123 00b0 7047     		bx	lr
 1124              	.LVL68:
 1125              	.L90:
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)) {
 1126              		.loc 1 448 24 view .LVU374
 1127 00b2 0120     		movs	r0, #1
 1128              	.LVL69:
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_TSTAT_TME2 == (CAN_TSTAT(can_periph)&CAN_TSTAT_TME2)) {
 1129              		.loc 1 448 24 view .LVU375
 1130 00b4 B4E7     		b	.L85
 1131              	.LVL70:
 1132              	.L87:
 1133              	.LCFI6:
 1134              		.cfi_def_cfa_offset 8
 1135              		.cfi_offset 4, -8
 1136              		.cfi_offset 5, -4
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 1137              		.loc 1 466 9 is_stmt 1 view .LVU376
 1138 00b6 D3F88041 		ldr	r4, [r3, #384]
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 1139              		.loc 1 466 95 is_stmt 0 view .LVU377
 1140 00ba 4D68     		ldr	r5, [r1, #4]
 1141 00bc 42EAC502 		orr	r2, r2, r5, lsl #3
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1142              		.loc 1 468 64 view .LVU378
 1143 00c0 91F809C0 		ldrb	ip, [r1, #9]	@ zero_extendqisi2
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 1144              		.loc 1 466 48 view .LVU379
ARM GAS  C:\Temp\ccJVdXj3.s 			page 31


 1145 00c4 42EA0C02 		orr	r2, r2, ip
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                                                transmit_message->tx_ff | \
 1146              		.loc 1 466 45 view .LVU380
 1147 00c8 2243     		orrs	r2, r2, r4
 1148 00ca C3F88021 		str	r2, [r3, #384]
 1149 00ce BCE7     		b	.L88
 1150              	.LVL71:
 1151              	.L91:
 1152              	.LCFI7:
 1153              		.cfi_def_cfa_offset 0
 1154              		.cfi_restore 4
 1155              		.cfi_restore 5
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1156              		.loc 1 456 16 view .LVU381
 1157 00d0 0320     		movs	r0, #3
 1158              	.LVL72:
 1159              		.loc 1 486 1 view .LVU382
 1160 00d2 7047     		bx	lr
 1161              		.cfi_endproc
 1162              	.LFE125:
 1164              		.section	.text.can_transmit_states,"ax",%progbits
 1165              		.align	1
 1166              		.global	can_transmit_states
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1171              	can_transmit_states:
 1172              	.LVL73:
 1173              	.LFB126:
 487:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 488:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 489:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN transmit state
 490:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 491:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 492:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  mailbox_number
 493:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 494:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MAILBOX(x=0,1,2)
 495:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 496:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     can_transmit_state_enum
 497:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 498:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** can_transmit_state_enum can_transmit_states(uint32_t can_periph, uint8_t mailbox_number)
 499:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1174              		.loc 1 499 1 is_stmt 1 view -0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178              		@ link register save eliminated.
 500:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     can_transmit_state_enum state = CAN_TRANSMIT_FAILED;
 1179              		.loc 1 500 5 view .LVU384
 501:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t val = 0U;
 1180              		.loc 1 501 5 view .LVU385
 502:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 503:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* check selected mailbox state */
 504:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     switch(mailbox_number) {
 1181              		.loc 1 504 5 view .LVU386
 1182 0000 0129     		cmp	r1, #1
 1183 0002 17D0     		beq	.L96
ARM GAS  C:\Temp\ccJVdXj3.s 			page 32


 1184 0004 0229     		cmp	r1, #2
 1185 0006 19D0     		beq	.L97
 1186 0008 09B1     		cbz	r1, .L106
 1187 000a 0220     		movs	r0, #2
 1188              	.LVL74:
 1189              		.loc 1 504 5 is_stmt 0 view .LVU387
 1190 000c 7047     		bx	lr
 1191              	.LVL75:
 1192              	.L106:
 505:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox0 */
 506:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_MAILBOX0:
 507:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0);
 1193              		.loc 1 507 9 is_stmt 1 view .LVU388
 1194              		.loc 1 507 15 is_stmt 0 view .LVU389
 1195 000e 8368     		ldr	r3, [r0, #8]
 1196              		.loc 1 507 13 view .LVU390
 1197 0010 23F07B43 		bic	r3, r3, #-83886080
 1198 0014 23F47F03 		bic	r3, r3, #16711680
 1199 0018 23F47F43 		bic	r3, r3, #65280
 1200 001c 23F0FC03 		bic	r3, r3, #252
 1201              	.LVL76:
 508:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1202              		.loc 1 508 9 is_stmt 1 view .LVU391
 1203              	.L99:
 509:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox1 */
 510:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_MAILBOX1:
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1);
 512:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 513:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox2 */
 514:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case CAN_MAILBOX2:
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = CAN_TSTAT(can_periph) & (CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2);
 516:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 517:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     default:
 518:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = CAN_TRANSMIT_FAILED;
 519:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 520:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     switch(val) {
 1204              		.loc 1 522 5 view .LVU392
 1205 0020 114A     		ldr	r2, .L107
 1206 0022 9342     		cmp	r3, r2
 1207 0024 17D0     		beq	.L102
 1208              		.loc 1 522 5 is_stmt 0 view .LVU393
 1209 0026 11D8     		bhi	.L100
 1210 0028 BBB1     		cbz	r3, .L103
 1211 002a 104A     		ldr	r2, .L107+4
 1212 002c 9342     		cmp	r3, r2
 1213 002e 16D1     		bne	.L104
 523:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* transmit pending */
 524:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case(CAN_STATE_PENDING):
 525:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_PENDING;
 526:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 527:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox0 transmit succeeded */
 528:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case(CAN_TSTAT_MTF0 | CAN_TSTAT_MTFNERR0 | CAN_TSTAT_TME0):
 529:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_OK;
 1214              		.loc 1 529 15 view .LVU394
 1215 0030 0120     		movs	r0, #1
ARM GAS  C:\Temp\ccJVdXj3.s 			page 33


 1216              	.LVL77:
 1217              		.loc 1 529 15 view .LVU395
 1218 0032 7047     		bx	lr
 1219              	.LVL78:
 1220              	.L96:
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1221              		.loc 1 511 9 is_stmt 1 view .LVU396
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1222              		.loc 1 511 15 is_stmt 0 view .LVU397
 1223 0034 8268     		ldr	r2, [r0, #8]
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1224              		.loc 1 511 13 view .LVU398
 1225 0036 0C4B     		ldr	r3, .L107
 1226 0038 1340     		ands	r3, r3, r2
 1227              	.LVL79:
 512:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox2 */
 1228              		.loc 1 512 9 is_stmt 1 view .LVU399
 1229 003a F1E7     		b	.L99
 1230              	.LVL80:
 1231              	.L97:
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1232              		.loc 1 515 9 view .LVU400
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1233              		.loc 1 515 15 is_stmt 0 view .LVU401
 1234 003c 8368     		ldr	r3, [r0, #8]
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1235              		.loc 1 515 13 view .LVU402
 1236 003e 23F06F43 		bic	r3, r3, #-285212672
 1237 0042 23F47C03 		bic	r3, r3, #16515072
 1238 0046 1B0C     		lsrs	r3, r3, #16
 1239 0048 1B04     		lsls	r3, r3, #16
 1240              	.LVL81:
 516:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     default:
 1241              		.loc 1 516 9 is_stmt 1 view .LVU403
 1242 004a E9E7     		b	.L99
 1243              	.L100:
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* transmit pending */
 1244              		.loc 1 522 5 is_stmt 0 view .LVU404
 1245 004c 084A     		ldr	r2, .L107+8
 1246 004e 9342     		cmp	r3, r2
 1247 0050 07D1     		bne	.L105
 530:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 531:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox1 transmit succeeded */
 532:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case(CAN_TSTAT_MTF1 | CAN_TSTAT_MTFNERR1 | CAN_TSTAT_TME1):
 533:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_OK;
 534:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 535:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* mailbox2 transmit succeeded */
 536:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     case(CAN_TSTAT_MTF2 | CAN_TSTAT_MTFNERR2 | CAN_TSTAT_TME2):
 537:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_OK;
 1248              		.loc 1 537 15 view .LVU405
 1249 0052 0120     		movs	r0, #1
 1250              	.LVL82:
 1251              		.loc 1 537 15 view .LVU406
 1252 0054 7047     		bx	lr
 1253              	.LVL83:
 1254              	.L102:
 533:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
ARM GAS  C:\Temp\ccJVdXj3.s 			page 34


 1255              		.loc 1 533 15 view .LVU407
 1256 0056 0120     		movs	r0, #1
 1257              	.LVL84:
 533:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 1258              		.loc 1 533 15 view .LVU408
 1259 0058 7047     		bx	lr
 1260              	.LVL85:
 1261              	.L103:
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* transmit pending */
 1262              		.loc 1 522 5 view .LVU409
 1263 005a 0220     		movs	r0, #2
 1264              	.LVL86:
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* transmit pending */
 1265              		.loc 1 522 5 view .LVU410
 1266 005c 7047     		bx	lr
 1267              	.LVL87:
 1268              	.L104:
 538:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 539:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* transmit failed */
 540:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     default:
 541:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         state = CAN_TRANSMIT_FAILED;
 1269              		.loc 1 541 15 view .LVU411
 1270 005e 0020     		movs	r0, #0
 1271              	.LVL88:
 1272              		.loc 1 541 15 view .LVU412
 1273 0060 7047     		bx	lr
 1274              	.LVL89:
 1275              	.L105:
 1276              		.loc 1 541 15 view .LVU413
 1277 0062 0020     		movs	r0, #0
 1278              	.LVL90:
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         break;
 543:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 544:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return state;
 1279              		.loc 1 544 5 is_stmt 1 view .LVU414
 545:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1280              		.loc 1 545 1 is_stmt 0 view .LVU415
 1281 0064 7047     		bx	lr
 1282              	.L108:
 1283 0066 00BF     		.align	2
 1284              	.L107:
 1285 0068 00030008 		.word	134218496
 1286 006c 03000004 		.word	67108867
 1287 0070 00000310 		.word	268632064
 1288              		.cfi_endproc
 1289              	.LFE126:
 1291              		.section	.text.can_transmission_stop,"ax",%progbits
 1292              		.align	1
 1293              		.global	can_transmission_stop
 1294              		.syntax unified
 1295              		.thumb
 1296              		.thumb_func
 1298              	can_transmission_stop:
 1299              	.LVL91:
 1300              	.LFB127:
 546:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 547:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
ARM GAS  C:\Temp\ccJVdXj3.s 			page 35


 548:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      stop CAN transmission
 549:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 550:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 551:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  mailbox_number
 552:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 553:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MAILBOXx(x=0,1,2)
 554:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 555:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 556:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 557:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_transmission_stop(uint32_t can_periph, uint8_t mailbox_number)
 558:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1301              		.loc 1 558 1 is_stmt 1 view -0
 1302              		.cfi_startproc
 1303              		@ args = 0, pretend = 0, frame = 0
 1304              		@ frame_needed = 0, uses_anonymous_args = 0
 1305              		@ link register save eliminated.
 559:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_MAILBOX0 == mailbox_number) {
 1306              		.loc 1 559 5 view .LVU417
 1307              		.loc 1 559 7 is_stmt 0 view .LVU418
 1308 0000 51B9     		cbnz	r1, .L110
 560:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST0;
 1309              		.loc 1 560 9 is_stmt 1 view .LVU419
 1310 0002 00F10802 		add	r2, r0, #8
 1311 0006 8368     		ldr	r3, [r0, #8]
 1312              		.loc 1 560 31 is_stmt 0 view .LVU420
 1313 0008 43F08003 		orr	r3, r3, #128
 1314 000c 8360     		str	r3, [r0, #8]
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1315              		.loc 1 561 9 is_stmt 1 view .LVU421
 1316              	.L111:
 562:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1317              		.loc 1 562 9 discriminator 1 view .LVU422
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1318              		.loc 1 561 30 discriminator 1 view .LVU423
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1319              		.loc 1 561 34 is_stmt 0 discriminator 1 view .LVU424
 1320 000e 1368     		ldr	r3, [r2]
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST0 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST0)) {
 1321              		.loc 1 561 30 discriminator 1 view .LVU425
 1322 0010 13F0800F 		tst	r3, #128
 1323 0014 FBD1     		bne	.L111
 1324 0016 7047     		bx	lr
 1325              	.L110:
 563:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MAILBOX1 == mailbox_number) {
 1326              		.loc 1 563 12 is_stmt 1 view .LVU426
 1327              		.loc 1 563 14 is_stmt 0 view .LVU427
 1328 0018 0129     		cmp	r1, #1
 1329 001a 02D0     		beq	.L116
 564:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST1 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST1)) {
 566:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 567:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MAILBOX2 == mailbox_number) {
 1330              		.loc 1 567 12 is_stmt 1 view .LVU428
 1331              		.loc 1 567 14 is_stmt 0 view .LVU429
 1332 001c 0229     		cmp	r1, #2
 1333 001e 0BD0     		beq	.L117
 1334              	.L109:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 36


 568:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while(CAN_TSTAT_MST2 == (CAN_TSTAT(can_periph) & CAN_TSTAT_MST2)) {
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 571:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 572:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* illegal parameters */
 573:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 574:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1335              		.loc 1 574 1 view .LVU430
 1336 0020 7047     		bx	lr
 1337              	.L116:
 564:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1338              		.loc 1 564 9 is_stmt 1 view .LVU431
 1339 0022 00F10802 		add	r2, r0, #8
 1340 0026 8368     		ldr	r3, [r0, #8]
 564:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST1;
 1341              		.loc 1 564 31 is_stmt 0 view .LVU432
 1342 0028 43F40043 		orr	r3, r3, #32768
 1343 002c 8360     		str	r3, [r0, #8]
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1344              		.loc 1 565 9 is_stmt 1 view .LVU433
 1345              	.L114:
 566:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MAILBOX2 == mailbox_number) {
 1346              		.loc 1 566 9 discriminator 1 view .LVU434
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1347              		.loc 1 565 30 discriminator 1 view .LVU435
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1348              		.loc 1 565 34 is_stmt 0 discriminator 1 view .LVU436
 1349 002e 1368     		ldr	r3, [r2]
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1350              		.loc 1 565 30 discriminator 1 view .LVU437
 1351 0030 13F4004F 		tst	r3, #32768
 1352 0034 FBD1     		bne	.L114
 1353 0036 7047     		bx	lr
 1354              	.L117:
 568:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1355              		.loc 1 568 9 is_stmt 1 view .LVU438
 1356 0038 00F10802 		add	r2, r0, #8
 1357 003c 8368     		ldr	r3, [r0, #8]
 568:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_TSTAT(can_periph) |= CAN_TSTAT_MST2;
 1358              		.loc 1 568 31 is_stmt 0 view .LVU439
 1359 003e 43F40003 		orr	r3, r3, #8388608
 1360 0042 8360     		str	r3, [r0, #8]
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1361              		.loc 1 569 9 is_stmt 1 view .LVU440
 1362              	.L115:
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 1363              		.loc 1 570 9 discriminator 1 view .LVU441
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1364              		.loc 1 569 30 discriminator 1 view .LVU442
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1365              		.loc 1 569 34 is_stmt 0 discriminator 1 view .LVU443
 1366 0044 1368     		ldr	r3, [r2]
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1367              		.loc 1 569 30 discriminator 1 view .LVU444
 1368 0046 13F4000F 		tst	r3, #8388608
 1369 004a FBD1     		bne	.L115
 1370 004c E8E7     		b	.L109
ARM GAS  C:\Temp\ccJVdXj3.s 			page 37


 1371              		.cfi_endproc
 1372              	.LFE127:
 1374              		.section	.text.can_message_receive,"ax",%progbits
 1375              		.align	1
 1376              		.global	can_message_receive
 1377              		.syntax unified
 1378              		.thumb
 1379              		.thumb_func
 1381              	can_message_receive:
 1382              	.LVL92:
 1383              	.LFB128:
 575:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 576:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 577:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      CAN receive message
 578:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 579:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 580:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  fifo_number
 581:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FIFOx(x=0,1)
 582:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] receive_message: struct for CAN receive message
 583:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_sfid: 0x00000000 - 0x000007FF
 584:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_efid: 0x00000000 - 0x1FFFFFFF
 585:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_ff: CAN_FF_STANDARD, CAN_FF_EXTENDED
 586:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_ft: CAN_FT_DATA, CAN_FT_REMOTE
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_dlen: 0 - 8
 588:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_data[]: 0x00 - 0xFF
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        rx_fi: 0 - 27
 590:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 591:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 592:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_message_receive(uint32_t can_periph, uint8_t fifo_number, can_receive_message_struct *rece
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1384              		.loc 1 593 1 is_stmt 1 view -0
 1385              		.cfi_startproc
 1386              		@ args = 0, pretend = 0, frame = 0
 1387              		@ frame_needed = 0, uses_anonymous_args = 0
 1388              		@ link register save eliminated.
 1389              		.loc 1 593 1 is_stmt 0 view .LVU446
 1390 0000 10B4     		push	{r4}
 1391              	.LCFI8:
 1392              		.cfi_def_cfa_offset 4
 1393              		.cfi_offset 4, -4
 594:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get the frame format */
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message->rx_ff = (uint8_t)(CAN_RFIFOMI_FF & CAN_RFIFOMI(can_periph, fifo_number));
 1394              		.loc 1 595 5 is_stmt 1 view .LVU447
 1395              		.loc 1 595 57 is_stmt 0 view .LVU448
 1396 0002 00EB0113 		add	r3, r0, r1, lsl #4
 1397 0006 D3F8B041 		ldr	r4, [r3, #432]
 1398              		.loc 1 595 30 view .LVU449
 1399 000a 04F00404 		and	r4, r4, #4
 1400              		.loc 1 595 28 view .LVU450
 1401 000e 1472     		strb	r4, [r2, #8]
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FF_STANDARD == receive_message->rx_ff) {
 1402              		.loc 1 596 5 is_stmt 1 view .LVU451
 1403              		.loc 1 596 7 is_stmt 0 view .LVU452
 1404 0010 002C     		cmp	r4, #0
 1405 0012 3CD1     		bne	.L119
 597:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* get standard identifier */
 598:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         receive_message->rx_sfid = (uint32_t)(GET_RFIFOMI_SFID(CAN_RFIFOMI(can_periph, fifo_number)
ARM GAS  C:\Temp\ccJVdXj3.s 			page 38


 1406              		.loc 1 598 9 is_stmt 1 view .LVU453
 1407              		.loc 1 598 47 is_stmt 0 view .LVU454
 1408 0014 D3F8B041 		ldr	r4, [r3, #432]
 1409              		.loc 1 598 36 view .LVU455
 1410 0018 640D     		lsrs	r4, r4, #21
 1411              		.loc 1 598 34 view .LVU456
 1412 001a 1460     		str	r4, [r2]
 1413              	.L120:
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 600:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* get extended identifier */
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         receive_message->rx_efid = (uint32_t)(GET_RFIFOMI_EFID(CAN_RFIFOMI(can_periph, fifo_number)
 602:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 603:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get frame type */
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message->rx_ft = (uint8_t)(CAN_RFIFOMI_FT & CAN_RFIFOMI(can_periph, fifo_number));
 1414              		.loc 1 605 5 is_stmt 1 view .LVU457
 1415              		.loc 1 605 57 is_stmt 0 view .LVU458
 1416 001c D3F8B041 		ldr	r4, [r3, #432]
 1417              		.loc 1 605 30 view .LVU459
 1418 0020 04F00204 		and	r4, r4, #2
 1419              		.loc 1 605 28 view .LVU460
 1420 0024 5472     		strb	r4, [r2, #9]
 606:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* filtering index */
 607:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message->rx_fi = (uint8_t)(GET_RFIFOMP_FI(CAN_RFIFOMP(can_periph, fifo_number)));
 1421              		.loc 1 607 5 is_stmt 1 view .LVU461
 1422              		.loc 1 607 40 is_stmt 0 view .LVU462
 1423 0026 D3F8B441 		ldr	r4, [r3, #436]
 1424              		.loc 1 607 30 view .LVU463
 1425 002a C4F30724 		ubfx	r4, r4, #8, #8
 1426              		.loc 1 607 28 view .LVU464
 1427 002e D474     		strb	r4, [r2, #19]
 608:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get receive data length */
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message->rx_dlen = (uint8_t)(GET_RFIFOMP_DLENC(CAN_RFIFOMP(can_periph, fifo_number)));
 1428              		.loc 1 609 5 is_stmt 1 view .LVU465
 1429              		.loc 1 609 42 is_stmt 0 view .LVU466
 1430 0030 D3F8B441 		ldr	r4, [r3, #436]
 1431              		.loc 1 609 32 view .LVU467
 1432 0034 04F00F04 		and	r4, r4, #15
 1433              		.loc 1 609 30 view .LVU468
 1434 0038 9472     		strb	r4, [r2, #10]
 610:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 611:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* receive data */
 612:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[0] = (uint8_t)(GET_RFIFOMDATA0_DB0(CAN_RFIFOMDATA0(can_periph, fifo_
 1435              		.loc 1 612 5 is_stmt 1 view .LVU469
 1436              		.loc 1 612 47 is_stmt 0 view .LVU470
 1437 003a D3F8B841 		ldr	r4, [r3, #440]
 1438              		.loc 1 612 35 view .LVU471
 1439 003e D472     		strb	r4, [r2, #11]
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[1] = (uint8_t)(GET_RFIFOMDATA0_DB1(CAN_RFIFOMDATA0(can_periph, fifo_
 1440              		.loc 1 613 5 is_stmt 1 view .LVU472
 1441              		.loc 1 613 47 is_stmt 0 view .LVU473
 1442 0040 D3F8B841 		ldr	r4, [r3, #440]
 1443              		.loc 1 613 37 view .LVU474
 1444 0044 C4F30724 		ubfx	r4, r4, #8, #8
 1445              		.loc 1 613 35 view .LVU475
 1446 0048 1473     		strb	r4, [r2, #12]
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[2] = (uint8_t)(GET_RFIFOMDATA0_DB2(CAN_RFIFOMDATA0(can_periph, fifo_
ARM GAS  C:\Temp\ccJVdXj3.s 			page 39


 1447              		.loc 1 614 5 is_stmt 1 view .LVU476
 1448              		.loc 1 614 47 is_stmt 0 view .LVU477
 1449 004a D3F8B841 		ldr	r4, [r3, #440]
 1450              		.loc 1 614 37 view .LVU478
 1451 004e C4F30744 		ubfx	r4, r4, #16, #8
 1452              		.loc 1 614 35 view .LVU479
 1453 0052 5473     		strb	r4, [r2, #13]
 615:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[3] = (uint8_t)(GET_RFIFOMDATA0_DB3(CAN_RFIFOMDATA0(can_periph, fifo_
 1454              		.loc 1 615 5 is_stmt 1 view .LVU480
 1455              		.loc 1 615 47 is_stmt 0 view .LVU481
 1456 0054 D3F8B841 		ldr	r4, [r3, #440]
 1457              		.loc 1 615 37 view .LVU482
 1458 0058 240E     		lsrs	r4, r4, #24
 1459              		.loc 1 615 35 view .LVU483
 1460 005a 9473     		strb	r4, [r2, #14]
 616:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[4] = (uint8_t)(GET_RFIFOMDATA1_DB4(CAN_RFIFOMDATA1(can_periph, fifo_
 1461              		.loc 1 616 5 is_stmt 1 view .LVU484
 1462              		.loc 1 616 47 is_stmt 0 view .LVU485
 1463 005c D3F8BC41 		ldr	r4, [r3, #444]
 1464              		.loc 1 616 35 view .LVU486
 1465 0060 D473     		strb	r4, [r2, #15]
 617:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[5] = (uint8_t)(GET_RFIFOMDATA1_DB5(CAN_RFIFOMDATA1(can_periph, fifo_
 1466              		.loc 1 617 5 is_stmt 1 view .LVU487
 1467              		.loc 1 617 47 is_stmt 0 view .LVU488
 1468 0062 D3F8BC41 		ldr	r4, [r3, #444]
 1469              		.loc 1 617 37 view .LVU489
 1470 0066 C4F30724 		ubfx	r4, r4, #8, #8
 1471              		.loc 1 617 35 view .LVU490
 1472 006a 1474     		strb	r4, [r2, #16]
 618:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[6] = (uint8_t)(GET_RFIFOMDATA1_DB6(CAN_RFIFOMDATA1(can_periph, fifo_
 1473              		.loc 1 618 5 is_stmt 1 view .LVU491
 1474              		.loc 1 618 47 is_stmt 0 view .LVU492
 1475 006c D3F8BC41 		ldr	r4, [r3, #444]
 1476              		.loc 1 618 37 view .LVU493
 1477 0070 C4F30744 		ubfx	r4, r4, #16, #8
 1478              		.loc 1 618 35 view .LVU494
 1479 0074 5474     		strb	r4, [r2, #17]
 619:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     receive_message -> rx_data[7] = (uint8_t)(GET_RFIFOMDATA1_DB7(CAN_RFIFOMDATA1(can_periph, fifo_
 1480              		.loc 1 619 5 is_stmt 1 view .LVU495
 1481              		.loc 1 619 47 is_stmt 0 view .LVU496
 1482 0076 D3F8BC31 		ldr	r3, [r3, #444]
 1483              		.loc 1 619 37 view .LVU497
 1484 007a 1B0E     		lsrs	r3, r3, #24
 1485              		.loc 1 619 35 view .LVU498
 1486 007c 9374     		strb	r3, [r2, #18]
 620:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 621:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* release FIFO */
 622:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1487              		.loc 1 622 5 is_stmt 1 view .LVU499
 1488              		.loc 1 622 7 is_stmt 0 view .LVU500
 1489 007e 59B9     		cbnz	r1, .L121
 623:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1490              		.loc 1 623 9 is_stmt 1 view .LVU501
 1491 0080 C368     		ldr	r3, [r0, #12]
 1492              		.loc 1 623 32 is_stmt 0 view .LVU502
 1493 0082 43F02003 		orr	r3, r3, #32
 1494 0086 C360     		str	r3, [r0, #12]
ARM GAS  C:\Temp\ccJVdXj3.s 			page 40


 1495              	.L118:
 624:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 627:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1496              		.loc 1 627 1 view .LVU503
 1497 0088 5DF8044B 		ldr	r4, [sp], #4
 1498              	.LCFI9:
 1499              		.cfi_remember_state
 1500              		.cfi_restore 4
 1501              		.cfi_def_cfa_offset 0
 1502 008c 7047     		bx	lr
 1503              	.L119:
 1504              	.LCFI10:
 1505              		.cfi_restore_state
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1506              		.loc 1 601 9 is_stmt 1 view .LVU504
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1507              		.loc 1 601 47 is_stmt 0 view .LVU505
 1508 008e D3F8B041 		ldr	r4, [r3, #432]
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1509              		.loc 1 601 36 view .LVU506
 1510 0092 E408     		lsrs	r4, r4, #3
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1511              		.loc 1 601 34 view .LVU507
 1512 0094 5460     		str	r4, [r2, #4]
 1513 0096 C1E7     		b	.L120
 1514              	.L121:
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1515              		.loc 1 625 9 is_stmt 1 view .LVU508
 1516 0098 0369     		ldr	r3, [r0, #16]
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1517              		.loc 1 625 32 is_stmt 0 view .LVU509
 1518 009a 43F02003 		orr	r3, r3, #32
 1519 009e 0361     		str	r3, [r0, #16]
 1520              		.loc 1 627 1 view .LVU510
 1521 00a0 F2E7     		b	.L118
 1522              		.cfi_endproc
 1523              	.LFE128:
 1525              		.section	.text.can_fifo_release,"ax",%progbits
 1526              		.align	1
 1527              		.global	can_fifo_release
 1528              		.syntax unified
 1529              		.thumb
 1530              		.thumb_func
 1532              	can_fifo_release:
 1533              	.LVL93:
 1534              	.LFB129:
 628:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 629:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 630:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      release FIFO
 631:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 632:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 633:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  fifo_number
 634:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 635:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FIFOx(x=0,1)
 636:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
ARM GAS  C:\Temp\ccJVdXj3.s 			page 41


 637:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 638:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 639:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_fifo_release(uint32_t can_periph, uint8_t fifo_number)
 640:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1535              		.loc 1 640 1 is_stmt 1 view -0
 1536              		.cfi_startproc
 1537              		@ args = 0, pretend = 0, frame = 0
 1538              		@ frame_needed = 0, uses_anonymous_args = 0
 1539              		@ link register save eliminated.
 641:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1540              		.loc 1 641 5 view .LVU512
 1541              		.loc 1 641 7 is_stmt 0 view .LVU513
 1542 0000 21B9     		cbnz	r1, .L125
 642:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO0(can_periph) |= CAN_RFIFO0_RFD0;
 1543              		.loc 1 642 9 is_stmt 1 view .LVU514
 1544 0002 C368     		ldr	r3, [r0, #12]
 1545              		.loc 1 642 32 is_stmt 0 view .LVU515
 1546 0004 43F02003 		orr	r3, r3, #32
 1547 0008 C360     		str	r3, [r0, #12]
 1548 000a 7047     		bx	lr
 1549              	.L125:
 643:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 1550              		.loc 1 643 12 is_stmt 1 view .LVU516
 1551              		.loc 1 643 14 is_stmt 0 view .LVU517
 1552 000c 0129     		cmp	r1, #1
 1553 000e 00D0     		beq	.L128
 1554              	.L127:
 644:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 645:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 646:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* illegal parameters */
 647:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_ERROR_HANDLE("CAN FIFO NUM is invalid \r\n");
 1555              		.loc 1 647 9 is_stmt 1 discriminator 1 view .LVU518
 1556              		.loc 1 647 9 discriminator 1 view .LVU519
 1557              		.loc 1 647 9 discriminator 1 view .LVU520
 1558 0010 FEE7     		b	.L127
 1559              	.L128:
 644:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 1560              		.loc 1 644 9 view .LVU521
 1561 0012 0369     		ldr	r3, [r0, #16]
 644:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_RFIFO1(can_periph) |= CAN_RFIFO1_RFD1;
 1562              		.loc 1 644 32 is_stmt 0 view .LVU522
 1563 0014 43F02003 		orr	r3, r3, #32
 1564 0018 0361     		str	r3, [r0, #16]
 648:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 649:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1565              		.loc 1 649 1 view .LVU523
 1566 001a 7047     		bx	lr
 1567              		.cfi_endproc
 1568              	.LFE129:
 1570              		.section	.text.can_receive_message_length_get,"ax",%progbits
 1571              		.align	1
 1572              		.global	can_receive_message_length_get
 1573              		.syntax unified
 1574              		.thumb
 1575              		.thumb_func
 1577              	can_receive_message_length_get:
 1578              	.LVL94:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 42


 1579              	.LFB130:
 650:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 651:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 652:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      CAN receive message length
 653:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 654:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 655:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  fifo_number
 656:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 657:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FIFOx(x=0,1)
 658:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 659:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     message length
 660:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 661:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** uint8_t can_receive_message_length_get(uint32_t can_periph, uint8_t fifo_number)
 662:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1580              		.loc 1 662 1 is_stmt 1 view -0
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 0
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584              		@ link register save eliminated.
 663:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t val = 0U;
 1585              		.loc 1 663 5 view .LVU525
 664:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 665:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_FIFO0 == fifo_number) {
 1586              		.loc 1 665 5 view .LVU526
 1587              		.loc 1 665 7 is_stmt 0 view .LVU527
 1588 0000 19B9     		cbnz	r1, .L130
 666:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* FIFO0 */
 667:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = (uint8_t)(CAN_RFIFO0(can_periph) & CAN_RFIF_RFL_MASK);
 1589              		.loc 1 667 9 is_stmt 1 view .LVU528
 1590              		.loc 1 667 25 is_stmt 0 view .LVU529
 1591 0002 C068     		ldr	r0, [r0, #12]
 1592              	.LVL95:
 1593              		.loc 1 667 13 view .LVU530
 1594 0004 00F00300 		and	r0, r0, #3
 1595              	.LVL96:
 1596              		.loc 1 667 13 view .LVU531
 1597 0008 7047     		bx	lr
 1598              	.LVL97:
 1599              	.L130:
 668:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_FIFO1 == fifo_number) {
 1600              		.loc 1 668 12 is_stmt 1 view .LVU532
 1601              		.loc 1 668 14 is_stmt 0 view .LVU533
 1602 000a 0129     		cmp	r1, #1
 1603 000c 01D0     		beq	.L133
 663:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 1604              		.loc 1 663 13 view .LVU534
 1605 000e 0020     		movs	r0, #0
 1606              	.LVL98:
 669:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* FIFO1 */
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         val = (uint8_t)(CAN_RFIFO1(can_periph) & CAN_RFIF_RFL_MASK);
 671:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 672:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* illegal parameters */
 673:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 1607              		.loc 1 673 5 is_stmt 1 view .LVU535
 674:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return val;
 1608              		.loc 1 674 5 view .LVU536
 675:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
ARM GAS  C:\Temp\ccJVdXj3.s 			page 43


 1609              		.loc 1 675 1 is_stmt 0 view .LVU537
 1610 0010 7047     		bx	lr
 1611              	.LVL99:
 1612              	.L133:
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 1613              		.loc 1 670 9 is_stmt 1 view .LVU538
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 1614              		.loc 1 670 25 is_stmt 0 view .LVU539
 1615 0012 0069     		ldr	r0, [r0, #16]
 1616              	.LVL100:
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 1617              		.loc 1 670 13 view .LVU540
 1618 0014 00F00300 		and	r0, r0, #3
 1619              	.LVL101:
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 1620              		.loc 1 670 13 view .LVU541
 1621 0018 7047     		bx	lr
 1622              		.cfi_endproc
 1623              	.LFE130:
 1625              		.section	.text.can_working_mode_set,"ax",%progbits
 1626              		.align	1
 1627              		.global	can_working_mode_set
 1628              		.syntax unified
 1629              		.thumb
 1630              		.thumb_func
 1632              	can_working_mode_set:
 1633              	.LVL102:
 1634              	.LFB131:
 676:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 677:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 678:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      set CAN working mode
 679:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 680:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 681:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_working_mode
 682:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 683:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MODE_INITIALIZE
 684:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MODE_NORMAL
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_MODE_SLEEP
 686:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 687:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
 688:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 689:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** ErrStatus can_working_mode_set(uint32_t can_periph, uint8_t working_mode)
 690:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1635              		.loc 1 690 1 is_stmt 1 view -0
 1636              		.cfi_startproc
 1637              		@ args = 0, pretend = 0, frame = 0
 1638              		@ frame_needed = 0, uses_anonymous_args = 0
 1639              		@ link register save eliminated.
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ErrStatus flag = ERROR;
 1640              		.loc 1 691 5 view .LVU543
 692:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* timeout for IWS or also for SLPWS bits */
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1641              		.loc 1 693 5 view .LVU544
 694:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(CAN_MODE_INITIALIZE == working_mode) {
 1642              		.loc 1 695 5 view .LVU545
 1643              		.loc 1 695 7 is_stmt 0 view .LVU546
ARM GAS  C:\Temp\ccJVdXj3.s 			page 44


 1644 0000 0129     		cmp	r1, #1
 1645 0002 05D0     		beq	.L151
 696:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* disable sleep mode */
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_SLPWMOD);
 698:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set initialize mode */
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_IWMOD;
 700:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while((CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) && (0U != timeout)) {
 702:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 703:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(CAN_STAT_IWS != (CAN_STAT(can_periph) & CAN_STAT_IWS)) {
 705:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 706:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 707:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = SUCCESS;
 708:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 709:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MODE_NORMAL == working_mode) {
 1646              		.loc 1 709 12 is_stmt 1 view .LVU547
 1647              		.loc 1 709 14 is_stmt 0 view .LVU548
 1648 0004 0229     		cmp	r1, #2
 1649 0006 1BD0     		beq	.L152
 710:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* enter normal mode */
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) &= ~(uint32_t)(CAN_CTL_SLPWMOD | CAN_CTL_IWMOD);
 712:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while((0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) && (0U != timeout)) 
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 716:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(0U != (CAN_STAT(can_periph) & (CAN_STAT_IWS | CAN_STAT_SLPWS))) {
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 718:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = SUCCESS;
 720:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 721:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(CAN_MODE_SLEEP == working_mode) {
 1650              		.loc 1 721 12 is_stmt 1 view .LVU549
 1651              		.loc 1 721 14 is_stmt 0 view .LVU550
 1652 0008 0429     		cmp	r1, #4
 1653 000a 2CD0     		beq	.L153
 722:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* disable initialize mode */
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) &= (~(uint32_t)CAN_CTL_IWMOD);
 724:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set sleep mode */
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         CAN_CTL(can_periph) |= (uint8_t)CAN_CTL_SLPWMOD;
 726:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         while((CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0U != timeout)) {
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 729:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 730:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         if(CAN_STAT_SLPWS != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) {
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 732:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 733:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = SUCCESS;
 734:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 735:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 736:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         flag = ERROR;
 1654              		.loc 1 736 14 view .LVU551
 1655 000c 0020     		movs	r0, #0
 1656              	.LVL103:
 1657              		.loc 1 736 14 view .LVU552
 1658 000e 7047     		bx	lr
 1659              	.LVL104:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 45


 1660              	.L151:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set initialize mode */
 1661              		.loc 1 697 9 is_stmt 1 view .LVU553
 1662 0010 0368     		ldr	r3, [r0]
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set initialize mode */
 1663              		.loc 1 697 29 is_stmt 0 view .LVU554
 1664 0012 23F00203 		bic	r3, r3, #2
 1665 0016 0360     		str	r3, [r0]
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 1666              		.loc 1 699 9 is_stmt 1 view .LVU555
 1667 0018 0368     		ldr	r3, [r0]
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 1668              		.loc 1 699 29 is_stmt 0 view .LVU556
 1669 001a 43F00103 		orr	r3, r3, #1
 1670 001e 0360     		str	r3, [r0]
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1671              		.loc 1 701 9 is_stmt 1 view .LVU557
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 1672              		.loc 1 693 14 is_stmt 0 view .LVU558
 1673 0020 4FF6FF73 		movw	r3, #65535
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1674              		.loc 1 701 14 view .LVU559
 1675 0024 00E0     		b	.L136
 1676              	.LVL105:
 1677              	.L138:
 702:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1678              		.loc 1 702 13 is_stmt 1 view .LVU560
 702:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1679              		.loc 1 702 20 is_stmt 0 view .LVU561
 1680 0026 013B     		subs	r3, r3, #1
 1681              	.LVL106:
 1682              	.L136:
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1683              		.loc 1 701 71 is_stmt 1 view .LVU562
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1684              		.loc 1 701 33 is_stmt 0 view .LVU563
 1685 0028 4268     		ldr	r2, [r0, #4]
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1686              		.loc 1 701 71 view .LVU564
 1687 002a 12F0010F 		tst	r2, #1
 1688 002e 01D1     		bne	.L137
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1689              		.loc 1 701 71 discriminator 1 view .LVU565
 1690 0030 002B     		cmp	r3, #0
 1691 0032 F8D1     		bne	.L138
 1692              	.L137:
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1693              		.loc 1 704 9 is_stmt 1 view .LVU566
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1694              		.loc 1 704 29 is_stmt 0 view .LVU567
 1695 0034 4368     		ldr	r3, [r0, #4]
 1696              	.LVL107:
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1697              		.loc 1 704 11 view .LVU568
 1698 0036 13F0010F 		tst	r3, #1
 1699 003a 2BD1     		bne	.L147
 705:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
ARM GAS  C:\Temp\ccJVdXj3.s 			page 46


 1700              		.loc 1 705 18 view .LVU569
 1701 003c 0020     		movs	r0, #0
 1702              	.LVL108:
 705:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 1703              		.loc 1 705 18 view .LVU570
 1704 003e 7047     		bx	lr
 1705              	.LVL109:
 1706              	.L152:
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 1707              		.loc 1 711 9 is_stmt 1 view .LVU571
 1708 0040 0368     		ldr	r3, [r0]
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 1709              		.loc 1 711 29 is_stmt 0 view .LVU572
 1710 0042 23F00303 		bic	r3, r3, #3
 1711 0046 0360     		str	r3, [r0]
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1712              		.loc 1 713 9 is_stmt 1 view .LVU573
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 1713              		.loc 1 693 14 is_stmt 0 view .LVU574
 1714 0048 4FF6FF73 		movw	r3, #65535
 1715              	.LVL110:
 1716              	.L141:
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1717              		.loc 1 713 80 is_stmt 1 view .LVU575
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1718              		.loc 1 713 23 is_stmt 0 view .LVU576
 1719 004c 4268     		ldr	r2, [r0, #4]
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1720              		.loc 1 713 80 view .LVU577
 1721 004e 12F0030F 		tst	r2, #3
 1722 0052 02D0     		beq	.L142
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1723              		.loc 1 713 80 discriminator 1 view .LVU578
 1724 0054 0BB1     		cbz	r3, .L142
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1725              		.loc 1 714 13 is_stmt 1 view .LVU579
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1726              		.loc 1 714 20 is_stmt 0 view .LVU580
 1727 0056 013B     		subs	r3, r3, #1
 1728              	.LVL111:
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1729              		.loc 1 714 20 view .LVU581
 1730 0058 F8E7     		b	.L141
 1731              	.L142:
 716:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1732              		.loc 1 716 9 is_stmt 1 view .LVU582
 716:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1733              		.loc 1 716 19 is_stmt 0 view .LVU583
 1734 005a 4368     		ldr	r3, [r0, #4]
 1735              	.LVL112:
 716:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1736              		.loc 1 716 11 view .LVU584
 1737 005c 13F0030F 		tst	r3, #3
 1738 0060 1AD0     		beq	.L148
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 1739              		.loc 1 717 18 view .LVU585
 1740 0062 0020     		movs	r0, #0
ARM GAS  C:\Temp\ccJVdXj3.s 			page 47


 1741              	.LVL113:
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 1742              		.loc 1 717 18 view .LVU586
 1743 0064 7047     		bx	lr
 1744              	.LVL114:
 1745              	.L153:
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set sleep mode */
 1746              		.loc 1 723 9 is_stmt 1 view .LVU587
 1747 0066 0368     		ldr	r3, [r0]
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* set sleep mode */
 1748              		.loc 1 723 29 is_stmt 0 view .LVU588
 1749 0068 23F00103 		bic	r3, r3, #1
 1750 006c 0360     		str	r3, [r0]
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 1751              		.loc 1 725 9 is_stmt 1 view .LVU589
 1752 006e 0368     		ldr	r3, [r0]
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         /* wait the acknowledge */
 1753              		.loc 1 725 29 is_stmt 0 view .LVU590
 1754 0070 43F00203 		orr	r3, r3, #2
 1755 0074 0360     		str	r3, [r0]
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1756              		.loc 1 727 9 is_stmt 1 view .LVU591
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 1757              		.loc 1 693 14 is_stmt 0 view .LVU592
 1758 0076 4FF6FF73 		movw	r3, #65535
 1759              	.LVL115:
 1760              	.L144:
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1761              		.loc 1 727 75 is_stmt 1 view .LVU593
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1762              		.loc 1 727 35 is_stmt 0 view .LVU594
 1763 007a 4268     		ldr	r2, [r0, #4]
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1764              		.loc 1 727 75 view .LVU595
 1765 007c 12F0020F 		tst	r2, #2
 1766 0080 02D1     		bne	.L145
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             timeout--;
 1767              		.loc 1 727 75 discriminator 1 view .LVU596
 1768 0082 0BB1     		cbz	r3, .L145
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1769              		.loc 1 728 13 is_stmt 1 view .LVU597
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1770              		.loc 1 728 20 is_stmt 0 view .LVU598
 1771 0084 013B     		subs	r3, r3, #1
 1772              	.LVL116:
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1773              		.loc 1 728 20 view .LVU599
 1774 0086 F8E7     		b	.L144
 1775              	.L145:
 730:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1776              		.loc 1 730 9 is_stmt 1 view .LVU600
 730:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1777              		.loc 1 730 31 is_stmt 0 view .LVU601
 1778 0088 4368     		ldr	r3, [r0, #4]
 1779              	.LVL117:
 730:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****             flag = ERROR;
 1780              		.loc 1 730 11 view .LVU602
ARM GAS  C:\Temp\ccJVdXj3.s 			page 48


 1781 008a 13F0020F 		tst	r3, #2
 1782 008e 05D1     		bne	.L150
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 1783              		.loc 1 731 18 view .LVU603
 1784 0090 0020     		movs	r0, #0
 1785              	.LVL118:
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         } else {
 1786              		.loc 1 731 18 view .LVU604
 1787 0092 7047     		bx	lr
 1788              	.LVL119:
 1789              	.L147:
 707:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1790              		.loc 1 707 18 view .LVU605
 1791 0094 0846     		mov	r0, r1
 1792              	.LVL120:
 707:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1793              		.loc 1 707 18 view .LVU606
 1794 0096 7047     		bx	lr
 1795              	.LVL121:
 1796              	.L148:
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1797              		.loc 1 719 18 view .LVU607
 1798 0098 0120     		movs	r0, #1
 1799              	.LVL122:
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1800              		.loc 1 719 18 view .LVU608
 1801 009a 7047     		bx	lr
 1802              	.LVL123:
 1803              	.L150:
 733:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         }
 1804              		.loc 1 733 18 view .LVU609
 1805 009c 0120     		movs	r0, #1
 1806              	.LVL124:
 737:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 738:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return flag;
 1807              		.loc 1 738 5 is_stmt 1 view .LVU610
 739:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1808              		.loc 1 739 1 is_stmt 0 view .LVU611
 1809 009e 7047     		bx	lr
 1810              		.cfi_endproc
 1811              	.LFE131:
 1813              		.section	.text.can_wakeup,"ax",%progbits
 1814              		.align	1
 1815              		.global	can_wakeup
 1816              		.syntax unified
 1817              		.thumb
 1818              		.thumb_func
 1820              	can_wakeup:
 1821              	.LVL125:
 1822              	.LFB132:
 740:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 741:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 742:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      wake up CAN
 743:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 744:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 745:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 746:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     ErrStatus: SUCCESS or ERROR
ARM GAS  C:\Temp\ccJVdXj3.s 			page 49


 747:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 748:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** ErrStatus can_wakeup(uint32_t can_periph)
 749:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1823              		.loc 1 749 1 is_stmt 1 view -0
 1824              		.cfi_startproc
 1825              		@ args = 0, pretend = 0, frame = 0
 1826              		@ frame_needed = 0, uses_anonymous_args = 0
 1827              		@ link register save eliminated.
 750:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ErrStatus flag = ERROR;
 1828              		.loc 1 750 5 view .LVU613
 751:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t timeout = CAN_TIMEOUT;
 1829              		.loc 1 751 5 view .LVU614
 752:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 753:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* wakeup */
 754:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_CTL(can_periph) &= ~CAN_CTL_SLPWMOD;
 1830              		.loc 1 754 5 view .LVU615
 1831 0000 0368     		ldr	r3, [r0]
 1832              		.loc 1 754 25 is_stmt 0 view .LVU616
 1833 0002 23F00203 		bic	r3, r3, #2
 1834 0006 0360     		str	r3, [r0]
 755:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 756:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     while((0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) && (0x00U != timeout)) {
 1835              		.loc 1 756 5 is_stmt 1 view .LVU617
 751:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 1836              		.loc 1 751 14 is_stmt 0 view .LVU618
 1837 0008 4FF6FF73 		movw	r3, #65535
 1838              	.LVL126:
 1839              	.L155:
 1840              		.loc 1 756 59 is_stmt 1 view .LVU619
 1841              		.loc 1 756 19 is_stmt 0 view .LVU620
 1842 000c 4268     		ldr	r2, [r0, #4]
 1843              		.loc 1 756 59 view .LVU621
 1844 000e 12F0020F 		tst	r2, #2
 1845 0012 02D0     		beq	.L156
 1846              		.loc 1 756 59 discriminator 1 view .LVU622
 1847 0014 0BB1     		cbz	r3, .L156
 757:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         timeout--;
 1848              		.loc 1 757 9 is_stmt 1 view .LVU623
 1849              		.loc 1 757 16 is_stmt 0 view .LVU624
 1850 0016 013B     		subs	r3, r3, #1
 1851              	.LVL127:
 1852              		.loc 1 757 16 view .LVU625
 1853 0018 F8E7     		b	.L155
 1854              	.L156:
 758:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 759:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* check state */
 760:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(0U != (CAN_STAT(can_periph) & CAN_STAT_SLPWS)) {
 1855              		.loc 1 760 5 is_stmt 1 view .LVU626
 1856              		.loc 1 760 15 is_stmt 0 view .LVU627
 1857 001a 4368     		ldr	r3, [r0, #4]
 1858              	.LVL128:
 1859              		.loc 1 760 7 view .LVU628
 1860 001c 13F0020F 		tst	r3, #2
 1861 0020 01D0     		beq	.L159
 761:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         flag = ERROR;
 1862              		.loc 1 761 14 view .LVU629
 1863 0022 0020     		movs	r0, #0
ARM GAS  C:\Temp\ccJVdXj3.s 			page 50


 1864              	.LVL129:
 1865              		.loc 1 761 14 view .LVU630
 1866 0024 7047     		bx	lr
 1867              	.LVL130:
 1868              	.L159:
 762:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 763:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         flag = SUCCESS;
 1869              		.loc 1 763 14 view .LVU631
 1870 0026 0120     		movs	r0, #1
 1871              	.LVL131:
 764:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 765:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return flag;
 1872              		.loc 1 765 5 is_stmt 1 view .LVU632
 766:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1873              		.loc 1 766 1 is_stmt 0 view .LVU633
 1874 0028 7047     		bx	lr
 1875              		.cfi_endproc
 1876              	.LFE132:
 1878              		.section	.text.can_error_get,"ax",%progbits
 1879              		.align	1
 1880              		.global	can_error_get
 1881              		.syntax unified
 1882              		.thumb
 1883              		.thumb_func
 1885              	can_error_get:
 1886              	.LVL132:
 1887              	.LFB133:
 767:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 768:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 769:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN error type
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 771:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 772:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 773:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     can_error_enum
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_NONE: no error
 775:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_FILL: fill error
 776:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_FORMATE: format error
 777:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_ACK: ACK error
 778:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_BITRECESSIVE: bit recessive
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_BITDOMINANTER: bit dominant error
 780:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_CRC: CRC error
 781:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_ERROR_SOFTWARECFG: software configure
 782:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 783:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** can_error_enum can_error_get(uint32_t can_periph)
 784:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1888              		.loc 1 784 1 is_stmt 1 view -0
 1889              		.cfi_startproc
 1890              		@ args = 0, pretend = 0, frame = 0
 1891              		@ frame_needed = 0, uses_anonymous_args = 0
 1892              		@ link register save eliminated.
 785:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     can_error_enum error;
 1893              		.loc 1 785 5 view .LVU635
 786:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     error = CAN_ERROR_NONE;
 1894              		.loc 1 786 5 view .LVU636
 787:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 788:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get error type */
 789:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     error = (can_error_enum)(GET_ERR_ERRN(CAN_ERR(can_periph)));
ARM GAS  C:\Temp\ccJVdXj3.s 			page 51


 1895              		.loc 1 789 5 view .LVU637
 1896              		.loc 1 789 30 is_stmt 0 view .LVU638
 1897 0000 8069     		ldr	r0, [r0, #24]
 1898              	.LVL133:
 790:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return error;
 1899              		.loc 1 790 5 is_stmt 1 view .LVU639
 791:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1900              		.loc 1 791 1 is_stmt 0 view .LVU640
 1901 0002 C0F30210 		ubfx	r0, r0, #4, #3
 1902              	.LVL134:
 1903              		.loc 1 791 1 view .LVU641
 1904 0006 7047     		bx	lr
 1905              		.cfi_endproc
 1906              	.LFE133:
 1908              		.section	.text.can_receive_error_number_get,"ax",%progbits
 1909              		.align	1
 1910              		.global	can_receive_error_number_get
 1911              		.syntax unified
 1912              		.thumb
 1913              		.thumb_func
 1915              	can_receive_error_number_get:
 1916              	.LVL135:
 1917              	.LFB134:
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 793:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 794:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN receive error number
 795:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 796:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 797:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 798:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     error number
 799:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** uint8_t can_receive_error_number_get(uint32_t can_periph)
 801:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1918              		.loc 1 801 1 is_stmt 1 view -0
 1919              		.cfi_startproc
 1920              		@ args = 0, pretend = 0, frame = 0
 1921              		@ frame_needed = 0, uses_anonymous_args = 0
 1922              		@ link register save eliminated.
 802:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t val;
 1923              		.loc 1 802 5 view .LVU643
 803:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 804:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get error count */
 805:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     val = (uint8_t)(GET_ERR_RECNT(CAN_ERR(can_periph)));
 1924              		.loc 1 805 5 view .LVU644
 1925              		.loc 1 805 21 is_stmt 0 view .LVU645
 1926 0000 8069     		ldr	r0, [r0, #24]
 1927              	.LVL136:
 806:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return val;
 1928              		.loc 1 806 5 is_stmt 1 view .LVU646
 807:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1929              		.loc 1 807 1 is_stmt 0 view .LVU647
 1930 0002 000E     		lsrs	r0, r0, #24
 1931              	.LVL137:
 1932              		.loc 1 807 1 view .LVU648
 1933 0004 7047     		bx	lr
 1934              		.cfi_endproc
 1935              	.LFE134:
ARM GAS  C:\Temp\ccJVdXj3.s 			page 52


 1937              		.section	.text.can_transmit_error_number_get,"ax",%progbits
 1938              		.align	1
 1939              		.global	can_transmit_error_number_get
 1940              		.syntax unified
 1941              		.thumb
 1942              		.thumb_func
 1944              	can_transmit_error_number_get:
 1945              	.LVL138:
 1946              	.LFB135:
 808:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 809:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 810:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN transmit error number
 811:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 812:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 813:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     error number
 815:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 816:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** uint8_t can_transmit_error_number_get(uint32_t can_periph)
 817:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1947              		.loc 1 817 1 is_stmt 1 view -0
 1948              		.cfi_startproc
 1949              		@ args = 0, pretend = 0, frame = 0
 1950              		@ frame_needed = 0, uses_anonymous_args = 0
 1951              		@ link register save eliminated.
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint8_t val;
 1952              		.loc 1 818 5 view .LVU650
 819:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 820:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     val = (uint8_t)(GET_ERR_TECNT(CAN_ERR(can_periph)));
 1953              		.loc 1 820 5 view .LVU651
 1954              		.loc 1 820 21 is_stmt 0 view .LVU652
 1955 0000 8069     		ldr	r0, [r0, #24]
 1956              	.LVL139:
 821:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     return val;
 1957              		.loc 1 821 5 is_stmt 1 view .LVU653
 822:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 1958              		.loc 1 822 1 is_stmt 0 view .LVU654
 1959 0002 C0F30740 		ubfx	r0, r0, #16, #8
 1960              	.LVL140:
 1961              		.loc 1 822 1 view .LVU655
 1962 0006 7047     		bx	lr
 1963              		.cfi_endproc
 1964              	.LFE135:
 1966              		.section	.text.can_flag_get,"ax",%progbits
 1967              		.align	1
 1968              		.global	can_flag_get
 1969              		.syntax unified
 1970              		.thumb
 1971              		.thumb_func
 1973              	can_flag_get:
 1974              	.LVL141:
 1975              	.LFB136:
 823:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 824:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 825:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN flag state
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 827:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 828:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
ARM GAS  C:\Temp\ccJVdXj3.s 			page 53


 829:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 830:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RXL: RX level
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_LASTRX: last sample value of RX pin
 832:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RS: receiving state
 833:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TS: transmitting state
 834:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 835:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 836:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 837:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_SLPWS: sleep working state
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_IWS: initial working state
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TMLS2: transmit mailbox 2 last sending in TX FIFO
 840:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TMLS1: transmit mailbox 1 last sending in TX FIFO
 841:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TMLS0: transmit mailbox 0 last sending in TX FIFO
 842:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TME2: transmit mailbox 2 empty
 843:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TME1: transmit mailbox 1 empty
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_TME0: transmit mailbox 0 empty
 845:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 846:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 847:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 848:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 849:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 850:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 851:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 852:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 853:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 854:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 855:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 856:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 857:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 858:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 859:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 860:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 861:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_BOERR: bus-off error
 862:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_PERR: passive error
 863:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_WERR: warning error
 864:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 865:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     FlagStatus: SET or RESET
 866:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 867:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** FlagStatus can_flag_get(uint32_t can_periph, can_flag_enum flag)
 868:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 1976              		.loc 1 868 1 is_stmt 1 view -0
 1977              		.cfi_startproc
 1978              		@ args = 0, pretend = 0, frame = 0
 1979              		@ frame_needed = 0, uses_anonymous_args = 0
 1980              		@ link register save eliminated.
 869:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get flag and interrupt enable state */
 870:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(RESET != (CAN_REG_VAL(can_periph, flag) & BIT(CAN_BIT_POS(flag)))) {
 1981              		.loc 1 870 5 view .LVU657
 1982              		.loc 1 870 18 is_stmt 0 view .LVU658
 1983 0000 8B09     		lsrs	r3, r1, #6
 1984 0002 1B58     		ldr	r3, [r3, r0]
 1985              		.loc 1 870 50 view .LVU659
 1986 0004 01F01F01 		and	r1, r1, #31
 1987              	.LVL142:
 1988              		.loc 1 870 14 view .LVU660
 1989 0008 CB40     		lsrs	r3, r3, r1
 1990              		.loc 1 870 7 view .LVU661
ARM GAS  C:\Temp\ccJVdXj3.s 			page 54


 1991 000a 13F0010F 		tst	r3, #1
 1992 000e 01D0     		beq	.L165
 871:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return SET;
 1993              		.loc 1 871 16 view .LVU662
 1994 0010 0120     		movs	r0, #1
 1995              	.LVL143:
 1996              		.loc 1 871 16 view .LVU663
 1997 0012 7047     		bx	lr
 1998              	.LVL144:
 1999              	.L165:
 872:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 873:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return RESET;
 2000              		.loc 1 873 16 view .LVU664
 2001 0014 0020     		movs	r0, #0
 2002              	.LVL145:
 874:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
 875:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2003              		.loc 1 875 1 view .LVU665
 2004 0016 7047     		bx	lr
 2005              		.cfi_endproc
 2006              	.LFE136:
 2008              		.section	.text.can_flag_clear,"ax",%progbits
 2009              		.align	1
 2010              		.global	can_flag_clear
 2011              		.syntax unified
 2012              		.thumb
 2013              		.thumb_func
 2015              	can_flag_clear:
 2016              	.LVL146:
 2017              	.LFB137:
 876:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 877:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 878:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      clear CAN flag state
 879:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 881:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  flag: CAN flags, refer to can_flag_enum
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 883:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_SLPIF: status change flag of entering sleep working mode
 884:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_WUIF: status change flag of wakeup from sleep working mode
 885:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_ERRIF: error flag
 886:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE2: mailbox 2 transmit error
 887:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE1: mailbox 1 transmit error
 888:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTE0: mailbox 0 transmit error
 889:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL2: mailbox 2 arbitration lost
 890:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL1: mailbox 1 arbitration lost
 891:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MAL0: mailbox 0 arbitration lost
 892:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR2: mailbox 2 transmit finished with no error
 893:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR1: mailbox 1 transmit finished with no error
 894:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTFNERR0: mailbox 0 transmit finished with no error
 895:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF2: mailbox 2 transmit finished
 896:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF1: mailbox 1 transmit finished
 897:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_MTF0: mailbox 0 transmit finished
 898:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFO0: receive FIFO0 overfull
 899:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFF0: receive FIFO0 full
 900:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFO1: receive FIFO1 overfull
 901:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_FLAG_RFF1: receive FIFO1 full
 902:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
ARM GAS  C:\Temp\ccJVdXj3.s 			page 55


 903:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 904:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 905:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_flag_clear(uint32_t can_periph, can_flag_enum flag)
 906:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2018              		.loc 1 906 1 is_stmt 1 view -0
 2019              		.cfi_startproc
 2020              		@ args = 0, pretend = 0, frame = 0
 2021              		@ frame_needed = 0, uses_anonymous_args = 0
 2022              		@ link register save eliminated.
 907:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_REG_VAL(can_periph, flag) = BIT(CAN_BIT_POS(flag));
 2023              		.loc 1 907 5 view .LVU667
 2024              		.loc 1 907 37 is_stmt 0 view .LVU668
 2025 0000 01F01F02 		and	r2, r1, #31
 2026              		.loc 1 907 5 view .LVU669
 2027 0004 8909     		lsrs	r1, r1, #6
 2028              	.LVL147:
 2029              		.loc 1 907 37 view .LVU670
 2030 0006 0123     		movs	r3, #1
 2031 0008 9340     		lsls	r3, r3, r2
 2032              		.loc 1 907 35 view .LVU671
 2033 000a 0B50     		str	r3, [r1, r0]
 908:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2034              		.loc 1 908 1 view .LVU672
 2035 000c 7047     		bx	lr
 2036              		.cfi_endproc
 2037              	.LFE137:
 2039              		.section	.text.can_interrupt_enable,"ax",%progbits
 2040              		.align	1
 2041              		.global	can_interrupt_enable
 2042              		.syntax unified
 2043              		.thumb
 2044              		.thumb_func
 2046              	can_interrupt_enable:
 2047              	.LVL148:
 2048              	.LFB138:
 909:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 910:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 911:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      enable CAN interrupt
 912:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 913:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 914:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  interrupt
 915:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 one or more parameters can be selected which are shown as below:
 916:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 917:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 918:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 919:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 920:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 921:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 922:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 923:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 924:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 925:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 926:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 927:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 928:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 929:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 930:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
ARM GAS  C:\Temp\ccJVdXj3.s 			page 56


 931:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 932:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 933:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_interrupt_enable(uint32_t can_periph, uint32_t interrupt)
 934:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2049              		.loc 1 934 1 is_stmt 1 view -0
 2050              		.cfi_startproc
 2051              		@ args = 0, pretend = 0, frame = 0
 2052              		@ frame_needed = 0, uses_anonymous_args = 0
 2053              		@ link register save eliminated.
 935:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_INTEN(can_periph) |= interrupt;
 2054              		.loc 1 935 5 view .LVU674
 2055 0000 4369     		ldr	r3, [r0, #20]
 2056              		.loc 1 935 27 is_stmt 0 view .LVU675
 2057 0002 0B43     		orrs	r3, r3, r1
 2058 0004 4361     		str	r3, [r0, #20]
 936:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2059              		.loc 1 936 1 view .LVU676
 2060 0006 7047     		bx	lr
 2061              		.cfi_endproc
 2062              	.LFE138:
 2064              		.section	.text.can_interrupt_disable,"ax",%progbits
 2065              		.align	1
 2066              		.global	can_interrupt_disable
 2067              		.syntax unified
 2068              		.thumb
 2069              		.thumb_func
 2071              	can_interrupt_disable:
 2072              	.LVL149:
 2073              	.LFB139:
 937:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 938:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 939:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      disable CAN interrupt
 940:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 941:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 942:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  interrupt
 943:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 one or more parameters can be selected which are shown as below:
 944:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_TME: transmit mailbox empty interrupt enable
 945:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFNE0: receive FIFO0 not empty interrupt enable
 946:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFF0: receive FIFO0 full interrupt enable
 947:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFO0: receive FIFO0 overfull interrupt enable
 948:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFNE1: receive FIFO1 not empty interrupt enable
 949:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFF1: receive FIFO1 full interrupt enable
 950:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_RFO1: receive FIFO1 overfull interrupt enable
 951:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_WERR: warning error interrupt enable
 952:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_PERR: passive error interrupt enable
 953:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_BO: bus-off interrupt enable
 954:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_ERRN: error number interrupt enable
 955:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_ERR: error interrupt enable
 956:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_WAKEUP: wakeup interrupt enable
 957:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_SLPW: sleep working interrupt enable
 958:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 959:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
 960:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 961:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_interrupt_disable(uint32_t can_periph, uint32_t interrupt)
 962:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2074              		.loc 1 962 1 is_stmt 1 view -0
 2075              		.cfi_startproc
ARM GAS  C:\Temp\ccJVdXj3.s 			page 57


 2076              		@ args = 0, pretend = 0, frame = 0
 2077              		@ frame_needed = 0, uses_anonymous_args = 0
 2078              		@ link register save eliminated.
 963:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_INTEN(can_periph) &= ~interrupt;
 2079              		.loc 1 963 5 view .LVU678
 2080 0000 4369     		ldr	r3, [r0, #20]
 2081              		.loc 1 963 27 is_stmt 0 view .LVU679
 2082 0002 23EA0103 		bic	r3, r3, r1
 2083 0006 4361     		str	r3, [r0, #20]
 964:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2084              		.loc 1 964 1 view .LVU680
 2085 0008 7047     		bx	lr
 2086              		.cfi_endproc
 2087              	.LFE139:
 2089              		.section	.text.can_interrupt_flag_get,"ax",%progbits
 2090              		.align	1
 2091              		.global	can_interrupt_flag_get
 2092              		.syntax unified
 2093              		.thumb
 2094              		.thumb_func
 2096              	can_interrupt_flag_get:
 2097              	.LVL150:
 2098              	.LFB140:
 965:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 966:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
 967:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      get CAN interrupt flag state
 968:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
 969:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
 970:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
 971:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
 972:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
 973:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
 974:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
 975:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
 976:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
 977:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
 978:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
 979:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
 980:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFL0: receive FIFO0 not empty interrupt flag
 981:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
 982:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
 983:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFL1: receive FIFO1 not empty interrupt flag
 984:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_ERRN: error number interrupt flag
 985:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_BOERR: bus-off error interrupt flag
 986:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_PERR: passive error interrupt flag
 987:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_WERR: warning error interrupt flag
 988:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
 989:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     FlagStatus: SET or RESET
 990:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
 991:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** FlagStatus can_interrupt_flag_get(uint32_t can_periph, can_interrupt_flag_enum flag)
 992:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2099              		.loc 1 992 1 is_stmt 1 view -0
 2100              		.cfi_startproc
 2101              		@ args = 0, pretend = 0, frame = 0
 2102              		@ frame_needed = 0, uses_anonymous_args = 0
 2103              		.loc 1 992 1 is_stmt 0 view .LVU682
 2104 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  C:\Temp\ccJVdXj3.s 			page 58


 2105              	.LCFI11:
 2106              		.cfi_def_cfa_offset 16
 2107              		.cfi_offset 3, -16
 2108              		.cfi_offset 4, -12
 2109              		.cfi_offset 5, -8
 2110              		.cfi_offset 14, -4
 2111 0002 0546     		mov	r5, r0
 2112 0004 0C46     		mov	r4, r1
 993:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t ret1 = RESET;
 2113              		.loc 1 993 5 is_stmt 1 view .LVU683
 2114              	.LVL151:
 994:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     uint32_t ret2 = RESET;
 2115              		.loc 1 994 5 view .LVU684
 995:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
 996:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get the status of interrupt flag */
 997:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(flag == CAN_INT_FLAG_RFL0) {
 2116              		.loc 1 997 5 view .LVU685
 2117              		.loc 1 997 7 is_stmt 0 view .LVU686
 2118 0006 4CF28103 		movw	r3, #49281
 2119 000a 9942     		cmp	r1, r3
 2120 000c 16D0     		beq	.L178
 998:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO0);
 999:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2121              		.loc 1 999 12 is_stmt 1 view .LVU687
 2122              		.loc 1 999 14 is_stmt 0 view .LVU688
 2123 000e 134B     		ldr	r3, .L181
 2124 0010 9942     		cmp	r1, r3
 2125 0012 17D0     		beq	.L179
1000:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ret1 = can_receive_message_length_get(can_periph, CAN_FIFO1);
1001:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2126              		.loc 1 1001 12 is_stmt 1 view .LVU689
 2127              		.loc 1 1001 14 is_stmt 0 view .LVU690
 2128 0014 124B     		ldr	r3, .L181+4
 2129 0016 9942     		cmp	r1, r3
 2130 0018 18D0     		beq	.L180
1002:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ret1 = can_error_get(can_periph);
1003:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
1004:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         ret1 = CAN_REG_VALS(can_periph, flag) & BIT(CAN_BIT_POS0(flag));
 2131              		.loc 1 1004 9 is_stmt 1 view .LVU691
 2132              		.loc 1 1004 16 is_stmt 0 view .LVU692
 2133 001a 0B0B     		lsrs	r3, r1, #12
 2134 001c 1858     		ldr	r0, [r3, r0]
 2135              	.LVL152:
 2136              		.loc 1 1004 49 view .LVU693
 2137 001e C1F38412 		ubfx	r2, r1, #6, #5
 2138 0022 0123     		movs	r3, #1
 2139 0024 9340     		lsls	r3, r3, r2
 2140              		.loc 1 1004 14 view .LVU694
 2141 0026 1840     		ands	r0, r0, r3
 2142              	.LVL153:
 2143              	.L171:
1005:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
1006:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     /* get the status of interrupt enable bit */
1007:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     ret2 = CAN_INTEN(can_periph) & BIT(CAN_BIT_POS1(flag));
 2144              		.loc 1 1007 5 is_stmt 1 view .LVU695
 2145              		.loc 1 1007 12 is_stmt 0 view .LVU696
 2146 0028 6A69     		ldr	r2, [r5, #20]
ARM GAS  C:\Temp\ccJVdXj3.s 			page 59


 2147              		.loc 1 1007 36 view .LVU697
 2148 002a 04F01F04 		and	r4, r4, #31
 2149              	.LVL154:
 2150              		.loc 1 1007 36 view .LVU698
 2151 002e 0123     		movs	r3, #1
 2152 0030 A340     		lsls	r3, r3, r4
 2153              		.loc 1 1007 10 view .LVU699
 2154 0032 1A40     		ands	r2, r2, r3
 2155              	.LVL155:
1008:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     if(ret1 && ret2) {
 2156              		.loc 1 1008 5 is_stmt 1 view .LVU700
 2157              		.loc 1 1008 7 is_stmt 0 view .LVU701
 2158 0034 68B1     		cbz	r0, .L175
 2159              		.loc 1 1008 13 discriminator 1 view .LVU702
 2160 0036 72B9     		cbnz	r2, .L176
1009:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return SET;
1010:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
1011:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****         return RESET;
 2161              		.loc 1 1011 16 view .LVU703
 2162 0038 0020     		movs	r0, #0
 2163              	.LVL156:
 2164              		.loc 1 1011 16 view .LVU704
 2165 003a 0BE0     		b	.L174
 2166              	.LVL157:
 2167              	.L178:
 998:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2168              		.loc 1 998 9 is_stmt 1 view .LVU705
 998:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2169              		.loc 1 998 16 is_stmt 0 view .LVU706
 2170 003c 0021     		movs	r1, #0
 2171              	.LVL158:
 998:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2172              		.loc 1 998 16 view .LVU707
 2173 003e FFF7FEFF 		bl	can_receive_message_length_get
 2174              	.LVL159:
 998:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_RFL1) {
 2175              		.loc 1 998 16 view .LVU708
 2176 0042 F1E7     		b	.L171
 2177              	.LVL160:
 2178              	.L179:
1000:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2179              		.loc 1 1000 9 is_stmt 1 view .LVU709
1000:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2180              		.loc 1 1000 16 is_stmt 0 view .LVU710
 2181 0044 0121     		movs	r1, #1
 2182              	.LVL161:
1000:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2183              		.loc 1 1000 16 view .LVU711
 2184 0046 FFF7FEFF 		bl	can_receive_message_length_get
 2185              	.LVL162:
1000:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else if(flag == CAN_INT_FLAG_ERRN) {
 2186              		.loc 1 1000 16 view .LVU712
 2187 004a EDE7     		b	.L171
 2188              	.LVL163:
 2189              	.L180:
1002:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 2190              		.loc 1 1002 9 is_stmt 1 view .LVU713
ARM GAS  C:\Temp\ccJVdXj3.s 			page 60


1002:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 2191              		.loc 1 1002 16 is_stmt 0 view .LVU714
 2192 004c FFF7FEFF 		bl	can_error_get
 2193              	.LVL164:
1002:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 2194              		.loc 1 1002 16 view .LVU715
 2195 0050 EAE7     		b	.L171
 2196              	.LVL165:
 2197              	.L175:
 2198              		.loc 1 1011 16 view .LVU716
 2199 0052 0020     		movs	r0, #0
 2200              	.LVL166:
 2201              	.L174:
1012:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     }
1013:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2202              		.loc 1 1013 1 view .LVU717
 2203 0054 38BD     		pop	{r3, r4, r5, pc}
 2204              	.LVL167:
 2205              	.L176:
1009:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 2206              		.loc 1 1009 16 view .LVU718
 2207 0056 0120     		movs	r0, #1
 2208              	.LVL168:
1009:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     } else {
 2209              		.loc 1 1009 16 view .LVU719
 2210 0058 FCE7     		b	.L174
 2211              	.L182:
 2212 005a 00BF     		.align	2
 2213              	.L181:
 2214 005c 84000100 		.word	65668
 2215 0060 CB800100 		.word	98507
 2216              		.cfi_endproc
 2217              	.LFE140:
 2219              		.section	.text.can_interrupt_flag_clear,"ax",%progbits
 2220              		.align	1
 2221              		.global	can_interrupt_flag_clear
 2222              		.syntax unified
 2223              		.thumb
 2224              		.thumb_func
 2226              	can_interrupt_flag_clear:
 2227              	.LVL169:
 2228              	.LFB141:
1014:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** 
1015:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** /*!
1016:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \brief      clear CAN interrupt flag state
1017:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  can_periph
1018:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CANx(x=0,1),the CAN1 only for GD32F30X_CL
1019:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[in]  flag: CAN interrupt flags, refer to can_interrupt_flag_enum
1020:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****                 only one parameter can be selected which is shown as below:
1021:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_SLPIF: status change interrupt flag of sleep working mode entering
1022:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_WUIF: status change interrupt flag of wakeup from sleep working mode
1023:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_ERRIF: error interrupt flag
1024:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF2: mailbox 2 transmit finished interrupt flag
1025:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF1: mailbox 1 transmit finished interrupt flag
1026:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_MTF0: mailbox 0 transmit finished interrupt flag
1027:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFO0: receive FIFO0 overfull interrupt flag
1028:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFF0: receive FIFO0 full interrupt flag
ARM GAS  C:\Temp\ccJVdXj3.s 			page 61


1029:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFO1: receive FIFO1 overfull interrupt flag
1030:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****       \arg        CAN_INT_FLAG_RFF1: receive FIFO1 full interrupt flag
1031:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \param[out] none
1032:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     \retval     none
1033:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** */
1034:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** void can_interrupt_flag_clear(uint32_t can_periph, can_interrupt_flag_enum flag)
1035:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** {
 2229              		.loc 1 1035 1 is_stmt 1 view -0
 2230              		.cfi_startproc
 2231              		@ args = 0, pretend = 0, frame = 0
 2232              		@ frame_needed = 0, uses_anonymous_args = 0
 2233              		@ link register save eliminated.
1036:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c ****     CAN_REG_VALS(can_periph, flag) = BIT(CAN_BIT_POS0(flag));
 2234              		.loc 1 1036 5 view .LVU721
 2235              		.loc 1 1036 38 is_stmt 0 view .LVU722
 2236 0000 C1F38412 		ubfx	r2, r1, #6, #5
 2237              		.loc 1 1036 5 view .LVU723
 2238 0004 090B     		lsrs	r1, r1, #12
 2239              	.LVL170:
 2240              		.loc 1 1036 38 view .LVU724
 2241 0006 0123     		movs	r3, #1
 2242 0008 9340     		lsls	r3, r3, r2
 2243              		.loc 1 1036 36 view .LVU725
 2244 000a 0B50     		str	r3, [r1, r0]
1037:./GD32F30x_standard_peripheral/Source/gd32f30x_can.c **** }
 2245              		.loc 1 1037 1 view .LVU726
 2246 000c 7047     		bx	lr
 2247              		.cfi_endproc
 2248              	.LFE141:
 2250              		.text
 2251              	.Letext0:
 2252              		.file 2 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2253              		.file 3 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 2254              		.file 4 "CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 2255              		.file 5 "GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
 2256              		.file 6 "GD32F30x_standard_peripheral/Include/gd32f30x_dbg.h"
 2257              		.file 7 "GD32F30x_standard_peripheral/Include/gd32f30x_can.h"
ARM GAS  C:\Temp\ccJVdXj3.s 			page 62


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_can.c
  C:\Temp\ccJVdXj3.s:21     .text.can_deinit:00000000 $t
  C:\Temp\ccJVdXj3.s:27     .text.can_deinit:00000000 can_deinit
  C:\Temp\ccJVdXj3.s:66     .text.can_deinit:0000001c $d
  C:\Temp\ccJVdXj3.s:71     .text.can_struct_para_init:00000000 $t
  C:\Temp\ccJVdXj3.s:77     .text.can_struct_para_init:00000000 can_struct_para_init
  C:\Temp\ccJVdXj3.s:95     .text.can_struct_para_init:0000000c $d
  C:\Temp\ccJVdXj3.s:99     .text.can_struct_para_init:00000010 $t
  C:\Temp\ccJVdXj3.s:277    .text.can_init:00000000 $t
  C:\Temp\ccJVdXj3.s:283    .text.can_init:00000000 can_init
  C:\Temp\ccJVdXj3.s:531    .text.can_filter_init:00000000 $t
  C:\Temp\ccJVdXj3.s:537    .text.can_filter_init:00000000 can_filter_init
  C:\Temp\ccJVdXj3.s:726    .text.can_filter_init:00000118 $d
  C:\Temp\ccJVdXj3.s:731    .text.can1_filter_start_bank:00000000 $t
  C:\Temp\ccJVdXj3.s:737    .text.can1_filter_start_bank:00000000 can1_filter_start_bank
  C:\Temp\ccJVdXj3.s:776    .text.can1_filter_start_bank:00000038 $d
  C:\Temp\ccJVdXj3.s:781    .text.can_debug_freeze_enable:00000000 $t
  C:\Temp\ccJVdXj3.s:787    .text.can_debug_freeze_enable:00000000 can_debug_freeze_enable
  C:\Temp\ccJVdXj3.s:827    .text.can_debug_freeze_enable:0000001c $d
  C:\Temp\ccJVdXj3.s:832    .text.can_debug_freeze_disable:00000000 $t
  C:\Temp\ccJVdXj3.s:838    .text.can_debug_freeze_disable:00000000 can_debug_freeze_disable
  C:\Temp\ccJVdXj3.s:878    .text.can_debug_freeze_disable:0000001c $d
  C:\Temp\ccJVdXj3.s:883    .text.can_time_trigger_mode_enable:00000000 $t
  C:\Temp\ccJVdXj3.s:889    .text.can_time_trigger_mode_enable:00000000 can_time_trigger_mode_enable
  C:\Temp\ccJVdXj3.s:933    .text.can_time_trigger_mode_disable:00000000 $t
  C:\Temp\ccJVdXj3.s:939    .text.can_time_trigger_mode_disable:00000000 can_time_trigger_mode_disable
  C:\Temp\ccJVdXj3.s:983    .text.can_message_transmit:00000000 $t
  C:\Temp\ccJVdXj3.s:989    .text.can_message_transmit:00000000 can_message_transmit
  C:\Temp\ccJVdXj3.s:1165   .text.can_transmit_states:00000000 $t
  C:\Temp\ccJVdXj3.s:1171   .text.can_transmit_states:00000000 can_transmit_states
  C:\Temp\ccJVdXj3.s:1285   .text.can_transmit_states:00000068 $d
  C:\Temp\ccJVdXj3.s:1292   .text.can_transmission_stop:00000000 $t
  C:\Temp\ccJVdXj3.s:1298   .text.can_transmission_stop:00000000 can_transmission_stop
  C:\Temp\ccJVdXj3.s:1375   .text.can_message_receive:00000000 $t
  C:\Temp\ccJVdXj3.s:1381   .text.can_message_receive:00000000 can_message_receive
  C:\Temp\ccJVdXj3.s:1526   .text.can_fifo_release:00000000 $t
  C:\Temp\ccJVdXj3.s:1532   .text.can_fifo_release:00000000 can_fifo_release
  C:\Temp\ccJVdXj3.s:1571   .text.can_receive_message_length_get:00000000 $t
  C:\Temp\ccJVdXj3.s:1577   .text.can_receive_message_length_get:00000000 can_receive_message_length_get
  C:\Temp\ccJVdXj3.s:1626   .text.can_working_mode_set:00000000 $t
  C:\Temp\ccJVdXj3.s:1632   .text.can_working_mode_set:00000000 can_working_mode_set
  C:\Temp\ccJVdXj3.s:1814   .text.can_wakeup:00000000 $t
  C:\Temp\ccJVdXj3.s:1820   .text.can_wakeup:00000000 can_wakeup
  C:\Temp\ccJVdXj3.s:1879   .text.can_error_get:00000000 $t
  C:\Temp\ccJVdXj3.s:1885   .text.can_error_get:00000000 can_error_get
  C:\Temp\ccJVdXj3.s:1909   .text.can_receive_error_number_get:00000000 $t
  C:\Temp\ccJVdXj3.s:1915   .text.can_receive_error_number_get:00000000 can_receive_error_number_get
  C:\Temp\ccJVdXj3.s:1938   .text.can_transmit_error_number_get:00000000 $t
  C:\Temp\ccJVdXj3.s:1944   .text.can_transmit_error_number_get:00000000 can_transmit_error_number_get
  C:\Temp\ccJVdXj3.s:1967   .text.can_flag_get:00000000 $t
  C:\Temp\ccJVdXj3.s:1973   .text.can_flag_get:00000000 can_flag_get
  C:\Temp\ccJVdXj3.s:2009   .text.can_flag_clear:00000000 $t
  C:\Temp\ccJVdXj3.s:2015   .text.can_flag_clear:00000000 can_flag_clear
  C:\Temp\ccJVdXj3.s:2040   .text.can_interrupt_enable:00000000 $t
  C:\Temp\ccJVdXj3.s:2046   .text.can_interrupt_enable:00000000 can_interrupt_enable
  C:\Temp\ccJVdXj3.s:2065   .text.can_interrupt_disable:00000000 $t
ARM GAS  C:\Temp\ccJVdXj3.s 			page 63


  C:\Temp\ccJVdXj3.s:2071   .text.can_interrupt_disable:00000000 can_interrupt_disable
  C:\Temp\ccJVdXj3.s:2090   .text.can_interrupt_flag_get:00000000 $t
  C:\Temp\ccJVdXj3.s:2096   .text.can_interrupt_flag_get:00000000 can_interrupt_flag_get
  C:\Temp\ccJVdXj3.s:2214   .text.can_interrupt_flag_get:0000005c $d
  C:\Temp\ccJVdXj3.s:2220   .text.can_interrupt_flag_clear:00000000 $t
  C:\Temp\ccJVdXj3.s:2226   .text.can_interrupt_flag_clear:00000000 can_interrupt_flag_clear

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
dbg_periph_enable
dbg_periph_disable
