{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692643692034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692643692034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 21 15:48:11 2023 " "Processing started: Mon Aug 21 15:48:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692643692034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692643692034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGAImplementation -c FPGAImplementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692643692034 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692643692333 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692643692334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692643700080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692643700080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692643700081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692643700081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgaimplementation.v 1 1 " "Found 1 design units, including 1 entities, in source file fpgaimplementation.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGAImplementation " "Found entity 1: FPGAImplementation" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692643700083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_Tx_DV FPGAImplementation.v(13) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(13): created implicit net for \"i_Tx_DV\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_Tx_Byte FPGAImplementation.v(14) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(14): created implicit net for \"i_Tx_Byte\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_Tx_Active FPGAImplementation.v(15) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(15): created implicit net for \"o_Tx_Active\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_Tx_Serial FPGAImplementation.v(16) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(16): created implicit net for \"o_Tx_Serial\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_Tx_Done FPGAImplementation.v(17) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(17): created implicit net for \"o_Tx_Done\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "i_Rx_Serial FPGAImplementation.v(22) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(22): created implicit net for \"i_Rx_Serial\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_Rx_DV FPGAImplementation.v(23) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(23): created implicit net for \"o_Rx_DV\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o_Rx_Byte FPGAImplementation.v(24) " "Verilog HDL Implicit Net warning at FPGAImplementation.v(24): created implicit net for \"o_Rx_Byte\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(23) " "Verilog HDL Parameter Declaration warning at uart_rx.v(23): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700083 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(24) " "Verilog HDL Parameter Declaration warning at uart_rx.v(24): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(25) " "Verilog HDL Parameter Declaration warning at uart_rx.v(25): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(26) " "Verilog HDL Parameter Declaration warning at uart_rx.v(26): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_rx uart_rx.v(27) " "Verilog HDL Parameter Declaration warning at uart_rx.v(27): Parameter Declaration in module \"uart_rx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(25) " "Verilog HDL Parameter Declaration warning at uart_tx.v(25): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(26) " "Verilog HDL Parameter Declaration warning at uart_tx.v(26): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(27) " "Verilog HDL Parameter Declaration warning at uart_tx.v(27): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(28) " "Verilog HDL Parameter Declaration warning at uart_tx.v(28): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(29) " "Verilog HDL Parameter Declaration warning at uart_tx.v(29): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1692643700084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGAImplementation " "Elaborating entity \"FPGAImplementation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692643700108 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Rx_Data FPGAImplementation.v(8) " "Output port \"o_Rx_Data\" at FPGAImplementation.v(8) has no driver" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692643700109 "|FPGAImplementation"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_Rx_Data_Valid FPGAImplementation.v(6) " "Output port \"o_Rx_Data_Valid\" at FPGAImplementation.v(6) has no driver" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1692643700109 "|FPGAImplementation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:uart_tx_inst\"" {  } { { "FPGAImplementation.v" "uart_tx_inst" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700177 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(68) " "Verilog HDL assignment warning at uart_tx.v(68): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692643700178 "|FPGAImplementation|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(86) " "Verilog HDL assignment warning at uart_tx.v(86): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692643700178 "|FPGAImplementation|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(96) " "Verilog HDL assignment warning at uart_tx.v(96): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692643700179 "|FPGAImplementation|uart_tx:uart_tx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(116) " "Verilog HDL assignment warning at uart_tx.v(116): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_tx.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692643700179 "|FPGAImplementation|uart_tx:uart_tx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:uart_rx_inst\"" {  } { { "FPGAImplementation.v" "uart_rx_inst" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643700203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(80) " "Verilog HDL assignment warning at uart_rx.v(80): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692643700205 "|FPGAImplementation|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(91) " "Verilog HDL assignment warning at uart_rx.v(91): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692643700205 "|FPGAImplementation|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(102) " "Verilog HDL assignment warning at uart_rx.v(102): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692643700205 "|FPGAImplementation|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(120) " "Verilog HDL assignment warning at uart_rx.v(120): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/uart_rx.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692643700206 "|FPGAImplementation|uart_rx:uart_rx_inst"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1692643701362 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data_Valid GND " "Pin \"o_Rx_Data_Valid\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data_Valid"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data\[0\] GND " "Pin \"o_Rx_Data\[0\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data\[1\] GND " "Pin \"o_Rx_Data\[1\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data\[2\] GND " "Pin \"o_Rx_Data\[2\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data\[3\] GND " "Pin \"o_Rx_Data\[3\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data\[4\] GND " "Pin \"o_Rx_Data\[4\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data\[5\] GND " "Pin \"o_Rx_Data\[5\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data\[6\] GND " "Pin \"o_Rx_Data\[6\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_Rx_Data\[7\] GND " "Pin \"o_Rx_Data\[7\]\" is stuck at GND" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692643701378 "|FPGAImplementation|o_Rx_Data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692643701378 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "38 " "38 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692643701505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692643702080 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692643702080 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Reset " "No output dependent on input pin \"i_Reset\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data_Valid " "No output dependent on input pin \"i_Tx_Data_Valid\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data_Valid"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data\[0\] " "No output dependent on input pin \"i_Tx_Data\[0\]\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data\[1\] " "No output dependent on input pin \"i_Tx_Data\[1\]\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data\[2\] " "No output dependent on input pin \"i_Tx_Data\[2\]\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data\[3\] " "No output dependent on input pin \"i_Tx_Data\[3\]\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data\[4\] " "No output dependent on input pin \"i_Tx_Data\[4\]\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data\[5\] " "No output dependent on input pin \"i_Tx_Data\[5\]\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data\[6\] " "No output dependent on input pin \"i_Tx_Data\[6\]\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Tx_Data\[7\] " "No output dependent on input pin \"i_Tx_Data\[7\]\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Tx_Data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Clock " "No output dependent on input pin \"i_Clock\"" {  } { { "FPGAImplementation.v" "" { Text "C:/Users/DOUG/Desktop/misd/fpgaImplementation/FPGAImplementation.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1692643703039 "|FPGAImplementation|i_Clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1692643703039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692643703040 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692643703040 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692643703040 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692643703058 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 21 15:48:23 2023 " "Processing ended: Mon Aug 21 15:48:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692643703058 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692643703058 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692643703058 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692643703058 ""}
