//
// Copyright (c) 2018 NVIDIA Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the NVIDIA Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARDMAAPB_2_H_INC_
#define ___ARDMAAPB_2_H_INC_
#define NV_MOBILE_ARDMAAPB_2_H_UNIT_OF_OFFSET 1B

// Register DMAAPB_2_ORDER_CONFIG_0
#define DMAAPB_2_ORDER_CONFIG_0                 _MK_ADDR_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_SECURE                  0x0
#define DMAAPB_2_ORDER_CONFIG_0_DUAL                    0x0
#define DMAAPB_2_ORDER_CONFIG_0_SCR                     BR_SCR_0
#define DMAAPB_2_ORDER_CONFIG_0_WORD_COUNT                      0x1
#define DMAAPB_2_ORDER_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x31)
#define DMAAPB_2_ORDER_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x3f)
#define DMAAPB_2_ORDER_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_2_ORDER_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x3f)
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_SHIFT                    _MK_SHIFT_CONST(5)
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_ORDER_CONFIG_0_CH1_EN_SHIFT)
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_RANGE                    5:5
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_WOFFSET                  0x0
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_CH1_EN_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_ORDER_CONFIG_0_VQMC_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_ORDER_CONFIG_0_VQMC_SHIFT)
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_RANGE                      4:4
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_WOFFSET                    0x0
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_VQMC_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_SHIFT                   _MK_SHIFT_CONST(3)
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_ORDER_CONFIG_0_WRRDARB_SHIFT)
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_RANGE                   3:3
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_WOFFSET                 0x0
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_WRRDARB_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_ORDER_CONFIG_0_BER_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_2_ORDER_CONFIG_0_BER_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_ORDER_CONFIG_0_BER_SHIFT)
#define DMAAPB_2_ORDER_CONFIG_0_BER_RANGE                       2:2
#define DMAAPB_2_ORDER_CONFIG_0_BER_WOFFSET                     0x0
#define DMAAPB_2_ORDER_CONFIG_0_BER_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_BER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_BER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_BER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_BER_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_BER_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_ORDER_CONFIG_0_DRE_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_2_ORDER_CONFIG_0_DRE_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_ORDER_CONFIG_0_DRE_SHIFT)
#define DMAAPB_2_ORDER_CONFIG_0_DRE_RANGE                       1:1
#define DMAAPB_2_ORDER_CONFIG_0_DRE_WOFFSET                     0x0
#define DMAAPB_2_ORDER_CONFIG_0_DRE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_DRE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_DRE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_DRE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_DRE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_DRE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_ORDER_CONFIG_0_BEAD_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_ORDER_CONFIG_0_BEAD_SHIFT)
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_RANGE                      0:0
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_WOFFSET                    0x0
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ORDER_CONFIG_0_BEAD_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

// Register DMAAPB_2_ERROR_CONFIG_0
#define DMAAPB_2_ERROR_CONFIG_0                 _MK_ADDR_CONST(0x2c4)
#define DMAAPB_2_ERROR_CONFIG_0_SECURE                  0x0
#define DMAAPB_2_ERROR_CONFIG_0_DUAL                    0x0
#define DMAAPB_2_ERROR_CONFIG_0_SCR                     BR_SCR_0
#define DMAAPB_2_ERROR_CONFIG_0_WORD_COUNT                      0x1
#define DMAAPB_2_ERROR_CONFIG_0_RESET_VAL                       _MK_MASK_CONST(0x5)
#define DMAAPB_2_ERROR_CONFIG_0_RESET_MASK                      _MK_MASK_CONST(0x1f)
#define DMAAPB_2_ERROR_CONFIG_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_READ_MASK                       _MK_MASK_CONST(0x1f)
#define DMAAPB_2_ERROR_CONFIG_0_WRITE_MASK                      _MK_MASK_CONST(0x1f)
#define DMAAPB_2_ERROR_CONFIG_0_ERD_SHIFT                       _MK_SHIFT_CONST(4)
#define DMAAPB_2_ERROR_CONFIG_0_ERD_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_ERROR_CONFIG_0_ERD_SHIFT)
#define DMAAPB_2_ERROR_CONFIG_0_ERD_RANGE                       4:4
#define DMAAPB_2_ERROR_CONFIG_0_ERD_WOFFSET                     0x0
#define DMAAPB_2_ERROR_CONFIG_0_ERD_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_ERD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_ERROR_CONFIG_0_ERD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_ERD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_ERD_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_ERD_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_ERROR_CONFIG_0_AEC_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_2_ERROR_CONFIG_0_AEC_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_ERROR_CONFIG_0_AEC_SHIFT)
#define DMAAPB_2_ERROR_CONFIG_0_AEC_RANGE                       3:3
#define DMAAPB_2_ERROR_CONFIG_0_AEC_WOFFSET                     0x0
#define DMAAPB_2_ERROR_CONFIG_0_AEC_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_AEC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_ERROR_CONFIG_0_AEC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_AEC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_AEC_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_AEC_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_ERROR_CONFIG_0_SLEC_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_ERROR_CONFIG_0_SLEC_SHIFT)
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_RANGE                      2:2
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_WOFFSET                    0x0
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_SLEC_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_ERROR_CONFIG_0_FTC_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_2_ERROR_CONFIG_0_FTC_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_ERROR_CONFIG_0_FTC_SHIFT)
#define DMAAPB_2_ERROR_CONFIG_0_FTC_RANGE                       1:1
#define DMAAPB_2_ERROR_CONFIG_0_FTC_WOFFSET                     0x0
#define DMAAPB_2_ERROR_CONFIG_0_FTC_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_FTC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_ERROR_CONFIG_0_FTC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_FTC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_FTC_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_FTC_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_ERROR_CONFIG_0_WTC_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_2_ERROR_CONFIG_0_WTC_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_ERROR_CONFIG_0_WTC_SHIFT)
#define DMAAPB_2_ERROR_CONFIG_0_WTC_RANGE                       0:0
#define DMAAPB_2_ERROR_CONFIG_0_WTC_WOFFSET                     0x0
#define DMAAPB_2_ERROR_CONFIG_0_WTC_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_ERROR_CONFIG_0_WTC_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_ERROR_CONFIG_0_WTC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_WTC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_WTC_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_ERROR_CONFIG_0_WTC_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

// Register DMAAPB_2_TIMEOUT_TIMER_0
#define DMAAPB_2_TIMEOUT_TIMER_0                        _MK_ADDR_CONST(0x2c8)
#define DMAAPB_2_TIMEOUT_TIMER_0_SECURE                         0x0
#define DMAAPB_2_TIMEOUT_TIMER_0_DUAL                   0x0
#define DMAAPB_2_TIMEOUT_TIMER_0_SCR                    BR_SCR_0
#define DMAAPB_2_TIMEOUT_TIMER_0_WORD_COUNT                     0x1
#define DMAAPB_2_TIMEOUT_TIMER_0_RESET_VAL                      _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_TIMEOUT_TIMER_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_2_TIMEOUT_TIMER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_TIMER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_TIMER_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define DMAAPB_2_TIMEOUT_TIMER_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_FIELD                       _MK_FIELD_CONST(0xffffffff, DMAAPB_2_TIMEOUT_TIMER_0_TV_SHIFT)
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_RANGE                       31:0
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_WOFFSET                     0x0
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_DEFAULT                     _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_TIMER_0_TV_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

// Register DMAAPB_2_TIMEOUT_CONFIG_0
#define DMAAPB_2_TIMEOUT_CONFIG_0                       _MK_ADDR_CONST(0x2cc)
#define DMAAPB_2_TIMEOUT_CONFIG_0_SECURE                        0x0
#define DMAAPB_2_TIMEOUT_CONFIG_0_DUAL                  0x0
#define DMAAPB_2_TIMEOUT_CONFIG_0_SCR                   BR_SCR_0
#define DMAAPB_2_TIMEOUT_CONFIG_0_WORD_COUNT                    0x1
#define DMAAPB_2_TIMEOUT_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_TIMEOUT_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_2_TIMEOUT_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0xf)
#define DMAAPB_2_TIMEOUT_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_SHIFT                     _MK_SHIFT_CONST(1)
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_FIELD                     _MK_FIELD_CONST(0x7, DMAAPB_2_TIMEOUT_CONFIG_0_DBR_SHIFT)
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_RANGE                     3:1
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_WOFFSET                   0x0
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_DBR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_TIMEOUT_CONFIG_0_TE_SHIFT)
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_RANGE                      0:0
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_WOFFSET                    0x0
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_TIMEOUT_CONFIG_0_TE_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

// Register DMAAPB_2_CLK_OVR_ON_0
#define DMAAPB_2_CLK_OVR_ON_0                   _MK_ADDR_CONST(0x2d0)
#define DMAAPB_2_CLK_OVR_ON_0_SECURE                    0x0
#define DMAAPB_2_CLK_OVR_ON_0_DUAL                      0x0
#define DMAAPB_2_CLK_OVR_ON_0_SCR                       BR_SCR_0
#define DMAAPB_2_CLK_OVR_ON_0_WORD_COUNT                        0x1
#define DMAAPB_2_CLK_OVR_ON_0_RESET_VAL                         _MK_MASK_CONST(0x1)
#define DMAAPB_2_CLK_OVR_ON_0_RESET_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_CLK_OVR_ON_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_CLK_OVR_ON_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_CLK_OVR_ON_0_READ_MASK                         _MK_MASK_CONST(0x1)
#define DMAAPB_2_CLK_OVR_ON_0_WRITE_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_SHIFT)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_RANGE                    0:0
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_WOFFSET                  0x0
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_DISABLE                  _MK_ENUM_CONST(0)
#define DMAAPB_2_CLK_OVR_ON_0_DMAAPB_2_ENABLE                   _MK_ENUM_CONST(1)

// Register DMAAPB_2_NON_SAFE_CLK_ENABLE_0
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0                  _MK_ADDR_CONST(0x2d4)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_SECURE                   0x0
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_DUAL                     0x0
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_SCR                      BR_SCR_0
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_WORD_COUNT                       0x1
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_FIELD                 _MK_FIELD_CONST(0x3, DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_SHIFT)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_RANGE                 1:0
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_WOFFSET                       0x0
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_DISABLE                       _MK_ENUM_CONST(0)
#define DMAAPB_2_NON_SAFE_CLK_ENABLE_0_EN_ENABLE                        _MK_ENUM_CONST(1)

// Register DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0                     _MK_ADDR_CONST(0x2d8)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_SECURE                      0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_DUAL                        0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_SCR                         BR_SCR_0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_WORD_COUNT                  0x1
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_RESET_VAL                   _MK_MASK_CONST(0x84210)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_RESET_MASK                  _MK_MASK_CONST(0xfffff)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_READ_MASK                   _MK_MASK_CONST(0xfffff)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_WRITE_MASK                  _MK_MASK_CONST(0xfffff)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SHIFT                   _MK_SHIFT_CONST(15)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SHIFT)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_RANGE                   19:15
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_WOFFSET                 0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH3REQFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SHIFT                   _MK_SHIFT_CONST(10)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SHIFT)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_RANGE                   14:10
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_WOFFSET                 0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH2REQFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SHIFT                   _MK_SHIFT_CONST(5)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SHIFT)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_RANGE                   9:5
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_WOFFSET                 0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH1REQFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SHIFT)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_RANGE                   4:0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_WOFFSET                 0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_DEFAULT                 _MK_MASK_CONST(0x10)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0_CH0REQFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

// Register DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0                     _MK_ADDR_CONST(0x2dc)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_SECURE                      0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_DUAL                        0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_SCR                         BR_SCR_0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_WORD_COUNT                  0x1
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_RESET_VAL                   _MK_MASK_CONST(0x820820)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SHIFT                  _MK_SHIFT_CONST(18)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_FIELD                  _MK_FIELD_CONST(0x3f, DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SHIFT)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_RANGE                  23:18
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_WOFFSET                        0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_DEFAULT                        _MK_MASK_CONST(0x20)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH3DATAFIFOF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SHIFT                  _MK_SHIFT_CONST(12)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_FIELD                  _MK_FIELD_CONST(0x3f, DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SHIFT)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_RANGE                  17:12
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_WOFFSET                        0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_DEFAULT                        _MK_MASK_CONST(0x20)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH2DATAFIFOF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SHIFT                  _MK_SHIFT_CONST(6)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_FIELD                  _MK_FIELD_CONST(0x3f, DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SHIFT)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_RANGE                  11:6
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_WOFFSET                        0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_DEFAULT                        _MK_MASK_CONST(0x20)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH1DATAFIFOF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SHIFT                  _MK_SHIFT_CONST(0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_FIELD                  _MK_FIELD_CONST(0x3f, DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SHIFT)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_RANGE                  5:0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_WOFFSET                        0x0
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_DEFAULT                        _MK_MASK_CONST(0x20)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0_CH0DATAFIFOF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Register DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0                     _MK_ADDR_CONST(0x2e0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_SECURE                      0x0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_DUAL                        0x0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_SCR                         BR_SCR_0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WORD_COUNT                  0x1
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RESET_VAL                   _MK_MASK_CONST(0x21088)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RESET_MASK                  _MK_MASK_CONST(0x3ffff)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_READ_MASK                   _MK_MASK_CONST(0x3ffff)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRITE_MASK                  _MK_MASK_CONST(0x3ffff)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SHIFT                    _MK_SHIFT_CONST(13)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_FIELD                    _MK_FIELD_CONST(0x1f, DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SHIFT)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_RANGE                    17:13
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_WOFFSET                  0x0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_DEFAULT                  _MK_MASK_CONST(0x10)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_ERRORFIFOF_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SHIFT                     _MK_SHIFT_CONST(8)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_FIELD                     _MK_FIELD_CONST(0x1f, DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SHIFT)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_RANGE                     12:8
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_WOFFSET                   0x0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_DEFAULT                   _MK_MASK_CONST(0x10)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1f)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_EACKFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SHIFT                   _MK_SHIFT_CONST(4)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SHIFT)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_RANGE                   7:4
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_WOFFSET                 0x0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_DEFAULT                 _MK_MASK_CONST(0x8)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_RDRESPFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_FIELD                   _MK_FIELD_CONST(0xf, DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SHIFT)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_RANGE                   3:0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_WOFFSET                 0x0
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_DEFAULT                 _MK_MASK_CONST(0x8)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0_WRRESPFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

// Register DMAAPB_2_INTERRUPT_STATUS_0
#define DMAAPB_2_INTERRUPT_STATUS_0                     _MK_ADDR_CONST(0x2e8)
#define DMAAPB_2_INTERRUPT_STATUS_0_SECURE                      0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_DUAL                        0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_SCR                         BR_INTR_SCR_0
#define DMAAPB_2_INTERRUPT_STATUS_0_WORD_COUNT                  0x1
#define DMAAPB_2_INTERRUPT_STATUS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_RESET_MASK                  _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_2_INTERRUPT_STATUS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_READ_MASK                   _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_2_INTERRUPT_STATUS_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT                     _MK_SHIFT_CONST(20)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_RANGE                     20:20
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_WOFFSET                   0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2RFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT                     _MK_SHIFT_CONST(19)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_RANGE                     19:19
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_WOFFSET                   0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1RFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT                     _MK_SHIFT_CONST(18)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_RANGE                     18:18
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_WOFFSET                   0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0RFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_SHIFT                  _MK_SHIFT_CONST(17)
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_ARFS_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_RANGE                  17:17
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_WOFFSET                        0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_ARFS_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_SHIFT                   _MK_SHIFT_CONST(16)
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_BFS_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_RANGE                   16:16
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_WOFFSET                 0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_BFS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_SHIFT                   _MK_SHIFT_CONST(15)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_UBT_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_RANGE                   15:15
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_WOFFSET                 0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_SHIFT                   _MK_SHIFT_CONST(14)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_UBE_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_RANGE                   14:14
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_WOFFSET                 0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_SHIFT                   _MK_SHIFT_CONST(13)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_UBS_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_RANGE                   13:13
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_WOFFSET                 0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UBS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_SHIFT                   _MK_SHIFT_CONST(12)
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_UAT_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_RANGE                   12:12
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_WOFFSET                 0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_UAT_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT                     _MK_SHIFT_CONST(11)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_RANGE                     11:11
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_WOFFSET                   0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH2DFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT                     _MK_SHIFT_CONST(10)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_RANGE                     10:10
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_WOFFSET                   0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH1DFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT                     _MK_SHIFT_CONST(9)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_RANGE                     9:9
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_WOFFSET                   0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_CH0DFIFOF_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_SHIFT                       _MK_SHIFT_CONST(8)
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_RANGE                       8:8
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_WOFFSET                     0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_WRFIFOF_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_RANGE                       7:7
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_WOFFSET                     0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_RDFIFOF_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_SHIFT                  _MK_SHIFT_CONST(5)
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_ERBF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_RANGE                  5:5
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_WOFFSET                        0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_ERBF_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_SHIFT                   _MK_SHIFT_CONST(3)
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_SLV_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_RANGE                   3:3
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_WOFFSET                 0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SLV_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_SHIFT                   _MK_SHIFT_CONST(2)
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_TIM_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_RANGE                   2:2
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_WOFFSET                 0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_TIM_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_SHIFT                        _MK_SHIFT_CONST(1)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_RANGE                        1:1
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_WOFFSET                      0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFOF_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_SHIFT                       _MK_SHIFT_CONST(0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_SHIFT)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_RANGE                       0:0
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_WOFFSET                     0x0
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_INTERRUPT_STATUS_0_SFIFONE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

// Register DMAAPB_2_RAW_INTERRUPT_STATUS_0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0                 _MK_ADDR_CONST(0x2ec)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SECURE                  0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_DUAL                    0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SCR                     BR_INTR_SCR_0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WORD_COUNT                      0x1
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x1fffaf)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT                 _MK_SHIFT_CONST(20)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_RANGE                 20:20
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_WOFFSET                       0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2RFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT                 _MK_SHIFT_CONST(19)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_RANGE                 19:19
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_WOFFSET                       0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1RFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT                 _MK_SHIFT_CONST(18)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_RANGE                 18:18
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_WOFFSET                       0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0RFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_SHIFT                      _MK_SHIFT_CONST(17)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_RANGE                      17:17
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_WOFFSET                    0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ARFS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_SHIFT                       _MK_SHIFT_CONST(16)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_RANGE                       16:16
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_WOFFSET                     0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_BFS_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_SHIFT                       _MK_SHIFT_CONST(15)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_RANGE                       15:15
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_WOFFSET                     0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_SHIFT                       _MK_SHIFT_CONST(14)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_RANGE                       14:14
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_WOFFSET                     0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBE_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_SHIFT                       _MK_SHIFT_CONST(13)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_RANGE                       13:13
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_WOFFSET                     0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UBS_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_RANGE                       12:12
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_WOFFSET                     0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_UAT_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT                 _MK_SHIFT_CONST(11)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_RANGE                 11:11
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_WOFFSET                       0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH2DFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT                 _MK_SHIFT_CONST(10)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_RANGE                 10:10
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_WOFFSET                       0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH1DFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT                 _MK_SHIFT_CONST(9)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_RANGE                 9:9
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_WOFFSET                       0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_CH0DFIFOF_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_SHIFT                   _MK_SHIFT_CONST(8)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_RANGE                   8:8
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_WOFFSET                 0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_WRFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_SHIFT                   _MK_SHIFT_CONST(7)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_RANGE                   7:7
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_WOFFSET                 0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_RDFIFOF_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_SHIFT                      _MK_SHIFT_CONST(5)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_RANGE                      5:5
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_WOFFSET                    0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_ERBF_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_SHIFT                       _MK_SHIFT_CONST(3)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_RANGE                       3:3
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_WOFFSET                     0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SLV_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_SHIFT                       _MK_SHIFT_CONST(2)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_RANGE                       2:2
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_WOFFSET                     0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_TIM_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_RANGE                    1:1
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_WOFFSET                  0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFOF_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_SHIFT                   _MK_SHIFT_CONST(0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_SHIFT)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_RANGE                   0:0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_WOFFSET                 0x0
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_RAW_INTERRUPT_STATUS_0_SFIFONE_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

// Register DMAAPB_2_FIFO_STATUS1_0
#define DMAAPB_2_FIFO_STATUS1_0                 _MK_ADDR_CONST(0x2f4)
#define DMAAPB_2_FIFO_STATUS1_0_SECURE                  0x0
#define DMAAPB_2_FIFO_STATUS1_0_DUAL                    0x0
#define DMAAPB_2_FIFO_STATUS1_0_SCR                     BR_SCR_0
#define DMAAPB_2_FIFO_STATUS1_0_WORD_COUNT                      0x1
#define DMAAPB_2_FIFO_STATUS1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_RESET_MASK                      _MK_MASK_CONST(0xfffff)
#define DMAAPB_2_FIFO_STATUS1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_READ_MASK                       _MK_MASK_CONST(0xfffff)
#define DMAAPB_2_FIFO_STATUS1_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_SHIFT                        _MK_SHIFT_CONST(15)
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_RANGE                        19:15
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_WOFFSET                      0x0
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH3_REQ_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_SHIFT                        _MK_SHIFT_CONST(10)
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_RANGE                        14:10
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_WOFFSET                      0x0
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH2_REQ_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_SHIFT                        _MK_SHIFT_CONST(5)
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_RANGE                        9:5
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_WOFFSET                      0x0
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH1_REQ_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_SHIFT                        _MK_SHIFT_CONST(0)
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_FIELD                        _MK_FIELD_CONST(0x1f, DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_RANGE                        4:0
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_WOFFSET                      0x0
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS1_0_CH0_REQ_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

// Register DMAAPB_2_FIFO_STATUS2_0
#define DMAAPB_2_FIFO_STATUS2_0                 _MK_ADDR_CONST(0x2f8)
#define DMAAPB_2_FIFO_STATUS2_0_SECURE                  0x0
#define DMAAPB_2_FIFO_STATUS2_0_DUAL                    0x0
#define DMAAPB_2_FIFO_STATUS2_0_SCR                     BR_SCR_0
#define DMAAPB_2_FIFO_STATUS2_0_WORD_COUNT                      0x1
#define DMAAPB_2_FIFO_STATUS2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_RESET_MASK                      _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_FIFO_STATUS2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_FIFO_STATUS2_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_SHIFT                      _MK_SHIFT_CONST(18)
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_FIELD                      _MK_FIELD_CONST(0x3f, DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_RANGE                      23:18
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_WOFFSET                    0x0
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH3_WDATA_FS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_FIELD                      _MK_FIELD_CONST(0x3f, DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_RANGE                      17:12
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_WOFFSET                    0x0
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH2_WDATA_FS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_SHIFT                      _MK_SHIFT_CONST(6)
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_FIELD                      _MK_FIELD_CONST(0x3f, DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_RANGE                      11:6
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_WOFFSET                    0x0
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH1_WDATA_FS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_SHIFT                      _MK_SHIFT_CONST(0)
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_FIELD                      _MK_FIELD_CONST(0x3f, DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_RANGE                      5:0
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_WOFFSET                    0x0
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_DEFAULT_MASK                       _MK_MASK_CONST(0x3f)
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS2_0_CH0_WDATA_FS_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

// Register DMAAPB_2_FIFO_STATUS3_0
#define DMAAPB_2_FIFO_STATUS3_0                 _MK_ADDR_CONST(0x2fc)
#define DMAAPB_2_FIFO_STATUS3_0_SECURE                  0x0
#define DMAAPB_2_FIFO_STATUS3_0_DUAL                    0x0
#define DMAAPB_2_FIFO_STATUS3_0_SCR                     BR_SCR_0
#define DMAAPB_2_FIFO_STATUS3_0_WORD_COUNT                      0x1
#define DMAAPB_2_FIFO_STATUS3_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_RESET_MASK                      _MK_MASK_CONST(0x3ffff)
#define DMAAPB_2_FIFO_STATUS3_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_READ_MASK                       _MK_MASK_CONST(0x3ffff)
#define DMAAPB_2_FIFO_STATUS3_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_SHIFT                  _MK_SHIFT_CONST(13)
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_FIELD                  _MK_FIELD_CONST(0x1f, DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_RANGE                  17:13
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_WOFFSET                        0x0
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_ERROR_FS_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_SHIFT                   _MK_SHIFT_CONST(8)
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_FIELD                   _MK_FIELD_CONST(0x1f, DMAAPB_2_FIFO_STATUS3_0_EACK_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_RANGE                   12:8
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_WOFFSET                 0x0
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_DEFAULT_MASK                    _MK_MASK_CONST(0x1f)
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_EACK_FS_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_SHIFT                        _MK_SHIFT_CONST(4)
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_FIELD                        _MK_FIELD_CONST(0xf, DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_RANGE                        7:4
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_WOFFSET                      0x0
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_WR_RESP_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_SHIFT                        _MK_SHIFT_CONST(0)
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_FIELD                        _MK_FIELD_CONST(0xf, DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_SHIFT)
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_RANGE                        3:0
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_WOFFSET                      0x0
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_FIFO_STATUS3_0_RD_RESP_FS_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

// Register DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0                  _MK_ADDR_CONST(0x300)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_SECURE                   0x0
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_DUAL                     0x0
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_SCR                      BR_SCR_0
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_WORD_COUNT                       0x1
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_RESET_MASK                       _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_FIELD                    _MK_FIELD_CONST(0xff, DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_SHIFT)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_RANGE                    7:0
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_WOFFSET                  0x0
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH0_LVL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_SHIFT                    _MK_SHIFT_CONST(8)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_FIELD                    _MK_FIELD_CONST(0xff, DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_SHIFT)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_RANGE                    15:8
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_WOFFSET                  0x0
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH1_LVL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_SHIFT                    _MK_SHIFT_CONST(16)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_FIELD                    _MK_FIELD_CONST(0xff, DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_SHIFT)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_RANGE                    23:16
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_WOFFSET                  0x0
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0_CH2_LVL_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

// Register DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0                        _MK_ADDR_CONST(0x304)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_SECURE                         0x0
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_DUAL                   0x0
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_SCR                    BR_SCR_0
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_WORD_COUNT                     0x1
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_RESET_MASK                     _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_READ_MASK                      _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_WRITE_MASK                     _MK_MASK_CONST(0xffffff)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_SHIFT                  _MK_SHIFT_CONST(0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_FIELD                  _MK_FIELD_CONST(0xff, DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_SHIFT)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_RANGE                  7:0
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_WOFFSET                        0x0
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH0_LVL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_SHIFT                  _MK_SHIFT_CONST(8)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_FIELD                  _MK_FIELD_CONST(0xff, DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_SHIFT)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_RANGE                  15:8
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_WOFFSET                        0x0
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH1_LVL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_SHIFT                  _MK_SHIFT_CONST(16)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_FIELD                  _MK_FIELD_CONST(0xff, DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_SHIFT)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_RANGE                  23:16
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_WOFFSET                        0x0
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0_CH2_LVL_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Register DMAAPB_2_CYA_0
#define DMAAPB_2_CYA_0                  _MK_ADDR_CONST(0x400)
#define DMAAPB_2_CYA_0_SECURE                   0x0
#define DMAAPB_2_CYA_0_DUAL                     0x0
#define DMAAPB_2_CYA_0_SCR                      BR_SCR_0
#define DMAAPB_2_CYA_0_WORD_COUNT                       0x1
#define DMAAPB_2_CYA_0_RESET_VAL                        _MK_MASK_CONST(0xaaaaaa9a)
#define DMAAPB_2_CYA_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define DMAAPB_2_CYA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define DMAAPB_2_CYA_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define DMAAPB_2_CYA_0_SPARE_BITS_SHIFT                 _MK_SHIFT_CONST(6)
#define DMAAPB_2_CYA_0_SPARE_BITS_FIELD                 _MK_FIELD_CONST(0x3ffffff, DMAAPB_2_CYA_0_SPARE_BITS_SHIFT)
#define DMAAPB_2_CYA_0_SPARE_BITS_RANGE                 31:6
#define DMAAPB_2_CYA_0_SPARE_BITS_WOFFSET                       0x0
#define DMAAPB_2_CYA_0_SPARE_BITS_DEFAULT                       _MK_MASK_CONST(0x2aaaaaa)
#define DMAAPB_2_CYA_0_SPARE_BITS_DEFAULT_MASK                  _MK_MASK_CONST(0x3ffffff)
#define DMAAPB_2_CYA_0_SPARE_BITS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_SPARE_BITS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_SPARE_BITS_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_SPARE_BITS_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_SHIFT                    _MK_SHIFT_CONST(5)
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_SHIFT)
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_RANGE                    5:5
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_WOFFSET                  0x0
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_SLEC1B2B_ENABLE_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_CYA_0_FC_ENABLE_CH3_SHIFT)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_RANGE                      4:4
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_WOFFSET                    0x0
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_CYA_0_FC_ENABLE_CH2_SHIFT)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_RANGE                      3:3
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_WOFFSET                    0x0
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_SHIFT                      _MK_SHIFT_CONST(2)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_CYA_0_FC_ENABLE_CH1_SHIFT)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_RANGE                      2:2
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_WOFFSET                    0x0
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_SHIFT                      _MK_SHIFT_CONST(1)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_CYA_0_FC_ENABLE_CH0_SHIFT)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_RANGE                      1:1
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_WOFFSET                    0x0
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_FC_ENABLE_CH0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_CYA_0_VC_ENABLE_SHIFT                  _MK_SHIFT_CONST(0)
#define DMAAPB_2_CYA_0_VC_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_CYA_0_VC_ENABLE_SHIFT)
#define DMAAPB_2_CYA_0_VC_ENABLE_RANGE                  0:0
#define DMAAPB_2_CYA_0_VC_ENABLE_WOFFSET                        0x0
#define DMAAPB_2_CYA_0_VC_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_VC_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_CYA_0_VC_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_VC_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_VC_ENABLE_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_CYA_0_VC_ENABLE_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Reserved address 0x500

// Reserved address 0x510

// Reserved address 0x544

// Reserved address 0x554

// Reserved address 0x564

// Reserved address 0x598

// Reserved address 0x5a8

// Reserved address 0x5b8

// Reserved address 0x5ec

// Reserved address 0x5fc

// Reserved address 0x60c

// Reserved address 0x640

// Reserved address 0x650

// Reserved address 0x660

// Reserved address 0x694

// Reserved address 0x6a4

// Reserved address 0x6b4

// Reserved address 0x6e8

// Reserved address 0x6f8

// Reserved address 0x708

// Reserved address 0x73c

// Reserved address 0x74c

// Reserved address 0x75c

// Reserved address 0x790

// Reserved address 0x31c

// Register DMAAPB_2_BLOCK1_BE_0
#define DMAAPB_2_BLOCK1_BE_0                    _MK_ADDR_CONST(0x320)
#define DMAAPB_2_BLOCK1_BE_0_SECURE                     0x0
#define DMAAPB_2_BLOCK1_BE_0_DUAL                       0x0
#define DMAAPB_2_BLOCK1_BE_0_SCR                        BR_SCR_0
#define DMAAPB_2_BLOCK1_BE_0_WORD_COUNT                         0x1
#define DMAAPB_2_BLOCK1_BE_0_RESET_VAL                  _MK_MASK_CONST(0x16)
#define DMAAPB_2_BLOCK1_BE_0_RESET_MASK                         _MK_MASK_CONST(0x16)
#define DMAAPB_2_BLOCK1_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_READ_MASK                  _MK_MASK_CONST(0x16)
#define DMAAPB_2_BLOCK1_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x16)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_SHIFT                   _MK_SHIFT_CONST(4)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_SHIFT)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_RANGE                   4:4
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_WOFFSET                 0x0
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_7_CAR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_SHIFT                   _MK_SHIFT_CONST(2)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_SHIFT)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_RANGE                   2:2
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_WOFFSET                 0x0
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_5_CAR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_SHIFT                   _MK_SHIFT_CONST(1)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_SHIFT)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_RANGE                   1:1
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_WOFFSET                 0x0
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK1_BE_0_AVFS_4_CAR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK2_BE_0
#define DMAAPB_2_BLOCK2_BE_0                    _MK_ADDR_CONST(0x324)
#define DMAAPB_2_BLOCK2_BE_0_SECURE                     0x0
#define DMAAPB_2_BLOCK2_BE_0_DUAL                       0x0
#define DMAAPB_2_BLOCK2_BE_0_SCR                        BR_SCR_0
#define DMAAPB_2_BLOCK2_BE_0_WORD_COUNT                         0x1
#define DMAAPB_2_BLOCK2_BE_0_RESET_VAL                  _MK_MASK_CONST(0x10000000)
#define DMAAPB_2_BLOCK2_BE_0_RESET_MASK                         _MK_MASK_CONST(0x10000000)
#define DMAAPB_2_BLOCK2_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK2_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK2_BE_0_READ_MASK                  _MK_MASK_CONST(0x10000000)
#define DMAAPB_2_BLOCK2_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x10000000)
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_SHIFT                  _MK_SHIFT_CONST(28)
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_SHIFT)
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_RANGE                  28:28
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_WOFFSET                        0x0
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK2_BE_0_ENTROPY_CAR_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK3_BE_0
#define DMAAPB_2_BLOCK3_BE_0                    _MK_ADDR_CONST(0x328)
#define DMAAPB_2_BLOCK3_BE_0_SECURE                     0x0
#define DMAAPB_2_BLOCK3_BE_0_DUAL                       0x0
#define DMAAPB_2_BLOCK3_BE_0_SCR                        BR_SCR_0
#define DMAAPB_2_BLOCK3_BE_0_WORD_COUNT                         0x1
#define DMAAPB_2_BLOCK3_BE_0_RESET_VAL                  _MK_MASK_CONST(0x1860)
#define DMAAPB_2_BLOCK3_BE_0_RESET_MASK                         _MK_MASK_CONST(0x1860)
#define DMAAPB_2_BLOCK3_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_READ_MASK                  _MK_MASK_CONST(0x1860)
#define DMAAPB_2_BLOCK3_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x1860)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_SHIFT                        _MK_SHIFT_CONST(12)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_SHIFT)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_RANGE                        12:12
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_WOFFSET                      0x0
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_CAR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_SHIFT                    _MK_SHIFT_CONST(11)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_SHIFT)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_RANGE                    11:11
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_WOFFSET                  0x0
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL3_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_SHIFT                        _MK_SHIFT_CONST(6)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_SHIFT)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_RANGE                        6:6
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_WOFFSET                      0x0
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_CAR_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_SHIFT                    _MK_SHIFT_CONST(5)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_SHIFT)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_RANGE                    5:5
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_WOFFSET                  0x0
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK3_BE_0_GPIO_CTL0_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

// Reserved address 0x32c

// Register DMAAPB_2_BLOCK5_BE_0
#define DMAAPB_2_BLOCK5_BE_0                    _MK_ADDR_CONST(0x330)
#define DMAAPB_2_BLOCK5_BE_0_SECURE                     0x0
#define DMAAPB_2_BLOCK5_BE_0_DUAL                       0x0
#define DMAAPB_2_BLOCK5_BE_0_SCR                        BR_SCR_0
#define DMAAPB_2_BLOCK5_BE_0_WORD_COUNT                         0x1
#define DMAAPB_2_BLOCK5_BE_0_RESET_VAL                  _MK_MASK_CONST(0x4101001c)
#define DMAAPB_2_BLOCK5_BE_0_RESET_MASK                         _MK_MASK_CONST(0x4101001c)
#define DMAAPB_2_BLOCK5_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_READ_MASK                  _MK_MASK_CONST(0x4101001c)
#define DMAAPB_2_BLOCK5_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x4101001c)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_SHIFT                    _MK_SHIFT_CONST(30)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_SHIFT)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_RANGE                    30:30
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_WOFFSET                  0x0
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A7_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_SHIFT                   _MK_SHIFT_CONST(24)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_SHIFT)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_RANGE                   24:24
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_WOFFSET                 0x0
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A17_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_SHIFT                    _MK_SHIFT_CONST(16)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_SHIFT)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_RANGE                    16:16
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_WOFFSET                  0x0
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_PADCTL_A1_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_SHIFT                      _MK_SHIFT_CONST(4)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK5_BE_0_MPHY_L1_SHIFT)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_RANGE                      4:4
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_WOFFSET                    0x0
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_SHIFT                      _MK_SHIFT_CONST(3)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK5_BE_0_MPHY_L0_SHIFT)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_RANGE                      3:3
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_WOFFSET                    0x0
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_L0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_SHIFT                     _MK_SHIFT_CONST(2)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_SHIFT)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_RANGE                     2:2
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_WOFFSET                   0x0
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK5_BE_0_MPHY_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK6_BE_0
#define DMAAPB_2_BLOCK6_BE_0                    _MK_ADDR_CONST(0x334)
#define DMAAPB_2_BLOCK6_BE_0_SECURE                     0x0
#define DMAAPB_2_BLOCK6_BE_0_DUAL                       0x0
#define DMAAPB_2_BLOCK6_BE_0_SCR                        BR_SCR_0
#define DMAAPB_2_BLOCK6_BE_0_WORD_COUNT                         0x1
#define DMAAPB_2_BLOCK6_BE_0_RESET_VAL                  _MK_MASK_CONST(0x10010)
#define DMAAPB_2_BLOCK6_BE_0_RESET_MASK                         _MK_MASK_CONST(0x10010)
#define DMAAPB_2_BLOCK6_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK6_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK6_BE_0_READ_MASK                  _MK_MASK_CONST(0x10010)
#define DMAAPB_2_BLOCK6_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x10010)
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_SHIFT                     _MK_SHIFT_CONST(16)
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_SHIFT)
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_RANGE                     16:16
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_WOFFSET                   0x0
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK6_BE_0_PLLE_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_SHIFT                 _MK_SHIFT_CONST(4)
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_SHIFT)
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_RANGE                 4:4
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK6_BE_0_PEX_SATA_USB_BYP_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK7_BE_0
#define DMAAPB_2_BLOCK7_BE_0                    _MK_ADDR_CONST(0x338)
#define DMAAPB_2_BLOCK7_BE_0_SECURE                     0x0
#define DMAAPB_2_BLOCK7_BE_0_DUAL                       0x0
#define DMAAPB_2_BLOCK7_BE_0_SCR                        BR_SCR_0
#define DMAAPB_2_BLOCK7_BE_0_WORD_COUNT                         0x1
#define DMAAPB_2_BLOCK7_BE_0_RESET_VAL                  _MK_MASK_CONST(0x7000)
#define DMAAPB_2_BLOCK7_BE_0_RESET_MASK                         _MK_MASK_CONST(0x7000)
#define DMAAPB_2_BLOCK7_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_READ_MASK                  _MK_MASK_CONST(0x7000)
#define DMAAPB_2_BLOCK7_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x7000)
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_SHIFT                     _MK_SHIFT_CONST(14)
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK7_BE_0_SATA_CAR_SHIFT)
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_RANGE                     14:14
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_WOFFSET                   0x0
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_SHIFT                     _MK_SHIFT_CONST(13)
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK7_BE_0_SATA_AUX_SHIFT)
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_RANGE                     13:13
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_WOFFSET                   0x0
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_AUX_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK7_BE_0_SATA_SHIFT                 _MK_SHIFT_CONST(12)
#define DMAAPB_2_BLOCK7_BE_0_SATA_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK7_BE_0_SATA_SHIFT)
#define DMAAPB_2_BLOCK7_BE_0_SATA_RANGE                 12:12
#define DMAAPB_2_BLOCK7_BE_0_SATA_WOFFSET                       0x0
#define DMAAPB_2_BLOCK7_BE_0_SATA_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK7_BE_0_SATA_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK7_BE_0_SATA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK7_BE_0_SATA_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK8_BE_0
#define DMAAPB_2_BLOCK8_BE_0                    _MK_ADDR_CONST(0x33c)
#define DMAAPB_2_BLOCK8_BE_0_SECURE                     0x0
#define DMAAPB_2_BLOCK8_BE_0_DUAL                       0x0
#define DMAAPB_2_BLOCK8_BE_0_SCR                        BR_SCR_0
#define DMAAPB_2_BLOCK8_BE_0_WORD_COUNT                         0x1
#define DMAAPB_2_BLOCK8_BE_0_RESET_VAL                  _MK_MASK_CONST(0x1000)
#define DMAAPB_2_BLOCK8_BE_0_RESET_MASK                         _MK_MASK_CONST(0x1000)
#define DMAAPB_2_BLOCK8_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK8_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK8_BE_0_READ_MASK                  _MK_MASK_CONST(0x1000)
#define DMAAPB_2_BLOCK8_BE_0_WRITE_MASK                         _MK_MASK_CONST(0x1000)
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_SHIFT                       _MK_SHIFT_CONST(12)
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK8_BE_0_SE_CAR_SHIFT)
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_RANGE                       12:12
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_WOFFSET                     0x0
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK8_BE_0_SE_CAR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK9_BE_0
#define DMAAPB_2_BLOCK9_BE_0                    _MK_ADDR_CONST(0x340)
#define DMAAPB_2_BLOCK9_BE_0_SECURE                     0x0
#define DMAAPB_2_BLOCK9_BE_0_DUAL                       0x0
#define DMAAPB_2_BLOCK9_BE_0_SCR                        BR_SCR_0
#define DMAAPB_2_BLOCK9_BE_0_WORD_COUNT                         0x1
#define DMAAPB_2_BLOCK9_BE_0_RESET_VAL                  _MK_MASK_CONST(0xa01c0280)
#define DMAAPB_2_BLOCK9_BE_0_RESET_MASK                         _MK_MASK_CONST(0xa01c0280)
#define DMAAPB_2_BLOCK9_BE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_READ_MASK                  _MK_MASK_CONST(0xa01c0280)
#define DMAAPB_2_BLOCK9_BE_0_WRITE_MASK                         _MK_MASK_CONST(0xa01c0280)
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_SHIFT                    _MK_SHIFT_CONST(31)
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_SHIFT)
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_RANGE                    31:31
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_WOFFSET                  0x0
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSECB_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_SHIFT                   _MK_SHIFT_CONST(29)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_SHIFT)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_RANGE                   29:29
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_WOFFSET                 0x0
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_9_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_SHIFT                  _MK_SHIFT_CONST(20)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_SHIFT)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_RANGE                  20:20
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_WOFFSET                        0x0
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_21_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_SHIFT                  _MK_SHIFT_CONST(19)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_SHIFT)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_RANGE                  19:19
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_WOFFSET                        0x0
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_20_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_SHIFT                   _MK_SHIFT_CONST(18)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_SHIFT)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_RANGE                   18:18
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_WOFFSET                 0x0
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_2_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_SHIFT                  _MK_SHIFT_CONST(9)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_SHIFT)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_RANGE                  9:9
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_WOFFSET                        0x0
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_11_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_SHIFT                   _MK_SHIFT_CONST(7)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_SHIFT)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_RANGE                   7:7
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_WOFFSET                 0x0
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK9_BE_0_TSA_NODE_1_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK10_BE_0
#define DMAAPB_2_BLOCK10_BE_0                   _MK_ADDR_CONST(0x344)
#define DMAAPB_2_BLOCK10_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK10_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK10_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK10_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK10_BE_0_RESET_VAL                         _MK_MASK_CONST(0x7f00001)
#define DMAAPB_2_BLOCK10_BE_0_RESET_MASK                        _MK_MASK_CONST(0x7f00001)
#define DMAAPB_2_BLOCK10_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_READ_MASK                         _MK_MASK_CONST(0x7f00001)
#define DMAAPB_2_BLOCK10_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x7f00001)
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_SHIFT                   _MK_SHIFT_CONST(26)
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_SHIFT)
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_RANGE                   26:26
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_WOFFSET                 0x0
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UTMIP_CAR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_SHIFT                   _MK_SHIFT_CONST(25)
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_SHIFT)
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_RANGE                   25:25
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_WOFFSET                 0x0
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_USB2_HSIC_TRK_CAR_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_SHIFT                      _MK_SHIFT_CONST(24)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK10_BE_0_UPHY_4_SHIFT)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_RANGE                      24:24
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_WOFFSET                    0x0
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_4_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK10_BE_0_UPHY_3_SHIFT)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_RANGE                      23:23
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_WOFFSET                    0x0
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_3_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_SHIFT                      _MK_SHIFT_CONST(22)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK10_BE_0_UPHY_2_SHIFT)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_RANGE                      22:22
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_WOFFSET                    0x0
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_2_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_SHIFT                      _MK_SHIFT_CONST(21)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK10_BE_0_UPHY_1_SHIFT)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_RANGE                      21:21
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_WOFFSET                    0x0
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_1_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_SHIFT                      _MK_SHIFT_CONST(20)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK10_BE_0_UPHY_0_SHIFT)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_RANGE                      20:20
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_WOFFSET                    0x0
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_UPHY_0_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_SHIFT                    _MK_SHIFT_CONST(0)
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_SHIFT)
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_RANGE                    0:0
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_WOFFSET                  0x0
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK10_BE_0_TSEC_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK11_BE_0
#define DMAAPB_2_BLOCK11_BE_0                   _MK_ADDR_CONST(0x348)
#define DMAAPB_2_BLOCK11_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK11_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK11_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK11_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK11_BE_0_RESET_VAL                         _MK_MASK_CONST(0xf400801f)
#define DMAAPB_2_BLOCK11_BE_0_RESET_MASK                        _MK_MASK_CONST(0xf400801f)
#define DMAAPB_2_BLOCK11_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_READ_MASK                         _MK_MASK_CONST(0xf400801f)
#define DMAAPB_2_BLOCK11_BE_0_WRITE_MASK                        _MK_MASK_CONST(0xf400801f)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_SHIFT                        _MK_SHIFT_CONST(31)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_RANGE                        31:31
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_WOFFSET                      0x0
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_11_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_SHIFT                        _MK_SHIFT_CONST(30)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_RANGE                        30:30
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_WOFFSET                      0x0
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_10_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_SHIFT                 _MK_SHIFT_CONST(29)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_RANGE                 29:29
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_WOFFSET                       0x0
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_1_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_SHIFT                 _MK_SHIFT_CONST(28)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_RANGE                 28:28
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_WOFFSET                       0x0
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PIPE2UPHY_0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_SHIFT                  _MK_SHIFT_CONST(26)
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_RANGE                  26:26
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_WOFFSET                        0x0
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_PADCTL_A20_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_SE0_SHIFT                 _MK_SHIFT_CONST(15)
#define DMAAPB_2_BLOCK11_BE_0_SE0_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_SE0_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_SE0_RANGE                 15:15
#define DMAAPB_2_BLOCK11_BE_0_SE0_WOFFSET                       0x0
#define DMAAPB_2_BLOCK11_BE_0_SE0_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_SE0_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_SE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_SE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_SE0_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_SE0_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_SHIFT                 _MK_SHIFT_CONST(4)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_RANGE                 4:4
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_WOFFSET                       0x0
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_PADCTL_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_SHIFT                   _MK_SHIFT_CONST(3)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_FIELD                   _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_RANGE                   3:3
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_WOFFSET                 0x0
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_DEFAULT                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_PARITY_PROTECTION                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_HOST_PLATFORM_DEPENDENT                      _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_SHIFT                    _MK_SHIFT_CONST(2)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_RANGE                    2:2
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_WOFFSET                  0x0
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_DEV_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_SHIFT                    _MK_SHIFT_CONST(1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_RANGE                    1:1
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_WOFFSET                  0x0
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_SHIFT                     _MK_SHIFT_CONST(0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK11_BE_0_XUSB_AO_SHIFT)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_RANGE                     0:0
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_WOFFSET                   0x0
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK11_BE_0_XUSB_AO_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK12_BE_0
#define DMAAPB_2_BLOCK12_BE_0                   _MK_ADDR_CONST(0x34c)
#define DMAAPB_2_BLOCK12_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK12_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK12_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK12_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK12_BE_0_RESET_VAL                         _MK_MASK_CONST(0xf787e1ff)
#define DMAAPB_2_BLOCK12_BE_0_RESET_MASK                        _MK_MASK_CONST(0xf787e1ff)
#define DMAAPB_2_BLOCK12_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_READ_MASK                         _MK_MASK_CONST(0xf787e1ff)
#define DMAAPB_2_BLOCK12_BE_0_WRITE_MASK                        _MK_MASK_CONST(0xf787e1ff)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_SHIFT                 _MK_SHIFT_CONST(31)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_RANGE                 31:31
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C3_CTL_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_SHIFT                 _MK_SHIFT_CONST(30)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_RANGE                 30:30
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C2_CTL_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_SHIFT                 _MK_SHIFT_CONST(29)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_RANGE                 29:29
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C1_CTL_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_SHIFT                 _MK_SHIFT_CONST(28)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_RANGE                 28:28
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PCIE_C0_CTL_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_SHIFT                      _MK_SHIFT_CONST(26)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_UPHY_8_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_RANGE                      26:26
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_WOFFSET                    0x0
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_8_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_SHIFT                      _MK_SHIFT_CONST(25)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_UPHY_7_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_RANGE                      25:25
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_WOFFSET                    0x0
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_7_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_SHIFT                      _MK_SHIFT_CONST(24)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_UPHY_6_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_RANGE                      24:24
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_WOFFSET                    0x0
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_6_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_SHIFT                      _MK_SHIFT_CONST(23)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_UPHY_5_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_RANGE                      23:23
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_WOFFSET                    0x0
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_UPHY_5_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_SHIFT                  _MK_SHIFT_CONST(18)
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_RANGE                  18:18
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_WOFFSET                        0x0
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVLINK_CFG_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_SHIFT                  _MK_SHIFT_CONST(17)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_RANGE                  17:17
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_WOFFSET                        0x0
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_4_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_SHIFT                  _MK_SHIFT_CONST(16)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_RANGE                  16:16
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_WOFFSET                        0x0
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_3_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_SHIFT                  _MK_SHIFT_CONST(15)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_RANGE                  15:15
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_WOFFSET                        0x0
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_2_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_SHIFT                  _MK_SHIFT_CONST(14)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_RANGE                  14:14
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_WOFFSET                        0x0
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_SHIFT                  _MK_SHIFT_CONST(13)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_RANGE                  13:13
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_WOFFSET                        0x0
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_NVHSUPHY_0_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_SHIFT                      _MK_SHIFT_CONST(8)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_RANGE                      8:8
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_WOFFSET                    0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_XBAR_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_SHIFT                 _MK_SHIFT_CONST(7)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_RANGE                 7:7
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_9_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_SHIFT                 _MK_SHIFT_CONST(6)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_RANGE                 6:6
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_8_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_SHIFT                 _MK_SHIFT_CONST(5)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_RANGE                 5:5
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_7_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_SHIFT                 _MK_SHIFT_CONST(4)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_RANGE                 4:4
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_6_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_SHIFT                 _MK_SHIFT_CONST(3)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_RANGE                 3:3
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_5_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_SHIFT                 _MK_SHIFT_CONST(2)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_RANGE                 2:2
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_4_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_SHIFT                 _MK_SHIFT_CONST(1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_RANGE                 1:1
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_3_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_SHIFT)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_RANGE                 0:0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_WOFFSET                       0x0
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK12_BE_0_PIPE2UPHY_2_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK13_BE_0
#define DMAAPB_2_BLOCK13_BE_0                   _MK_ADDR_CONST(0x350)
#define DMAAPB_2_BLOCK13_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK13_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK13_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK13_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK13_BE_0_RESET_VAL                         _MK_MASK_CONST(0x100fe3)
#define DMAAPB_2_BLOCK13_BE_0_RESET_MASK                        _MK_MASK_CONST(0x100fe3)
#define DMAAPB_2_BLOCK13_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_READ_MASK                         _MK_MASK_CONST(0x100fe3)
#define DMAAPB_2_BLOCK13_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x100fe3)
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_SHIFT                  _MK_SHIFT_CONST(20)
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_RANGE                  20:20
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_WOFFSET                        0x0
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_CBB_ERR_COLLATOR_1_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_BPMP_SHIFT                        _MK_SHIFT_CONST(11)
#define DMAAPB_2_BLOCK13_BE_0_BPMP_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_BPMP_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_BPMP_RANGE                        11:11
#define DMAAPB_2_BLOCK13_BE_0_BPMP_WOFFSET                      0x0
#define DMAAPB_2_BLOCK13_BE_0_BPMP_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_BPMP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_BPMP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_BPMP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_BPMP_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_BPMP_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_SHIFT                        _MK_SHIFT_CONST(10)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_RANGE                        10:10
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_WOFFSET                      0x0
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_17_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_SHIFT                        _MK_SHIFT_CONST(9)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_RANGE                        9:9
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_WOFFSET                      0x0
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_16_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_SHIFT                        _MK_SHIFT_CONST(8)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_RANGE                        8:8
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_WOFFSET                      0x0
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_15_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_SHIFT                        _MK_SHIFT_CONST(7)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_RANGE                        7:7
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_WOFFSET                      0x0
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_14_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_SHIFT                        _MK_SHIFT_CONST(6)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_RANGE                        6:6
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_WOFFSET                      0x0
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_13_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_SHIFT                        _MK_SHIFT_CONST(5)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_RANGE                        5:5
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_WOFFSET                      0x0
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PIPE2UPHY_12_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_SHIFT                 _MK_SHIFT_CONST(1)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_RANGE                 1:1
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_WOFFSET                       0x0
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C5_CTL_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_SHIFT)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_RANGE                 0:0
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_WOFFSET                       0x0
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK13_BE_0_PCIE_C4_CTL_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK14_BE_0
#define DMAAPB_2_BLOCK14_BE_0                   _MK_ADDR_CONST(0x354)
#define DMAAPB_2_BLOCK14_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK14_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK14_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK14_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK14_BE_0_RESET_VAL                         _MK_MASK_CONST(0x200400)
#define DMAAPB_2_BLOCK14_BE_0_RESET_MASK                        _MK_MASK_CONST(0x200400)
#define DMAAPB_2_BLOCK14_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK14_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK14_BE_0_READ_MASK                         _MK_MASK_CONST(0x200400)
#define DMAAPB_2_BLOCK14_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x200400)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_SHIFT                  _MK_SHIFT_CONST(21)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_SHIFT)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_RANGE                  21:21
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_WOFFSET                        0x0
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_4_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_SHIFT                  _MK_SHIFT_CONST(10)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_SHIFT)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_RANGE                  10:10
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_WOFFSET                        0x0
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK14_BE_0_CBB_ERR_COLLATOR_3_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK15_BE_0
#define DMAAPB_2_BLOCK15_BE_0                   _MK_ADDR_CONST(0x358)
#define DMAAPB_2_BLOCK15_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK15_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK15_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK15_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK15_BE_0_RESET_VAL                         _MK_MASK_CONST(0x80400801)
#define DMAAPB_2_BLOCK15_BE_0_RESET_MASK                        _MK_MASK_CONST(0x80400801)
#define DMAAPB_2_BLOCK15_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_READ_MASK                         _MK_MASK_CONST(0x80400801)
#define DMAAPB_2_BLOCK15_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x80400801)
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_SHIFT                 _MK_SHIFT_CONST(31)
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_SHIFT)
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_RANGE                 31:31
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_ERR_COLLATOR_10_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_SHIFT                  _MK_SHIFT_CONST(22)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_SHIFT)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_RANGE                  22:22
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_WOFFSET                        0x0
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_7_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_SHIFT                  _MK_SHIFT_CONST(11)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_SHIFT)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_RANGE                  11:11
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_WOFFSET                        0x0
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_6_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_SHIFT                  _MK_SHIFT_CONST(0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_FIELD                  _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_SHIFT)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_RANGE                  0:0
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_WOFFSET                        0x0
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_DEFAULT                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_PARITY_PROTECTION                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK15_BE_0_CBB_ERR_COLLATOR_5_PLATFORM_DEPENDENT                     _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK16_BE_0
#define DMAAPB_2_BLOCK16_BE_0                   _MK_ADDR_CONST(0x35c)
#define DMAAPB_2_BLOCK16_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK16_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK16_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK16_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK16_BE_0_RESET_VAL                         _MK_MASK_CONST(0x38002003)
#define DMAAPB_2_BLOCK16_BE_0_RESET_MASK                        _MK_MASK_CONST(0x38002003)
#define DMAAPB_2_BLOCK16_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_READ_MASK                         _MK_MASK_CONST(0x38002003)
#define DMAAPB_2_BLOCK16_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x38002003)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_SHIFT                 _MK_SHIFT_CONST(29)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_SHIFT)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_RANGE                 29:29
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_40_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_SHIFT                 _MK_SHIFT_CONST(28)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_SHIFT)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_RANGE                 28:28
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_39_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_SHIFT                 _MK_SHIFT_CONST(27)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_SHIFT)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_RANGE                 27:27
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_38_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_SHIFT)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_RANGE                 13:13
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_24_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_SHIFT                 _MK_SHIFT_CONST(1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_SHIFT)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_RANGE                 1:1
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_12_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_SHIFT)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_RANGE                 0:0
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK16_BE_0_ERR_COLLATOR_11_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Reserved address 0x360

// Register DMAAPB_2_BLOCK18_BE_0
#define DMAAPB_2_BLOCK18_BE_0                   _MK_ADDR_CONST(0x364)
#define DMAAPB_2_BLOCK18_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK18_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK18_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK18_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK18_BE_0_RESET_VAL                         _MK_MASK_CONST(0x2d92)
#define DMAAPB_2_BLOCK18_BE_0_RESET_MASK                        _MK_MASK_CONST(0x2d92)
#define DMAAPB_2_BLOCK18_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_READ_MASK                         _MK_MASK_CONST(0x2d92)
#define DMAAPB_2_BLOCK18_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x2d92)
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_SHIFT                 _MK_SHIFT_CONST(13)
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_SHIFT)
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_RANGE                 13:13
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_WOFFSET                       0x0
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PLLNVHS_CAR_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_SHIFT                    _MK_SHIFT_CONST(11)
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_SHIFT)
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_RANGE                    11:11
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_WOFFSET                  0x0
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PEX1_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_SHIFT                    _MK_SHIFT_CONST(10)
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_FIELD                    _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_SHIFT)
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_RANGE                    10:10
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_WOFFSET                  0x0
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_DEFAULT                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_PARITY_PROTECTION                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_PEX0_CAR_PLATFORM_DEPENDENT                       _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_SHIFT                     _MK_SHIFT_CONST(8)
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_SHIFT)
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_RANGE                     8:8
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_WOFFSET                   0x0
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_NVLINK_CORE_CAR_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_SHIFT                       _MK_SHIFT_CONST(7)
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_SHIFT)
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_RANGE                       7:7
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_WOFFSET                     0x0
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_NVHS_UPHY_CAR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_SHIFT                        _MK_SHIFT_CONST(4)
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_SHIFT)
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_RANGE                        4:4
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_WOFFSET                      0x0
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_IST_LINK_CTL_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_SHIFT                       _MK_SHIFT_CONST(1)
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_SHIFT)
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_RANGE                       1:1
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_WOFFSET                     0x0
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK18_BE_0_HSIO_UPHY_CAR_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK19_BE_0
#define DMAAPB_2_BLOCK19_BE_0                   _MK_ADDR_CONST(0x368)
#define DMAAPB_2_BLOCK19_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK19_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK19_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK19_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK19_BE_0_RESET_VAL                         _MK_MASK_CONST(0x1400605)
#define DMAAPB_2_BLOCK19_BE_0_RESET_MASK                        _MK_MASK_CONST(0x1400605)
#define DMAAPB_2_BLOCK19_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_READ_MASK                         _MK_MASK_CONST(0x1400605)
#define DMAAPB_2_BLOCK19_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x1400605)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_SHIFT                 _MK_SHIFT_CONST(24)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_SHIFT)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_RANGE                 24:24
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_WOFFSET                       0x0
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_49_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_SHIFT                 _MK_SHIFT_CONST(22)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_SHIFT)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_RANGE                 22:22
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_WOFFSET                       0x0
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_47_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_SHIFT                     _MK_SHIFT_CONST(10)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK19_BE_0_PEXCLK1_SHIFT)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_RANGE                     10:10
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_WOFFSET                   0x0
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK1_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_SHIFT                     _MK_SHIFT_CONST(9)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_FIELD                     _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK19_BE_0_PEXCLK0_SHIFT)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_RANGE                     9:9
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_WOFFSET                   0x0
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_DEFAULT                   _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_PARITY_PROTECTION                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_PEXCLK0_PLATFORM_DEPENDENT                        _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_SHIFT                 _MK_SHIFT_CONST(2)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_SHIFT)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_RANGE                 2:2
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_WOFFSET                       0x0
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_35_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_SHIFT                 _MK_SHIFT_CONST(0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_FIELD                 _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_SHIFT)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_RANGE                 0:0
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_WOFFSET                       0x0
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_DEFAULT                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_PARITY_PROTECTION                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK19_BE_0_TSA_NODE_33_PLATFORM_DEPENDENT                    _MK_MASK_CONST(0x1)

// Register DMAAPB_2_BLOCK20_BE_0
#define DMAAPB_2_BLOCK20_BE_0                   _MK_ADDR_CONST(0x36c)
#define DMAAPB_2_BLOCK20_BE_0_SECURE                    0x0
#define DMAAPB_2_BLOCK20_BE_0_DUAL                      0x0
#define DMAAPB_2_BLOCK20_BE_0_SCR                       BR_SCR_0
#define DMAAPB_2_BLOCK20_BE_0_WORD_COUNT                        0x1
#define DMAAPB_2_BLOCK20_BE_0_RESET_VAL                         _MK_MASK_CONST(0x1e00)
#define DMAAPB_2_BLOCK20_BE_0_RESET_MASK                        _MK_MASK_CONST(0x1e00)
#define DMAAPB_2_BLOCK20_BE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_READ_MASK                         _MK_MASK_CONST(0x1e00)
#define DMAAPB_2_BLOCK20_BE_0_WRITE_MASK                        _MK_MASK_CONST(0x1e00)
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_SHIFT                      _MK_SHIFT_CONST(12)
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_FIELD                      _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK20_BE_0_UPHY_9_SHIFT)
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_RANGE                      12:12
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_WOFFSET                    0x0
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_DEFAULT                    _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_PARITY_PROTECTION                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_UPHY_9_PLATFORM_DEPENDENT                 _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_SHIFT                        _MK_SHIFT_CONST(11)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_SHIFT)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_RANGE                        11:11
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_WOFFSET                      0x0
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_19_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_SHIFT                        _MK_SHIFT_CONST(10)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_FIELD                        _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_SHIFT)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_RANGE                        10:10
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_WOFFSET                      0x0
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_DEFAULT                      _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_PARITY_PROTECTION                    _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_PIPE2UPHY_18_PLATFORM_DEPENDENT                   _MK_MASK_CONST(0x1)

#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_SHIFT                       _MK_SHIFT_CONST(9)
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_FIELD                       _MK_FIELD_CONST(0x1, DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_SHIFT)
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_RANGE                       9:9
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_WOFFSET                     0x0
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_DEFAULT                     _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_PARITY_PROTECTION                   _MK_MASK_CONST(0x0)
#define DMAAPB_2_BLOCK20_BE_0_IST_LINK_CTL1_PLATFORM_DEPENDENT                  _MK_MASK_CONST(0x1)

//
// REGISTER LIST
//
#define LIST_ARDMAAPB_2_REGS(_op_) \
_op_(DMAAPB_2_ORDER_CONFIG_0) \
_op_(DMAAPB_2_ERROR_CONFIG_0) \
_op_(DMAAPB_2_TIMEOUT_TIMER_0) \
_op_(DMAAPB_2_TIMEOUT_CONFIG_0) \
_op_(DMAAPB_2_CLK_OVR_ON_0) \
_op_(DMAAPB_2_NON_SAFE_CLK_ENABLE_0) \
_op_(DMAAPB_2_CHX_FIFO_FULL_THRESHOLD1_0) \
_op_(DMAAPB_2_CHX_FIFO_FULL_THRESHOLD2_0) \
_op_(DMAAPB_2_RESP_FIFO_FULL_THRESHOLD_0) \
_op_(DMAAPB_2_INTERRUPT_STATUS_0) \
_op_(DMAAPB_2_RAW_INTERRUPT_STATUS_0) \
_op_(DMAAPB_2_FIFO_STATUS1_0) \
_op_(DMAAPB_2_FIFO_STATUS2_0) \
_op_(DMAAPB_2_FIFO_STATUS3_0) \
_op_(DMAAPB_2_REQ_FIFO_HIGH_LEVEL_0) \
_op_(DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0) \
_op_(DMAAPB_2_CYA_0) \
_op_(DMAAPB_2_BLOCK1_BE_0) \
_op_(DMAAPB_2_BLOCK2_BE_0) \
_op_(DMAAPB_2_BLOCK3_BE_0) \
_op_(DMAAPB_2_BLOCK5_BE_0) \
_op_(DMAAPB_2_BLOCK6_BE_0) \
_op_(DMAAPB_2_BLOCK7_BE_0) \
_op_(DMAAPB_2_BLOCK8_BE_0) \
_op_(DMAAPB_2_BLOCK9_BE_0) \
_op_(DMAAPB_2_BLOCK10_BE_0) \
_op_(DMAAPB_2_BLOCK11_BE_0) \
_op_(DMAAPB_2_BLOCK12_BE_0) \
_op_(DMAAPB_2_BLOCK13_BE_0) \
_op_(DMAAPB_2_BLOCK14_BE_0) \
_op_(DMAAPB_2_BLOCK15_BE_0) \
_op_(DMAAPB_2_BLOCK16_BE_0) \
_op_(DMAAPB_2_BLOCK18_BE_0) \
_op_(DMAAPB_2_BLOCK19_BE_0) \
_op_(DMAAPB_2_BLOCK20_BE_0)

//
// ADDRESS SPACES
//

#define BASE_ADDRESS_DMAAPB_2   0x00000000

//
// ARDMAAPB_2 REGISTER BANKS
//

#define DMAAPB_20_FIRST_REG 0x0000 // DMAAPB_2_ORDER_CONFIG_0
#define DMAAPB_20_LAST_REG 0x0000 // DMAAPB_2_ORDER_CONFIG_0
#define DMAAPB_21_FIRST_REG 0x02c4 // DMAAPB_2_ERROR_CONFIG_0
#define DMAAPB_21_LAST_REG 0x0304 // DMAAPB_2_WDATA_FIFO_HIGH_LEVEL_0
#define DMAAPB_22_FIRST_REG 0x0400 // DMAAPB_2_CYA_0
#define DMAAPB_22_LAST_REG 0x0400 // DMAAPB_2_CYA_0
#define DMAAPB_228_FIRST_REG 0x0320 // DMAAPB_2_BLOCK1_BE_0
#define DMAAPB_228_LAST_REG 0x0328 // DMAAPB_2_BLOCK3_BE_0
#define DMAAPB_229_FIRST_REG 0x0330 // DMAAPB_2_BLOCK5_BE_0
#define DMAAPB_229_LAST_REG 0x035c // DMAAPB_2_BLOCK16_BE_0
#define DMAAPB_230_FIRST_REG 0x0364 // DMAAPB_2_BLOCK18_BE_0
#define DMAAPB_230_LAST_REG 0x036c // DMAAPB_2_BLOCK20_BE_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARDMAAPB_2_H_INC_
