<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_U_U_4142d037</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037')">rsnoc_z_H_R_N_A_G2_U_U_4142d037</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.78</td>
<td class="s9 cl rt"><a href="mod1333.html#Line" > 98.39</a></td>
<td class="s9 cl rt"><a href="mod1333.html#Cond" > 90.00</a></td>
<td class="s7 cl rt"><a href="mod1333.html#Toggle" > 70.37</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1333.html#Branch" > 96.36</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1333.html#inst_tag_82077"  onclick="showContent('inst_tag_82077')">config_ss_tb.DUT.flexnoc.Periph_Multi_APB_main.GenericToSpecific</a></td>
<td class="s8 cl rt"> 88.78</td>
<td class="s9 cl rt"><a href="mod1333.html#Line" > 98.39</a></td>
<td class="s9 cl rt"><a href="mod1333.html#Cond" > 90.00</a></td>
<td class="s7 cl rt"><a href="mod1333.html#Toggle" > 70.37</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1333.html#Branch" > 96.36</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<hr>
<a name="inst_tag_82077"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_82077" >config_ss_tb.DUT.flexnoc.Periph_Multi_APB_main.GenericToSpecific</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 88.78</td>
<td class="s9 cl rt"><a href="mod1333.html#Line" > 98.39</a></td>
<td class="s9 cl rt"><a href="mod1333.html#Cond" > 90.00</a></td>
<td class="s7 cl rt"><a href="mod1333.html#Toggle" > 70.37</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1333.html#Branch" > 96.36</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.80</td>
<td class="s9 cl rt"> 99.31</td>
<td class="s9 cl rt"> 90.00</td>
<td class="s7 cl rt"> 76.48</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 98.23</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.21</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod596.html#inst_tag_33436" >Periph_Multi_APB_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod657.html#inst_tag_38653" id="tag_urg_inst_38653">FsmCurState</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2654.html#inst_tag_239110" id="tag_urg_inst_239110">ummd756d1</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199143" id="tag_urg_inst_199143">ummd90eb2</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199144" id="tag_urg_inst_199144">ummd90eb2_268</a></td>
<td class="s8 cl rt"> 88.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2249.html#inst_tag_199145" id="tag_urg_inst_199145">ummd90eb2_283</a></td>
<td class="s9 cl rt"> 94.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2007.html#inst_tag_179017" id="tag_urg_inst_179017">ummddfd43</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1952.html#inst_tag_176792" id="tag_urg_inst_176792">ur</a></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 87.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261733" id="tag_urg_inst_261733">ursrrrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261732" id="tag_urg_inst_261732">ursrrrg123</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261726" id="tag_urg_inst_261726">ursrrrg204</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261734" id="tag_urg_inst_261734">ursrrrg205</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261727" id="tag_urg_inst_261727">ursrrrg207</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261735" id="tag_urg_inst_261735">ursrrrg208</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261728" id="tag_urg_inst_261728">ursrrrg210</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261736" id="tag_urg_inst_261736">ursrrrg211</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261729" id="tag_urg_inst_261729">ursrrrg213</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261737" id="tag_urg_inst_261737">ursrrrg214</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261730" id="tag_urg_inst_261730">ursrrrg216</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261738" id="tag_urg_inst_261738">ursrrrg217</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261731" id="tag_urg_inst_261731">ursrrrg219</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2830_4.html#inst_tag_261739" id="tag_urg_inst_261739">ursrrrg220</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1801.html#inst_tag_151336" id="tag_urg_inst_151336">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1801.html#inst_tag_151335" id="tag_urg_inst_151335">us6abbdefa_255</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod118.html#inst_tag_11980" id="tag_urg_inst_11980">uu28ffddff0f</a></td>
<td class="s7 cl rt"> 79.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.15</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod359.html#inst_tag_29458" id="tag_urg_inst_29458">uu99110120</a></td>
<td class="s7 cl rt"> 79.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 79.93</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1333.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>62</td><td>61</td><td>98.39</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62189</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62194</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62202</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62291</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>62315</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62327</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62332</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62340</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62416</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62421</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62426</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62454</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>62470</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>62573</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
62188                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62189      1/1          		if ( ! Sys_Clk_RstN )
62190      1/1          			Cnt &lt;= #1.0 ( 5'b0 );
62191      1/1          		else if ( CntCe )
62192      1/1          			Cnt &lt;= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
                        MISSING_ELSE
62193                   	always @( CurState  or u_14e  or u_c602  or u_e7c7 ) begin
62194      1/1          		case ( CurState )
62195      1/1          			2'b10   : PSelSetV = u_14e ;
62196      1/1          			2'b01   : PSelSetV = u_c602 ;
62197      1/1          			2'b0    : PSelSetV = u_e7c7 ;
62198      1/1          			default : PSelSetV = 1'b0 ;
62199                   		endcase
62200                   	end
62201                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62202      1/1          		if ( ! Sys_Clk_RstN )
62203      1/1          			u_f325 &lt;= #1.0 ( 3'b0 );
62204      1/1          		else if ( StartCnt )
62205      1/1          			u_f325 &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
62206                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg204(
62207                   		.Clk( Sys_Clk )
62208                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62209                   	,	.Clk_En( Sys_Clk_En )
62210                   	,	.Clk_EnS( Sys_Clk_EnS )
62211                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62212                   	,	.Clk_RstN( Sys_Clk_RstN )
62213                   	,	.Clk_Tm( Sys_Clk_Tm )
62214                   	,	.O( ApbA_0_PSel )
62215                   	,	.Reset( PRdy )
62216                   	,	.Set( PSelSetV &amp; SlvNum == 3'b0 )
62217                   	);
62218                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg207(
62219                   		.Clk( Sys_Clk )
62220                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62221                   	,	.Clk_En( Sys_Clk_En )
62222                   	,	.Clk_EnS( Sys_Clk_EnS )
62223                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62224                   	,	.Clk_RstN( Sys_Clk_RstN )
62225                   	,	.Clk_Tm( Sys_Clk_Tm )
62226                   	,	.O( ApbA_1_PSel )
62227                   	,	.Reset( PRdy )
62228                   	,	.Set( PSelSetV &amp; SlvNum == 3'b001 )
62229                   	);
62230                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg210(
62231                   		.Clk( Sys_Clk )
62232                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62233                   	,	.Clk_En( Sys_Clk_En )
62234                   	,	.Clk_EnS( Sys_Clk_EnS )
62235                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62236                   	,	.Clk_RstN( Sys_Clk_RstN )
62237                   	,	.Clk_Tm( Sys_Clk_Tm )
62238                   	,	.O( ApbA_2_PSel )
62239                   	,	.Reset( PRdy )
62240                   	,	.Set( PSelSetV &amp; SlvNum == 3'b010 )
62241                   	);
62242                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg213(
62243                   		.Clk( Sys_Clk )
62244                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62245                   	,	.Clk_En( Sys_Clk_En )
62246                   	,	.Clk_EnS( Sys_Clk_EnS )
62247                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62248                   	,	.Clk_RstN( Sys_Clk_RstN )
62249                   	,	.Clk_Tm( Sys_Clk_Tm )
62250                   	,	.O( ApbA_3_PSel )
62251                   	,	.Reset( PRdy )
62252                   	,	.Set( PSelSetV &amp; SlvNum == 3'b011 )
62253                   	);
62254                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg216(
62255                   		.Clk( Sys_Clk )
62256                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62257                   	,	.Clk_En( Sys_Clk_En )
62258                   	,	.Clk_EnS( Sys_Clk_EnS )
62259                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62260                   	,	.Clk_RstN( Sys_Clk_RstN )
62261                   	,	.Clk_Tm( Sys_Clk_Tm )
62262                   	,	.O( ApbA_4_PSel )
62263                   	,	.Reset( PRdy )
62264                   	,	.Set( PSelSetV &amp; SlvNum == 3'b100 )
62265                   	);
62266                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg219(
62267                   		.Clk( Sys_Clk )
62268                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62269                   	,	.Clk_En( Sys_Clk_En )
62270                   	,	.Clk_EnS( Sys_Clk_EnS )
62271                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62272                   	,	.Clk_RstN( Sys_Clk_RstN )
62273                   	,	.Clk_Tm( Sys_Clk_Tm )
62274                   	,	.O( ApbA_5_PSel )
62275                   	,	.Reset( PRdy )
62276                   	,	.Set( PSelSetV &amp; SlvNum == 3'b101 )
62277                   	);
62278                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg123(
62279                   		.Clk( Sys_Clk )
62280                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62281                   	,	.Clk_En( Sys_Clk_En )
62282                   	,	.Clk_EnS( Sys_Clk_EnS )
62283                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62284                   	,	.Clk_RstN( Sys_Clk_RstN )
62285                   	,	.Clk_Tm( Sys_Clk_Tm )
62286                   	,	.O( PEn )
62287                   	,	.Reset( PRdy )
62288                   	,	.Set( PSel )
62289                   	);
62290                   	always @( CurState  or u_825f  or u_b081  or u_b9a5 ) begin
62291      1/1          		case ( CurState )
62292      1/1          			2'b10   : PSelSet = u_b9a5 ;
62293      1/1          			2'b01   : PSelSet = u_b081 ;
62294      1/1          			2'b0    : PSelSet = u_825f ;
62295      1/1          			default : PSelSet = 1'b0 ;
62296                   		endcase
62297                   	end
62298                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
62299                   		.Clk( Sys_Clk )
62300                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62301                   	,	.Clk_En( Sys_Clk_En )
62302                   	,	.Clk_EnS( Sys_Clk_EnS )
62303                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62304                   	,	.Clk_RstN( Sys_Clk_RstN )
62305                   	,	.Clk_Tm( Sys_Clk_Tm )
62306                   	,	.O( PSel )
62307                   	,	.Reset( PRdy )
62308                   	,	.Set( PSelSet )
62309                   	);
62310                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_268(
62311                   		.Dflt( ~ PSel &amp; ~ CntNull ) , .I_00( 1'b1 ) , .I_01( 1'b0 ) , .O( GenLcl_Req_Rdy ) , .Sel( CurState )
62312                   	);
62313                   	assign uRdData1_caseSel = { ApbA_5_PSel , ApbA_4_PSel , ApbA_3_PSel , ApbA_2_PSel , ApbA_1_PSel , ApbA_0_PSel } ;
62314                   	always @( ApbA_0_PRData or ApbA_1_PRData or ApbA_2_PRData or ApbA_3_PRData or ApbA_4_PRData or ApbA_5_PRData or uRdData1_caseSel ) begin
62315      1/1          		case ( uRdData1_caseSel )
62316      1/1          			6'b000001 : RdData1 = ApbA_0_PRData ;
62317      1/1          			6'b000010 : RdData1 = ApbA_1_PRData ;
62318      1/1          			6'b000100 : RdData1 = ApbA_2_PRData ;
62319      <font color = "red">0/1     ==>  			6'b001000 : RdData1 = ApbA_3_PRData ;</font>
62320      1/1          			6'b010000 : RdData1 = ApbA_4_PRData ;
62321      1/1          			6'b100000 : RdData1 = ApbA_5_PRData ;
62322      1/1          			default   : RdData1 = 32'b0 ;
62323                   		endcase
62324                   	end
62325                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_255( .I( RdData1 ) , .O( RdData ) );
62326                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62327      1/1          		if ( ! Sys_Clk_RstN )
62328      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( 32'b0 );
62329      1/1          		else if ( Sm_RD &amp; PRdy )
62330      1/1          			GenLcl_Rsp_Data &lt;= #1.0 ( RdData );
                        MISSING_ELSE
62331                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62332      1/1          		if ( ! Sys_Clk_RstN )
62333      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( 3'b0 );
62334      1/1          		else if ( Sm_IDLE &amp; GenLcl_Req_Vld )
62335      1/1          			GenLcl_Rsp_FlowId &lt;= #1.0 ( GenLcl_Req_FlowId );
                        MISSING_ELSE
62336                   	rsnoc_z_T_C_S_C_L_R_Mm_Ddfd43_O1 ummddfd43(
62337                   		.Dflt( 1'b0 ) , .I_01( PErr ) , .I_10( GErr | PErr ) , .O( u_884c ) , .Sel( CurState )
62338                   	);
62339                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62340      1/1          		if ( ! Sys_Clk_RstN )
62341      1/1          			GErr &lt;= #1.0 ( 1'b0 );
62342      1/1          		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
62343      1/1          			GErr &lt;= #1.0 ( u_884c );
                        MISSING_ELSE
62344                   	rsnoc_z_T_C_S_C_L_R_Mm_D90eb2_O1 ummd90eb2_283(
62345                   		.Dflt( ~ PSel &amp; CntNull ) , .I_00( 1'b0 ) , .I_01( ~ PSel ) , .O( GenLcl_Rsp_Vld ) , .Sel( CurState )
62346                   	);
62347                   	rsnoc_z_H_R_G_U_P_U_99110120 uu99110120(
62348                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
62349                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
62350                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
62351                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
62352                   	,	.GenLcl_Req_FlowId( GenLcl_Req_FlowId )
62353                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
62354                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
62355                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
62356                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
62357                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
62358                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
62359                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
62360                   	,	.GenLcl_Req_User( GenLcl_Req_User )
62361                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
62362                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
62363                   	,	.GenLcl_Rsp_FlowId( GenLcl_Rsp_FlowId )
62364                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
62365                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
62366                   	,	.GenLcl_Rsp_SeqUnOrdered( 1'b0 )
62367                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
62368                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
62369                   	,	.GenPrt_Req_Addr( u_Req_Addr )
62370                   	,	.GenPrt_Req_Be( u_Req_Be )
62371                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
62372                   	,	.GenPrt_Req_Data( u_Req_Data )
62373                   	,	.GenPrt_Req_FlowId( u_Req_FlowId )
62374                   	,	.GenPrt_Req_Last( u_Req_Last )
62375                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
62376                   	,	.GenPrt_Req_Lock( u_Req_Lock )
62377                   	,	.GenPrt_Req_Opc( u_Req_Opc )
62378                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
62379                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
62380                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
62381                   	,	.GenPrt_Req_User( u_Req_User )
62382                   	,	.GenPrt_Req_Vld( u_Req_Vld )
62383                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
62384                   	,	.GenPrt_Rsp_FlowId( u_Rsp_FlowId )
62385                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
62386                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
62387                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
62388                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
62389                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
62390                   	);
62391                   	assign u_89_IDLE_RD = GenLcl_Req_Vld &amp; Read;
62392                   	assign u_89_IDLE_WR = GenLcl_Req_Vld &amp; ~ Read;
62393                   	assign u_89_RD_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
62394                   	assign u_89_WR_IDLE = CntNull &amp; ~ PSel &amp; GenLcl_Rsp_Rdy;
62395                   	rsnoc_z_T_C_S_C_L_R_Fsm_8d9b2702 FsmCurState(
62396                   		.Clk( Sys_Clk )
62397                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62398                   	,	.Clk_En( Sys_Clk_En )
62399                   	,	.Clk_EnS( Sys_Clk_EnS )
62400                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62401                   	,	.Clk_RstN( Sys_Clk_RstN )
62402                   	,	.Clk_Tm( Sys_Clk_Tm )
62403                   	,	.Conditions_IDLE_RD( u_89_IDLE_RD )
62404                   	,	.Conditions_IDLE_WR( u_89_IDLE_WR )
62405                   	,	.Conditions_RD_IDLE( u_89_RD_IDLE )
62406                   	,	.Conditions_WR_IDLE( u_89_WR_IDLE )
62407                   	,	.CurState( u_bdb6 )
62408                   	,	.NextState( u_b9ec )
62409                   	);
62410                   	assign CurState = u_bdb6;
62411                   	assign Sm_IDLE = CurState == 2'b00;
62412                   	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask &amp; AddrW | WrapMask &amp; AddrW + 30'b000000000000000000000000000001;
62413                   	assign ApbA_0_PAddr = { AddrW , 2'b00 };
62414                   	assign Apb_0_paddr = ApbA_0_PAddr;
62415                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62416      1/1          		if ( ! Sys_Clk_RstN )
62417      1/1          			u_7c15 &lt;= #1.0 ( 4'b0 );
62418      1/1          		else if ( StartCnt )
62419      1/1          			u_7c15 &lt;= #1.0 ( GenLcl_Req_Len1 [5:2] );
                        MISSING_ELSE
62420                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62421      1/1          		if ( ! Sys_Clk_RstN )
62422      1/1          			u_9d0d &lt;= #1.0 ( 1'b0 );
62423      1/1          		else if ( StartCnt )
62424      1/1          			u_9d0d &lt;= #1.0 ( GenIsIncr );
                        MISSING_ELSE
62425                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62426      1/1          		if ( ! Sys_Clk_RstN )
62427      1/1          			AddrW &lt;= #1.0 ( 30'b0 );
62428      1/1          		else if ( PSelSet )
62429      1/1          			AddrW &lt;= #1.0 ( AddrW1 &amp; ~ { 30 { 1'b0 }  } );
                        MISSING_ELSE
62430                   	assign Apb_0_psel = ApbA_0_PSel;
62431                   	assign Apb_0_penable = ApbA_0_PEnable;
62432                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg205(
62433                   		.Clk( Sys_Clk )
62434                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62435                   	,	.Clk_En( Sys_Clk_En )
62436                   	,	.Clk_EnS( Sys_Clk_EnS )
62437                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62438                   	,	.Clk_RstN( Sys_Clk_RstN )
62439                   	,	.Clk_Tm( Sys_Clk_Tm )
62440                   	,	.O( ApbA_0_PEnable )
62441                   	,	.Reset( PRdy )
62442                   	,	.Set( Apb_0_psel )
62443                   	);
62444                   	assign ApbA_0_PWBe = WrBe1;
62445                   	assign Apb_0_pwbe = ApbA_0_PWBe;
62446                   	rsnoc_z_T_C_S_C_L_R_Mm_D756d1_O1 ummd756d1(
62447                   		.Dflt( 1'b0 )
62448                   	,	.I_00( GenLcl_Req_Vld &amp; GenLcl_Req_Opc == 3'b100 &amp; BeFull )
62449                   	,	.I_10( GenLcl_Req_Vld &amp; ~ CntNull &amp; ~ PSel &amp; BeFull )
62450                   	,	.O( WDCe )
62451                   	,	.Sel( CurState )
62452                   	);
62453                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62454      1/1          		if ( ! Sys_Clk_RstN )
62455      1/1          			WrBe &lt;= #1.0 ( 4'b0 );
62456      1/1          		else if ( WDCe )
62457      1/1          			WrBe &lt;= #1.0 ( GenLcl_Req_Be &amp; ~ { 4 { 1'b0 }  } );
                        MISSING_ELSE
62458                   	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( WrBe ) , .O( WrBe1 ) );
62459                   	assign ApbA_0_PWData = WrData1;
62460                   	assign Apb_0_pwdata = ApbA_0_PWData;
62461                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62462      1/1          		if ( ! Sys_Clk_RstN )
62463      1/1          			WrData &lt;= #1.0 ( 32'b0 );
62464      1/1          		else if ( WDCe )
62465      1/1          			WrData &lt;= #1.0 ( GenLcl_Req_Data &amp; ~ { 32 { 1'b0 }  } );
                        MISSING_ELSE
62466                   	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( WrData ) , .O( WrData1 ) );
62467                   	assign ApbA_0_PWrite = WriteEn;
62468                   	assign Apb_0_pwrite = ApbA_0_PWrite;
62469                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
62470      1/1          		if ( ! Sys_Clk_RstN )
62471      1/1          			WriteEn &lt;= #1.0 ( 1'b0 );
62472      1/1          		else if ( StartCnt )
62473      1/1          			WriteEn &lt;= #1.0 ( GenLcl_Req_Opc == 3'b100 );
                        MISSING_ELSE
62474                   	assign Apb_1_paddr = ApbA_0_PAddr;
62475                   	assign Apb_1_psel = ApbA_1_PSel;
62476                   	assign Apb_1_penable = ApbA_1_PEnable;
62477                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg208(
62478                   		.Clk( Sys_Clk )
62479                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62480                   	,	.Clk_En( Sys_Clk_En )
62481                   	,	.Clk_EnS( Sys_Clk_EnS )
62482                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62483                   	,	.Clk_RstN( Sys_Clk_RstN )
62484                   	,	.Clk_Tm( Sys_Clk_Tm )
62485                   	,	.O( ApbA_1_PEnable )
62486                   	,	.Reset( PRdy )
62487                   	,	.Set( Apb_1_psel )
62488                   	);
62489                   	assign Apb_1_pwbe = ApbA_0_PWBe;
62490                   	assign Apb_1_pwdata = ApbA_0_PWData;
62491                   	assign Apb_1_pwrite = ApbA_0_PWrite;
62492                   	assign Apb_2_paddr = ApbA_0_PAddr;
62493                   	assign Apb_2_psel = ApbA_2_PSel;
62494                   	assign Apb_2_penable = ApbA_2_PEnable;
62495                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg211(
62496                   		.Clk( Sys_Clk )
62497                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62498                   	,	.Clk_En( Sys_Clk_En )
62499                   	,	.Clk_EnS( Sys_Clk_EnS )
62500                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62501                   	,	.Clk_RstN( Sys_Clk_RstN )
62502                   	,	.Clk_Tm( Sys_Clk_Tm )
62503                   	,	.O( ApbA_2_PEnable )
62504                   	,	.Reset( PRdy )
62505                   	,	.Set( Apb_2_psel )
62506                   	);
62507                   	assign Apb_2_pwbe = ApbA_0_PWBe;
62508                   	assign Apb_2_pwdata = ApbA_0_PWData;
62509                   	assign Apb_2_pwrite = ApbA_0_PWrite;
62510                   	assign Apb_3_paddr = ApbA_0_PAddr;
62511                   	assign Apb_3_psel = ApbA_3_PSel;
62512                   	assign Apb_3_penable = ApbA_3_PEnable;
62513                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg214(
62514                   		.Clk( Sys_Clk )
62515                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62516                   	,	.Clk_En( Sys_Clk_En )
62517                   	,	.Clk_EnS( Sys_Clk_EnS )
62518                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62519                   	,	.Clk_RstN( Sys_Clk_RstN )
62520                   	,	.Clk_Tm( Sys_Clk_Tm )
62521                   	,	.O( ApbA_3_PEnable )
62522                   	,	.Reset( PRdy )
62523                   	,	.Set( Apb_3_psel )
62524                   	);
62525                   	assign Apb_3_pwbe = ApbA_0_PWBe;
62526                   	assign Apb_3_pwdata = ApbA_0_PWData;
62527                   	assign Apb_3_pwrite = ApbA_0_PWrite;
62528                   	assign Apb_4_paddr = ApbA_0_PAddr;
62529                   	assign Apb_4_psel = ApbA_4_PSel;
62530                   	assign Apb_4_penable = ApbA_4_PEnable;
62531                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg217(
62532                   		.Clk( Sys_Clk )
62533                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62534                   	,	.Clk_En( Sys_Clk_En )
62535                   	,	.Clk_EnS( Sys_Clk_EnS )
62536                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62537                   	,	.Clk_RstN( Sys_Clk_RstN )
62538                   	,	.Clk_Tm( Sys_Clk_Tm )
62539                   	,	.O( ApbA_4_PEnable )
62540                   	,	.Reset( PRdy )
62541                   	,	.Set( Apb_4_psel )
62542                   	);
62543                   	assign Apb_4_pwbe = ApbA_0_PWBe;
62544                   	assign Apb_4_pwdata = ApbA_0_PWData;
62545                   	assign Apb_4_pwrite = ApbA_0_PWrite;
62546                   	assign Apb_5_paddr = ApbA_0_PAddr;
62547                   	assign Apb_5_psel = ApbA_5_PSel;
62548                   	assign Apb_5_penable = ApbA_5_PEnable;
62549                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg220(
62550                   		.Clk( Sys_Clk )
62551                   	,	.Clk_ClkS( Sys_Clk_ClkS )
62552                   	,	.Clk_En( Sys_Clk_En )
62553                   	,	.Clk_EnS( Sys_Clk_EnS )
62554                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
62555                   	,	.Clk_RstN( Sys_Clk_RstN )
62556                   	,	.Clk_Tm( Sys_Clk_Tm )
62557                   	,	.O( ApbA_5_PEnable )
62558                   	,	.Reset( PRdy )
62559                   	,	.Set( Apb_5_psel )
62560                   	);
62561                   	assign Apb_5_pwbe = ApbA_0_PWBe;
62562                   	assign Apb_5_pwdata = ApbA_0_PWData;
62563                   	assign Apb_5_pwrite = ApbA_0_PWrite;
62564                   	assign NiuEmpty = 1'b1;
62565                   	assign SmPwr_Idle = Sm_IDLE;
62566                   	assign Sys_Pwr_Idle = SmPwr_Idle;
62567                   	assign SmPwr_WakeUp = GenLcl_Req_Vld;
62568                   	assign Sys_Pwr_WakeUp = SmPwr_WakeUp;
62569                   	assign WakeUp_Gen = GenLcl_Req_Vld;
62570                   	// synopsys translate_off
62571                   	// synthesis translate_off
62572                   	always @( posedge Sys_Clk )
62573      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
62574      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; GenLcl_Req_Vld &amp; Sm_IDLE &amp; ( GenLcl_Req_SeqUnOrdered ) !== 1'b0 ) begin
62575      <font color = "grey">unreachable  </font>				dontStop = 0;
62576      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
62577      <font color = "grey">unreachable  </font>				if (!dontStop) begin
62578      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[APB-G2S] On Gen.Req.SeqUnOrdered expected 0x0 and got 0x##&quot; );
62579      <font color = "grey">unreachable  </font>					$stop;
62580                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
62581                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1333.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>10</td><td>9</td><td>90.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62079
 EXPRESSION (StartCnt ? GenLcl_Req_FlowId : u_f325)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62127
 EXPRESSION (u_1197 ? 2'b1 : 2'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62192
 EXPRESSION (Sm_IDLE ? NWord1 : ((Cnt - 5'b1)))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62342
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Vld : PRdy)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       62412
 EXPRESSION (Sm_IDLE ? GenLcl_Req_Addr[31:2] : ((((~WrapMask) &amp; AddrW) | (WrapMask &amp; (AddrW + 30'b1)))))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1333.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">86</td>
<td class="rt">45</td>
<td class="rt">52.33 </td>
</tr><tr class="s7">
<td>Total Bits</td>
<td class="rt">1556</td>
<td class="rt">1095</td>
<td class="rt">70.37 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 0->1</td>
<td class="rt">778</td>
<td class="rt">561</td>
<td class="rt">72.11 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">778</td>
<td class="rt">534</td>
<td class="rt">68.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">86</td>
<td class="rt">45</td>
<td class="rt">52.33 </td>
</tr><tr class="s7">
<td>Port Bits</td>
<td class="rt">1556</td>
<td class="rt">1095</td>
<td class="rt">70.37 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 0->1</td>
<td class="rt">778</td>
<td class="rt">561</td>
<td class="rt">72.11 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">778</td>
<td class="rt">534</td>
<td class="rt">68.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Apb_0_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_0_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_0_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_prdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_1_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_1_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_prdata[28:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_prdata[31:29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_2_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_2_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_penable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_prdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_pready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_psel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_3_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_3_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_prdata[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_4_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_4_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_paddr[31:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_penable</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_prdata[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[11:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[24:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_prdata[31:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_pready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_psel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pslverr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Apb_5_pwbe[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwbe[3:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Apb_5_pwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[14:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[17:15]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[27:26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_FlowId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_FlowId[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NiuEmpty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Gen</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1333.html" >rsnoc_z_H_R_N_A_G2_U_U_4142d037</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">55</td>
<td class="rt">53</td>
<td class="rt">96.36 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62079</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">62127</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">62412</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62189</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">62194</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62202</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">62291</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">62315</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62327</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62332</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62340</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62416</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62421</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62426</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62454</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62462</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">62470</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62079      	assign SlvNum = StartCnt ? GenLcl_Req_FlowId : u_f325;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62127      	assign GenLcl_Rsp_Status = u_1197 ? 2'b01 : 2'b00;
           	                                  <font color = "red">-1-</font>  
           	                                  <font color = "red">==></font>  
           	                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62412      	assign AddrW1 = Sm_IDLE ? GenLcl_Req_Addr [31:2] : ~ WrapMask & AddrW | WrapMask & AddrW + 30'b000000000000000000000000000001;
           	                        <font color = "green">-1-</font>  
           	                        <font color = "green">==></font>  
           	                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62189      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62190      			Cnt <= #1.0 ( 5'b0 );
           <font color = "green">			==></font>
62191      		else if ( CntCe )
           		     <font color = "green">-2-</font>  
62192      			Cnt <= #1.0 ( Sm_IDLE ? NWord1 : Cnt - 5'b00001 );
           			                      <font color = "green">-3-</font>  
           			                      <font color = "green">==></font>  
           			                      <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62194      		case ( CurState )
           		<font color = "green">-1-</font>  
62195      			2'b10   : PSelSetV = u_14e ;
           <font color = "green">			==></font>
62196      			2'b01   : PSelSetV = u_c602 ;
           <font color = "green">			==></font>
62197      			2'b0    : PSelSetV = u_e7c7 ;
           <font color = "green">			==></font>
62198      			default : PSelSetV = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62202      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62203      			u_f325 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
62204      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
62205      			u_f325 <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62291      		case ( CurState )
           		<font color = "green">-1-</font>  
62292      			2'b10   : PSelSet = u_b9a5 ;
           <font color = "green">			==></font>
62293      			2'b01   : PSelSet = u_b081 ;
           <font color = "green">			==></font>
62294      			2'b0    : PSelSet = u_825f ;
           <font color = "green">			==></font>
62295      			default : PSelSet = 1'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62315      		case ( uRdData1_caseSel )
           		<font color = "red">-1-</font>                
62316      			6'b000001 : RdData1 = ApbA_0_PRData ;
           <font color = "green">			==></font>
62317      			6'b000010 : RdData1 = ApbA_1_PRData ;
           <font color = "green">			==></font>
62318      			6'b000100 : RdData1 = ApbA_2_PRData ;
           <font color = "green">			==></font>
62319      			6'b001000 : RdData1 = ApbA_3_PRData ;
           <font color = "red">			==></font>
62320      			6'b010000 : RdData1 = ApbA_4_PRData ;
           <font color = "green">			==></font>
62321      			6'b100000 : RdData1 = ApbA_5_PRData ;
           <font color = "green">			==></font>
62322      			default   : RdData1 = 32'b0 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b000100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b001000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b010000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b100000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62327      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62328      			GenLcl_Rsp_Data <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
62329      		else if ( Sm_RD & PRdy )
           		     <font color = "green">-2-</font>  
62330      			GenLcl_Rsp_Data <= #1.0 ( RdData );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62332      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62333      			GenLcl_Rsp_FlowId <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
62334      		else if ( Sm_IDLE & GenLcl_Req_Vld )
           		     <font color = "green">-2-</font>  
62335      			GenLcl_Rsp_FlowId <= #1.0 ( GenLcl_Req_FlowId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62340      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62341      			GErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
62342      		else if ( Sm_IDLE ? GenLcl_Req_Vld : PRdy )
           		     <font color = "green">-2-</font>  
62343      			GErr <= #1.0 ( u_884c );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62416      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62417      			u_7c15 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
62418      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
62419      			u_7c15 <= #1.0 ( GenLcl_Req_Len1 [5:2] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62421      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62422      			u_9d0d <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
62423      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
62424      			u_9d0d <= #1.0 ( GenIsIncr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62426      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62427      			AddrW <= #1.0 ( 30'b0 );
           <font color = "green">			==></font>
62428      		else if ( PSelSet )
           		     <font color = "green">-2-</font>  
62429      			AddrW <= #1.0 ( AddrW1 & ~ { 30 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62454      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62455      			WrBe <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
62456      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
62457      			WrBe <= #1.0 ( GenLcl_Req_Be & ~ { 4 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62462      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62463      			WrData <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
62464      		else if ( WDCe )
           		     <font color = "green">-2-</font>  
62465      			WrData <= #1.0 ( GenLcl_Req_Data & ~ { 32 { 1'b0 }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
62470      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
62471      			WriteEn <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
62472      		else if ( StartCnt )
           		     <font color = "green">-2-</font>  
62473      			WriteEn <= #1.0 ( GenLcl_Req_Opc == 3'b100 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_82077">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_U_U_4142d037">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
