%%  ************    LibreSilicon's StdCellLibrary   *******************
%%
%%  Organisation:   Chipforge
%%                  Germany / European Union
%%
%%  Profile:        Chipforge focus on fine System-on-Chip Cores in
%%                  Verilog HDL Code which are easy understandable and
%%                  adjustable. For further information see
%%                          www.chipforge.org
%%                  there are projects from small cores up to PCBs, too.
%%
%%  File:           StdCellLib/Documents/LaTeX/schematic_NAND3.tex
%%
%%  Purpose:        Schematic File for NAND2
%%
%%  ************    LaTeX with circdia.sty package      ***************
%%
%%  ///////////////////////////////////////////////////////////////////
%%
%%  Copyright (c) 2018 by chipforge <hsank@nospam.chipforge.org>
%%  All rights reserved.
%%
%%      This Standard Cell Library is licensed under the Libre Silicon
%%      public license; you can redistribute it and/or modify it under
%%      the terms of the Libre Silicon public license as published by
%%      the Libre Silicon alliance, either version 1 of the License, or
%%      (at your option) any later version.
%%
%%      This design is distributed in the hope that it will be useful,
%%      but WITHOUT ANY WARRANTY; without even the implied warranty of
%%      MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
%%      See the Libre Silicon Public License for more details.
%%
%%  ///////////////////////////////////////////////////////////////////

\begin{center}
    \begin{figure}[h] \caption{Schematic}
        \begin{center}
            \begin{circuitdiagram}[draft*]{31}{27}
            \pin{1}{2.5}{L}{A}  % pin A, n-channel below
            \pin{1}{8.5}{L}{B}  % pin B, n-channel middle
            \pin{1}{14.5}{L}{C}  % pin C, n-channel above
            \pin{1}{23.5}{L}{C} % pin C, p-channel left
            \pin{11}{23.5}{L}{B} % pin B, p-channel middle
            \pin{21}{23.5}{L}{A} % pin A, p-channel right
            \pin{30}{19}{R}{Z}  % pin Z
            \trans{nenh*}{5}{4}{R}{}{}  % nmos below
            \trans{nenh*}{5}{10}{R}{}{} % nmos middle
            \trans{nenh*}{5}{16}{R}{}{} % nmos above
            \trans{penh*}{5}{22}{R}{}{} % pmos left
            \trans{penh*}{15}{22}{R}{}{} % pmos middle
            \trans{penh*}{25}{22}{R}{}{} % pmos right
            \wire{7}{6}{7}{8}     % wire between nmos
            \ground{7}{0.5}{D}  % ground below nmos
            \power{7}{25.5}{U}{}  % power above left pmos
            \power{17}{25.5}{U}{}  % power above left pmos
            \power{27}{25.5}{U}{}  % power above left pmos
            \wire{7}{12}{7}{14}     % wire between nmos
            \wire{7}{18}{7}{20}     % wire between nmos and pmos
            \wire{17}{19}{17}{20}
            \wire{27}{19}{27}{20}
            \wire{7}{19}{29}{19}    % wire before pin Z
            \junct{7}{19}
            \junct{17}{19}
            \junct{27}{19}
            \end{circuitdiagram}
        \end{center}
    \end{figure}
\end{center}
