LPIT
---

One module with (up to) 4 timers; actual total is in LPIT0_PARAM.CHANNEL 

Two modes: compare (counts down from set 32b value), capture (counts up until external trigger asserts)

Timer period can only be updated when timer disabled

Register notes
- LPIT0_MCR: 
  - DBG_EN: toggle debug enable (run during debug mode),
  - M_CEN: must be 1 for timers to be connected to clock
- LPIT0_MSR: 
  - TIFx: timer x has interrupted. write to clear
- LPIT0_MIER: 
  - TIEx: timer x interrupt enable 


TODO: start timers simultaneously with SETTEN
