
UART_TRANSMITTER_ISR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000003b4  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000578  08000580  00001580  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000578  08000578  00001580  2**0
                  CONTENTS
  4 .ARM          00000000  08000578  08000578  00001580  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000578  08000580  00001580  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000578  08000578  00001578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800057c  0800057c  0000157c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001580  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  20000000  08000580  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  08000580  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001580  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000b66  00000000  00000000  000015b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000001f0  00000000  00000000  00002116  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000080  00000000  00000000  00002308  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000057  00000000  00000000  00002388  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000baec  00000000  00000000  000023df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000068d  00000000  00000000  0000decb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000420c5  00000000  00000000  0000e558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0005061d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000014c  00000000  00000000  00050660  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  000507ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000560 	.word	0x08000560

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000560 	.word	0x08000560

08000204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	4603      	mov	r3, r0
 800020c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800020e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000212:	2b00      	cmp	r3, #0
 8000214:	db0b      	blt.n	800022e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	f003 021f 	and.w	r2, r3, #31
 800021c:	4907      	ldr	r1, [pc, #28]	@ (800023c <__NVIC_EnableIRQ+0x38>)
 800021e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000222:	095b      	lsrs	r3, r3, #5
 8000224:	2001      	movs	r0, #1
 8000226:	fa00 f202 	lsl.w	r2, r0, r2
 800022a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800022e:	bf00      	nop
 8000230:	370c      	adds	r7, #12
 8000232:	46bd      	mov	sp, r7
 8000234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000238:	4770      	bx	lr
 800023a:	bf00      	nop
 800023c:	e000e100 	.word	0xe000e100

08000240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000240:	b480      	push	{r7}
 8000242:	b083      	sub	sp, #12
 8000244:	af00      	add	r7, sp, #0
 8000246:	4603      	mov	r3, r0
 8000248:	6039      	str	r1, [r7, #0]
 800024a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800024c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000250:	2b00      	cmp	r3, #0
 8000252:	db0a      	blt.n	800026a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000254:	683b      	ldr	r3, [r7, #0]
 8000256:	b2da      	uxtb	r2, r3
 8000258:	490c      	ldr	r1, [pc, #48]	@ (800028c <__NVIC_SetPriority+0x4c>)
 800025a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800025e:	0112      	lsls	r2, r2, #4
 8000260:	b2d2      	uxtb	r2, r2
 8000262:	440b      	add	r3, r1
 8000264:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000268:	e00a      	b.n	8000280 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800026a:	683b      	ldr	r3, [r7, #0]
 800026c:	b2da      	uxtb	r2, r3
 800026e:	4908      	ldr	r1, [pc, #32]	@ (8000290 <__NVIC_SetPriority+0x50>)
 8000270:	79fb      	ldrb	r3, [r7, #7]
 8000272:	f003 030f 	and.w	r3, r3, #15
 8000276:	3b04      	subs	r3, #4
 8000278:	0112      	lsls	r2, r2, #4
 800027a:	b2d2      	uxtb	r2, r2
 800027c:	440b      	add	r3, r1
 800027e:	761a      	strb	r2, [r3, #24]
}
 8000280:	bf00      	nop
 8000282:	370c      	adds	r7, #12
 8000284:	46bd      	mov	sp, r7
 8000286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800028a:	4770      	bx	lr
 800028c:	e000e100 	.word	0xe000e100
 8000290:	e000ed00 	.word	0xe000ed00

08000294 <SysClockConfig>:
#endif



void SysClockConfig (void)
{
 8000294:	b480      	push	{r7}
 8000296:	af00      	add	r7, sp, #0
	#define PLL_M 	4
	#define PLL_N 	180
	#define PLL_P 	0  // PLLP = 2

	// 1. ENABLE HSE and wait for the HSE to become Ready
	RCC->CR |= (1<<16);
 8000298:	4b28      	ldr	r3, [pc, #160]	@ (800033c <SysClockConfig+0xa8>)
 800029a:	681b      	ldr	r3, [r3, #0]
 800029c:	4a27      	ldr	r2, [pc, #156]	@ (800033c <SysClockConfig+0xa8>)
 800029e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80002a2:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & (1<<17)));
 80002a4:	bf00      	nop
 80002a6:	4b25      	ldr	r3, [pc, #148]	@ (800033c <SysClockConfig+0xa8>)
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	d0f9      	beq.n	80002a6 <SysClockConfig+0x12>

	// 2. Set the POWER ENABLE CLOCK and VOLTAGE REGULATOR
	RCC->APB1ENR |= (1<<28);
 80002b2:	4b22      	ldr	r3, [pc, #136]	@ (800033c <SysClockConfig+0xa8>)
 80002b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80002b6:	4a21      	ldr	r2, [pc, #132]	@ (800033c <SysClockConfig+0xa8>)
 80002b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002bc:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |= (1<<15);
 80002be:	4b20      	ldr	r3, [pc, #128]	@ (8000340 <SysClockConfig+0xac>)
 80002c0:	681b      	ldr	r3, [r3, #0]
 80002c2:	4a1f      	ldr	r2, [pc, #124]	@ (8000340 <SysClockConfig+0xac>)
 80002c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002c8:	6013      	str	r3, [r2, #0]


	// 3. Configure the FLASH PREFETCH and the LATENCY Related Settings
	FLASH->ACR = FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_5WS;
 80002ca:	4b1e      	ldr	r3, [pc, #120]	@ (8000344 <SysClockConfig+0xb0>)
 80002cc:	f240 7205 	movw	r2, #1797	@ 0x705
 80002d0:	601a      	str	r2, [r3, #0]

	// 4. Configure the PRESCALARS HCLK, PCLK1, PCLK2
	// AHB PR
	RCC->CFGR &= ~(1<<7);  //RCC->CFGR_HPRE_DIV1;
 80002d2:	4b1a      	ldr	r3, [pc, #104]	@ (800033c <SysClockConfig+0xa8>)
 80002d4:	689b      	ldr	r3, [r3, #8]
 80002d6:	4a19      	ldr	r2, [pc, #100]	@ (800033c <SysClockConfig+0xa8>)
 80002d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80002dc:	6093      	str	r3, [r2, #8]

	// APB1 PR
	RCC->CFGR |= (5<<10);
 80002de:	4b17      	ldr	r3, [pc, #92]	@ (800033c <SysClockConfig+0xa8>)
 80002e0:	689b      	ldr	r3, [r3, #8]
 80002e2:	4a16      	ldr	r2, [pc, #88]	@ (800033c <SysClockConfig+0xa8>)
 80002e4:	f443 53a0 	orr.w	r3, r3, #5120	@ 0x1400
 80002e8:	6093      	str	r3, [r2, #8]

	// APB2 PR
	RCC->CFGR |= (4<<13); // RCC->CFGR_PPRE2_DIV2;
 80002ea:	4b14      	ldr	r3, [pc, #80]	@ (800033c <SysClockConfig+0xa8>)
 80002ec:	689b      	ldr	r3, [r3, #8]
 80002ee:	4a13      	ldr	r2, [pc, #76]	@ (800033c <SysClockConfig+0xa8>)
 80002f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80002f4:	6093      	str	r3, [r2, #8]


	// 5. Configure the MAIN PLL
	RCC->PLLCFGR = (PLL_M <<0) | (PLL_N << 6) | (PLL_P <<16) | (RCC_PLLCFGR_PLLSRC_HSE);
 80002f6:	4b11      	ldr	r3, [pc, #68]	@ (800033c <SysClockConfig+0xa8>)
 80002f8:	4a13      	ldr	r2, [pc, #76]	@ (8000348 <SysClockConfig+0xb4>)
 80002fa:	605a      	str	r2, [r3, #4]

	// 6. Enable the PLL and wait for it to become ready
	RCC->CR |= (1<<24); //RCC->CR_PLLON;
 80002fc:	4b0f      	ldr	r3, [pc, #60]	@ (800033c <SysClockConfig+0xa8>)
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	4a0e      	ldr	r2, [pc, #56]	@ (800033c <SysClockConfig+0xa8>)
 8000302:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000306:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR &(1<<25))); // poll on RCC->CR_PLLRDY
 8000308:	bf00      	nop
 800030a:	4b0c      	ldr	r3, [pc, #48]	@ (800033c <SysClockConfig+0xa8>)
 800030c:	681b      	ldr	r3, [r3, #0]
 800030e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000312:	2b00      	cmp	r3, #0
 8000314:	d0f9      	beq.n	800030a <SysClockConfig+0x76>

	// 7. Select the Clock Source and wait for it to be set
	RCC->CFGR |=(2<<2);                    //RCC->CFGR_SW_PLL;
 8000316:	4b09      	ldr	r3, [pc, #36]	@ (800033c <SysClockConfig+0xa8>)
 8000318:	689b      	ldr	r3, [r3, #8]
 800031a:	4a08      	ldr	r2, [pc, #32]	@ (800033c <SysClockConfig+0xa8>)
 800031c:	f043 0308 	orr.w	r3, r3, #8
 8000320:	6093      	str	r3, [r2, #8]
	while ((RCC->CFGR & (3U<<2) ) !=(2<<2)  );   //RCC->CFGR_SWS_PLL);
 8000322:	bf00      	nop
 8000324:	4b05      	ldr	r3, [pc, #20]	@ (800033c <SysClockConfig+0xa8>)
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	f003 030c 	and.w	r3, r3, #12
 800032c:	2b08      	cmp	r3, #8
 800032e:	d1f9      	bne.n	8000324 <SysClockConfig+0x90>
}
 8000330:	bf00      	nop
 8000332:	bf00      	nop
 8000334:	46bd      	mov	sp, r7
 8000336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800033a:	4770      	bx	lr
 800033c:	40023800 	.word	0x40023800
 8000340:	40007000 	.word	0x40007000
 8000344:	40023c00 	.word	0x40023c00
 8000348:	00402d04 	.word	0x00402d04

0800034c <GPIO_Config>:




void GPIO_Config (void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
	2. Set the required Pin in the INPUT Mode
	3. Configure the PULL UP/ PULL DOWN According to your requirement

	********************************************************/

	RCC->AHB1ENR |=  (1<<2)|(1<<0);  // Enable clocks for GPIOC and GPIOA
 8000350:	4b17      	ldr	r3, [pc, #92]	@ (80003b0 <GPIO_Config+0x64>)
 8000352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000354:	4a16      	ldr	r2, [pc, #88]	@ (80003b0 <GPIO_Config+0x64>)
 8000356:	f043 0305 	orr.w	r3, r3, #5
 800035a:	6313      	str	r3, [r2, #48]	@ 0x30

	GPIOC->MODER &= ~(3<<26);  // Bits (26:25) = 0:0  --> PC13 in Input Mode
 800035c:	4b15      	ldr	r3, [pc, #84]	@ (80003b4 <GPIO_Config+0x68>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a14      	ldr	r2, [pc, #80]	@ (80003b4 <GPIO_Config+0x68>)
 8000362:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8000366:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= ~(1<<25);  // Bits (26:25) = 1:0  --> PC13 is in Pull Down mode
 8000368:	4b12      	ldr	r3, [pc, #72]	@ (80003b4 <GPIO_Config+0x68>)
 800036a:	68db      	ldr	r3, [r3, #12]
 800036c:	4a11      	ldr	r2, [pc, #68]	@ (80003b4 <GPIO_Config+0x68>)
 800036e:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8000372:	60d3      	str	r3, [r2, #12]
	GPIOA->MODER |= (1<<10);
 8000374:	4b10      	ldr	r3, [pc, #64]	@ (80003b8 <GPIO_Config+0x6c>)
 8000376:	681b      	ldr	r3, [r3, #0]
 8000378:	4a0f      	ldr	r2, [pc, #60]	@ (80003b8 <GPIO_Config+0x6c>)
 800037a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800037e:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &=~(1<<5);
 8000380:	4b0d      	ldr	r3, [pc, #52]	@ (80003b8 <GPIO_Config+0x6c>)
 8000382:	685b      	ldr	r3, [r3, #4]
 8000384:	4a0c      	ldr	r2, [pc, #48]	@ (80003b8 <GPIO_Config+0x6c>)
 8000386:	f023 0320 	bic.w	r3, r3, #32
 800038a:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR |=(1<<10);
 800038c:	4b0a      	ldr	r3, [pc, #40]	@ (80003b8 <GPIO_Config+0x6c>)
 800038e:	689b      	ldr	r3, [r3, #8]
 8000390:	4a09      	ldr	r2, [pc, #36]	@ (80003b8 <GPIO_Config+0x6c>)
 8000392:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000396:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &=~(3<<10);
 8000398:	4b07      	ldr	r3, [pc, #28]	@ (80003b8 <GPIO_Config+0x6c>)
 800039a:	68db      	ldr	r3, [r3, #12]
 800039c:	4a06      	ldr	r2, [pc, #24]	@ (80003b8 <GPIO_Config+0x6c>)
 800039e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80003a2:	60d3      	str	r3, [r2, #12]

}
 80003a4:	bf00      	nop
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop
 80003b0:	40023800 	.word	0x40023800
 80003b4:	40020800 	.word	0x40020800
 80003b8:	40020000 	.word	0x40020000

080003bc <Interrupt_Config>:

void Interrupt_Config (void)
{
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
	5. Set the Interrupt Priority
	6. Enable the interrupt

	********************************************************/

	RCC->APB2ENR |= (1<<14);  // Enable SYSCNFG
 80003c0:	4b13      	ldr	r3, [pc, #76]	@ (8000410 <Interrupt_Config+0x54>)
 80003c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80003c4:	4a12      	ldr	r2, [pc, #72]	@ (8000410 <Interrupt_Config+0x54>)
 80003c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80003ca:	6453      	str	r3, [r2, #68]	@ 0x44

	SYSCFG->EXTICR[3] |= (0x2<<4);  // Bits[7:6:5:4] = (0:0:1:0)  -> configure EXTI13 line for PC 13
 80003cc:	4b11      	ldr	r3, [pc, #68]	@ (8000414 <Interrupt_Config+0x58>)
 80003ce:	695b      	ldr	r3, [r3, #20]
 80003d0:	4a10      	ldr	r2, [pc, #64]	@ (8000414 <Interrupt_Config+0x58>)
 80003d2:	f043 0320 	orr.w	r3, r3, #32
 80003d6:	6153      	str	r3, [r2, #20]

	EXTI->IMR |= (1<<13);  // Bit[13] = 1  --> Disable the Mask on EXTI 13
 80003d8:	4b0f      	ldr	r3, [pc, #60]	@ (8000418 <Interrupt_Config+0x5c>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	4a0e      	ldr	r2, [pc, #56]	@ (8000418 <Interrupt_Config+0x5c>)
 80003de:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003e2:	6013      	str	r3, [r2, #0]

	EXTI->RTSR &= ~(1<<13);  // Disable Rising Edge Trigger for PC13
 80003e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000418 <Interrupt_Config+0x5c>)
 80003e6:	689b      	ldr	r3, [r3, #8]
 80003e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000418 <Interrupt_Config+0x5c>)
 80003ea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80003ee:	6093      	str	r3, [r2, #8]

	EXTI->FTSR |= (1<<13);  // Enable Falling Edge Trigger for PC13
 80003f0:	4b09      	ldr	r3, [pc, #36]	@ (8000418 <Interrupt_Config+0x5c>)
 80003f2:	68db      	ldr	r3, [r3, #12]
 80003f4:	4a08      	ldr	r2, [pc, #32]	@ (8000418 <Interrupt_Config+0x5c>)
 80003f6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003fa:	60d3      	str	r3, [r2, #12]

	NVIC_SetPriority (EXTI15_10_IRQn, 40);  // Set Priority
 80003fc:	2128      	movs	r1, #40	@ 0x28
 80003fe:	2028      	movs	r0, #40	@ 0x28
 8000400:	f7ff ff1e 	bl	8000240 <__NVIC_SetPriority>

	NVIC_EnableIRQ (EXTI15_10_IRQn);  // Enable Interrupt
 8000404:	2028      	movs	r0, #40	@ 0x28
 8000406:	f7ff fefd 	bl	8000204 <__NVIC_EnableIRQ>

}
 800040a:	bf00      	nop
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	40023800 	.word	0x40023800
 8000414:	40013800 	.word	0x40013800
 8000418:	40013c00 	.word	0x40013c00

0800041c <EXTI15_10_IRQHandler>:

uint8_t count = 0;
int flag = 0;

void EXTI15_10_IRQHandler(void)
{
 800041c:	b480      	push	{r7}
 800041e:	af00      	add	r7, sp, #0
	1. Check the Pin, which trgerred the Interrupt
	2. Clear the Interrupt Pending Bit

	********************************************************/

	if (EXTI->PR & (1<<13))    // If the PC13 triggered the interrupt
 8000420:	4b0c      	ldr	r3, [pc, #48]	@ (8000454 <EXTI15_10_IRQHandler+0x38>)
 8000422:	695b      	ldr	r3, [r3, #20]
 8000424:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000428:	2b00      	cmp	r3, #0
 800042a:	d00e      	beq.n	800044a <EXTI15_10_IRQHandler+0x2e>
	{
		flag = 1;
 800042c:	4b0a      	ldr	r3, [pc, #40]	@ (8000458 <EXTI15_10_IRQHandler+0x3c>)
 800042e:	2201      	movs	r2, #1
 8000430:	601a      	str	r2, [r3, #0]
		GPIOA->ODR ^=(1<<5);
 8000432:	4b0a      	ldr	r3, [pc, #40]	@ (800045c <EXTI15_10_IRQHandler+0x40>)
 8000434:	695b      	ldr	r3, [r3, #20]
 8000436:	4a09      	ldr	r2, [pc, #36]	@ (800045c <EXTI15_10_IRQHandler+0x40>)
 8000438:	f083 0320 	eor.w	r3, r3, #32
 800043c:	6153      	str	r3, [r2, #20]
		EXTI->PR |= (1<<13);  // Clear the interrupt flag by writing a 1
 800043e:	4b05      	ldr	r3, [pc, #20]	@ (8000454 <EXTI15_10_IRQHandler+0x38>)
 8000440:	695b      	ldr	r3, [r3, #20]
 8000442:	4a04      	ldr	r2, [pc, #16]	@ (8000454 <EXTI15_10_IRQHandler+0x38>)
 8000444:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000448:	6153      	str	r3, [r2, #20]
	}
}
 800044a:	bf00      	nop
 800044c:	46bd      	mov	sp, r7
 800044e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000452:	4770      	bx	lr
 8000454:	40013c00 	.word	0x40013c00
 8000458:	20000020 	.word	0x20000020
 800045c:	40020000 	.word	0x40020000

08000460 <delay>:

void delay (uint32_t delay)
{
 8000460:	b480      	push	{r7}
 8000462:	b083      	sub	sp, #12
 8000464:	af00      	add	r7, sp, #0
 8000466:	6078      	str	r0, [r7, #4]
	while (delay--);
 8000468:	bf00      	nop
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	1e5a      	subs	r2, r3, #1
 800046e:	607a      	str	r2, [r7, #4]
 8000470:	2b00      	cmp	r3, #0
 8000472:	d1fa      	bne.n	800046a <delay+0xa>
}
 8000474:	bf00      	nop
 8000476:	bf00      	nop
 8000478:	370c      	adds	r7, #12
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
	...

08000484 <main>:

int main ()
{
 8000484:	b580      	push	{r7, lr}
 8000486:	af00      	add	r7, sp, #0
	SysClockConfig();
 8000488:	f7ff ff04 	bl	8000294 <SysClockConfig>
	GPIO_Config();
 800048c:	f7ff ff5e 	bl	800034c <GPIO_Config>
	Interrupt_Config();
 8000490:	f7ff ff94 	bl	80003bc <Interrupt_Config>

	while (1)
	{
		if (flag)
 8000494:	4b08      	ldr	r3, [pc, #32]	@ (80004b8 <main+0x34>)
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d0fb      	beq.n	8000494 <main+0x10>
		{
			delay (3000000);
 800049c:	4807      	ldr	r0, [pc, #28]	@ (80004bc <main+0x38>)
 800049e:	f7ff ffdf 	bl	8000460 <delay>
			count++;
 80004a2:	4b07      	ldr	r3, [pc, #28]	@ (80004c0 <main+0x3c>)
 80004a4:	781b      	ldrb	r3, [r3, #0]
 80004a6:	3301      	adds	r3, #1
 80004a8:	b2da      	uxtb	r2, r3
 80004aa:	4b05      	ldr	r3, [pc, #20]	@ (80004c0 <main+0x3c>)
 80004ac:	701a      	strb	r2, [r3, #0]
			flag = 0;
 80004ae:	4b02      	ldr	r3, [pc, #8]	@ (80004b8 <main+0x34>)
 80004b0:	2200      	movs	r2, #0
 80004b2:	601a      	str	r2, [r3, #0]
		if (flag)
 80004b4:	e7ee      	b.n	8000494 <main+0x10>
 80004b6:	bf00      	nop
 80004b8:	20000020 	.word	0x20000020
 80004bc:	002dc6c0 	.word	0x002dc6c0
 80004c0:	2000001c 	.word	0x2000001c

080004c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80004c4:	480d      	ldr	r0, [pc, #52]	@ (80004fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80004c6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80004c8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80004cc:	480c      	ldr	r0, [pc, #48]	@ (8000500 <LoopForever+0x6>)
  ldr r1, =_edata
 80004ce:	490d      	ldr	r1, [pc, #52]	@ (8000504 <LoopForever+0xa>)
  ldr r2, =_sidata
 80004d0:	4a0d      	ldr	r2, [pc, #52]	@ (8000508 <LoopForever+0xe>)
  movs r3, #0
 80004d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80004d4:	e002      	b.n	80004dc <LoopCopyDataInit>

080004d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80004d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80004d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80004da:	3304      	adds	r3, #4

080004dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80004dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80004de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80004e0:	d3f9      	bcc.n	80004d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80004e2:	4a0a      	ldr	r2, [pc, #40]	@ (800050c <LoopForever+0x12>)
  ldr r4, =_ebss
 80004e4:	4c0a      	ldr	r4, [pc, #40]	@ (8000510 <LoopForever+0x16>)
  movs r3, #0
 80004e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004e8:	e001      	b.n	80004ee <LoopFillZerobss>

080004ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004ec:	3204      	adds	r2, #4

080004ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004f0:	d3fb      	bcc.n	80004ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80004f2:	f000 f811 	bl	8000518 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80004f6:	f7ff ffc5 	bl	8000484 <main>

080004fa <LoopForever>:

LoopForever:
  b LoopForever
 80004fa:	e7fe      	b.n	80004fa <LoopForever>
  ldr   r0, =_estack
 80004fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000500:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000504:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000508:	08000580 	.word	0x08000580
  ldr r2, =_sbss
 800050c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000510:	20000024 	.word	0x20000024

08000514 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000514:	e7fe      	b.n	8000514 <ADC_IRQHandler>
	...

08000518 <__libc_init_array>:
 8000518:	b570      	push	{r4, r5, r6, lr}
 800051a:	4d0d      	ldr	r5, [pc, #52]	@ (8000550 <__libc_init_array+0x38>)
 800051c:	4c0d      	ldr	r4, [pc, #52]	@ (8000554 <__libc_init_array+0x3c>)
 800051e:	1b64      	subs	r4, r4, r5
 8000520:	10a4      	asrs	r4, r4, #2
 8000522:	2600      	movs	r6, #0
 8000524:	42a6      	cmp	r6, r4
 8000526:	d109      	bne.n	800053c <__libc_init_array+0x24>
 8000528:	4d0b      	ldr	r5, [pc, #44]	@ (8000558 <__libc_init_array+0x40>)
 800052a:	4c0c      	ldr	r4, [pc, #48]	@ (800055c <__libc_init_array+0x44>)
 800052c:	f000 f818 	bl	8000560 <_init>
 8000530:	1b64      	subs	r4, r4, r5
 8000532:	10a4      	asrs	r4, r4, #2
 8000534:	2600      	movs	r6, #0
 8000536:	42a6      	cmp	r6, r4
 8000538:	d105      	bne.n	8000546 <__libc_init_array+0x2e>
 800053a:	bd70      	pop	{r4, r5, r6, pc}
 800053c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000540:	4798      	blx	r3
 8000542:	3601      	adds	r6, #1
 8000544:	e7ee      	b.n	8000524 <__libc_init_array+0xc>
 8000546:	f855 3b04 	ldr.w	r3, [r5], #4
 800054a:	4798      	blx	r3
 800054c:	3601      	adds	r6, #1
 800054e:	e7f2      	b.n	8000536 <__libc_init_array+0x1e>
 8000550:	08000578 	.word	0x08000578
 8000554:	08000578 	.word	0x08000578
 8000558:	08000578 	.word	0x08000578
 800055c:	0800057c 	.word	0x0800057c

08000560 <_init>:
 8000560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000562:	bf00      	nop
 8000564:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000566:	bc08      	pop	{r3}
 8000568:	469e      	mov	lr, r3
 800056a:	4770      	bx	lr

0800056c <_fini>:
 800056c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800056e:	bf00      	nop
 8000570:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000572:	bc08      	pop	{r3}
 8000574:	469e      	mov	lr, r3
 8000576:	4770      	bx	lr
