INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.3 LOGIC GATES/HDL Example 4.3.srcs/sources_1/imports/HDL Example 4.3 LOGIC GATES/gates.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gates_sv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.3 LOGIC GATES/HDL Example 4.3.srcs/sources_1/imports/HDL Example 4.3 LOGIC GATES/TB_HDL Example 4_3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_HDL_Example_4_3
