// Seed: 156523982
module module_0 (
    input wand id_0,
    output tri module_0,
    output uwire id_2,
    input wor id_3,
    input supply0 id_4,
    input wor id_5,
    input wand id_6,
    output wor id_7
);
  wire id_9;
  assign module_1.id_0 = 0;
  wire id_10;
  ;
  always @(posedge -1 or posedge 1) $unsigned(21);
  ;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    input wand id_2,
    input tri id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    output tri1 id_9
);
  assign id_5 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_5,
      id_7,
      id_6,
      id_6,
      id_7,
      id_1
  );
endmodule
