Four-input NAND gate implementation