Flow report for my_uart_top
Fri Apr 15 11:40:30 2011
Quartus II Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; Flow Summary                                                            ;
+-------------------------+-----------------------------------------------+
; Flow Status             ; Successful - Fri Apr 15 11:40:30 2011         ;
; Quartus II Version      ; 9.1 Build 304 01/25/2010 SP 1 SJ Full Version ;
; Revision Name           ; my_uart_top                                   ;
; Top-level Entity Name   ; my_uart_top                                   ;
; Family                  ; MAX II                                        ;
; Device                  ; EPM240T100C5                                  ;
; Timing Models           ; Final                                         ;
; Met timing requirements ; Yes                                           ;
; Total logic elements    ; 104 / 240 ( 43 % )                            ;
; Total pins              ; 4 / 80 ( 5 % )                                ;
; Total virtual pins      ; 0                                             ;
; UFM blocks              ; 0 / 1 ( 0 % )                                 ;
+-------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/15/2011 11:40:14 ;
; Main task         ; Compilation         ;
; Revision Name     ; my_uart_top         ;
+-------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                        ;
+-----------------------------------+------------------------------------------------------------------------------------------+---------------+-------------+------------+
; Assignment Name                   ; Value                                                                                    ; Default Value ; Entity Name ; Section Id ;
+-----------------------------------+------------------------------------------------------------------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID             ; 151627185162.130283881404144                                                             ; --            ; --          ; --         ;
; MISC_FILE                         ; C:/franchiese/GR/BJ-EPM/实验例程以及说明文档0316/8、串口通信/uartverilog/my_uart_top.dpf ; --            ; --          ; --         ;
; POWER_PRESET_COOLING_SOLUTION     ; No Heat Sink With Still Air                                                              ; --            ; --          ; --         ;
; VERILOG_SHOW_LMF_MAPPING_MESSAGES ; Off                                                                                      ; --            ; --          ; --         ;
+-----------------------------------+------------------------------------------------------------------------------------------+---------------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:03     ; 1.0                     ; 169 MB              ; 00:00:03                           ;
; Fitter                  ; 00:00:04     ; 1.0                     ; 179 MB              ; 00:00:02                           ;
; Assembler               ; 00:00:01     ; 1.0                     ; 133 MB              ; 00:00:00                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 117 MB              ; 00:00:01                           ;
; Total                   ; 00:00:09     ; --                      ; --                  ; 00:00:06                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+---------------------------------------------------------------------------------------+
; Flow OS Summary                                                                       ;
+-------------------------+------------------+------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+-------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis    ; lenovo-659ee0cc  ; Windows XP ; 5.1        ; i686           ;
; Fitter                  ; lenovo-659ee0cc  ; Windows XP ; 5.1        ; i686           ;
; Assembler               ; lenovo-659ee0cc  ; Windows XP ; 5.1        ; i686           ;
; Classic Timing Analyzer ; lenovo-659ee0cc  ; Windows XP ; 5.1        ; i686           ;
+-------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off my_uart_top -c my_uart_top
quartus_fit --read_settings_files=off --write_settings_files=off my_uart_top -c my_uart_top
quartus_asm --read_settings_files=off --write_settings_files=off my_uart_top -c my_uart_top
quartus_tan --read_settings_files=off --write_settings_files=off my_uart_top -c my_uart_top



