library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity Bin7SegBuffer is
    port(bufferin : in  std_logic_vector(3 downto 0);
         bufferout : out std_logic_vector(15 downto 0));
end Bin7SegBuffer;


architecture Behavioral of Bin7SegBuffer	 is
begin 

process (bufferin) is
begin
	if ( bufferin = "0000") then bufferout <= "1011011110110111";
	elsif ( bufferin = "0001") then bufferout <= "1001101010010001";
	elsif ( bufferin = "0010") then bufferout <= "0001001000110000";
	elsif ( bufferin = "0011") then bufferout <= "0100010101100111";
	elsif ( bufferin = "0100") then bufferout <= "0100100010010100";
	else bufferout <= "0000000000000000";
	
end if;
end process;
end Behavioral;
	