// Seed: 983677760
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout supply0 id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  logic id_5 = 1;
  struct packed {
    logic id_6;
    real  id_7;
    logic id_8;
  } [-1 'b0 : -1] id_9;
  assign module_1.id_10 = 0;
  parameter id_10 = 1'b0;
  wire id_11, id_12;
endmodule
module module_1 #(
    parameter id_8 = 32'd36
) (
    output uwire id_0[|  -1 : id_8],
    input tri1 id_1,
    input tri1 id_2,
    input wire id_3,
    output uwire id_4,
    output tri0 id_5,
    output tri id_6,
    input supply1 id_7,
    input supply1 _id_8,
    output wand id_9,
    output logic id_10
);
  assign id_4 = -1'h0 ? id_8 - 1 == id_8 : 1;
  always id_10 <= ~^1;
  wire id_12;
  parameter id_13[-1 : -1] = 1;
  assign id_12 = id_12;
  if (-1) assign id_9 = 1;
  else
    struct packed {
      struct packed {
        logic id_14;
        logic id_15;
      } id_16 = id_13;
    } id_17;
  generate
    parameter id_18 = id_13(-1);
    assign id_10 = -1'h0;
    assign id_17 = id_2;
    begin : LABEL_0
      assign id_5 = 1 - -1;
      initial $signed(74);
      ;
    end
    struct packed {
      logic   id_19  = 1'b0;
      integer id_20;
      logic   id_21;
    } id_22;
    ;
  endgenerate
  module_0 modCall_1 (
      id_21,
      id_16,
      id_15,
      id_17
  );
endmodule
