verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog" --include "../../../../pynq_bitstream.gen/sources_1/bd/design_1/ip/design_1_gesture_model_0_2/drivers/gesture_model_v1_0/src" --include "../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/a317/hdl" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/ip/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/ip/gesture_model_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/ip/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/ip/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/ip/gesture_model_fexp_32ns_32ns_32_8_full_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/ip/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/ip/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1_ip.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_batch_norm_out_1_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_control_s_axi.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_conv1d_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_dense_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_fadd_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_faddfsub_32ns_32ns_32_4_full_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_fcmp_32ns_32ns_1_2_no_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_fdiv_32ns_32ns_32_9_no_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_fexp_32ns_32ns_32_8_full_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_flatten_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_flow_control_loop_pipe_sequential_init.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_fmul_32ns_32ns_32_3_max_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_fsqrt_32ns_32ns_32_8_no_dsp_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_22_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_22_2_conv1d_0_biases_ROM_AUeOg.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_22_2_p_ZL16conv1d_0_weightsbkb.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_22_2_p_ZL16conv1d_0_weightscud.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_20_1_VITIS_LOOP_22_2_p_ZL16conv1d_0_weightsdEe.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_batch_norm_0_beta_ROM_ibs.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_batch_norm_0_gamma_ROMg8j.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_batch_norm_0_mean_ROM_hbi.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2_batch_norm_0_variance_fYi.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_56_1_VITIS_LOOP_58_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_79_1_VITIS_LOOP_81_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_93_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_93_2_dense_0_biases_ROM_AUTkbM.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_90_1_VITIS_LOOP_93_2_dense_0_weights_ROM_AUjbC.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_104_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_104_1_batch_norm_1_beta_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_104_1_batch_norm_1_gamma_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_104_1_batch_norm_1_mean_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_104_1_batch_norm_1_variance_ROM_AUTO_1R.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_dense_1_biases_ROM_Amb6.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_114_1_VITIS_LOOP_117_2_dense_1_weights_ROM_lbW.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_126_3.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_132_4.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_157_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_gesture_model_Pipeline_VITIS_LOOP_180_3.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_hls_deadlock_idx0_monitor.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_input_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_max_pool_out_0_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_mul_7ns_9ns_15_1_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_output_RAM_AUTO_1R1W.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_regslice_both.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_sparsemux_7_2_32_1_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model_urem_7ns_3ns_2_11_1.v" \
"../../../../pynq_bitstream.gen/sources_1/bd/design_1/ipshared/7958/hdl/verilog/gesture_model.v" \
"../../../bd/design_1/ip/design_1_gesture_model_0_2/sim/design_1_gesture_model_0_2.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_1/sim/design_1_zynq_ultra_ps_e_0_1_vip_wrapper.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_us_2/sim/design_1_auto_us_2.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_s00_mmu_0/sim/design_1_s00_mmu_0.v" \
"../../../bd/design_1/ip/design_1_s01_mmu_0/sim/design_1_s01_mmu_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
