{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "881da965_137b858f",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 9
      },
      "lineNbr": 0,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2022-02-23T18:00:36Z",
      "side": 1,
      "message": "LGTM",
      "revId": "fb892279668c698c44b7823ac80ded805564300b",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "57d76a3b_7f7bb222",
        "filename": "lib/cpus/aarch64/cortex_a510.S",
        "patchSetId": 9
      },
      "lineNbr": 220,
      "author": {
        "id": 1000098
      },
      "writtenOn": "2022-02-23T18:00:36Z",
      "side": 1,
      "message": "nitpick:\nPlease define a macro for this",
      "range": {
        "startLine": 220,
        "startChar": 14,
        "endLine": 220,
        "endChar": 16
      },
      "revId": "fb892279668c698c44b7823ac80ded805564300b",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "77fa629e_de76c468",
        "filename": "lib/cpus/aarch64/cortex_a510.S",
        "patchSetId": 9
      },
      "lineNbr": 220,
      "author": {
        "id": 1000340
      },
      "writtenOn": "2022-02-23T20:44:09Z",
      "side": 1,
      "message": "The register fields being modified here are not named in the TRM or errata documentation so I think defining a macro would just make the code more complicated but not any easier to understand.",
      "parentUuid": "57d76a3b_7f7bb222",
      "range": {
        "startLine": 220,
        "startChar": 14,
        "endLine": 220,
        "endChar": 16
      },
      "revId": "fb892279668c698c44b7823ac80ded805564300b",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}