module module_0 (
    input logic [id_1 : id_1] id_2,
    input logic [id_2 : 1] id_3,
    output id_4
);
  id_5 id_6 (
      .id_3(id_2),
      .id_4(id_3[id_1])
  );
  logic id_7;
endmodule
