Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Dec  4 10:49:02 2024
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postPlace
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mssc/segment_state_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.780   -32699.289                   2457                20696       -0.575      -16.912                     51                20696        0.538        0.000                       0                 10340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast          -15.977   -31574.695                   2334                14989        0.151        0.000                      0                14989        3.000        0.000                       0                  7455  
    clk_pixel_cw_hdmi       -6.131     -233.207                     42                 5659       -0.055       -0.095                      3                 5659        6.234        0.000                       0                  2870  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_100_cw_fast    clk_pixel_cw_hdmi      -19.780    -1124.593                    123                  123       -0.575      -16.817                     48                  123  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :         2334  Failing Endpoints,  Worst Slack      -15.977ns,  Total Violation   -31574.695ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -15.977ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/sample_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/df_buffer_reg[20][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_cw_fast rise@10.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        25.749ns  (logic 11.912ns (46.262%)  route 13.837ns (53.738%))
  Logic Levels:           24  (CARRY4=8 DSP48E1=2 LUT2=1 LUT3=3 LUT4=2 LUT5=2 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.124ns = ( 7.876 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.546ns
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     1.530    -2.546    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X35Y75         FDRE                                         r  audio_processor/my_yinner/sample_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.419    -2.127 r  audio_processor/my_yinner/sample_counter_reg[2]/Q
                         net (fo=14, estimated)       1.006    -1.121    audio_processor/my_yinner/sample_counter[2]
    SLICE_X36Y74         LUT3 (Prop_lut3_I0_O)        0.329    -0.792 r  audio_processor/my_yinner/p_1_out_i_1822/O
                         net (fo=2, estimated)        0.621    -0.171    audio_processor/my_yinner/p_1_out_i_1822_n_0
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.327     0.156 r  audio_processor/my_yinner/p_1_out_i_1825/O
                         net (fo=1, routed)           0.000     0.156    audio_processor/my_yinner/p_1_out_i_1825_n_0
    SLICE_X36Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     0.557 r  audio_processor/my_yinner/p_1_out_i_778/CO[3]
                         net (fo=1, estimated)        0.009     0.566    audio_processor/my_yinner/p_1_out_i_778_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     0.789 f  audio_processor/my_yinner/p_1_out_i_1821/O[0]
                         net (fo=1, estimated)        0.999     1.788    audio_processor/my_yinner/p_1_out_i_1821_n_7
    SLICE_X38Y76         LUT5 (Prop_lut5_I0_O)        0.299     2.087 f  audio_processor/my_yinner/p_1_out_i_777/O
                         net (fo=1, estimated)        0.295     2.382    audio_processor/my_yinner/p_1_out_i_777_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I0_O)        0.124     2.506 r  audio_processor/my_yinner/p_1_out_i_262/O
                         net (fo=9, estimated)        0.467     2.973    audio_processor/my_yinner/p_1_out_i_262_n_0
    SLICE_X41Y78         LUT3 (Prop_lut3_I1_O)        0.124     3.097 r  audio_processor/my_yinner/p_1_out_i_259/O
                         net (fo=1, routed)           0.000     3.097    audio_processor/my_yinner/p_1_out_i_259_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248     3.345 r  audio_processor/my_yinner/p_1_out_i_96/O[2]
                         net (fo=558, estimated)      1.915     5.260    audio_processor/my_yinner/sel0[2]
    SLICE_X41Y107        MUXF7 (Prop_muxf7_S_O)       0.454     5.714 r  audio_processor/my_yinner/p_1_out_i_900/O
                         net (fo=1, routed)           0.000     5.714    audio_processor/my_yinner/p_1_out_i_900_n_0
    SLICE_X41Y107        MUXF8 (Prop_muxf8_I1_O)      0.094     5.808 r  audio_processor/my_yinner/p_1_out_i_334/O
                         net (fo=1, estimated)        1.040     6.848    audio_processor/my_yinner/p_1_out_i_334_n_0
    SLICE_X50Y95         LUT6 (Prop_lut6_I5_O)        0.316     7.164 r  audio_processor/my_yinner/p_1_out_i_124/O
                         net (fo=1, routed)           0.000     7.164    audio_processor/my_yinner/p_1_out_i_124_n_0
    SLICE_X50Y95         MUXF7 (Prop_muxf7_I1_O)      0.214     7.378 r  audio_processor/my_yinner/p_1_out_i_35/O
                         net (fo=1, estimated)        1.818     9.196    audio_processor/my_yinner/p_1_out_i_35_n_0
    SLICE_X47Y68         LUT6 (Prop_lut6_I3_O)        0.297     9.493 r  audio_processor/my_yinner/p_1_out_i_6/O
                         net (fo=2, estimated)        0.718    10.211    audio_processor/my_yinner/sig_buffer[7]
    SLICE_X50Y66         LUT6 (Prop_lut6_I0_O)        0.124    10.335 r  audio_processor/my_yinner/p_1_out_i_10/O
                         net (fo=1, routed)           0.000    10.335    audio_processor/my_yinner/p_1_out_i_10_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.711 r  audio_processor/my_yinner/p_1_out_i_2/CO[3]
                         net (fo=1, estimated)        0.000    10.711    audio_processor/my_yinner/p_1_out_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.034 r  audio_processor/my_yinner/p_1_out_i_1/O[1]
                         net (fo=67, estimated)       1.192    12.226    audio_processor/my_yinner/p_1_out_i_1_n_6
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.218    16.444 r  audio_processor/my_yinner/p_1_out__0/PCOUT[47]
                         net (fo=1, estimated)        0.000    16.444    audio_processor/my_yinner/p_1_out__0_n_106
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    17.962 r  audio_processor/my_yinner/p_1_out__1/P[1]
                         net (fo=3, estimated)        1.173    19.135    audio_processor/my_yinner/p_1_out__1_n_104
    SLICE_X51Y42         LUT3 (Prop_lut3_I1_O)        0.120    19.255 r  audio_processor/my_yinner/df_buffer[0][19]_i_3/O
                         net (fo=2, estimated)        1.004    20.259    audio_processor/my_yinner/df_buffer[0][19]_i_3_n_0
    SLICE_X51Y42         LUT4 (Prop_lut4_I3_O)        0.327    20.586 r  audio_processor/my_yinner/df_buffer[0][19]_i_6/O
                         net (fo=1, routed)           0.000    20.586    audio_processor/my_yinner/df_buffer[0][19]_i_6_n_0
    SLICE_X51Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.987 r  audio_processor/my_yinner/df_buffer_reg[0][19]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    20.987    audio_processor/my_yinner/df_buffer_reg[0][19]_i_2_n_0
    SLICE_X51Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.101 r  audio_processor/my_yinner/df_buffer_reg[0][23]_i_2/CO[3]
                         net (fo=1, estimated)        0.000    21.101    audio_processor/my_yinner/df_buffer_reg[0][23]_i_2_n_0
    SLICE_X51Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.324 r  audio_processor/my_yinner/df_buffer_reg[0][27]_i_4/O[0]
                         net (fo=1, estimated)        0.512    21.836    audio_processor/my_yinner/df_buffer_reg[0][27]_i_4_n_7
    SLICE_X48Y38         LUT2 (Prop_lut2_I1_O)        0.299    22.135 r  audio_processor/my_yinner/df_buffer[0][24]_i_1/O
                         net (fo=80, estimated)       1.068    23.203    audio_processor/my_yinner/df_buffer[0][24]_i_1_n_0
    SLICE_X37Y30         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[20][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                     10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    12.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     4.771 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     6.348    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.439 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     1.437     7.876    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X37Y30         FDRE                                         r  audio_processor/my_yinner/df_buffer_reg[20][24]/C
                         clock pessimism             -0.514     7.361    
                         clock uncertainty           -0.074     7.288    
    SLICE_X37Y30         FDRE (Setup_fdre_C_D)       -0.061     7.227    audio_processor/my_yinner/df_buffer_reg[20][24]
  -------------------------------------------------------------------
                         required time                          7.227    
                         arrival time                         -23.203    
  -------------------------------------------------------------------
                         slack                                -15.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/final_divider/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_processor/my_yinner/final_divider/quotient_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_cw_fast rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.435%)  route 0.071ns (33.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.544ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     0.557    -0.544    audio_processor/my_yinner/final_divider/clk_100_passthrough
    SLICE_X28Y18         FDRE                                         r  audio_processor/my_yinner/final_divider/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.403 r  audio_processor/my_yinner/final_divider/quotient_reg[1]/Q
                         net (fo=2, estimated)        0.071    -0.332    audio_processor/my_yinner/final_divider/quotient_reg[1]
    SLICE_X29Y18         FDRE                                         r  audio_processor/my_yinner/final_divider/quotient_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     0.825    -0.332    audio_processor/my_yinner/final_divider/clk_100_passthrough
    SLICE_X29Y18         FDRE                                         r  audio_processor/my_yinner/final_divider/quotient_out_reg[1]/C
                         clock pessimism             -0.198    -0.530    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.047    -0.483    audio_processor/my_yinner/final_divider/quotient_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :           42  Failing Endpoints,  Worst Slack       -6.131ns,  Total Violation     -233.207ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.055ns,  Total Violation       -0.095ns
PW    :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.131ns  (required time - arrival time)
  Source:                 mvg/hcount_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        19.391ns  (logic 9.755ns (50.307%)  route 9.636ns (49.693%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=3 LUT4=3 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 11.358 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.518ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     1.634    -2.442    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, estimated)     1.560    -2.518    mvg/clk_pixel
    SLICE_X12Y18         FDRE                                         r  mvg/hcount_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y18         FDRE (Prop_fdre_C_Q)         0.518    -2.000 f  mvg/hcount_out_reg[9]/Q
                         net (fo=37, estimated)       1.015    -0.985    my_game/ball/out[5]
    SLICE_X15Y17         LUT6 (Prop_lut6_I0_O)        0.124    -0.861 f  my_game/ball/in_sphere2_inferred__0/in_sphere1__2_i_9/O
                         net (fo=2, estimated)        0.663    -0.198    mvg/in_sphere1__2
    SLICE_X12Y9          LUT2 (Prop_lut2_I0_O)        0.124    -0.074 r  mvg/in_sphere1__2_i_1/O
                         net (fo=54, estimated)       0.675     0.601    my_game/ball/A[9]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     4.637 r  my_game/ball/in_sphere1__3/PCOUT[47]
                         net (fo=1, estimated)        0.000     4.637    my_game/ball/in_sphere1__3_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     6.155 r  my_game/ball/in_sphere1__4/P[3]
                         net (fo=2, estimated)        1.267     7.422    my_game/ball/in_sphere1__4_n_102
    SLICE_X13Y13         LUT2 (Prop_lut2_I0_O)        0.124     7.546 r  my_game/ball/tmds_out[6]_i_95/O
                         net (fo=1, routed)           0.000     7.546    my_game/ball/tmds_out[6]_i_95_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.078 r  my_game/ball/tmds_out_reg[6]_i_48/CO[3]
                         net (fo=1, estimated)        0.000     8.078    my_game/ball/tmds_out_reg[6]_i_48_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.300 r  my_game/ball/tmds_out_reg[1]_i_13/O[0]
                         net (fo=2, estimated)        0.757     9.057    my_game/ball/tmds_out_reg[1]_i_13_n_7
    SLICE_X10Y14         LUT2 (Prop_lut2_I0_O)        0.299     9.356 r  my_game/ball/tmds_out[1]_i_17/O
                         net (fo=1, routed)           0.000     9.356    my_game/ball/tmds_out[1]_i_17_n_0
    SLICE_X10Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.869 r  my_game/ball/tmds_out_reg[1]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     9.869    my_game/ball/tmds_out_reg[1]_i_11_n_0
    SLICE_X10Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.192 f  my_game/ball/tmds_out_reg[6]_i_20/O[1]
                         net (fo=1, estimated)        0.664    10.856    my_game/ball/in_sphere0[29]
    SLICE_X10Y16         LUT4 (Prop_lut4_I0_O)        0.306    11.162 f  my_game/ball/tmds_out[6]_i_11/O
                         net (fo=4, estimated)        0.191    11.353    my_game/ball/tmds_out[6]_i_11_n_0
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.124    11.477 r  my_game/ball/tmds_out[6]_i_4__0_comp/O
                         net (fo=1, estimated)        0.565    12.042    my_game/tmds_out[6]_i_13_0_repN_alias
    SLICE_X9Y13          LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  my_game/count[1]_i_10__0_comp/O
                         net (fo=2, estimated)        0.414    12.580    mvg/red[1]
    SLICE_X9Y12          LUT6 (Prop_lut6_I4_O)        0.124    12.704 f  mvg/count[1]_i_4__0/O
                         net (fo=2, estimated)        0.673    13.377    mvg/count[1]_i_4__0_n_0
    SLICE_X8Y13          LUT5 (Prop_lut5_I0_O)        0.124    13.501 r  mvg/count[1]_i_3/O
                         net (fo=24, estimated)       0.515    14.016    mvg/count[1]_i_3_n_0
    SLICE_X8Y10          LUT4 (Prop_lut4_I1_O)        0.124    14.140 r  mvg/count[4]_i_17__1/O
                         net (fo=11, estimated)       0.656    14.796    mvg/count[4]_i_17__1_n_0
    SLICE_X8Y9           LUT6 (Prop_lut6_I1_O)        0.124    14.920 r  mvg/count[4]_i_13__1/O
                         net (fo=4, estimated)        0.603    15.523    mvg/f_out_reg[0]_1
    SLICE_X11Y10         LUT4 (Prop_lut4_I1_O)        0.124    15.647 r  mvg/count[4]_i_11__1/O
                         net (fo=1, estimated)        0.404    16.051    mvg/count[4]_i_11__1_n_0
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.124    16.175 r  mvg/count[4]_i_3__1/O
                         net (fo=1, estimated)        0.574    16.749    mvg/count[4]_i_3__1_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124    16.873 r  mvg/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000    16.873    tmds_red/D[3]
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     1.517    11.424    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, estimated)     1.452    11.358    tmds_red/clk_pixel
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.436    10.921    
                         clock uncertainty           -0.210    10.712    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.031    10.743    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                         -16.873    
  -------------------------------------------------------------------
                         slack                                 -6.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.055ns  (arrival time - required time)
  Source:                 red_ser/pwup_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            red_ser/primary/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.268%)  route 0.496ns (72.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.163ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     0.595    -0.506    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321    -1.827 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, estimated)     0.583    -0.518    red_ser/clk_pixel
    SLICE_X0Y25          FDRE                                         r  red_ser/pwup_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.377 r  red_ser/pwup_rst_reg/Q
                         net (fo=1, estimated)        0.209    -0.168    red_ser/blue_ser/pwup_rst
    SLICE_X0Y25          LUT2 (Prop_lut2_I1_O)        0.045    -0.123 r  red_ser/primary_i_1/O
                         net (fo=6, estimated)        0.287     0.164    red_ser/RST0
    OLOGIC_X0Y24         OSERDESE2                                    r  red_ser/primary/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     0.864    -0.293    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, estimated)     0.995    -0.163    red_ser/clk_pixel
    OLOGIC_X0Y24         OSERDESE2                                    r  red_ser/primary/CLKDIV
                         clock pessimism             -0.177    -0.340    
    OLOGIC_X0Y24         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.559     0.219    red_ser/primary
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                 -0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.468      11.313     BUFGCTRL_X0Y0    wizard_hdmi/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X28Y30     mssc/segment_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.734       6.234      SLICE_X28Y30     mssc/segment_counter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :          123  Failing Endpoints,  Worst Slack      -19.780ns,  Total Violation    -1124.593ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.575ns,  Total Violation      -16.817ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.780ns  (required time - arrival time)
  Source:                 audio_processor/my_yinner/f_out_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmds_red/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_pixel_cw_hdmi rise@1670.034ns - clk_100_cw_fast rise@1670.000ns)
  Data Path Delay:        19.214ns  (logic 10.169ns (52.925%)  route 9.045ns (47.075%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 LUT2=2 LUT3=1 LUT4=4 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.110ns = ( 1667.923 - 1670.034 ) 
    Source Clock Delay      (SCD):    -2.507ns = ( 1667.493 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    -0.514ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                   1670.000  1670.000 r  
    N15                                               0.000  1670.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440  1671.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253  1672.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525  1664.168 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660  1665.828    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096  1665.924 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     1.569  1667.493    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X15Y10         FDRE                                         r  audio_processor/my_yinner/f_out_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y10         FDRE (Prop_fdre_C_Q)         0.456  1667.949 r  audio_processor/my_yinner/f_out_reg[7]_replica/Q
                         net (fo=6, estimated)        0.835  1668.784    audio_processor/my_yinner/Q[7]_repN
    SLICE_X15Y12         LUT6 (Prop_lut6_I1_O)        0.124  1668.908 r  audio_processor/my_yinner/in_sphere1_i_14/O
                         net (fo=2, estimated)        0.432  1669.340    audio_processor/my_yinner/in_sphere1_i_14_n_0
    SLICE_X12Y13         LUT3 (Prop_lut3_I1_O)        0.124  1669.464 r  audio_processor/my_yinner/in_sphere1_i_4/O
                         net (fo=1, routed)           0.000  1669.464    mvg/in_sphere1__1_1[1]
    SLICE_X12Y13         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578  1670.042 r  mvg/in_sphere1_i_1/O[2]
                         net (fo=58, estimated)       0.680  1670.722    my_game/ball/in_sphere1__1_0[10]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_A[14]_PCOUT[47])
                                                      4.213  1674.935 r  my_game/ball/in_sphere1__0/PCOUT[47]
                         net (fo=1, estimated)        0.000  1674.935    my_game/ball/in_sphere1__0_n_106
    DSP48_X0Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518  1676.453 r  my_game/ball/in_sphere1__1/P[0]
                         net (fo=2, estimated)        0.774  1677.227    my_game/ball/in_sphere1__1_n_105
    SLICE_X11Y12         LUT2 (Prop_lut2_I0_O)        0.124  1677.351 r  my_game/ball/tmds_out[1]_i_38/O
                         net (fo=1, routed)           0.000  1677.351    my_game/ball/tmds_out[1]_i_38_n_0
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550  1677.901 r  my_game/ball/tmds_out_reg[1]_i_31/CO[3]
                         net (fo=1, estimated)        0.000  1677.901    my_game/ball/tmds_out_reg[1]_i_31_n_0
    SLICE_X11Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  1678.124 r  my_game/ball/tmds_out_reg[6]_i_96/O[0]
                         net (fo=1, estimated)        0.510  1678.634    my_game/ball/tmds_out_reg[6]_i_96_n_7
    SLICE_X10Y13         LUT2 (Prop_lut2_I1_O)        0.299  1678.932 r  my_game/ball/tmds_out[6]_i_52/O
                         net (fo=1, routed)           0.000  1678.932    my_game/ball/tmds_out[6]_i_52_n_0
    SLICE_X10Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544  1679.476 f  my_game/ball/tmds_out_reg[6]_i_21/O[2]
                         net (fo=2, estimated)        0.580  1680.056    my_game/ball/in_sphere0[22]
    SLICE_X9Y11          LUT4 (Prop_lut4_I2_O)        0.301  1680.357 f  my_game/ball/tmds_out[6]_i_13_comp/O
                         net (fo=1, estimated)        0.857  1681.214    my_game/ball/tmds_out[6]_i_13_n_0_repN
    SLICE_X10Y16         LUT6 (Prop_lut6_I5_O)        0.124  1681.339 f  my_game/ball/tmds_out[6]_i_4__0_comp_1/O
                         net (fo=19, estimated)       0.511  1681.849    my_game/ball_n_4
    SLICE_X9Y13          LUT6 (Prop_lut6_I0_O)        0.124  1681.974 r  my_game/tmds_out[0]_i_2/O
                         net (fo=12, estimated)       0.452  1682.426    mvg/red[0]
    SLICE_X9Y11          LUT6 (Prop_lut6_I0_O)        0.124  1682.550 r  mvg/tmds_out[3]_i_3/O
                         net (fo=9, estimated)        0.632  1683.182    mvg/tmds_out[3]_i_3_n_0
    SLICE_X8Y8           LUT4 (Prop_lut4_I1_O)        0.124  1683.306 r  mvg/tmds_out[4]_i_2__0/O
                         net (fo=7, estimated)        0.756  1684.062    mvg/tmds_out[4]_i_2__0_n_0
    SLICE_X11Y7          LUT6 (Prop_lut6_I1_O)        0.124  1684.186 r  mvg/count[4]_i_18__0/O
                         net (fo=3, estimated)        0.590  1684.776    mvg/count[4]_i_18__0_n_0
    SLICE_X11Y7          LUT4 (Prop_lut4_I1_O)        0.124  1684.900 r  mvg/count[4]_i_20/O
                         net (fo=3, estimated)        0.458  1685.358    mvg/count[4]_i_20_n_0
    SLICE_X11Y10         LUT4 (Prop_lut4_I3_O)        0.124  1685.482 r  mvg/count[4]_i_11__1/O
                         net (fo=1, estimated)        0.404  1685.886    mvg/count[4]_i_11__1_n_0
    SLICE_X11Y10         LUT5 (Prop_lut5_I3_O)        0.124  1686.010 r  mvg/count[4]_i_3__1/O
                         net (fo=1, estimated)        0.574  1686.584    mvg/count[4]_i_3__1_n_0
    SLICE_X11Y10         LUT6 (Prop_lut6_I0_O)        0.124  1686.708 r  mvg/count[4]_i_2__1/O
                         net (fo=1, routed)           0.000  1686.708    tmds_red/D[3]
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                   1670.034  1670.034 r  
    N15                                               0.000  1670.034 r  clk_100mhz (IN)
                         net (fo=0)                   0.000  1670.034    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370  1671.404 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190  1672.594    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790  1664.804 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577  1666.381    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  1666.472 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     1.517  1667.989    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187  1664.802 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578  1666.380    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  1666.471 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, estimated)     1.452  1667.923    tmds_red/clk_pixel
    SLICE_X11Y10         FDRE                                         r  tmds_red/count_reg[4]/C
                         clock pessimism             -0.514  1667.409    
                         clock uncertainty           -0.513  1666.896    
    SLICE_X11Y10         FDRE (Setup_fdre_C_D)        0.031  1666.927    tmds_red/count_reg[4]
  -------------------------------------------------------------------
                         required time                       1666.927    
                         arrival time                       -1686.707    
  -------------------------------------------------------------------
                         slack                                -19.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.575ns  (arrival time - required time)
  Source:                 audio_processor/my_yinner/f_out_reg[10]_replica_4/C
                            (rising edge-triggered cell FDRE clocked by clk_100_cw_fast  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_game/notes_in_reg[1][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_100_cw_fast rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.895%)  route 0.082ns (39.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.337ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.056ns
  Clock Uncertainty:      0.513ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.343ns
    Phase Error              (PE):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     0.554    -0.547    audio_processor/my_yinner/clk_100_passthrough
    SLICE_X9Y24          FDRE                                         r  audio_processor/my_yinner/f_out_reg[10]_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.128    -0.419 r  audio_processor/my_yinner/f_out_reg[10]_replica_4/Q
                         net (fo=1, estimated)        0.082    -0.337    my_game/Q[10]_repN_4_alias
    SLICE_X8Y24          FDRE                                         r  my_game/notes_in_reg[1][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=7454, estimated)     0.864    -0.293    wizard_hdmi/CLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2869, estimated)     0.821    -0.337    my_game/clk_pixel
    SLICE_X8Y24          FDRE                                         r  my_game/notes_in_reg[1][10]/C
                         clock pessimism              0.056    -0.281    
                         clock uncertainty            0.513     0.232    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.006     0.238    my_game/notes_in_reg[1][10]
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                 -0.575    





