strict digraph "" {
	node [label="\N"];
	"2746:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b5eb50>",
		fillcolor=springgreen,
		label="2746:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2747:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6916190>",
		fillcolor=firebrick,
		label="2747:NS
rx_dlc <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6916190>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2746:IF" -> "2747:NS"	 [cond="['rst']",
		label=rst,
		lineno=2746];
	"2748:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b5eb90>",
		fillcolor=springgreen,
		label="2748:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2746:IF" -> "2748:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2746];
	"2744:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6916310>",
		clk_sens=True,
		fillcolor=gold,
		label="2744:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['go_rx_dlc', 'rst', 'go_rx_data', 'go_error_frame', 'go_rx_crc']"];
	"2745:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6916490>",
		fillcolor=turquoise,
		label="2745:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2744:AL" -> "2745:BL"	 [cond="[]",
		lineno=None];
	"2750:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b5ebd0>",
		fillcolor=springgreen,
		label="2750:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2751:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5ec10>",
		fillcolor=firebrick,
		label="2751:NS
rx_dlc <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5ec10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2750:IF" -> "2751:NS"	 [cond="['go_rx_dlc']",
		label=go_rx_dlc,
		lineno=2750];
	"Leaf_2744:AL"	 [def_var="['rx_dlc']",
		label="Leaf_2744:AL"];
	"2751:NS" -> "Leaf_2744:AL"	 [cond="[]",
		lineno=None];
	"2747:NS" -> "Leaf_2744:AL"	 [cond="[]",
		lineno=None];
	"2748:IF" -> "2750:IF"	 [cond="['go_rx_data', 'go_rx_crc', 'go_error_frame']",
		label="!((go_rx_data | go_rx_crc | go_error_frame))",
		lineno=2748];
	"2749:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5ee10>",
		fillcolor=firebrick,
		label="2749:NS
rx_dlc <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5ee10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2748:IF" -> "2749:NS"	 [cond="['go_rx_data', 'go_rx_crc', 'go_error_frame']",
		label="(go_rx_data | go_rx_crc | go_error_frame)",
		lineno=2748];
	"2749:NS" -> "Leaf_2744:AL"	 [cond="[]",
		lineno=None];
	"2745:BL" -> "2746:IF"	 [cond="[]",
		lineno=None];
}
