5 b 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd param4.vcd -o param4.cdd -v param4.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" param4.v 1 22 1
2 1 9 120012 1 0 20004 0 0 32 64 0 0 0 0 0 0 0 0
2 2 9 f0010 1 0 20008 0 0 32 64 55 0 0 0 0 0 0 0
2 3 9 b0013 1 34 108 1 2 vec
2 4 9 70007 0 1 400 0 0 a
2 5 9 70013 1 35 f00a 3 4
2 6 10 f0010 1 0 20008 0 0 32 64 0 1 0 0 0 0 0 0
2 7 10 b0011 1 33 8 0 6 vec
2 8 10 70007 0 1 400 0 0 b
2 9 10 70011 1 35 f00a 7 8
2 10 11 b000d 1 32 8 0 0 vec
2 11 11 70007 0 1 400 0 0 c
2 12 11 7000d 1 35 f00a 10 11
1 vec 0 80000 1 0 31 0 32 1 15 14 11 10 5 4 1 0
1 a 5 3000c 1 0 15 0 16 1 aa aa aa aa
1 b 6 3000c 1 0 0 0 1 1 2
1 c 7 3000c 1 0 31 0 32 1 aa aa aa aa aa aa aa aa
4 5 5 5
4 9 9 9
4 12 12 12
3 1 main.$u0 "main.$u0" param4.v 0 20 1
