\doxysection{asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+dl\+\_\+s\+::pdsch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+s\+\_\+\+::scs\+\_\+30k\+\_\+hz\+\_\+opts Struct Reference}
\hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts}{}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts}\index{asn1::rrc\_nr::feature\_set\_dl\_s::pdsch\_processing\_type1\_different\_tb\_per\_slot\_s\_::scs\_30k\_hz\_opts@{asn1::rrc\_nr::feature\_set\_dl\_s::pdsch\_processing\_type1\_different\_tb\_per\_slot\_s\_::scs\_30k\_hz\_opts}}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a1f2b6ca8b205bed78caef53372aa01a0}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a1f2b6ca8b205bed78caef53372aa01a0} 
enum {\bfseries options} \{ {\bfseries upto2}
, {\bfseries upto4}
, {\bfseries upto7}
, {\bfseries nulltype}
 \}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_abe3f6462259ee995a85b01ab3b7a15a8}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_abe3f6462259ee995a85b01ab3b7a15a8} 
typedef uint8\+\_\+t {\bfseries number\+\_\+type}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_aae8a2aa676d80b99f6ad8cea3ec4811e}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_aae8a2aa676d80b99f6ad8cea3ec4811e} 
const char \texorpdfstring{$\ast$}{*} {\bfseries to\+\_\+string} () const
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_af9154e418125351974606b19e701c401}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_af9154e418125351974606b19e701c401} 
uint8\+\_\+t {\bfseries to\+\_\+number} () const
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a421b8ec4ae965bb9d2e7911a30c16d68}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts_a421b8ec4ae965bb9d2e7911a30c16d68} 
enum asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+dl\+\_\+s\+::pdsch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+s\+\_\+\+::scs\+\_\+30k\+\_\+hz\+\_\+opts\+::options {\bfseries value}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
include/srsran/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+h\item 
lib/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+cpp\end{DoxyCompactItemize}
