{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729859749997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729859749997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 19:35:48 2024 " "Processing started: Fri Oct 25 19:35:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729859749997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859749997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859749997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1729859750397 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1729859750397 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "is_done codec.sv(20) " "Verilog HDL Declaration error at codec.sv(20): identifier \"is_done\" is already declared in the present scope" {  } { { "../FIR/source/codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source/codec.sv" 20 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1729859757223 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "codec codec.sv(1) " "Ignored design unit \"codec\" at codec.sv(1) due to previous errors" {  } { { "../FIR/source/codec.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source/codec.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1729859757224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source/codec.sv 0 0 " "Found 0 design units, including 0 entities, in source file /lecture/dsponfpga/fir/source/codec.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source/i2c.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source/i2c.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c " "Found entity 1: i2c" {  } { { "../FIR/source/i2c.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source/i2c.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/source/parallel_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/source/parallel_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 parallel_serial " "Found entity 1: parallel_serial" {  } { { "../FIR/source/parallel_serial.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/source/parallel_serial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/src/fir_pipeline2.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/src/fir_pipeline2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_pipeline2 " "Found entity 1: FIR_pipeline2" {  } { { "../FIR/src/FIR_pipeline2.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/src/FIR_pipeline2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/src/multi.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/src/multi.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multi " "Found entity 1: multi" {  } { { "../FIR/src/multi.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/src/multi.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/src/my_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/src/my_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF " "Found entity 1: my_DFF" {  } { { "../FIR/src/my_DFF.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/src/my_DFF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/dsponfpga/fir/src/my_dff_40.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/dsponfpga/fir/src/my_dff_40.sv" { { "Info" "ISGN_ENTITY_NAME" "1 my_DFF_40 " "Found entity 1: my_DFF_40" {  } { { "../FIR/src/my_DFF_40.sv" "" { Text "E:/Lecture/DSPonFPGA/FIR/src/my_DFF_40.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock " "Found entity 1: pll_clock" {  } { { "pll_clock.v" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/pll_clock.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clock/pll_clock_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clock/pll_clock_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clock_0002 " "Found entity 1: pll_clock_0002" {  } { { "pll_clock/pll_clock_0002.v" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/pll_clock/pll_clock_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_sine.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_sine.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_sine " "Found entity 1: rom_sine" {  } { { "rom_sine.v" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/rom_sine.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file src/wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "src/wrapper.sv" "" { Text "E:/Lecture/DSPonFPGA/fir_filter/src/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1729859757234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757234 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729859757292 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 25 19:35:57 2024 " "Processing ended: Fri Oct 25 19:35:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729859757292 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729859757292 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729859757292 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757292 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1729859757901 ""}
