{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683386484755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683386484755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 20:51:24 2023 " "Processing started: Sat May 06 20:51:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683386484755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386484755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mem_Access -c Mem_Access " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mem_Access -c Mem_Access" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386484755 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683386485065 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683386485065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_access.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mem_access.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_unit2-abstract " "Found design unit 1: memory_unit2-abstract" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386492736 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mem_access-mem_flow " "Found design unit 2: mem_access-mem_flow" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386492736 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_unit2 " "Found entity 1: memory_unit2" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386492736 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_access " "Found entity 2: mem_access" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683386492736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386492736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mem_Access " "Elaborating entity \"Mem_Access\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683386492770 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rf_a3_pipe_3 Mem_Access.vhd(51) " "VHDL Signal Declaration warning at Mem_Access.vhd(51): used implicit default value for signal \"rf_a3_pipe_3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683386492771 "|Mem_Access"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_unit2 memory_unit2:memory2 " "Elaborating entity \"memory_unit2\" for hierarchy \"memory_unit2:memory2\"" {  } { { "Mem_Access.vhd" "memory2" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386492777 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "memory_unit2:memory2\|data " "RAM logic \"memory_unit2:memory2\|data\" is uninferred because MIF is not supported for the selected family" {  } { { "Mem_Access.vhd" "data" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 19 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1683386492928 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1683386492928 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rf_a3_pipe_3\[0\] GND " "Pin \"rf_a3_pipe_3\[0\]\" is stuck at GND" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386494008 "|mem_access|rf_a3_pipe_3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_a3_pipe_3\[1\] GND " "Pin \"rf_a3_pipe_3\[1\]\" is stuck at GND" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386494008 "|mem_access|rf_a3_pipe_3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rf_a3_pipe_3\[2\] GND " "Pin \"rf_a3_pipe_3\[2\]\" is stuck at GND" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1683386494008 "|mem_access|rf_a3_pipe_3[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1683386494008 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683386494131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683386497853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683386497853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[7\] " "No output dependent on input pin \"mem2_add\[7\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[8\] " "No output dependent on input pin \"mem2_add\[8\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[9\] " "No output dependent on input pin \"mem2_add\[9\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[10\] " "No output dependent on input pin \"mem2_add\[10\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[11\] " "No output dependent on input pin \"mem2_add\[11\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[12\] " "No output dependent on input pin \"mem2_add\[12\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[13\] " "No output dependent on input pin \"mem2_add\[13\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[14\] " "No output dependent on input pin \"mem2_add\[14\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mem2_add\[15\] " "No output dependent on input pin \"mem2_add\[15\]\"" {  } { { "Mem_Access.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Stages/Memory_Access/Mem_Access.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683386498013 "|mem_access|mem2_add[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683386498013 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3679 " "Implemented 3679 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683386498013 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683386498013 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3575 " "Implemented 3575 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683386498013 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683386498013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683386498032 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 20:51:38 2023 " "Processing ended: Sat May 06 20:51:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683386498032 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683386498032 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683386498032 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683386498032 ""}
