FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Support for hardware-assisted userspace interrupt masking.
 *
 * Copyright (C) 2010  Paul Mundt
 *
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 */
#define pr_fmt(fmt) "intc: " fmt
/* bench 5138.2.0 aa46f96ebc48 */
/* bench 5138.2.1 a51665d8aa0f */
/* bench 5138.2.2 985aea9ea753 */
/* bench 5138.2.3 25b91d421e23 */
/* bench 5138.2.4 5343a1b92067 */
/* bench 5138.2.5 fe60d4289130 */
/* bench 5138.2.6 9e52838a793b */
#include <linux/errno.h>
#include <linux/device.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/stat.h>
#include <linux/sizes.h>
#include "internals.h"

static void __iomem *uimask;

static ssize_t
show_intc_userimask(struct device *dev,
		    struct device_attribute *attr, char *buf)
{
	return sprintf(buf, "%d\n", (__raw_readl(uimask) >> 4) & 0xf);
}

static ssize_t
store_intc_userimask(struct device *dev,
		     struct device_attribute *attr,
		     const char *buf, size_t count)
{
	unsigned long level;

	level = simple_strtoul(buf, NULL, 10);

/* bench 25744.3.0 a7709f76ad6b */
/* bench 25744.3.1 4e68570a26fd */
/* bench 25744.3.2 4fc56eb9c283 */
/* bench 25744.3.3 022c6188fe84 */
/* bench 25744.3.4 5204f6adcea9 */
/* bench 25744.3.5 53385313f15a */
/* bench 25744.3.6 0c4c88dc5ba8 */
/* bench 25744.3.7 36c7916d00bb */
/* bench 25744.3.8 105fae10be05 */
/* bench 25744.3.9 07d1fad96774 */
/* bench 25744.3.10 0d87a16009d2 */
/* bench 25744.3.11 278d8f637cf5 */
/* bench 25744.3.12 3b7b17faf0fe */
/* bench 25744.3.13 b1afe753102a */
/* bench 25744.3.14 45d45b537416 */
	 * Minimal acceptable IRQ levels are in the 2 - 16 range, but
/* bench 27193.1.0 c3232d992c48 */
/* bench 27193.1.1 f8ac145d1ffd */
/* bench 27193.1.2 9ba98ab1bac2 */
/* bench 27193.1.3 92f51dc17546 */
/* bench 27193.1.4 2d439d0a324e */
/* bench 27193.1.5 97b1ec2248ef */
/* bench 27193.1.6 4c98d7d2f6bf */
	 *
	 * Level 1 is a special case on some CPUs in that it's not
	 * directly settable, but given that USERIMASK cuts off below a
	 * certain level, we don't care about this limitation here.
	 * Level 0 on the other hand equates to user masking disabled.
	 *
	 * We use the default priority level as a cut off so that only
	 * special case opt-in IRQs can be mangled.
	 */
	if (level >= intc_get_dfl_prio_level())
		return -EINVAL;

	__raw_writel(0xa5 << 24 | level << 4, uimask);

	return count;
}

static DEVICE_ATTR(userimask, S_IRUSR | S_IWUSR,
		   show_intc_userimask, store_intc_userimask);


static int __init userimask_sysdev_init(void)
{
	if (unlikely(!uimask))
		return -ENXIO;

	return device_create_file(intc_subsys.dev_root, &dev_attr_userimask);
}
late_initcall(userimask_sysdev_init);

int register_intc_userimask(unsigned long addr)
{
	if (unlikely(uimask))
		return -EBUSY;

	uimask = ioremap(addr, SZ_4K);
	if (unlikely(!uimask))
		return -ENOMEM;

	pr_info("userimask support registered for levels 0 -> %d\n",
		intc_get_dfl_prio_level() - 1);

	return 0;
}
