OpenROAD 79a46b62da64bbebc18f06b20c42211046de719a 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /openlane/designs/counter/runs/SUN1/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 441 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/counter/runs/SUN1/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/counter/runs/SUN1/tmp/routing/15-resizer_timing.def
[INFO ODB-0128] Design: counter
[INFO ODB-0130]     Created 9 pins.
[INFO ODB-0131]     Created 276 components and 892 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 820 connections.
[INFO ODB-0133]     Created 27 nets and 72 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/counter/runs/SUN1/tmp/routing/15-resizer_timing.def
###############################################################################
# Created by write_sdc
# Sun May 22 00:51:36 2022
###############################################################################
current_design counter
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_propagated_clock [get_clocks {clk}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {enable}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {out[3]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {out[3]}]
set_load -pin_load 0.0334 [get_ports {out[2]}]
set_load -pin_load 0.0334 [get_ports {out[1]}]
set_load -pin_load 0.0334 [get_ports {out[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {enable}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met4 and clock max routing layer to met4. 
-congestion_iterations 50 -verbose
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met4
[INFO GRT-0022] Global adjustment: 30%
[INFO GRT-0023] Grid origin: (0, 0)
[WARNING GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 0.6150
[INFO GRT-0019] Found 4 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 6
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 56

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal       6000          3219          46.35%
met2       Vertical         4500          3127          30.51%
met3       Horizontal       3000          1936          35.47%
met4       Vertical         2100          1298          38.19%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 113
[INFO GRT-0198] Via related Steiner nodes: 10
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 149
[INFO GRT-0112] Final usage 3D: 786

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1              3219           121            3.76%             0 /  0 /  0
met2              3127           218            6.97%             0 /  0 /  0
met3              1936             0            0.00%             0 /  0 /  0
met4              1298             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             9580           339            3.54%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 3049 um
[INFO GRT-0006] Repairing antennas, iteration 1.
[WARNING GRT-0043] No OR_DEFAULT vias defined.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] Antenna violations: 0
[INFO GRT-0014] Routed nets: 27
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.19 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.16    0.36    0.65 ^ _22_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net5 (net)
                  0.16    0.00    0.65 ^ _17_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.08    0.16    0.82 ^ _17_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _02_ (net)
                  0.08    0.00    0.82 ^ _22_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.82   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.57   clock uncertainty
                         -0.03    0.54   clock reconvergence pessimism
                         -0.04    0.50   library hold time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.82   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.19 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.29 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.13    0.36    0.65 ^ _23_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.02                           net6 (net)
                  0.13    0.00    0.65 ^ _19_/A1 (sky130_fd_sc_hd__o21a_1)
                  0.11    0.18    0.84 ^ _19_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _03_ (net)
                  0.11    0.00    0.84 ^ _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.57   clock uncertainty
                         -0.03    0.54   clock reconvergence pessimism
                         -0.05    0.50   library hold time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.19 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.29 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.08    0.34    0.63 v _21_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.03                           net4 (net)
                  0.08    0.00    0.63 v _12_/B1 (sky130_fd_sc_hd__a21oi_1)
                  0.11    0.13    0.76 ^ _12_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _05_ (net)
                  0.11    0.00    0.76 ^ _14_/B (sky130_fd_sc_hd__nor3_1)
                  0.06    0.08    0.84 v _14_/Y (sky130_fd_sc_hd__nor3_1)
     1    0.01                           _01_ (net)
                  0.06    0.00    0.84 v _21_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.84   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                          0.25    0.57   clock uncertainty
                         -0.03    0.54   clock reconvergence pessimism
                         -0.05    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  0.35   slack (MET)


Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.19 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.39    0.68 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           net3 (net)
                  0.20    0.00    0.68 ^ _10_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.06    0.12    0.81 v _10_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.01                           _04_ (net)
                  0.06    0.00    0.81 v _11_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.04    0.11    0.91 v _11_/X (sky130_fd_sc_hd__o21a_1)
     1    0.00                           _00_ (net)
                  0.04    0.00    0.91 v _20_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.91   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.25    0.57   clock uncertainty
                         -0.03    0.54   clock reconvergence pessimism
                         -0.05    0.49   library hold time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.91   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.05    0.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13    0.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.19 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11    0.29 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.29 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.32    0.61 v _22_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net5 (net)
                  0.08    0.00    0.61 v output5/A (sky130_fd_sc_hd__buf_2)
                  0.09    0.19    0.80 v output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[2] (net)
                  0.09    0.00    0.80 v out[2] (out)
                                  0.80   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                         -2.00   -1.75   output external delay
                                 -1.75   data required time
-----------------------------------------------------------------------------
                                 -1.75   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  2.55   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.43    0.75 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           net3 (net)
                  0.20    0.00    0.75 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.19    0.95 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.01                           net7 (net)
                  0.09    0.00    0.95 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.23    1.18 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[0] (net)
                  0.18    0.00    1.18 ^ out[0] (out)
                                  1.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)


Startpoint: _21_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _21_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.15    0.41    0.74 ^ _21_/Q (sky130_fd_sc_hd__dfxtp_2)
     4    0.03                           net4 (net)
                  0.15    0.00    0.74 ^ output4/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.25    0.99 ^ output4/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[1] (net)
                  0.18    0.00    1.00 ^ out[1] (out)
                                  1.00   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.00   data arrival time
-----------------------------------------------------------------------------
                                  6.75   slack (MET)


Startpoint: _22_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _22_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.16    0.40    0.72 ^ _22_/Q (sky130_fd_sc_hd__dfxtp_1)
     3    0.02                           net5 (net)
                  0.16    0.00    0.72 ^ output5/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.25    0.98 ^ output5/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[2] (net)
                  0.18    0.00    0.98 ^ out[2] (out)
                                  0.98   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.98   data arrival time
-----------------------------------------------------------------------------
                                  6.77   slack (MET)


Startpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00    0.32 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                  0.13    0.40    0.72 ^ _23_/Q (sky130_fd_sc_hd__dfxtp_2)
     3    0.02                           net6 (net)
                  0.13    0.00    0.72 ^ output6/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.25    0.97 ^ output6/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[3] (net)
                  0.18    0.00    0.97 ^ out[3] (out)
                                  0.97   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -0.97   data arrival time
-----------------------------------------------------------------------------
                                  6.78   slack (MET)


Startpoint: enable (input port clocked by clk)
Endpoint: _23_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          2.00    2.00 ^ input external delay
                  0.03    0.02    2.02 ^ enable (in)
     1    0.00                           enable (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__buf_2)
                  0.17    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__buf_2)
     5    0.03                           net1 (net)
                  0.17    0.00    2.22 ^ _15_/A (sky130_fd_sc_hd__and4_2)
                  0.15    0.34    2.56 ^ _15_/X (sky130_fd_sc_hd__and4_2)
     3    0.02                           _07_ (net)
                  0.15    0.00    2.56 ^ _18_/A2 (sky130_fd_sc_hd__a21oi_2)
                  0.06    0.10    2.66 v _18_/Y (sky130_fd_sc_hd__a21oi_2)
     1    0.01                           _09_ (net)
                  0.06    0.00    2.66 v _19_/B1 (sky130_fd_sc_hd__o21a_1)
                  0.07    0.15    2.81 v _19_/X (sky130_fd_sc_hd__o21a_1)
     1    0.01                           _03_ (net)
                  0.07    0.00    2.81 v _23_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.81   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock source latency
                  0.08    0.05   10.05 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00   10.05 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.13   10.18 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00   10.19 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.11   10.29 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_0__leaf_clk (net)
                  0.03    0.00   10.29 ^ _23_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.25   10.04   clock uncertainty
                          0.00   10.04   clock reconvergence pessimism
                         -0.13    9.92   library setup time
                                  9.92   data required time
-----------------------------------------------------------------------------
                                  9.92   data required time
                                 -2.81   data arrival time
-----------------------------------------------------------------------------
                                  7.10   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: _20_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
                  0.08    0.06    0.06 ^ clk (in)
     1    0.02                           clk (net)
                  0.08    0.00    0.06 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.04    0.15    0.20 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.02                           clknet_0_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
                  0.03    0.12    0.32 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
     2    0.01                           clknet_1_1__leaf_clk (net)
                  0.03    0.00    0.32 ^ _20_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.20    0.43    0.75 ^ _20_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.02                           net3 (net)
                  0.20    0.00    0.75 ^ repeater7/A (sky130_fd_sc_hd__clkbuf_2)
                  0.09    0.19    0.95 ^ repeater7/X (sky130_fd_sc_hd__clkbuf_2)
     3    0.01                           net7 (net)
                  0.09    0.00    0.95 ^ output3/A (sky130_fd_sc_hd__buf_2)
                  0.18    0.23    1.18 ^ output3/X (sky130_fd_sc_hd__buf_2)
     1    0.03                           out[0] (net)
                  0.18    0.00    1.18 ^ out[0] (out)
                                  1.18   data arrival time

                         10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (propagated)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                         -2.00    7.75   output external delay
                                  7.75   data required time
-----------------------------------------------------------------------------
                                  7.75   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                  6.57   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.57

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.32
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_21_/CLK ^
   0.32
_22_/CLK ^
   0.29     -0.02       0.01

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.76e-05   2.24e-06   3.38e-11   1.98e-05  21.5%
Combinational          5.37e-05   1.88e-05   4.45e-10   7.25e-05  78.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.13e-05   2.11e-05   4.78e-10   9.24e-05 100.0%
                          77.2%      22.8%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 851 u^2 8% utilization.
area_report_end
