{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694863841542 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694863841543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:30:41 2023 " "Processing started: Sat Sep 16 19:30:41 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694863841543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694863841543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nco_quartus -c nco_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off nco_quartus -c nco_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694863841543 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1694863841786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../hdlsrc/nco/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../hdlsrc/nco/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/rtl_module.v" 215 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/hdl_prj/quartus_prj/sign2unsign.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/hdl_prj/quartus_prj/sign2unsign.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign2unsign " "Found entity 1: sign2unsign" {  } { { "../../../hdl_prj/quartus_prj/sign2unsign.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/hdl_prj/quartus_prj/sign2unsign.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "../hdlsrc/nco/FilterCoef.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/FilterCoef.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "../hdlsrc/nco/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/FilterTapSystolicPreAddWvlIn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "../hdlsrc/nco/subFilter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/subFilter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../hdlsrc/nco/Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/Filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/discrete_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/discrete_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter " "Found entity 1: Discrete_FIR_Filter" {  } { { "../hdlsrc/nco/Discrete_FIR_Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/Discrete_FIR_Filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../hdlsrc/nco/DitherGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/DitherGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../hdlsrc/nco/LookUpTableGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/LookUpTableGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../hdlsrc/nco/WaveformGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/WaveformGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/nco_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/nco_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_block " "Found entity 1: NCO_block" {  } { { "../hdlsrc/nco/NCO_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/NCO_block.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdlsrc/nco/Subsystem.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/Subsystem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_2/hdl_prj/hdlsrc/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 nco " "Found entity 1: nco" {  } { { "../hdlsrc/nco/nco.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/nco.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nco_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 nco_quartus " "Found entity 1: nco_quartus" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863841849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863841849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nco_quartus " "Elaborating entity \"nco_quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1694863841943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_interface DAC_interface:inst7 " "Elaborating entity \"DAC_interface\" for hierarchy \"DAC_interface:inst7\"" {  } { { "nco_quartus.bdf" "inst7" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 352 744 968 464 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nco nco:inst2 " "Elaborating entity \"nco\" for hierarchy \"nco:inst2\"" {  } { { "nco_quartus.bdf" "inst2" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 352 448 656 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subsystem nco:inst2\|Subsystem:u_Subsystem " "Elaborating entity \"Subsystem\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\"" {  } { { "../hdlsrc/nco/nco.v" "u_Subsystem" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/nco.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_block nco:inst2\|Subsystem:u_Subsystem\|NCO_block:u_NCO " "Elaborating entity \"NCO_block\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|NCO_block:u_NCO\"" {  } { { "../hdlsrc/nco/Subsystem.v" "u_NCO" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/Subsystem.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DitherGen nco:inst2\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|DitherGen:u_dither_inst " "Elaborating entity \"DitherGen\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|DitherGen:u_dither_inst\"" {  } { { "../hdlsrc/nco/NCO_block.v" "u_dither_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/NCO_block.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen nco:inst2\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst " "Elaborating entity \"WaveformGen\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\"" {  } { { "../hdlsrc/nco/NCO_block.v" "u_Wave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/NCO_block.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTableGen nco:inst2\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst " "Elaborating entity \"LookUpTableGen\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\"" {  } { { "../hdlsrc/nco/WaveformGen.v" "u_SineWave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/WaveformGen.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Discrete_FIR_Filter nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter " "Elaborating entity \"Discrete_FIR_Filter\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\"" {  } { { "../hdlsrc/nco/Subsystem.v" "u_Discrete_FIR_Filter" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/Subsystem.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank " "Elaborating entity \"Filter\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\"" {  } { { "../hdlsrc/nco/Discrete_FIR_Filter.v" "u_FilterBank" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/Discrete_FIR_Filter.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterCoef nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1 " "Elaborating entity \"FilterCoef\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1\"" {  } { { "../hdlsrc/nco/Filter.v" "u_CoefTable_1" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/Filter.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subFilter nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re " "Elaborating entity \"subFilter\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\"" {  } { { "../hdlsrc/nco/Filter.v" "u_subFilter_1_re" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/Filter.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterTapSystolicPreAddWvlIn nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1 " "Elaborating entity \"FilterTapSystolicPreAddWvlIn\" for hierarchy \"nco:inst2\|Subsystem:u_Subsystem\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\"" {  } { { "../hdlsrc/nco/subFilter.v" "u_FilterTap_1" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/subFilter.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863841987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC pll_DAC_ADC:inst " "Elaborating entity \"pll_DAC_ADC\" for hierarchy \"pll_DAC_ADC:inst\"" {  } { { "nco_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 216 448 584 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_DAC_ADC:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_DAC_ADC:inst\|altpll:altpll_component\"" {  } { { "../hdlsrc/nco/pll_DAC_ADC.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/pll_DAC_ADC.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_DAC_ADC:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_DAC_ADC:inst\|altpll:altpll_component\"" {  } { { "../hdlsrc/nco/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/pll_DAC_ADC.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863842100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_DAC_ADC:inst\|altpll:altpll_component " "Instantiated megafunction \"pll_DAC_ADC:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_DAC_ADC " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_DAC_ADC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842101 ""}  } { { "../hdlsrc/nco/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/pll_DAC_ADC.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694863842101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_dac_adc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_dac_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC_altpll " "Found entity 1: pll_DAC_ADC_altpll" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/pll_dac_adc_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863842155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863842155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC_altpll pll_DAC_ADC:inst\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated " "Elaborating entity \"pll_DAC_ADC_altpll\" for hierarchy \"pll_DAC_ADC:inst\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694863842155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pp14 " "Found entity 1: altsyncram_pp14" {  } { { "db/altsyncram_pp14.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/altsyncram_pp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863843323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863843323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jrc " "Found entity 1: mux_jrc" {  } { { "db/mux_jrc.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/mux_jrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863843456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863843456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863843544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863843544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95j " "Found entity 1: cntr_95j" {  } { { "db/cntr_95j.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/cntr_95j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863843658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863843658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863843764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863843764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863843830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863843830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863843905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863843905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694863843964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694863843964 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863844046 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "3 " "3 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1694863844304 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Quartus II" 0 -1 1694863844304 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_MISSING_NETLIST" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" {  } {  } 0 12213 "Partition \"%1!s!\" requires synthesis because the project database does not contain a post-synthesis netlist for this partition" 0 0 "Quartus II" 0 -1 1694863844304 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1694863844304 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ZERO" "" "No design partitions will skip synthesis in the current incremental compilation" {  } {  } 0 12209 "No design partitions will skip synthesis in the current incremental compilation" 0 0 "Quartus II" 0 -1 1694863844304 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_DAC_ADC:inst\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll_DAC_ADC:inst\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/db/pll_dac_adc_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "../hdlsrc/nco/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/pll_DAC_ADC.v" 92 0 0 } } { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 216 448 584 296 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863844657 "|nco_quartus|pll_DAC_ADC:inst|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1694863844657 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1694863844657 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "6 3 " "Using 6 processors to synthesize 3 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1694863844986 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1694863845625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1694863845625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:30:45 2023 " "Processing started: Sat Sep 16 19:30:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1694863845625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1694863845625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 nco_quartus -c nco_quartus " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 nco_quartus -c nco_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1694863845625 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1694863845630 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1694863845630 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:30:45 2023 " "Processing started: Sat Sep 16 19:30:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1694863845630 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1694863845630 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top nco_quartus -c nco_quartus " "Command: quartus_map --parallel=1 --helper=0 --helper_type=user_partition --partition=Top nco_quartus -c nco_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1694863845630 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1694863845637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1694863845637 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:30:45 2023 " "Processing started: Sat Sep 16 19:30:45 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1694863845637 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1694863845637 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub nco_quartus -c nco_quartus " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub nco_quartus -c nco_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1694863845637 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1694863846100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[11\] GND " "Pin \"DAT_DAC\[11\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[10\] GND " "Pin \"DAT_DAC\[10\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[9\] GND " "Pin \"DAT_DAC\[9\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[8\] GND " "Pin \"DAT_DAC\[8\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[7\] GND " "Pin \"DAT_DAC\[7\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[6\] GND " "Pin \"DAT_DAC\[6\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[5\] GND " "Pin \"DAT_DAC\[5\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[4\] GND " "Pin \"DAT_DAC\[4\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[3\] GND " "Pin \"DAT_DAC\[3\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[2\] GND " "Pin \"DAT_DAC\[2\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[1\] GND " "Pin \"DAT_DAC\[1\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAT_DAC\[0\] GND " "Pin \"DAT_DAC\[0\]\" is stuck at GND" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 376 1000 1178 392 "DAT_DAC\[11..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1694863846308 "|nco_quartus|DAT_DAC[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1694863846308 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5310 " "5310 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1694863846337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1694863846346 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1694863846346 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1694863846346 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1694863846346 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1694863846368 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1694863846374 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1694863846374 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1694863846423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:46 2023 " "Processing ended: Sat Sep 16 19:30:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1694863846423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1694863846423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1694863846423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1694863846423 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1694863846436 "|nco_quartus|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1694863846436 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1694863846513 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 1 1694863846525 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 1 1694863846525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 2 1694863846540 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/app_download/quartus_13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 1 1694863846647 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1694863846746 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1694863846746 ""} { "Info" "ICUT_CUT_TM_LCELLS" "149 " "Implemented 149 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1694863846746 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1694863846746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 1 1694863846747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1694863846776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:46 2023 " "Processing ended: Sat Sep 16 19:30:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1694863846776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1694863846776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1694863846776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1694863846776 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "61 " "Implemented 61 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1694863846896 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1694863846896 ""} { "Info" "ICUT_CUT_TM_LCELLS" "379 " "Implemented 379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1694863846896 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 1 1694863846896 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1694863846896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1694863846936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:46 2023 " "Processing ended: Sat Sep 16 19:30:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1694863846936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1694863846936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1694863846936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1694863846936 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1694863847506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4734 " "Peak virtual memory: 4734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694863847777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:47 2023 " "Processing ended: Sat Sep 16 19:30:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694863847777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694863847777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694863847777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694863847777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694863848940 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694863848941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:30:48 2023 " "Processing started: Sat Sep 16 19:30:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694863848941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694863848941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off nco_quartus -c nco_quartus --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off nco_quartus -c nco_quartus --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694863848941 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Top " "Previously generated Fitter netlist for partition \"Top\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus II software to always use a previously generated Fitter netlist" 0 0 "Quartus II" 0 -1 1694863849159 ""}  } {  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Quartus II" 0 -1 1694863849159 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849159 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849186 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849210 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 3 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 3 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1694863849256 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1694863849257 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1694863849268 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849268 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 408 72 240 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849453 "|nco_quartus|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 408 72 240 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849453 "|nco_quartus|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 408 72 240 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849453 "|nco_quartus|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 408 72 240 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849453 "|nco_quartus|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 408 72 240 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849453 "|nco_quartus|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 408 72 240 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849453 "|nco_quartus|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 408 72 240 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849453 "|nco_quartus|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 408 72 240 424 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694863849453 "|nco_quartus|SW[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1694863849453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "557 " "Implemented 557 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1694863849454 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1694863849454 ""} { "Info" "ICUT_CUT_TM_LCELLS" "529 " "Implemented 529 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1694863849454 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1694863849454 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1694863849454 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694863849504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:49 2023 " "Processing ended: Sat Sep 16 19:30:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694863849504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694863849504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694863849504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694863849504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694863850704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694863850704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:30:50 2023 " "Processing started: Sat Sep 16 19:30:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694863850704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1694863850704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off nco_quartus -c nco_quartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off nco_quartus -c nco_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1694863850704 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1694863850751 ""}
{ "Info" "0" "" "Project  = nco_quartus" {  } {  } 0 0 "Project  = nco_quartus" 0 0 "Fitter" 0 0 1694863850751 ""}
{ "Info" "0" "" "Revision = nco_quartus" {  } {  } 0 0 "Revision = nco_quartus" 0 0 "Fitter" 0 0 1694863850752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1694863850816 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "nco_quartus EP3C16U484C6 " "Selected device EP3C16U484C6 for design \"nco_quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1694863850831 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1694863850870 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1694863850870 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1694863850943 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40U484C6 " "Device EP3C40U484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1694863851084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55U484C6 " "Device EP3C55U484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1694863851084 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80U484C6 " "Device EP3C80U484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1694863851084 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1694863851084 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 1437 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1694863851086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 1439 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1694863851086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 1441 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1694863851086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 1443 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1694863851086 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 1445 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1694863851086 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1694863851086 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1694863851088 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1694863851088 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 22 " "No exact pin location assignment(s) for 2 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_50 " "Pin CLK_50 not assigned to an exact location on the device" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { CLK_50 } } } { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_50" } } } } { "nco_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.bdf" { { 352 216 384 368 "CLK_50" "" } } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 79 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1694863851587 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "auto_stp_external_clock_0 " "Pin auto_stp_external_clock_0 not assigned to an exact location on the device" {  } { { "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/app_download/quartus_13/quartus/bin64/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1694863851587 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1694863851587 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1694863851720 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1694863851720 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1694863851720 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1694863851720 ""}
{ "Info" "ISTA_SDC_FOUND" "../hdlsrc/nco/clock_constraint.sdc " "Reading SDC File: '../hdlsrc/nco/clock_constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1694863851724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clock_constraint.sdc 4 clk port " "Ignored filter at clock_constraint.sdc(4): clk could not be matched with a port" {  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1694863851725 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clock_constraint.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at clock_constraint.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period 20.000000ns -waveform \{0.0ns 10.000000ns\} \[get_ports \{clk\}\] " "create_clock -name clk -period 20.000000ns -waveform \{0.0ns 10.000000ns\} \[get_ports \{clk\}\]" {  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1694863851725 ""}  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1694863851725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1694863851725 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1694863851727 "|nco_quartus|auto_stp_external_clock_0"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1694863851729 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1694863851730 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1694863851730 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1694863851730 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1694863851730 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1694863851730 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0~input (placed in PIN G2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node auto_stp_external_clock_0~input (placed in PIN G2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1694863851759 ""}  } { { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 1427 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694863851759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1694863851759 ""}  } { { "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/app_download/quartus_13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1694863851759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1694863851915 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694863851916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1694863851916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694863851917 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1694863851918 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1694863851919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1694863851919 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1694863851920 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1694863851938 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 EC " "Packed 1 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1694863851939 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1694863851939 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1694863851944 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1694863851944 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1694863851944 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 17 20 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 17 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1694863851945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1694863851945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 10 36 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1694863851945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1694863851945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 46 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1694863851945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 42 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1694863851945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1694863851945 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1694863851945 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1694863851945 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1694863851945 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON \[0\] " "Node \"BUTTON \[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON \[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON \[1\] " "Node \"BUTTON \[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON \[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON \[2\] " "Node \"BUTTON \[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON \[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[0\] " "Node \"BUTTON\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[1\] " "Node \"BUTTON\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[2\] " "Node \"BUTTON\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_ADC " "Node \"CLK_ADC\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_ADC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_DAC " "Node \"CLK_DAC\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_DAC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50 " "Node \"CLOCK_50\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA1_ASDO " "Node \"DATA1_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA1_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[0\] " "Node \"DAT_ADC\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[1\] " "Node \"DAT_ADC\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[2\] " "Node \"DAT_ADC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[3\] " "Node \"DAT_ADC\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[4\] " "Node \"DAT_ADC\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[5\] " "Node \"DAT_ADC\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[6\] " "Node \"DAT_ADC\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[7\] " "Node \"DAT_ADC\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[8\] " "Node \"DAT_ADC\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAT_ADC\[9\] " "Node \"DAT_ADC\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAT_ADC\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_nCE " "Node \"FLASH_nCE\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_nCE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_DP " "Node \"HEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[0\] " "Node \"HEX0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[1\] " "Node \"HEX0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[2\] " "Node \"HEX0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[3\] " "Node \"HEX0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[4\] " "Node \"HEX0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[5\] " "Node \"HEX0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[6\] " "Node \"HEX0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_DP " "Node \"HEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[0\] " "Node \"HEX1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[1\] " "Node \"HEX1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[2\] " "Node \"HEX1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[3\] " "Node \"HEX1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[4\] " "Node \"HEX1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[5\] " "Node \"HEX1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[6\] " "Node \"HEX1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_DP " "Node \"HEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[0\] " "Node \"HEX2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[1\] " "Node \"HEX2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[2\] " "Node \"HEX2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[3\] " "Node \"HEX2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[4\] " "Node \"HEX2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[5\] " "Node \"HEX2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[6\] " "Node \"HEX2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_DP " "Node \"HEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[0\] " "Node \"HEX3_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[1\] " "Node \"HEX3_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[2\] " "Node \"HEX3_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[3\] " "Node \"HEX3_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[4\] " "Node \"HEX3_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[5\] " "Node \"HEX3_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[6\] " "Node \"HEX3_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[9\] " "Node \"LEDG\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LRCK_CS4334 " "Node \"LRCK_CS4334\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LRCK_CS4334" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MCLK_CS4334 " "Node \"MCLK_CS4334\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MCLK_CS4334" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTR_ADC " "Node \"OTR_ADC\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OTR_ADC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SCLK_CS4334 " "Node \"SCLK_CS4334\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCLK_CS4334" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDATA_CS4334 " "Node \"SDATA_CS4334\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDATA_CS4334" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "STBY_ADC " "Node \"STBY_ADC\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "STBY_ADC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/app_download/quartus_13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1694863851979 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1694863851979 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694863851985 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1694863852339 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694863852454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1694863852460 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1694863852763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694863852763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1694863852967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1694863853419 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1694863853419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694863853477 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1694863853478 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1694863853478 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1694863853478 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1694863853496 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694863853528 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694863853738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1694863853763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1694863853989 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1694863854282 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1694863854761 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.fit.smsg " "Generated suppressed messages file F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/nco_quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1694863854833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 134 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5551 " "Peak virtual memory: 5551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694863855072 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:55 2023 " "Processing ended: Sat Sep 16 19:30:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694863855072 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694863855072 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694863855072 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1694863855072 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1694863856188 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694863856188 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:30:56 2023 " "Processing started: Sat Sep 16 19:30:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694863856188 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1694863856188 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off nco_quartus -c nco_quartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off nco_quartus -c nco_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1694863856188 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1694863856807 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1694863856825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694863857005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:57 2023 " "Processing ended: Sat Sep 16 19:30:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694863857005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694863857005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694863857005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1694863857005 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1694863857607 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1694863858189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:30:57 2023 " "Processing started: Sat Sep 16 19:30:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694863858190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694863858190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nco_quartus -c nco_quartus " "Command: quartus_sta nco_quartus -c nco_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694863858190 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1694863858241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1694863858339 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1694863858379 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1694863858379 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858517 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858517 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1694863858517 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1694863858517 ""}
{ "Info" "ISTA_SDC_FOUND" "../hdlsrc/nco/clock_constraint.sdc " "Reading SDC File: '../hdlsrc/nco/clock_constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1694863858520 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clock_constraint.sdc 4 clk port " "Ignored filter at clock_constraint.sdc(4): clk could not be matched with a port" {  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1694863858521 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clock_constraint.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at clock_constraint.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period 20.000000ns -waveform \{0.0ns 10.000000ns\} \[get_ports \{clk\}\] " "create_clock -name clk -period 20.000000ns -waveform \{0.0ns 10.000000ns\} \[get_ports \{clk\}\]" {  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858521 ""}  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/hdlsrc/nco/clock_constraint.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1694863858521 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1694863858522 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1694863858525 "|nco_quartus|auto_stp_external_clock_0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858610 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1694863858611 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1694863858619 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.027 " "Worst-case setup slack is 43.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.027               0.000 altera_reserved_tck  " "   43.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863858632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863858635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.230 " "Worst-case recovery slack is 48.230" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.230               0.000 altera_reserved_tck  " "   48.230               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863858636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.886 " "Worst-case removal slack is 0.886" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 altera_reserved_tck  " "    0.886               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863858639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.568 " "Worst-case minimum pulse width slack is 49.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863858641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863858641 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1694863858691 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1694863858707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1694863858988 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1694863859024 "|nco_quartus|auto_stp_external_clock_0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.847 " "Worst-case setup slack is 43.847" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.847               0.000 altera_reserved_tck  " "   43.847               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859032 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.477 " "Worst-case recovery slack is 48.477" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.477               0.000 altera_reserved_tck  " "   48.477               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.789 " "Worst-case removal slack is 0.789" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.789               0.000 altera_reserved_tck  " "    0.789               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.515 " "Worst-case minimum pulse width slack is 49.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.515               0.000 altera_reserved_tck  " "   49.515               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859044 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1694863859094 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1694863859158 "|nco_quartus|auto_stp_external_clock_0"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.132 " "Worst-case setup slack is 46.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.132               0.000 altera_reserved_tck  " "   46.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859165 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859169 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859169 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859169 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.175 " "Worst-case recovery slack is 49.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859172 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.175               0.000 altera_reserved_tck  " "   49.175               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859172 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859172 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.493 " "Worst-case removal slack is 0.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.460 " "Worst-case minimum pulse width slack is 49.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859180 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.460               0.000 altera_reserved_tck  " "   49.460               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1694863859180 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1694863859180 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1694863859329 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1694863859329 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4726 " "Peak virtual memory: 4726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694863859393 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:30:59 2023 " "Processing ended: Sat Sep 16 19:30:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694863859393 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694863859393 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694863859393 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694863859393 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694863860564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694863860564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 19:31:00 2023 " "Processing started: Sat Sep 16 19:31:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694863860564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694863860564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off nco_quartus -c nco_quartus " "Command: quartus_eda --read_settings_files=off --write_settings_files=off nco_quartus -c nco_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694863860564 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "nco_quartus.vo F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/simulation/qsim// simulation " "Generated file nco_quartus.vo in folder \"F:/Git_Repository/FPGA_myself/DDS/DDS_2/hdl_prj/quartus_prj/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1694863860891 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4571 " "Peak virtual memory: 4571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694863860981 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 19:31:00 2023 " "Processing ended: Sat Sep 16 19:31:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694863860981 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694863860981 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694863860981 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694863860981 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Quartus II Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694863861606 ""}
