{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1533733527399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1533733527399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 08 10:05:27 2018 " "Processing started: Wed Aug 08 10:05:27 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1533733527399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1533733527399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1533733527399 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1533733527882 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \":\", or \",\" MSF.v(75) " "Verilog HDL syntax error at MSF.v(75) near text \";\";  expecting \":\", or \",\"" {  } { { "MSF.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/MSF.v" 75 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1533733528007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "msf.v 0 0 " "Found 0 design units, including 0 entities, in source file msf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533733528007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccpu_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ccpu_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ccpu_ram " "Found entity 1: ccpu_ram" {  } { { "ccpu_ram.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/ccpu_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533733528023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533733528023 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 Coprocessor_Edge_Detection.v(96) " "Verilog HDL Expression warning at Coprocessor_Edge_Detection.v(96): truncated literal to match 5 bits" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 96 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1533733528038 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Coprocessor_Edge_Detection.v(49) " "Verilog HDL information at Coprocessor_Edge_Detection.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1533733528054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coprocessor_edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file coprocessor_edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coprocessor_Edge_Detection " "Found entity 1: Coprocessor_Edge_Detection" {  } { { "Coprocessor_Edge_Detection.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/Coprocessor_Edge_Detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533733528054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533733528054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escrever.v 1 1 " "Found 1 design units, including 1 entities, in source file escrever.v" { { "Info" "ISGN_ENTITY_NAME" "1 Escrever " "Found entity 1: Escrever" {  } { { "Escrever.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/Escrever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533733528069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533733528069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/divisor_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533733528085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533733528085 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "VGADemo.v(38) " "Verilog HDL Module Instantiation warning at VGADemo.v(38): ignored dangling comma in List of Port Connections" {  } { { "VGADemo.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1533733528101 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "VGADemo.v(79) " "Verilog HDL Event Control warning at VGADemo.v(79): Event Control contains a complex event expression" {  } { { "VGADemo.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 79 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1533733528101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgademo.v 1 1 " "Found 1 design units, including 1 entities, in source file vgademo.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGADemo " "Found entity 1: VGADemo" {  } { { "VGADemo.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/VGADemo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533733528101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533733528101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hsync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file hsync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hvsync_generator " "Found entity 1: hvsync_generator" {  } { { "hsync_generator.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/hsync_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533733528116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533733528116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlador_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file controlador_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlador_ram " "Found entity 1: controlador_ram" {  } { { "controlador_ram.v" "" { Text "//Mac/Home/GitHub/MI-SD-Coprocessador-Imagem/VGA/controlador_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1533733528132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1533733528132 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/GitHub/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.map.smsg " "Generated suppressed messages file /GitHub/MI-SD-Coprocessador-Imagem/VGA/output_files/VGA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1533733528179 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1533733528257 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 08 10:05:28 2018 " "Processing ended: Wed Aug 08 10:05:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1533733528257 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1533733528257 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1533733528257 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533733528257 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1533733528912 ""}
