$date
	Sat Oct 22 19:13:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#288646
b1010 &
b1010 %
1$
b1010 !
1"
#288647
0"
#288650
b101 &
b101 %
#288654
b10000 &
b10000 %
#288658
b1000 &
b1000 %
#288662
b100 &
b100 %
#288666
b10 &
b10 %
#288670
b1 &
1#
b1 %
#288674
b0 &
b0 %
0#
0$
#1314229
b10110 !
1"
#1314230
b10110 &
b10110 %
1$
#1314231
0"
#1314234
b1011 &
b1011 %
#1314238
b100010 &
b100010 %
#1314242
b10001 &
b10001 %
#1314246
b110100 &
b110100 %
#1314250
b11010 &
b11010 %
#1314254
b1101 &
b1101 %
#1314258
b101000 &
b101000 %
#1314262
b10100 &
b10100 %
#1314266
b1010 &
b1010 %
#1314270
b101 &
b101 %
#1314274
b10000 &
b10000 %
#1314278
b1000 &
b1000 %
#1314282
b100 &
b100 %
#1314286
b10 &
b10 %
#1314290
b1 &
b1 %
1#
#1314294
b0 &
0#
b0 %
0$
#2308305
b1000 !
1"
#2308306
b1000 &
b1000 %
1$
#2308307
0"
#2308310
b100 &
b100 %
#2308314
b10 &
b10 %
#2308318
b1 &
1#
b1 %
#2308322
b0 &
b0 %
0#
0$
#4500012
