# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1" \
"../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_clk_wiz.v" \
"../../../../Gyro_Demo.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.v" \
"../../../../Gyro_Demo.srcs/sources_1/new/Clk_Division.v" \
"../../../../Gyro_Demo.srcs/sources_1/new/Driver_Gyro.v" \
"../../../../Gyro_Demo.srcs/sources_1/new/Driver_IIC.v" \
"../../../../Gyro_Demo.srcs/sources_1/new/Driver_UART.v" \
"../../../../Gyro_Demo.srcs/sources_1/new/Gyro_Demo.v" \
"../../../../Gyro_Demo.srcs/sources_1/new/UART_Send.v" \
"../../../../Gyro_Demo.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
