Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date             : Mon Apr 19 17:35:32 2021
| Host             : edev running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
| Design           : system_top
| Device           : xczu6eg-ffvc900-1-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.917        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 3.180        |
| Device Static (W)        | 0.737        |
| Effective TJA (C/W)      | 1.4          |
| Max Ambient (C)          | 94.5         |
| Junction Temperature (C) | 30.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.060 |       15 |       --- |             --- |
| CLB Logic                |     0.117 |    47842 |       --- |             --- |
|   LUT as Logic           |     0.070 |    13346 |    214604 |            6.22 |
|   LUT as Distributed RAM |     0.038 |     1228 |    144000 |            0.85 |
|   Register               |     0.006 |    23838 |    429208 |            5.55 |
|   LUT as Shift Register  |     0.003 |     1169 |    144000 |            0.81 |
|   CARRY8                 |    <0.001 |      149 |     34260 |            0.43 |
|   BUFG                   |    <0.001 |        6 |        32 |           18.75 |
|   Others                 |     0.000 |     2646 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      112 |    274080 |            0.04 |
| Signals                  |     0.078 |    36125 |       --- |             --- |
| Block RAM                |     0.009 |     17.5 |       714 |            2.45 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| I/O                      |     0.168 |      107 |       204 |           52.45 |
| SYSMON                   |     0.005 |        1 |       --- |             --- |
| PS8                      |     2.645 |        1 |       --- |             --- |
| Static Power             |     0.737 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     0.636 |          |           |                 |
| Total                    |     3.917 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |     0.532 |       0.316 |      0.216 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.055 |       0.019 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.005 |       0.001 |      0.003 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.246 |       0.054 |      0.192 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.083 |       0.050 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.034 |       0.034 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.837 |       0.800 |      0.037 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.257 |       0.250 |      0.007 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.068 |       0.067 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.877 |       0.873 |      0.005 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.071 |       0.069 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.009 |       0.008 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.746 |       0.712 |      0.034 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       1.800 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.4                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.0                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+
| ADC_DATA1_DCLK_p                                                                                    | ADC_DATA1_DCLK_p                                                      |             2.7 |
| clk_out1_62p5_adc_sample_clk_gen                                                                    | serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen                |            16.0 |
| clk_out1_62p5_adc_sample_clk_gen_1                                                                  | serdes_clock_b65/inst/clk_out1_62p5_adc_sample_clk_gen                |            16.0 |
| clk_out2_62p5_adc_sample_clk_gen                                                                    | serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen                |            16.0 |
| clk_out2_62p5_adc_sample_clk_gen_1                                                                  | serdes_clock_b65/inst/clk_out2_62p5_adc_sample_clk_gen                |            16.0 |
| clk_out3_62p5_adc_sample_clk_gen                                                                    | serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen                |            16.0 |
| clk_out3_62p5_adc_sample_clk_gen_1                                                                  | serdes_clock_b65/inst/clk_out3_62p5_adc_sample_clk_gen                |            16.0 |
| clk_pl_0                                                                                            | MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
| clk_pl_1                                                                                            | MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1] |            20.0 |
| clkfbout_adc_sample_clk_gen                                                                         | serdes_clock_b65/inst/clkfbout_adc_sample_clk_gen                     |             8.0 |
| clkfbout_adc_sample_clk_gen_1                                                                       | serdes_clock_b65/inst/clkfbout_adc_sample_clk_gen                     |             8.0 |
| clkin1                                                                                              | ADC_DATA1_DCLK_p                                                      |             2.7 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0     |            50.0 |
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------+-----------+
| Name                                     | Power (W) |
+------------------------------------------+-----------+
| system_top                               |     3.180 |
|   Ad9229Core_b64                         |     0.115 |
|     Ad9229Deserializer_INST              |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[0].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[0].U_DataIn                 |     0.003 |
|     GEN_DATA[10].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[10].U_DataIn                |     0.003 |
|     GEN_DATA[11].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[11].U_DataIn                |     0.003 |
|     GEN_DATA[12].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[12].U_DataIn                |     0.003 |
|     GEN_DATA[13].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[13].U_DataIn                |     0.003 |
|     GEN_DATA[14].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[14].U_DataIn                |     0.003 |
|     GEN_DATA[15].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[15].U_DataIn                |     0.003 |
|     GEN_DATA[1].Ad9229Deserializer_INST  |     0.004 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[1].U_DataIn                 |     0.003 |
|     GEN_DATA[2].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[2].U_DataIn                 |     0.003 |
|     GEN_DATA[3].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[3].U_DataIn                 |     0.003 |
|     GEN_DATA[4].Ad9229Deserializer_INST  |     0.004 |
|       U_SyncFifo                         |     0.004 |
|     GEN_DATA[4].U_DataIn                 |     0.003 |
|     GEN_DATA[5].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[5].U_DataIn                 |     0.003 |
|     GEN_DATA[6].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[6].U_DataIn                 |     0.003 |
|     GEN_DATA[7].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[7].U_DataIn                 |     0.003 |
|     GEN_DATA[8].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[8].U_DataIn                 |     0.003 |
|     GEN_DATA[9].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[9].U_DataIn                 |     0.003 |
|     U_FrameIn                            |     0.003 |
|     U_IBUFDS                             |     0.002 |
|   Ad9229Core_b65                         |     0.117 |
|     Ad9229Deserializer_INST              |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[0].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[0].U_DataIn                 |     0.003 |
|     GEN_DATA[10].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[10].U_DataIn                |     0.003 |
|     GEN_DATA[11].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[11].U_DataIn                |     0.003 |
|     GEN_DATA[12].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[12].U_DataIn                |     0.003 |
|     GEN_DATA[13].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[13].U_DataIn                |     0.003 |
|     GEN_DATA[14].Ad9229Deserializer_INST |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[14].U_DataIn                |     0.003 |
|     GEN_DATA[15].Ad9229Deserializer_INST |     0.004 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[15].U_DataIn                |     0.003 |
|     GEN_DATA[1].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[1].U_DataIn                 |     0.003 |
|     GEN_DATA[2].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[2].U_DataIn                 |     0.003 |
|     GEN_DATA[3].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[3].U_DataIn                 |     0.003 |
|     GEN_DATA[4].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[4].U_DataIn                 |     0.003 |
|     GEN_DATA[5].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[5].U_DataIn                 |     0.003 |
|     GEN_DATA[6].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[6].U_DataIn                 |     0.003 |
|     GEN_DATA[7].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[7].U_DataIn                 |     0.003 |
|     GEN_DATA[8].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[8].U_DataIn                 |     0.003 |
|     GEN_DATA[9].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[9].U_DataIn                 |     0.003 |
|     U_FrameIn                            |     0.003 |
|     U_IBUFDS                             |     0.003 |
|   Ad9229Core_b66                         |     0.061 |
|     Ad9229Deserializer_INST              |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[0].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[0].U_DataIn                 |     0.003 |
|     GEN_DATA[1].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[1].U_DataIn                 |     0.003 |
|     GEN_DATA[2].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[2].U_DataIn                 |     0.003 |
|     GEN_DATA[3].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[3].U_DataIn                 |     0.003 |
|     GEN_DATA[4].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[4].U_DataIn                 |     0.003 |
|     GEN_DATA[5].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[5].U_DataIn                 |     0.003 |
|     GEN_DATA[6].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[6].U_DataIn                 |     0.003 |
|     GEN_DATA[7].Ad9229Deserializer_INST  |     0.003 |
|       U_SyncFifo                         |     0.003 |
|     GEN_DATA[7].U_DataIn                 |     0.003 |
|     U_FrameIn                            |     0.003 |
|     U_IBUFDS                             |     0.002 |
|   MercuryXU1_i                           |     2.744 |
|     MercuryXU1_i                         |     2.739 |
|       axi_dma_0                          |     0.011 |
|       axi_smc                            |     0.060 |
|       axis_data_fifo_0                   |     0.003 |
|       ps8_0_axi_periph                   |     0.012 |
|       system_management_wiz_0            |     0.006 |
|       zynq_ultra_ps_e_0                  |     2.647 |
|   dbg_hub                                |     0.002 |
|     inst                                 |     0.002 |
|       BSCANID.u_xsdbm_id                 |     0.002 |
|   serdes_clock_b65                       |     0.103 |
|     inst                                 |     0.103 |
|       clkin1_ibufds                      |     0.004 |
|   u_ila_0                                |     0.015 |
|     inst                                 |     0.015 |
|       ila_core_inst                      |     0.015 |
|   u_ila_1                                |     0.011 |
|     inst                                 |     0.011 |
|       ila_core_inst                      |     0.011 |
|   u_ila_2                                |     0.005 |
|     inst                                 |     0.005 |
|       ila_core_inst                      |     0.005 |
+------------------------------------------+-----------+


