# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../final_project.srcs/sources_1/imports/src/full_adder.vhd" \
"../../../../final_project.srcs/sources_1/new/full_adder_16bit.vhd" \
"../../../../final_project.srcs/sim_1/new/ripple_adder_tb.vhd" \

# Do not sort compile order
nosort
