/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [12:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire [11:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  reg [3:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_30z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire [31:0] celloutsig_0_40z;
  wire [5:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_10z ? celloutsig_1_0z : celloutsig_1_4z[5];
  assign celloutsig_1_19z = celloutsig_1_5z[0] ? celloutsig_1_8z[13] : celloutsig_1_5z[1];
  assign celloutsig_0_6z = celloutsig_0_2z[2] ? celloutsig_0_0z : celloutsig_0_5z[3];
  assign celloutsig_0_9z = celloutsig_0_7z[1] ? celloutsig_0_0z : celloutsig_0_4z[5];
  assign celloutsig_0_12z = celloutsig_0_2z[2] ? celloutsig_0_4z[5] : celloutsig_0_3z[4];
  assign celloutsig_0_40z = { celloutsig_0_25z[8:2], celloutsig_0_21z, celloutsig_0_20z, celloutsig_0_39z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_26z, celloutsig_0_6z } & in_data[79:48];
  assign celloutsig_1_3z = { in_data[160:154], celloutsig_1_0z, celloutsig_1_0z } & in_data[170:162];
  assign celloutsig_1_6z = in_data[187:183] & { celloutsig_1_5z[3:1], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_8z = celloutsig_0_5z[5:1] / { 1'h1, celloutsig_0_3z[3:1], celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_3z[4:3], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_12z } === { celloutsig_0_7z[2:1], celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z } <= { celloutsig_1_4z[7:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_30z = { celloutsig_0_16z[5:2], celloutsig_0_0z } % { 1'h1, celloutsig_0_4z[3:0] };
  assign celloutsig_0_4z = { celloutsig_0_3z[3], celloutsig_0_3z[4:1], celloutsig_0_0z } * { in_data[90:86], celloutsig_0_0z };
  assign celloutsig_0_3z[4:1] = celloutsig_0_2z[3] ? celloutsig_0_1z : in_data[10:7];
  assign celloutsig_1_4z = celloutsig_1_3z[5] ? in_data[128:117] : { in_data[108:106], celloutsig_1_3z[8:6], 1'h0, celloutsig_1_3z[4:0] };
  assign celloutsig_0_20z = ~ { celloutsig_0_10z[7:0], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_19z };
  assign celloutsig_0_0z = in_data[66] & in_data[29];
  assign celloutsig_0_39z = celloutsig_0_4z[1] & celloutsig_0_30z[3];
  assign celloutsig_1_1z = in_data[119] & in_data[125];
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[182];
  assign celloutsig_0_21z = celloutsig_0_11z & celloutsig_0_3z[2];
  assign celloutsig_0_23z = celloutsig_0_5z[0] & celloutsig_0_7z[2];
  assign celloutsig_0_11z = ^ celloutsig_0_3z[4:1];
  assign celloutsig_1_5z = { celloutsig_1_4z[5:3], celloutsig_1_0z } >> celloutsig_1_4z[11:8];
  assign celloutsig_0_10z = { in_data[50:47], celloutsig_0_7z, celloutsig_0_4z } >> { celloutsig_0_4z[4:2], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_16z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_14z } <<< { celloutsig_0_10z[10:5], celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_1_8z = { celloutsig_1_5z[3:2], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z } - { celloutsig_1_4z[2:1], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_3z[8:6] - celloutsig_1_6z[2:0];
  assign celloutsig_0_5z = { celloutsig_0_4z[2:1], celloutsig_0_0z, celloutsig_0_2z } ~^ { in_data[80:79], celloutsig_0_3z[4:1], celloutsig_0_0z };
  assign celloutsig_0_7z = { celloutsig_0_3z[2:1], celloutsig_0_6z } ~^ celloutsig_0_1z[2:0];
  assign celloutsig_0_1z = { in_data[92], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[32:29];
  assign celloutsig_0_25z = { celloutsig_0_4z[1], celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z } ^ { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_0z = ~((in_data[114] & in_data[163]) | in_data[149]);
  assign celloutsig_1_10z = ~((celloutsig_1_7z & celloutsig_1_0z) | celloutsig_1_9z[2]);
  assign celloutsig_0_13z = ~((celloutsig_0_7z[0] & celloutsig_0_12z) | celloutsig_0_2z[3]);
  assign celloutsig_0_14z = ~((celloutsig_0_5z[1] & celloutsig_0_5z[0]) | in_data[87]);
  assign celloutsig_0_15z = ~((celloutsig_0_1z[1] & in_data[4]) | celloutsig_0_12z);
  assign celloutsig_0_19z = ~((celloutsig_0_5z[5] & celloutsig_0_13z) | celloutsig_0_10z[3]);
  assign celloutsig_0_26z = ~((celloutsig_0_13z & celloutsig_0_14z) | celloutsig_0_23z);
  always_latch
    if (clkin_data[0]) celloutsig_0_2z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_2z = celloutsig_0_1z;
  assign celloutsig_0_3z[0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[32:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
