(S (NP (DT The) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (JJ systematic) (NN study) (CC and) (NN implementation)) (PP (IN of) (NP (DT a) (JJ reconfigurable) (JJ combinatorial) (NN multi-operand) (NN adder))) (PP (IN for) (NP (NP (NN use)) (PP (IN in) (NP (NNP Deep) (NNP Learning) (NNS systems))))))) (. .))
(S (S (NP (NP (DT The) (NN size)) (PP (IN of) (NP (NN carry)))) (VP (NNS changes) (PP (IN with) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NNS operands))))))) (CC and) (S (ADVP (RB hence)) (NP (NP (DT a) (JJ reliable) (NN algorithm)) (SBAR (S (VP (TO to) (VP (VB estimate) (NP (NP (JJ exact) (NN number)) (PP (IN of) (NP (JJ carry) (NNS bits))))))))) (VP (VBZ is) (VP (VBN needed) (PP (IN for) (NP (NP (JJ optimal) (NN implementation)) (PP (IN of) (NP (DT a) (JJ reconfigurable) (NN multi-operand) (NN adder)))))))) (. .))
(S (NP (DT A) (JJ combinatorial) (NN multi-operand) (NN adder)) (VP (MD can) (VP (VB be) (ADJP (RB faster)) (PP (VBN compared) (PP (TO to) (NP (NP (DT a) (JJ sequential) (NN implementation)) (VP (VBG using) (NP (DT a) (ADJP (CD two) (NN operand)) (NN adder)))))))) (. .))
(S (NP (NP (NNP Use) (NNS cases)) (PP (IN for) (NP (JJ such) (NNS adders)))) (VP (VBP occur) (PP (IN in) (NP (NP (JJ modern) (NNS processors)) (PP (IN for) (NP (JJ deep) (JJ neural) (NNS networks)))))) (. .))
(S (NP (JJ Such) (NNS processors)) (VP (VBP require) (NP (ADJP (RB massively) (JJ parallel)) (VBG computing) (NNS resources)) (PP (IN on) (NP (NN chip)))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT a) (NN method)) (SBAR (S (VP (TO to) (VP (VB estimate) (NP (NP (DT the) (JJ upper) (NN bound)) (PP (IN on) (NP (NP (DT the) (NN size)) (PP (IN of) (NP (NN carry)))))))))))) (. .))
(NP (NP (DT A) (NN method)) (SBAR (S (VP (TO to) (VP (VB compute) (NP (NP (DT the) (JJ exact) (NN number)) (PP (IN of) (NP (JJ carry) (NNS bits))) (VP (VBN required) (PP (IN for) (NP (DT a) (JJ multi-operand) (NN addition) (NN operation))))))))) (. .))
(S (NP (DT A) (JJ fast) (JJ combinatorial) (JJ parallel) (JJ 4-operand) (NN adder) (NN module)) (VP (VBZ is) (VP (VBN presented))) (. .))
(S (NP (NP (DT An) (NN algorithm)) (SBAR (S (VP (TO to) (VP (VB reconfigure) (NP (DT these) (NN adder) (NNS modules)) (S (VP (TO to) (VP (VB implement) (NP (JJR larger) (NNS adders)))))))))) (VP (VBZ is) (ADVP (RB also)) (VP (VBN described))) (. .))
(S (ADVP (RB Further)) (, ,) (NP (DT the) (NN paper)) (VP (VBZ presents) (NP (NP (CD two) (ADJP (JJ compact) (CC but) (JJR slower)) (JJ iterative) (NNS structures)) (SBAR (WHNP (WDT that)) (S (VP (VBP implement) (NP (JJ multi-operand) (NN addition)) (, ,) (S (VP (VBG iterating) (PP (IN with) (NP (NP (CD one) (NN column)) (PP (IN at) (NP (DT a) (NN time))))) (SBAR (IN till) (S (NP (DT the) (JJ entire) (NN word)) (VP (VBZ is) (VP (VBN covered)))))))))))) (. .))
(S (NP (JJ Such) (JJ serial/iterative) (NNS operations)) (VP (VP (VBP are) (ADJP (JJ slow))) (CC but) (VP (JJS occupy) (NP (JJ small) (NN space))) (SBAR (IN while) (S (NP (JJ parallel) (NNS operations)) (VP (VP (VBP are) (ADJP (RB fast))) (CC but) (VP (VB use) (NP (NP (JJ large) (JJ silicon) (NN area)) (PP (IN on) (NP (NN chip))))))))) (. .))
(S (ADVP (RB Interestingly)) (, ,) (NP (NP (DT the) (JJ area-to-throughput) (NN ratio)) (PP (IN of) (NP (CD two) (NNS architectures)))) (VP (MD can) (VP (VB tilt) (PP (IN in) (NP (NP (NN favor)) (PP (IN of) (NP (NP (ADJP (JJR slower) (, ,) (JJR smaller) (CC and) (JJ large)) (NN number) (NNS units)) (PP (RB instead) (IN of) (NP (NP (DT the) (JJR fewer) (NNS numbers)) (PP (IN of) (NP (ADJP (NN fast) (CC and) (JJ large)) (NN compute) (NNS units))))))))))) (. .))
(S (NP (NP (DT A) (NN lemma)) (VP (VBN presented) (PP (IN in) (NP (DT the) (NN paper))))) (VP (MD may) (VP (VB be) (VP (VBN used) (S (VP (TO to) (VP (VB identify) (NP (NP (DT the) (NN condition)) (SBAR (WHADVP (WRB when)) (S (NP (JJ such) (JJ tilt)) (VP (NNS occurs))))))))))) (. .))
(S (ADVP (RB Potentially)) (, ,) (NP (DT this)) (VP (MD can) (VP (VP (VB save) (NP (JJ silicon) (NN space))) (CC and) (VP (VB increase) (NP (NP (DT the) (NN throughput)) (PP (IN of) (NP (NNS chips))))) (PP (IN for) (NP (JJ high) (NN performance) (NN computing))))) (. .))
(S (NP (NP (NNP Simulation) (NNS results)) (PP (PP (IN of) (NP (DT a) (ADJP (CD 16) (NN operand)) (NN adder))) (CC and) (S (VP (VBG using) (NP (NP (DT an) (NN set)) (PP (IN of) (NP (JJ 4-operand) (NNS adders)))) (PP (IN for) (NP (NP (NN use)) (PP (IN in) (NP (JJ neural) (NNS networks))))))))) (VP (VBP have) (VP (VBN been) (VP (VBN presented)))) (. .))
(S (NP (NN Simulation) (NNS results)) (VP (VBP show) (SBAR (IN that) (S (NP (NN performance) (NN gain)) (VP (VBZ improves) (SBAR (IN as) (S (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NNS operations) (CC or) (VBZ operands)))) (VP (NNS increases)))))))) (. .))
