<stg><name>single_heap_sort</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="4" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="8" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="23" op_0_bw="32">
<![CDATA[
entry:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:1 %spectopmodule_ln69 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln69"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
entry:6 %store_ln75 = store i23 2499999, i23 %i_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln75 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="23" op_0_bw="23" op_1_bw="0">
<![CDATA[
for.inc:0 %i_2 = load i23 %i_1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
for.inc:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i23.i32, i23 %i_2, i32 22

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2500000, i64 2500000, i64 2500000

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln75 = br i1 %tmp, void %for.inc.split, void %for.inc5.preheader

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="22" op_0_bw="23">
<![CDATA[
for.inc.split:0 %trunc_ln70 = trunc i23 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln70"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="32">
<![CDATA[
for.inc.split:2 %call_ln70 = call void @single_heap_sort_Pipeline_VITIS_LOOP_44_1, i22 %trunc_ln70, i32 %input_r

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc.split:3 %i = add i23 %i_2, i23 8388607

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="23" op_1_bw="23" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:4 %store_ln75 = store i23 %i, i23 %i_1

]]></Node>
<StgValue><ssdm name="store_ln75"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="32">
<![CDATA[
for.inc5.preheader:0 %j_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.preheader:1 %input_r_addr = getelementptr i32 %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_r_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc5.preheader:2 %store_ln79 = store i24 4999999, i24 %j_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
for.inc5.preheader:3 %br_ln79 = br void %for.inc5

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln70"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="32">
<![CDATA[
for.inc.split:2 %call_ln70 = call void @single_heap_sort_Pipeline_VITIS_LOOP_44_1, i22 %trunc_ln70, i32 %input_r

]]></Node>
<StgValue><ssdm name="call_ln70"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:5 %br_ln75 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln75"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="24" op_1_bw="0">
<![CDATA[
for.inc5:0 %j = load i24 %j_1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="23" op_0_bw="24">
<![CDATA[
for.inc5:1 %trunc_ln79 = trunc i24 %j

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
for.inc5:2 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %j, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc5:3 %empty_9 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5000000, i64 5000000, i64 5000000

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc5:4 %br_ln79 = br i1 %tmp_1, void %for.inc5.split, void %for.inc15.preheader

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="24">
<![CDATA[
for.inc5.split:0 %zext_ln79 = zext i24 %j

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="23">
<![CDATA[
for.inc5.split:2 %temp = load i23 %input_r_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="23" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc5.split:3 %input_r_addr_1 = getelementptr i32 %input_r, i64 0, i64 %zext_ln79

]]></Node>
<StgValue><ssdm name="input_r_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="23">
<![CDATA[
for.inc5.split:4 %input_r_load = load i23 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc15.preheader:0 %call_ln0 = call void @single_heap_sort_Pipeline_output_data, i32 %input_r, i32 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="23">
<![CDATA[
for.inc5.split:2 %temp = load i23 %input_r_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="23">
<![CDATA[
for.inc5.split:4 %input_r_load = load i23 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="input_r_load"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="23" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc5.split:5 %store_ln11 = store i32 %input_r_load, i23 %input_r_addr

]]></Node>
<StgValue><ssdm name="store_ln11"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc5.split:1 %specloopname_ln71 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln71"/></StgValue>
</operation>

<operation id="47" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="23" op_2_bw="0">
<![CDATA[
for.inc5.split:6 %store_ln12 = store i32 %temp, i23 %input_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="48" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc5.split:7 %icmp_ln44 = icmp_sgt  i24 %j, i24 0

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc5.split:8 %br_ln44 = br i1 %icmp_ln44, void %for.cond.cleanup.i, void %for.body.i11.preheader

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32" op_3_bw="23" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body.i11.preheader:0 %targetBlock2 = call i1 @single_heap_sort_Pipeline_VITIS_LOOP_44_11, i23 %trunc_ln79, i32 %input_r, i23 %trunc_ln79

]]></Node>
<StgValue><ssdm name="targetBlock2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="51" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32" op_3_bw="23" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.body.i11.preheader:0 %targetBlock2 = call i1 @single_heap_sort_Pipeline_VITIS_LOOP_44_11, i23 %trunc_ln79, i32 %input_r, i23 %trunc_ln79

]]></Node>
<StgValue><ssdm name="targetBlock2"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i11.preheader:1 %br_ln79 = br i1 %targetBlock2, void %single_maxHeapify.exit40, void %for.cond.cleanup.i

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="targetBlock2" val="1"/>
</and_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
for.cond.cleanup.i:0 %br_ln44 = br void %single_maxHeapify.exit40

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
single_maxHeapify.exit40:0 %add_ln79 = add i24 %j, i24 16777215

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="24" op_1_bw="24" op_2_bw="0" op_3_bw="0">
<![CDATA[
single_maxHeapify.exit40:1 %store_ln79 = store i24 %add_ln79, i24 %j_1

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
single_maxHeapify.exit40:2 %br_ln79 = br void %for.inc5

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="57" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc15.preheader:0 %call_ln0 = call void @single_heap_sort_Pipeline_output_data, i32 %input_r, i32 %output_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0">
<![CDATA[
for.inc15.preheader:1 %ret_ln92 = ret

]]></Node>
<StgValue><ssdm name="ret_ln92"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="74" name="input_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="input_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="output_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="77" from="StgValue_76" to="i_1" fromId="76" toId="10">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln69" fromId="78" toId="11">
</dataflow>
<dataflow id="81" from="empty_1" to="spectopmodule_ln69" fromId="80" toId="11">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="input_r" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="86" from="empty" to="specinterface_ln0" fromId="85" toId="12">
</dataflow>
<dataflow id="88" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="91" from="empty_0" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="95" from="empty_0" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="96" from="empty_0" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="97" from="empty_0" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="98" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="100" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="101" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="103" from="empty_0" to="specinterface_ln0" fromId="90" toId="12">
</dataflow>
<dataflow id="104" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="12">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="108" from="input_r" to="specbitsmap_ln0" fromId="74" toId="13">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="110" from="output_r" to="specinterface_ln0" fromId="75" toId="14">
</dataflow>
<dataflow id="111" from="empty" to="specinterface_ln0" fromId="85" toId="14">
</dataflow>
<dataflow id="112" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="113" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="115" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="116" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="117" from="empty_0" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="118" from="empty_0" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="119" from="empty_0" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="120" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="122" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="123" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="124" from="empty_0" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="125" from="empty_0" to="specinterface_ln0" fromId="90" toId="14">
</dataflow>
<dataflow id="126" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="14">
</dataflow>
<dataflow id="127" from="StgValue_87" to="specinterface_ln0" fromId="87" toId="14">
</dataflow>
<dataflow id="128" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="106" toId="15">
</dataflow>
<dataflow id="129" from="output_r" to="specbitsmap_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="131" from="StgValue_130" to="store_ln75" fromId="130" toId="16">
</dataflow>
<dataflow id="132" from="i_1" to="store_ln75" fromId="10" toId="16">
</dataflow>
<dataflow id="133" from="i_1" to="i_2" fromId="10" toId="18">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitSelect.i1.i23.i32" to="tmp" fromId="134" toId="19">
</dataflow>
<dataflow id="136" from="i_2" to="tmp" fromId="18" toId="19">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp" fromId="137" toId="19">
</dataflow>
<dataflow id="140" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="139" toId="20">
</dataflow>
<dataflow id="142" from="StgValue_141" to="empty" fromId="141" toId="20">
</dataflow>
<dataflow id="143" from="StgValue_141" to="empty" fromId="141" toId="20">
</dataflow>
<dataflow id="144" from="StgValue_141" to="empty" fromId="141" toId="20">
</dataflow>
<dataflow id="145" from="tmp" to="br_ln75" fromId="19" toId="21">
</dataflow>
<dataflow id="146" from="i_2" to="trunc_ln70" fromId="18" toId="22">
</dataflow>
<dataflow id="148" from="single_heap_sort_Pipeline_VITIS_LOOP_44_1" to="call_ln70" fromId="147" toId="23">
</dataflow>
<dataflow id="149" from="trunc_ln70" to="call_ln70" fromId="22" toId="23">
</dataflow>
<dataflow id="150" from="input_r" to="call_ln70" fromId="74" toId="23">
</dataflow>
<dataflow id="151" from="i_2" to="i" fromId="18" toId="24">
</dataflow>
<dataflow id="153" from="StgValue_152" to="i" fromId="152" toId="24">
</dataflow>
<dataflow id="154" from="i" to="store_ln75" fromId="24" toId="25">
</dataflow>
<dataflow id="155" from="i_1" to="store_ln75" fromId="10" toId="25">
</dataflow>
<dataflow id="156" from="StgValue_76" to="j_1" fromId="76" toId="26">
</dataflow>
<dataflow id="157" from="input_r" to="input_r_addr" fromId="74" toId="27">
</dataflow>
<dataflow id="159" from="StgValue_158" to="input_r_addr" fromId="158" toId="27">
</dataflow>
<dataflow id="160" from="StgValue_158" to="input_r_addr" fromId="158" toId="27">
</dataflow>
<dataflow id="162" from="StgValue_161" to="store_ln79" fromId="161" toId="28">
</dataflow>
<dataflow id="163" from="j_1" to="store_ln79" fromId="26" toId="28">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecLoopName" to="specloopname_ln70" fromId="164" toId="30">
</dataflow>
<dataflow id="167" from="empty_5" to="specloopname_ln70" fromId="166" toId="30">
</dataflow>
<dataflow id="168" from="single_heap_sort_Pipeline_VITIS_LOOP_44_1" to="call_ln70" fromId="147" toId="31">
</dataflow>
<dataflow id="169" from="trunc_ln70" to="call_ln70" fromId="22" toId="31">
</dataflow>
<dataflow id="170" from="input_r" to="call_ln70" fromId="74" toId="31">
</dataflow>
<dataflow id="171" from="j_1" to="j" fromId="26" toId="33">
</dataflow>
<dataflow id="172" from="j" to="trunc_ln79" fromId="33" toId="34">
</dataflow>
<dataflow id="174" from="_ssdm_op_BitSelect.i1.i24.i32" to="tmp_1" fromId="173" toId="35">
</dataflow>
<dataflow id="175" from="j" to="tmp_1" fromId="33" toId="35">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_1" fromId="176" toId="35">
</dataflow>
<dataflow id="178" from="_ssdm_op_SpecLoopTripCount" to="empty_9" fromId="139" toId="36">
</dataflow>
<dataflow id="180" from="StgValue_179" to="empty_9" fromId="179" toId="36">
</dataflow>
<dataflow id="181" from="StgValue_179" to="empty_9" fromId="179" toId="36">
</dataflow>
<dataflow id="182" from="StgValue_179" to="empty_9" fromId="179" toId="36">
</dataflow>
<dataflow id="183" from="tmp_1" to="br_ln79" fromId="35" toId="37">
</dataflow>
<dataflow id="184" from="j" to="zext_ln79" fromId="33" toId="38">
</dataflow>
<dataflow id="185" from="input_r_addr" to="temp" fromId="27" toId="39">
</dataflow>
<dataflow id="186" from="input_r" to="input_r_addr_1" fromId="74" toId="40">
</dataflow>
<dataflow id="187" from="StgValue_158" to="input_r_addr_1" fromId="158" toId="40">
</dataflow>
<dataflow id="188" from="zext_ln79" to="input_r_addr_1" fromId="38" toId="40">
</dataflow>
<dataflow id="189" from="input_r_addr_1" to="input_r_load" fromId="40" toId="41">
</dataflow>
<dataflow id="191" from="single_heap_sort_Pipeline_output_data" to="call_ln0" fromId="190" toId="42">
</dataflow>
<dataflow id="192" from="input_r" to="call_ln0" fromId="74" toId="42">
</dataflow>
<dataflow id="193" from="output_r" to="call_ln0" fromId="75" toId="42">
</dataflow>
<dataflow id="194" from="input_r_addr" to="temp" fromId="27" toId="43">
</dataflow>
<dataflow id="195" from="input_r_addr_1" to="input_r_load" fromId="40" toId="44">
</dataflow>
<dataflow id="196" from="input_r_load" to="store_ln11" fromId="44" toId="45">
</dataflow>
<dataflow id="197" from="input_r_addr" to="store_ln11" fromId="27" toId="45">
</dataflow>
<dataflow id="198" from="_ssdm_op_SpecLoopName" to="specloopname_ln71" fromId="164" toId="46">
</dataflow>
<dataflow id="200" from="empty_4" to="specloopname_ln71" fromId="199" toId="46">
</dataflow>
<dataflow id="201" from="temp" to="store_ln12" fromId="43" toId="47">
</dataflow>
<dataflow id="202" from="input_r_addr_1" to="store_ln12" fromId="40" toId="47">
</dataflow>
<dataflow id="203" from="j" to="icmp_ln44" fromId="33" toId="48">
</dataflow>
<dataflow id="205" from="StgValue_204" to="icmp_ln44" fromId="204" toId="48">
</dataflow>
<dataflow id="206" from="icmp_ln44" to="br_ln44" fromId="48" toId="49">
</dataflow>
<dataflow id="208" from="single_heap_sort_Pipeline_VITIS_LOOP_44_11" to="targetBlock2" fromId="207" toId="50">
</dataflow>
<dataflow id="209" from="trunc_ln79" to="targetBlock2" fromId="34" toId="50">
</dataflow>
<dataflow id="210" from="input_r" to="targetBlock2" fromId="74" toId="50">
</dataflow>
<dataflow id="211" from="trunc_ln79" to="targetBlock2" fromId="34" toId="50">
</dataflow>
<dataflow id="212" from="single_heap_sort_Pipeline_VITIS_LOOP_44_11" to="targetBlock2" fromId="207" toId="51">
</dataflow>
<dataflow id="213" from="trunc_ln79" to="targetBlock2" fromId="34" toId="51">
</dataflow>
<dataflow id="214" from="input_r" to="targetBlock2" fromId="74" toId="51">
</dataflow>
<dataflow id="215" from="trunc_ln79" to="targetBlock2" fromId="34" toId="51">
</dataflow>
<dataflow id="216" from="targetBlock2" to="br_ln79" fromId="51" toId="52">
</dataflow>
<dataflow id="217" from="j" to="add_ln79" fromId="33" toId="54">
</dataflow>
<dataflow id="219" from="StgValue_218" to="add_ln79" fromId="218" toId="54">
</dataflow>
<dataflow id="220" from="add_ln79" to="store_ln79" fromId="54" toId="55">
</dataflow>
<dataflow id="221" from="j_1" to="store_ln79" fromId="26" toId="55">
</dataflow>
<dataflow id="222" from="single_heap_sort_Pipeline_output_data" to="call_ln0" fromId="190" toId="57">
</dataflow>
<dataflow id="223" from="input_r" to="call_ln0" fromId="74" toId="57">
</dataflow>
<dataflow id="224" from="output_r" to="call_ln0" fromId="75" toId="57">
</dataflow>
<dataflow id="225" from="tmp" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="226" from="tmp_1" to="StgValue_4" fromId="35" toId="4">
</dataflow>
<dataflow id="227" from="icmp_ln44" to="StgValue_8" fromId="48" toId="8">
</dataflow>
<dataflow id="228" from="targetBlock2" to="StgValue_8" fromId="51" toId="8">
</dataflow>
<dataflow id="229" from="icmp_ln44" to="StgValue_6" fromId="48" toId="6">
</dataflow>
</dataflows>


</stg>
