// Seed: 1370160286
module module_0 ();
  tri0 id_1 = id_1;
  assign id_2 = -1 - 1;
  assign module_1.id_8 = 0;
  always begin : LABEL_0
    @(negedge id_1) $display;
    id_1 = 1'h0;
    if ({id_2, 1, id_1, -1'h0, id_2 - -1'd0}) id_1 = 1'b0;
  end
  assign id_1 = -1;
  assign id_1 = -1;
endmodule
module module_1 (
    input wire id_0,
    output wand id_1,
    output supply0 id_2,
    input tri id_3,
    output wor id_4,
    output logic id_5,
    input wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply0 id_11
);
  always begin : LABEL_0
    id_5 <= -1'd0;
  end
  if (1) assign id_1 = 1;
  wand id_13 = id_3, id_14;
  module_0 modCall_1 ();
  wire id_15;
endmodule
