
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001606                       # Number of seconds simulated
sim_ticks                                  1606023000                       # Number of ticks simulated
final_tick                                 1606023000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  25511                       # Simulator instruction rate (inst/s)
host_op_rate                                    41605                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13688976                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670488                       # Number of bytes of host memory used
host_seconds                                   117.32                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3343                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33155191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         100063324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             133218516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33155191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33155191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33155191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        100063324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            133218516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2511.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6884                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3343                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3343                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1605944500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3343                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      90                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    319.615038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   223.605089                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.821498                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          121     18.20%     18.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          188     28.27%     46.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          206     30.98%     77.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      3.31%     80.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      3.61%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           19      2.86%     87.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      0.75%     87.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      1.35%     89.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           71     10.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          665                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33155191.426274716854                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 100063324.124249771237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26881250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     88654750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32309.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35306.55                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     52854750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               115536000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16715000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15810.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34560.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       133.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    133.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2668                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     480390.22                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2813160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1480050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14608440                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         103259520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42255810                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3955200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       454404000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        82377600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         75057960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              780211740                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            485.803591                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1502931500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5659500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      43680000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    292032000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    214526500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      53616000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    996509000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2006340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1043625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9260580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         48556560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24131520                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1615200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       200604090                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        46501920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        239851800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              573571635                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            357.137871                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1548861750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1883500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      20540000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    987877750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    121110750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34695500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    439915500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1498331                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1498331                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            128436                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               897368                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   21067                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3776                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          897368                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             438428                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           458940                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        49868                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      606944                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      419456                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           501                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            96                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      406681                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           141                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3212047                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             495143                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        8591496                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1498331                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             459495                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2528711                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  257152                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        161                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           572                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    406612                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 22331                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3153231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.315869                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.685452                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1138412     36.10%     36.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   124726      3.96%     40.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    41339      1.31%     41.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    85231      2.70%     44.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   124531      3.95%     48.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    62663      1.99%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   102777      3.26%     53.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    70682      2.24%     55.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1402870     44.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3153231                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.466472                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.674773                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   467649                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                924904                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1461310                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                170792                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 128576                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12237823                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 128576                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   580960                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  790312                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2836                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1476069                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                174478                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11486505                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 16094                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14306                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    412                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  98610                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14584610                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              27494795                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         16831316                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             58216                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  8477201                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 85                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    479802                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               755656                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              613985                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             97228                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            68225                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9979581                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  72                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   8373814                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            222635                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         5098483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5916419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3153231                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.655630                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.839024                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1453194     46.09%     46.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               95770      3.04%     49.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              154450      4.90%     54.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              172146      5.46%     59.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              263966      8.37%     67.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              155427      4.93%     72.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              524452     16.63%     89.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              197613      6.27%     95.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              136213      4.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3153231                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  500005     99.59%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     13      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    770      0.15%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   512      0.10%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               151      0.03%     99.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              619      0.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             53238      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7222364     86.25%     86.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1164      0.01%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 151      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  374      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  777      0.01%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  916      0.01%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 594      0.01%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.93% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                193      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               589185      7.04%     93.97% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              417849      4.99%     98.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45395      0.54%     99.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41584      0.50%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8373814                       # Type of FU issued
system.cpu.iq.rate                           2.607002                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      502084                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.059959                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           20444588                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          14968729                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7977365                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180990                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             109544                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86593                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8731811                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90849                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            44450                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       336253                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          271                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       305447                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           66                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           393                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 128576                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  663840                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 33997                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9979653                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              9116                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                755656                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               613985                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 55                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    811                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 32924                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            193                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          52900                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        96252                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               149152                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               8157232                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                606918                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            216582                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1026373                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   849484                       # Number of branches executed
system.cpu.iew.exec_stores                     419455                       # Number of stores executed
system.cpu.iew.exec_rate                     2.539574                       # Inst execution rate
system.cpu.iew.wb_sent                        8111702                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       8063958                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5898948                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8607220                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.510535                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.685349                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         5098569                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            128463                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2412604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.023195                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.884252                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1284193     53.23%     53.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       250999     10.40%     63.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       173992      7.21%     70.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       140343      5.82%     76.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        75266      3.12%     79.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        54413      2.26%     82.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60511      2.51%     84.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        58134      2.41%     86.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       314753     13.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2412604                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                314753                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12077589                       # The number of ROB reads
system.cpu.rob.rob_writes                    20707401                       # The number of ROB writes
system.cpu.timesIdled                             505                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.073164                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.073164                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.931824                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.931824                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11043621                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6749432                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     47942                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45238                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3862602                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3501592                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2878845                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.879337                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              809934                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             51030                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.871723                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   978.879337                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.955937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955937                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1791330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1791330                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       481071                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          481071                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       277833                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         277833                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       758904                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           758904                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       758904                       # number of overall hits
system.cpu.dcache.overall_hits::total          758904                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80541                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80541                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        30705                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        30705                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       111246                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         111246                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       111246                       # number of overall misses
system.cpu.dcache.overall_misses::total        111246                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1181040500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1181040500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    466787500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    466787500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1647828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1647828000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1647828000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1647828000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       561612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       561612                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       870150                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       870150                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       870150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       870150                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.143410                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.143410                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.099518                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.099518                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.127847                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.127847                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.127847                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.127847                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14663.842018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14663.842018                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 15202.328611                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15202.328611                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 14812.469662                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14812.469662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 14812.469662                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14812.469662                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12393                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               258                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.034884                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        47896                       # number of writebacks
system.cpu.dcache.writebacks::total             47896                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        59471                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        59471                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          745                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          745                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        60216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60216                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60216                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60216                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        21070                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        21070                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29960                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29960                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        51030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        51030                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        51030                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        51030                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    365968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    365968000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    427634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    427634500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    793602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    793602500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    793602500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    793602500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037517                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.097103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.097103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.058645                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058645                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.058645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058645                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17369.150451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17369.150451                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 14273.514686                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14273.514686                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 15551.685283                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15551.685283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 15551.685283                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15551.685283                       # average overall mshr miss latency
system.cpu.dcache.replacements                  50006                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           694.899029                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              406306                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               845                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            480.835503                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   694.899029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.678612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.678612                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          737                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          687                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.719727                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            814069                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           814069                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       405461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          405461                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       405461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           405461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       405461                       # number of overall hits
system.cpu.icache.overall_hits::total          405461                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1151                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1151                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1151                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1151                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1151                       # number of overall misses
system.cpu.icache.overall_misses::total          1151                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84213999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84213999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     84213999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84213999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84213999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84213999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       406612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       406612                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       406612                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       406612                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       406612                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       406612                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002831                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002831                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002831                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002831                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002831                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73165.941790                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73165.941790                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73165.941790                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73165.941790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73165.941790                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73165.941790                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.icache.writebacks::total               108                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          306                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          306                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          306                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          306                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          306                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          845                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          845                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          845                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          845                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          845                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          845                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66332999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66332999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66332999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66332999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66332999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66332999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002078                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002078                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002078                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78500.590533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78500.590533                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78500.590533                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78500.590533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78500.590533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78500.590533                       # average overall mshr miss latency
system.cpu.icache.replacements                    108                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2714.507691                       # Cycle average of tags in use
system.l2.tags.total_refs                      101985                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3343                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.507030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       761.154329                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1953.353362                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082840                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          633                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2653                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.102020                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    819223                       # Number of tag accesses
system.l2.tags.data_accesses                   819223                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks        47896                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            47896                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          107                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              107                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             29259                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 29259                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             13                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 13                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         19260                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19260                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   13                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48519                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48532                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  13                       # number of overall hits
system.l2.overall_hits::.cpu.data               48519                       # number of overall hits
system.l2.overall_hits::total                   48532                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 923                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              832                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1588                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1588                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                832                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2511                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3343                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               832                       # number of overall misses
system.l2.overall_misses::.cpu.data              2511                       # number of overall misses
system.l2.overall_misses::total                  3343                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     77077500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      77077500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64918000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64918000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    126340500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    126340500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     64918000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    203418000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        268336000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64918000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    203418000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       268336000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks        47896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        47896                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          107                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          107                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         30182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             30182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            845                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        20848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20848                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              845                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            51030                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                51875                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             845                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           51030                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               51875                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.030581                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030581                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984615                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.076170                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.076170                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.984615                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.049206                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.064443                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984615                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.049206                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.064443                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83507.583965                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83507.583965                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78026.442308                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78026.442308                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79559.508816                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79559.508816                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 78026.442308                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81010.752688                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80268.022734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78026.442308                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81010.752688                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80268.022734                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            923                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          832                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1588                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1588                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           832                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2511                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3343                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          832                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2511                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3343                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     67847500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     67847500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56598000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56598000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    110460500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    110460500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     56598000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    178308000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    234906000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56598000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    178308000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    234906000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.030581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030581                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.984615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984615                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.076170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.076170                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.984615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.049206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.064443                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.984615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.049206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.064443                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73507.583965                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73507.583965                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68026.442308                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68026.442308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69559.508816                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69559.508816                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68026.442308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71010.752688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70268.022734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68026.442308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71010.752688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70268.022734                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3343                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2420                       # Transaction distribution
system.membus.trans_dist::ReadExReq               923                       # Transaction distribution
system.membus.trans_dist::ReadExResp              923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2420                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3343                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3343    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3343                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1671500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9051000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests       101989                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        50116                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1606023000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             21693                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47896                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          108                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2110                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            30182                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           30182                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           845                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       152066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                153864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6331264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6392256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            51875                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000116                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010754                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  51869     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      6      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              51875                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           98998500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1267999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76545000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
