--MÃ³dulo do Contador de 4 bits

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Counter4Bits is
	generic(MAX		: integer := 9);
	port(clk			: in  std_logic;
		  stop	: in  std_logic;
		  valOut		: out std_logic_vector(3 downto 0); --valor de saida
		  RCO	: out std_logic --ativa o RCO no fim da contagem
		  );
end Counter4Bits;

architecture RTL of Counter4Bits is

	signal s_count : Std_logic:= 0;
	signal s_rco: std_logic;
	
	
begin
	process(clk)
	begin	
		if (rising_edge(clk)) then
			if (stop = '1') then
					s_count <= s_count;
			else
					s_count <= s_count + 1;
			end if;
			if(s_count = MAX) then
					s_rco <= '1';
			else
					s_rco <= '0';
			end if;
			
		end if;	
	end process;
	RCO <= s_rco;
	valOut <= std_logic_vector(to_unsigned(s_count, 4));
end RTL;