{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@142:152@HdlIdDef", "wire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\nwire up_reset_synchronizer;\nwire up_event_frame_alignment_error;\n\nsync_event i_sync_frame_align_err (\n  .in_clk(core_clk),\n  .in_event(core_event_frame_alignment_error),\n  .out_clk(s_axi_aclk),\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@141:151", "wire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\nwire up_reset_synchronizer;\nwire up_event_frame_alignment_error;\n\nsync_event i_sync_frame_align_err (\n  .in_clk(core_clk),\n  .in_event(core_event_frame_alignment_error),\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@140:150", "wire up_cfg_buffer_early_release;\nwire [7:0] up_cfg_buffer_delay;\nwire [7:0] up_cfg_lmfc_offset;\nwire [7:0] up_cfg_frame_align_err_threshold;\n\nwire up_reset;\nwire up_reset_synchronizer;\nwire up_event_frame_alignment_error;\n\nsync_event i_sync_frame_align_err (\n  .in_clk(core_clk),\n"]], "Diff Content": {"Delete": [], "Add": [[147, "wire up_event_unexpected_lane_state_error;\n"]]}}