# Single Cycle Regular Pulses
    Using Board Basys3
    clock period = 10ns
## Result comparison
|Timing||
|--------|--------|
|HLS|![Alt text](image-6.png)|
|verilog|![Alt text](image-3.png)|

|Utilization||
|--|--|
|HLS|![Alt text](image.png)|
|verilog|![Alt text](image-2.png)|
### Design
![Alt text](image-5.png)