Analysis & Synthesis report for tictac
Thu Oct 03 03:34:33 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |main|FSM_Gato:FSMins|state
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vgaTest:vgaTestins|vga_controller:vga_ins
 16. Parameter Settings for User Entity Instance: spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: spiTest:ispiTest|desclk16Mhz:idesclk16Mhz|desclk16Mhz_0002:desclk16mhz_inst|altera_pll:altera_pll_i
 18. Parameter Settings for User Entity Instance: second_clk:secs|second_clk_0002:second_clk_inst|altera_pll:altera_pll_i
 19. Parameter Settings for User Entity Instance: vgaTest:vgaTestins
 20. Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i
 21. Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_controller:vga_ins
 22. Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_controller:vga_ins|video_sync_generator:LTM_ins
 23. Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_controller:vga_ins|equis:equi
 24. Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_controller:vga_ins|cuadrados:cuadrado
 25. Parameter Settings for User Entity Instance: mux2to1:nuevo_mux
 26. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 27. Port Connectivity Checks: "mux2to1:nuevo_mux"
 28. Port Connectivity Checks: "vgaTest:vgaTestins|vga_pll:u1"
 29. Port Connectivity Checks: "second_clk:secs"
 30. Port Connectivity Checks: "FSM_Gato:FSMins"
 31. Port Connectivity Checks: "spiTest:ispiTest|desclk16Mhz:idesclk16Mhz"
 32. Port Connectivity Checks: "spiTest:ispiTest|clk16Mhz:iclk16Mhz"
 33. Post-Synthesis Netlist Statistics for Top Partition
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Oct 03 03:34:33 2024       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; tictac                                      ;
; Top-level Entity Name           ; main                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 170                                         ;
; Total pins                      ; 60                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; main               ; tictac             ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                     ; Library     ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+
; mux2to1.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/mux2to1.sv                     ;             ;
; switches.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/switches.sv                    ;             ;
; equis.sv                         ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/equis.sv                       ;             ;
; cuadrados.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cuadrados.sv                   ;             ;
; video_sync_generator.sv          ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv        ;             ;
; vgaTest.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTest.sv                     ;             ;
; vga_controller.sv                ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv              ;             ;
; valido.sv                        ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido.sv                      ;             ;
; TresenFila.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila.sv                  ;             ;
; FSM_Gato.sv                      ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv                    ;             ;
; cronometer.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer.sv                  ;             ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File         ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll.v                      ; vga_pll     ;
; vga_pll/vga_pll_0002.v           ; yes             ; User Verilog HDL File              ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.v         ; vga_pll     ;
; second_clk.v                     ; yes             ; User Wizard-Generated File         ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk.v                   ; second_clk  ;
; second_clk/second_clk_0002.v     ; yes             ; User Verilog HDL File              ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.v   ; second_clk  ;
; main.sv                          ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv                        ;             ;
; actualizar.sv                    ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv                  ;             ;
; tb_actualizar.sv                 ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/tb_actualizar.sv               ;             ;
; clk16Mhz.v                       ; yes             ; User Wizard-Generated File         ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz.v                     ; clk16Mhz    ;
; clk16Mhz/clk16Mhz_0002.v         ; yes             ; User Verilog HDL File              ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz/clk16Mhz_0002.v       ; clk16Mhz    ;
; spiTest.sv                       ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/spiTest.sv                     ;             ;
; desclk16Mhz.v                    ; yes             ; User Wizard-Generated File         ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz.v                  ; desclk16Mhz ;
; desclk16Mhz/desclk16Mhz_0002.v   ; yes             ; User Verilog HDL File              ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz/desclk16Mhz_0002.v ; desclk16Mhz ;
; todoLleno.sv                     ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/todoLleno.sv                   ;             ;
; random_number_position.sv        ; yes             ; User SystemVerilog HDL File        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/random_number_position.sv      ;             ;
; altera_pll.v                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v                                                              ;             ;
; sevensegmentdisplay.sv           ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/sevensegmentdisplay.sv         ;             ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                            ;             ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc                                                           ;             ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                       ;             ;
; aglobal201.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                            ;             ;
; db/lpm_divide_42m.tdf            ; yes             ; Auto-Generated Megafunction        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/db/lpm_divide_42m.tdf          ;             ;
; db/sign_div_unsign_7kh.tdf       ; yes             ; Auto-Generated Megafunction        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/db/sign_div_unsign_7kh.tdf     ;             ;
; db/alt_u_div_kse.tdf             ; yes             ; Auto-Generated Megafunction        ; C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/db/alt_u_div_kse.tdf           ;             ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 150                                                                                            ;
;                                             ;                                                                                                ;
; Combinational ALUT usage for logic          ; 256                                                                                            ;
;     -- 7 input functions                    ; 4                                                                                              ;
;     -- 6 input functions                    ; 37                                                                                             ;
;     -- 5 input functions                    ; 31                                                                                             ;
;     -- 4 input functions                    ; 47                                                                                             ;
;     -- <=3 input functions                  ; 137                                                                                            ;
;                                             ;                                                                                                ;
; Dedicated logic registers                   ; 170                                                                                            ;
;                                             ;                                                                                                ;
; I/O pins                                    ; 60                                                                                             ;
;                                             ;                                                                                                ;
; Total DSP Blocks                            ; 0                                                                                              ;
;                                             ;                                                                                                ;
; Total PLLs                                  ; 3                                                                                              ;
;     -- PLLs                                 ; 3                                                                                              ;
;                                             ;                                                                                                ;
; Maximum fan-out node                        ; vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 100                                                                                            ;
; Total fan-out                               ; 1593                                                                                           ;
; Average fan-out                             ; 2.90                                                                                           ;
+---------------------------------------------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                            ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name          ; Library Name ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |main                                   ; 256 (0)             ; 170 (0)                   ; 0                 ; 0          ; 60   ; 0            ; |main                                                                                                 ; main                 ; work         ;
;    |FSM_Gato:FSMins|                    ; 19 (19)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |main|FSM_Gato:FSMins                                                                                 ; FSM_Gato             ; work         ;
;    |SevenSegmentDisplay:seven1|         ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|SevenSegmentDisplay:seven1                                                                      ; SevenSegmentDisplay  ; work         ;
;    |SevenSegmentDisplay:seven2|         ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|SevenSegmentDisplay:seven2                                                                      ; SevenSegmentDisplay  ; work         ;
;    |actualizar:actualizarins|           ; 10 (10)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |main|actualizar:actualizarins                                                                        ; actualizar           ; work         ;
;    |cronometer:cronometerins|           ; 45 (45)             ; 37 (37)                   ; 0                 ; 0          ; 0    ; 0            ; |main|cronometer:cronometerins                                                                        ; cronometer           ; work         ;
;    |lpm_divide:Mod0|                    ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|lpm_divide:Mod0                                                                                 ; lpm_divide           ; work         ;
;       |lpm_divide_42m:auto_generated|   ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|lpm_divide:Mod0|lpm_divide_42m:auto_generated                                                   ; lpm_divide_42m       ; work         ;
;          |sign_div_unsign_7kh:divider|  ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider                       ; sign_div_unsign_7kh  ; work         ;
;             |alt_u_div_kse:divider|     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|lpm_divide:Mod0|lpm_divide_42m:auto_generated|sign_div_unsign_7kh:divider|alt_u_div_kse:divider ; alt_u_div_kse        ; work         ;
;    |mux2to1:nuevo_mux|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|mux2to1:nuevo_mux                                                                               ; mux2to1              ; work         ;
;    |second_clk:secs|                    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|second_clk:secs                                                                                 ; second_clk           ; second_clk   ;
;       |second_clk_0002:second_clk_inst| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|second_clk:secs|second_clk_0002:second_clk_inst                                                 ; second_clk_0002      ; second_clk   ;
;          |altera_pll:altera_pll_i|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|second_clk:secs|second_clk_0002:second_clk_inst|altera_pll:altera_pll_i                         ; altera_pll           ; work         ;
;    |spiTest:ispiTest|                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|spiTest:ispiTest                                                                                ; spiTest              ; work         ;
;       |clk16Mhz:iclk16Mhz|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|spiTest:ispiTest|clk16Mhz:iclk16Mhz                                                             ; clk16Mhz             ; clk16Mhz     ;
;          |clk16Mhz_0002:clk16mhz_inst|  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst                                 ; clk16Mhz_0002        ; clk16Mhz     ;
;             |altera_pll:altera_pll_i|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst|altera_pll:altera_pll_i         ; altera_pll           ; work         ;
;    |switches:iswitches|                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|switches:iswitches                                                                              ; switches             ; work         ;
;    |todoLleno:itodoLleno|               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|todoLleno:itodoLleno                                                                            ; todoLleno            ; work         ;
;    |valido:validoins|                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|valido:validoins                                                                                ; valido               ; work         ;
;    |vgaTest:vgaTestins|                 ; 149 (0)             ; 118 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vgaTest:vgaTestins                                                                              ; vgaTest              ; work         ;
;       |vga_controller:vga_ins|          ; 149 (88)            ; 118 (93)                  ; 0                 ; 0          ; 0    ; 0            ; |main|vgaTest:vgaTestins|vga_controller:vga_ins                                                       ; vga_controller       ; work         ;
;          |equis:equi|                   ; 28 (28)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vgaTest:vgaTestins|vga_controller:vga_ins|equis:equi                                            ; equis                ; work         ;
;          |video_sync_generator:LTM_ins| ; 33 (33)             ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |main|vgaTest:vgaTestins|vga_controller:vga_ins|video_sync_generator:LTM_ins                          ; video_sync_generator ; work         ;
;       |vga_pll:u1|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vgaTest:vgaTestins|vga_pll:u1                                                                   ; vga_pll              ; vga_pll      ;
;          |vga_pll_0002:vga_pll_inst|    ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst                                         ; vga_pll_0002         ; vga_pll      ;
;             |altera_pll:altera_pll_i|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |main|vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i                 ; altera_pll           ; work         ;
+-----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                             ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |main|spiTest:ispiTest|clk16Mhz:iclk16Mhz       ; clk16Mhz.v      ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |main|spiTest:ispiTest|desclk16Mhz:idesclk16Mhz ; desclk16Mhz.v   ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |main|second_clk:secs                           ; second_clk.v    ;
; Altera ; altera_pll   ; 20.1    ; N/A          ; N/A          ; |main|vgaTest:vgaTestins|vga_pll:u1             ; vga_pll.v       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------+
; State Machine - |main|FSM_Gato:FSMins|state                                                           ;
+--------------+-------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; state.GANAR ; state.state4 ; state.state3 ; state.state2 ; state.state1 ; state.state0 ;
+--------------+-------------+--------------+--------------+--------------+--------------+--------------+
; state.state0 ; 0           ; 0            ; 0            ; 0            ; 0            ; 0            ;
; state.state1 ; 0           ; 0            ; 0            ; 0            ; 1            ; 1            ;
; state.state2 ; 0           ; 0            ; 0            ; 1            ; 0            ; 1            ;
; state.state3 ; 0           ; 0            ; 1            ; 0            ; 0            ; 1            ;
; state.state4 ; 0           ; 1            ; 0            ; 0            ; 0            ; 1            ;
; state.GANAR  ; 1           ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+-------------+--------------+--------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                     ;
+------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[6]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[0]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[18] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[17] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[16] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[15] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[14] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[13] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[12] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[11] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[10] ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[9]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[8]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[7]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[1]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[5]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[4]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[3]  ; yes                                                              ; yes                                        ;
; vgaTest:vgaTestins|vga_controller:vga_ins|H_Cont[2]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 19            ;                                                                  ;                                            ;
+------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                          ;
+--------------------------------------------------------------------+----------------------------------------+
; Register name                                                      ; Reason for Removal                     ;
+--------------------------------------------------------------------+----------------------------------------+
; spiReset                                                           ; Stuck at GND due to stuck port data_in ;
; random_number_position:irand|position[0..3]                        ; Lost fanout                            ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_bottom[0..5]    ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_bottom[6]       ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_bottom[7]       ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_bottom[8]       ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_bottom[9..31]   ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_top[0..4]       ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_top[5]          ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_top[6]          ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_top[7]          ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|vertical_top[8..31]      ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[0]      ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[1]      ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[2]      ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[3]      ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[4]      ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[5]      ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[6]      ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[7,8]    ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_right[9..31]  ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_left[0]       ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_left[1]       ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_left[2]       ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_left[3]       ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_left[4]       ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_left[5]       ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_left[6,7]     ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|horizontal_left[8..31]   ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|bgr_data[2][1]           ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|bgr_data[2][5]           ; Stuck at GND due to stuck port data_in ;
; random_number_position:irand|new_position[0..3]                    ; Lost fanout                            ;
; random_number_position:irand|random_num[0..3]                      ; Lost fanout                            ;
; spiTest:ispiTest|cs                                                ; Stuck at VCC due to stuck port data_in ;
; spiTest:ispiTest|received_i[0..31]                                 ; Stuck at GND due to stuck port clock   ;
; spiMessage                                                         ; Lost fanout                            ;
; spiTest:ispiTest|received_reg[0..3]                                ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[0][0][1]                        ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[0][1][1]                        ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[0][2][1]                        ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[1][0][1]                        ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[1][1][1]                        ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[1][2][1]                        ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[2][0][1]                        ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[2][1][1]                        ; Stuck at GND due to stuck port data_in ;
; actualizar:actualizarins|new_juego[2][2][1]                        ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|cuadrados:cuadrado|print ; Stuck at GND due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|bgr_data[2][7]           ; Stuck at VCC due to stuck port data_in ;
; vgaTest:vgaTestins|vga_controller:vga_ins|bgr_data[1][5]           ; Stuck at VCC due to stuck port data_in ;
; FSM_Gato:FSMins|state~4                                            ; Lost fanout                            ;
; FSM_Gato:FSMins|state~5                                            ; Lost fanout                            ;
; FSM_Gato:FSMins|state~6                                            ; Lost fanout                            ;
; FSM_Gato:FSMins|state.state3                                       ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 197                            ;                                        ;
+--------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                        ;
+------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; Register name                            ; Reason for Removal        ; Registers Removed due to This Register                                      ;
+------------------------------------------+---------------------------+-----------------------------------------------------------------------------+
; spiReset                                 ; Stuck at GND              ; spiTest:ispiTest|received_i[3], spiTest:ispiTest|received_i[2],             ;
;                                          ; due to stuck port data_in ; spiTest:ispiTest|received_i[4], spiTest:ispiTest|received_i[5],             ;
;                                          ;                           ; spiTest:ispiTest|received_i[6], spiTest:ispiTest|received_i[7],             ;
;                                          ;                           ; spiTest:ispiTest|received_i[8], spiTest:ispiTest|received_i[9],             ;
;                                          ;                           ; spiTest:ispiTest|received_i[10], spiTest:ispiTest|received_i[11],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[12], spiTest:ispiTest|received_i[13],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[14], spiTest:ispiTest|received_i[15],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[16], spiTest:ispiTest|received_i[17],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[18], spiTest:ispiTest|received_i[19],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[20], spiTest:ispiTest|received_i[21],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[22], spiTest:ispiTest|received_i[23],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[24], spiTest:ispiTest|received_i[25],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[26], spiTest:ispiTest|received_i[27],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[28], spiTest:ispiTest|received_i[29],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[30], spiTest:ispiTest|received_i[31],           ;
;                                          ;                           ; spiTest:ispiTest|received_i[1], spiTest:ispiTest|received_i[0], spiMessage, ;
;                                          ;                           ; spiTest:ispiTest|received_reg[3], spiTest:ispiTest|received_reg[2],         ;
;                                          ;                           ; spiTest:ispiTest|received_reg[1], spiTest:ispiTest|received_reg[0],         ;
;                                          ;                           ; actualizar:actualizarins|new_juego[0][0][1],                                ;
;                                          ;                           ; actualizar:actualizarins|new_juego[0][1][1],                                ;
;                                          ;                           ; actualizar:actualizarins|new_juego[0][2][1],                                ;
;                                          ;                           ; actualizar:actualizarins|new_juego[1][0][1],                                ;
;                                          ;                           ; actualizar:actualizarins|new_juego[1][1][1],                                ;
;                                          ;                           ; vgaTest:vgaTestins|vga_controller:vga_ins|cuadrados:cuadrado|print,         ;
;                                          ;                           ; vgaTest:vgaTestins|vga_controller:vga_ins|bgr_data[2][7],                   ;
;                                          ;                           ; vgaTest:vgaTestins|vga_controller:vga_ins|bgr_data[1][5]                    ;
; random_number_position:irand|position[0] ; Lost Fanouts              ; random_number_position:irand|new_position[0],                               ;
;                                          ;                           ; random_number_position:irand|random_num[0]                                  ;
; random_number_position:irand|position[1] ; Lost Fanouts              ; random_number_position:irand|new_position[1],                               ;
;                                          ;                           ; random_number_position:irand|random_num[1]                                  ;
; random_number_position:irand|position[2] ; Lost Fanouts              ; random_number_position:irand|new_position[2],                               ;
;                                          ;                           ; random_number_position:irand|random_num[2]                                  ;
; random_number_position:irand|position[3] ; Lost Fanouts              ; random_number_position:irand|new_position[3],                               ;
;                                          ;                           ; random_number_position:irand|random_num[3]                                  ;
+------------------------------------------+---------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 170   ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 129   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 52    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |main|vgaTest:vgaTestins|vga_controller:vga_ins|bgr_data[1][3] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |main|vgaTest:vgaTestins|vga_controller:vga_ins|bgr_data       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+------------------------------------------------------------------+
; Source assignments for vgaTest:vgaTestins|vga_controller:vga_ins ;
+---------------------------+-------+------+-----------------------+
; Assignment                ; Value ; From ; To                    ;
+---------------------------+-------+------+-----------------------+
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[0]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[0]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[18]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[18]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[17]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[17]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[16]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[16]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[15]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[15]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[14]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[14]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[13]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[13]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[12]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[12]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[11]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[11]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[10]            ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[10]            ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[9]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[9]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[8]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[8]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[7]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[7]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[6]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[6]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[5]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[5]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[4]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[4]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[3]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[3]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[2]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[2]             ;
; PRESERVE_REGISTER         ; on    ; -    ; H_Cont[1]             ;
; PRESERVE_FANOUT_FREE_NODE ; on    ; -    ; H_Cont[1]             ;
+---------------------------+-------+------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                 ;
+--------------------------------------+------------------------+----------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                               ;
; fractional_vco_multiplier            ; false                  ; String                                                               ;
; pll_type                             ; General                ; String                                                               ;
; pll_subtype                          ; General                ; String                                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                       ;
; operation_mode                       ; direct                 ; String                                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                                       ;
; data_rate                            ; 0                      ; Signed Integer                                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                       ;
; output_clock_frequency0              ; 16.000000 MHz          ; String                                                               ;
; phase_shift0                         ; 0 ps                   ; String                                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                               ;
; phase_shift1                         ; 0 ps                   ; String                                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                               ;
; phase_shift2                         ; 0 ps                   ; String                                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                               ;
; phase_shift3                         ; 0 ps                   ; String                                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                               ;
; phase_shift4                         ; 0 ps                   ; String                                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                               ;
; phase_shift5                         ; 0 ps                   ; String                                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                               ;
; phase_shift6                         ; 0 ps                   ; String                                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                               ;
; phase_shift7                         ; 0 ps                   ; String                                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                               ;
; phase_shift8                         ; 0 ps                   ; String                                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                               ;
; phase_shift9                         ; 0 ps                   ; String                                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                               ;
; phase_shift10                        ; 0 ps                   ; String                                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                               ;
; phase_shift11                        ; 0 ps                   ; String                                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                               ;
; phase_shift12                        ; 0 ps                   ; String                                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                               ;
; phase_shift13                        ; 0 ps                   ; String                                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                               ;
; phase_shift14                        ; 0 ps                   ; String                                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                               ;
; phase_shift15                        ; 0 ps                   ; String                                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                               ;
; phase_shift16                        ; 0 ps                   ; String                                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                               ;
; phase_shift17                        ; 0 ps                   ; String                                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                       ;
; clock_name_0                         ;                        ; String                                                               ;
; clock_name_1                         ;                        ; String                                                               ;
; clock_name_2                         ;                        ; String                                                               ;
; clock_name_3                         ;                        ; String                                                               ;
; clock_name_4                         ;                        ; String                                                               ;
; clock_name_5                         ;                        ; String                                                               ;
; clock_name_6                         ;                        ; String                                                               ;
; clock_name_7                         ;                        ; String                                                               ;
; clock_name_8                         ;                        ; String                                                               ;
; clock_name_global_0                  ; false                  ; String                                                               ;
; clock_name_global_1                  ; false                  ; String                                                               ;
; clock_name_global_2                  ; false                  ; String                                                               ;
; clock_name_global_3                  ; false                  ; String                                                               ;
; clock_name_global_4                  ; false                  ; String                                                               ;
; clock_name_global_5                  ; false                  ; String                                                               ;
; clock_name_global_6                  ; false                  ; String                                                               ;
; clock_name_global_7                  ; false                  ; String                                                               ;
; clock_name_global_8                  ; false                  ; String                                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                       ;
; pll_slf_rst                          ; false                  ; String                                                               ;
; pll_bw_sel                           ; low                    ; String                                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                               ;
+--------------------------------------+------------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spiTest:ispiTest|desclk16Mhz:idesclk16Mhz|desclk16Mhz_0002:desclk16mhz_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                             ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                           ;
; fractional_vco_multiplier            ; false                  ; String                                                                           ;
; pll_type                             ; General                ; String                                                                           ;
; pll_subtype                          ; General                ; String                                                                           ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                   ;
; operation_mode                       ; direct                 ; String                                                                           ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                   ;
; data_rate                            ; 0                      ; Signed Integer                                                                   ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                   ;
; output_clock_frequency0              ; 16.000000 MHz          ; String                                                                           ;
; phase_shift0                         ; 15625 ps               ; String                                                                           ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                           ;
; phase_shift1                         ; 0 ps                   ; String                                                                           ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                           ;
; phase_shift2                         ; 0 ps                   ; String                                                                           ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                           ;
; phase_shift3                         ; 0 ps                   ; String                                                                           ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                           ;
; phase_shift4                         ; 0 ps                   ; String                                                                           ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                           ;
; phase_shift5                         ; 0 ps                   ; String                                                                           ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                           ;
; phase_shift6                         ; 0 ps                   ; String                                                                           ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                           ;
; phase_shift7                         ; 0 ps                   ; String                                                                           ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                           ;
; phase_shift8                         ; 0 ps                   ; String                                                                           ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                           ;
; phase_shift9                         ; 0 ps                   ; String                                                                           ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                           ;
; phase_shift10                        ; 0 ps                   ; String                                                                           ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                           ;
; phase_shift11                        ; 0 ps                   ; String                                                                           ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                           ;
; phase_shift12                        ; 0 ps                   ; String                                                                           ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                           ;
; phase_shift13                        ; 0 ps                   ; String                                                                           ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                           ;
; phase_shift14                        ; 0 ps                   ; String                                                                           ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                           ;
; phase_shift15                        ; 0 ps                   ; String                                                                           ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                           ;
; phase_shift16                        ; 0 ps                   ; String                                                                           ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                   ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                           ;
; phase_shift17                        ; 0 ps                   ; String                                                                           ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                   ;
; clock_name_0                         ;                        ; String                                                                           ;
; clock_name_1                         ;                        ; String                                                                           ;
; clock_name_2                         ;                        ; String                                                                           ;
; clock_name_3                         ;                        ; String                                                                           ;
; clock_name_4                         ;                        ; String                                                                           ;
; clock_name_5                         ;                        ; String                                                                           ;
; clock_name_6                         ;                        ; String                                                                           ;
; clock_name_7                         ;                        ; String                                                                           ;
; clock_name_8                         ;                        ; String                                                                           ;
; clock_name_global_0                  ; false                  ; String                                                                           ;
; clock_name_global_1                  ; false                  ; String                                                                           ;
; clock_name_global_2                  ; false                  ; String                                                                           ;
; clock_name_global_3                  ; false                  ; String                                                                           ;
; clock_name_global_4                  ; false                  ; String                                                                           ;
; clock_name_global_5                  ; false                  ; String                                                                           ;
; clock_name_global_6                  ; false                  ; String                                                                           ;
; clock_name_global_7                  ; false                  ; String                                                                           ;
; clock_name_global_8                  ; false                  ; String                                                                           ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                   ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                   ;
; m_cnt_bypass_en                      ; false                  ; String                                                                           ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                           ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                   ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                   ;
; n_cnt_bypass_en                      ; false                  ; String                                                                           ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                           ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                           ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                           ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                           ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                           ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                           ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                           ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                           ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                           ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                           ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                           ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                           ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                           ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                           ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                           ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                           ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                           ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                           ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                           ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                           ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                           ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                           ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                           ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                           ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                           ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                           ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                           ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                           ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                           ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                           ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                           ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                           ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                           ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                           ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                           ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                   ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                   ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                           ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                           ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                           ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                   ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                   ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                   ;
; pll_slf_rst                          ; false                  ; String                                                                           ;
; pll_bw_sel                           ; low                    ; String                                                                           ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                           ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                   ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                   ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                   ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                   ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                           ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                           ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                           ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                           ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                           ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                   ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                           ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                           ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                           ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                           ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                           ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                           ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                   ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                           ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: second_clk:secs|second_clk_0002:second_clk_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                 ;
+--------------------------------------+------------------------+------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                               ;
; fractional_vco_multiplier            ; false                  ; String                                               ;
; pll_type                             ; General                ; String                                               ;
; pll_subtype                          ; General                ; String                                               ;
; number_of_clocks                     ; 1                      ; Signed Integer                                       ;
; operation_mode                       ; direct                 ; String                                               ;
; deserialization_factor               ; 4                      ; Signed Integer                                       ;
; data_rate                            ; 0                      ; Signed Integer                                       ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                       ;
; output_clock_frequency0              ; 2.000000 MHz           ; String                                               ;
; phase_shift0                         ; 0 ps                   ; String                                               ;
; duty_cycle0                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency1              ; 0 MHz                  ; String                                               ;
; phase_shift1                         ; 0 ps                   ; String                                               ;
; duty_cycle1                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency2              ; 0 MHz                  ; String                                               ;
; phase_shift2                         ; 0 ps                   ; String                                               ;
; duty_cycle2                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency3              ; 0 MHz                  ; String                                               ;
; phase_shift3                         ; 0 ps                   ; String                                               ;
; duty_cycle3                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency4              ; 0 MHz                  ; String                                               ;
; phase_shift4                         ; 0 ps                   ; String                                               ;
; duty_cycle4                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency5              ; 0 MHz                  ; String                                               ;
; phase_shift5                         ; 0 ps                   ; String                                               ;
; duty_cycle5                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency6              ; 0 MHz                  ; String                                               ;
; phase_shift6                         ; 0 ps                   ; String                                               ;
; duty_cycle6                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency7              ; 0 MHz                  ; String                                               ;
; phase_shift7                         ; 0 ps                   ; String                                               ;
; duty_cycle7                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency8              ; 0 MHz                  ; String                                               ;
; phase_shift8                         ; 0 ps                   ; String                                               ;
; duty_cycle8                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency9              ; 0 MHz                  ; String                                               ;
; phase_shift9                         ; 0 ps                   ; String                                               ;
; duty_cycle9                          ; 50                     ; Signed Integer                                       ;
; output_clock_frequency10             ; 0 MHz                  ; String                                               ;
; phase_shift10                        ; 0 ps                   ; String                                               ;
; duty_cycle10                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency11             ; 0 MHz                  ; String                                               ;
; phase_shift11                        ; 0 ps                   ; String                                               ;
; duty_cycle11                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency12             ; 0 MHz                  ; String                                               ;
; phase_shift12                        ; 0 ps                   ; String                                               ;
; duty_cycle12                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency13             ; 0 MHz                  ; String                                               ;
; phase_shift13                        ; 0 ps                   ; String                                               ;
; duty_cycle13                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency14             ; 0 MHz                  ; String                                               ;
; phase_shift14                        ; 0 ps                   ; String                                               ;
; duty_cycle14                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency15             ; 0 MHz                  ; String                                               ;
; phase_shift15                        ; 0 ps                   ; String                                               ;
; duty_cycle15                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency16             ; 0 MHz                  ; String                                               ;
; phase_shift16                        ; 0 ps                   ; String                                               ;
; duty_cycle16                         ; 50                     ; Signed Integer                                       ;
; output_clock_frequency17             ; 0 MHz                  ; String                                               ;
; phase_shift17                        ; 0 ps                   ; String                                               ;
; duty_cycle17                         ; 50                     ; Signed Integer                                       ;
; clock_name_0                         ;                        ; String                                               ;
; clock_name_1                         ;                        ; String                                               ;
; clock_name_2                         ;                        ; String                                               ;
; clock_name_3                         ;                        ; String                                               ;
; clock_name_4                         ;                        ; String                                               ;
; clock_name_5                         ;                        ; String                                               ;
; clock_name_6                         ;                        ; String                                               ;
; clock_name_7                         ;                        ; String                                               ;
; clock_name_8                         ;                        ; String                                               ;
; clock_name_global_0                  ; false                  ; String                                               ;
; clock_name_global_1                  ; false                  ; String                                               ;
; clock_name_global_2                  ; false                  ; String                                               ;
; clock_name_global_3                  ; false                  ; String                                               ;
; clock_name_global_4                  ; false                  ; String                                               ;
; clock_name_global_5                  ; false                  ; String                                               ;
; clock_name_global_6                  ; false                  ; String                                               ;
; clock_name_global_7                  ; false                  ; String                                               ;
; clock_name_global_8                  ; false                  ; String                                               ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; m_cnt_bypass_en                      ; false                  ; String                                               ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                       ;
; n_cnt_bypass_en                      ; false                  ; String                                               ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                               ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en0                     ; false                  ; String                                               ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                               ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en1                     ; false                  ; String                                               ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                               ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en2                     ; false                  ; String                                               ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                               ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en3                     ; false                  ; String                                               ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                               ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en4                     ; false                  ; String                                               ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                               ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en5                     ; false                  ; String                                               ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                               ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en6                     ; false                  ; String                                               ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                               ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en7                     ; false                  ; String                                               ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                               ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en8                     ; false                  ; String                                               ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                               ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en9                     ; false                  ; String                                               ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                               ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en10                    ; false                  ; String                                               ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                               ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en11                    ; false                  ; String                                               ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                               ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en12                    ; false                  ; String                                               ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                               ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en13                    ; false                  ; String                                               ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                               ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en14                    ; false                  ; String                                               ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                               ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en15                    ; false                  ; String                                               ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                               ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en16                    ; false                  ; String                                               ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                               ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                       ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                       ;
; c_cnt_bypass_en17                    ; false                  ; String                                               ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                               ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                               ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                       ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                       ;
; pll_vco_div                          ; 1                      ; Signed Integer                                       ;
; pll_slf_rst                          ; false                  ; String                                               ;
; pll_bw_sel                           ; low                    ; String                                               ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                               ;
; pll_cp_current                       ; 0                      ; Signed Integer                                       ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                       ;
; pll_fractional_division              ; 1                      ; Signed Integer                                       ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                       ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                               ;
; mimic_fbclk_type                     ; gclk                   ; String                                               ;
; pll_fbclk_mux_1                      ; glb                    ; String                                               ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                               ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                               ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                       ;
; refclk1_frequency                    ; 0 MHz                  ; String                                               ;
; pll_clkin_0_src                      ; clk_0                  ; String                                               ;
; pll_clkin_1_src                      ; clk_0                  ; String                                               ;
; pll_clk_loss_sw_en                   ; false                  ; String                                               ;
; pll_auto_clk_sw_en                   ; false                  ; String                                               ;
; pll_manu_clk_sw_en                   ; false                  ; String                                               ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                       ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                               ;
+--------------------------------------+------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaTest:vgaTestins ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                         ;
; VIDEO_H        ; 480   ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                         ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                       ;
; fractional_vco_multiplier            ; false                  ; String                                                       ;
; pll_type                             ; General                ; String                                                       ;
; pll_subtype                          ; General                ; String                                                       ;
; number_of_clocks                     ; 1                      ; Signed Integer                                               ;
; operation_mode                       ; direct                 ; String                                                       ;
; deserialization_factor               ; 4                      ; Signed Integer                                               ;
; data_rate                            ; 0                      ; Signed Integer                                               ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                               ;
; output_clock_frequency0              ; 25.000000 MHz          ; String                                                       ;
; phase_shift0                         ; 0 ps                   ; String                                                       ;
; duty_cycle0                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                       ;
; phase_shift1                         ; 0 ps                   ; String                                                       ;
; duty_cycle1                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                       ;
; phase_shift2                         ; 0 ps                   ; String                                                       ;
; duty_cycle2                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                       ;
; phase_shift3                         ; 0 ps                   ; String                                                       ;
; duty_cycle3                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                       ;
; phase_shift4                         ; 0 ps                   ; String                                                       ;
; duty_cycle4                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                       ;
; phase_shift5                         ; 0 ps                   ; String                                                       ;
; duty_cycle5                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                       ;
; phase_shift6                         ; 0 ps                   ; String                                                       ;
; duty_cycle6                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                       ;
; phase_shift7                         ; 0 ps                   ; String                                                       ;
; duty_cycle7                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                       ;
; phase_shift8                         ; 0 ps                   ; String                                                       ;
; duty_cycle8                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                       ;
; phase_shift9                         ; 0 ps                   ; String                                                       ;
; duty_cycle9                          ; 50                     ; Signed Integer                                               ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                       ;
; phase_shift10                        ; 0 ps                   ; String                                                       ;
; duty_cycle10                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                       ;
; phase_shift11                        ; 0 ps                   ; String                                                       ;
; duty_cycle11                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                       ;
; phase_shift12                        ; 0 ps                   ; String                                                       ;
; duty_cycle12                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                       ;
; phase_shift13                        ; 0 ps                   ; String                                                       ;
; duty_cycle13                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                       ;
; phase_shift14                        ; 0 ps                   ; String                                                       ;
; duty_cycle14                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                       ;
; phase_shift15                        ; 0 ps                   ; String                                                       ;
; duty_cycle15                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                       ;
; phase_shift16                        ; 0 ps                   ; String                                                       ;
; duty_cycle16                         ; 50                     ; Signed Integer                                               ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                       ;
; phase_shift17                        ; 0 ps                   ; String                                                       ;
; duty_cycle17                         ; 50                     ; Signed Integer                                               ;
; clock_name_0                         ;                        ; String                                                       ;
; clock_name_1                         ;                        ; String                                                       ;
; clock_name_2                         ;                        ; String                                                       ;
; clock_name_3                         ;                        ; String                                                       ;
; clock_name_4                         ;                        ; String                                                       ;
; clock_name_5                         ;                        ; String                                                       ;
; clock_name_6                         ;                        ; String                                                       ;
; clock_name_7                         ;                        ; String                                                       ;
; clock_name_8                         ;                        ; String                                                       ;
; clock_name_global_0                  ; false                  ; String                                                       ;
; clock_name_global_1                  ; false                  ; String                                                       ;
; clock_name_global_2                  ; false                  ; String                                                       ;
; clock_name_global_3                  ; false                  ; String                                                       ;
; clock_name_global_4                  ; false                  ; String                                                       ;
; clock_name_global_5                  ; false                  ; String                                                       ;
; clock_name_global_6                  ; false                  ; String                                                       ;
; clock_name_global_7                  ; false                  ; String                                                       ;
; clock_name_global_8                  ; false                  ; String                                                       ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                               ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                               ;
; m_cnt_bypass_en                      ; false                  ; String                                                       ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                       ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                               ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                               ;
; n_cnt_bypass_en                      ; false                  ; String                                                       ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                       ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en0                     ; false                  ; String                                                       ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                       ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en1                     ; false                  ; String                                                       ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                       ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en2                     ; false                  ; String                                                       ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                       ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en3                     ; false                  ; String                                                       ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                       ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en4                     ; false                  ; String                                                       ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                       ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en5                     ; false                  ; String                                                       ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                       ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en6                     ; false                  ; String                                                       ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                       ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en7                     ; false                  ; String                                                       ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                       ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en8                     ; false                  ; String                                                       ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                       ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en9                     ; false                  ; String                                                       ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                       ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en10                    ; false                  ; String                                                       ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                       ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en11                    ; false                  ; String                                                       ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                       ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en12                    ; false                  ; String                                                       ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                       ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en13                    ; false                  ; String                                                       ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                       ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en14                    ; false                  ; String                                                       ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                       ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en15                    ; false                  ; String                                                       ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                       ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en16                    ; false                  ; String                                                       ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                       ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                               ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                               ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                               ;
; c_cnt_bypass_en17                    ; false                  ; String                                                       ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                       ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                       ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                               ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                               ;
; pll_vco_div                          ; 1                      ; Signed Integer                                               ;
; pll_slf_rst                          ; false                  ; String                                                       ;
; pll_bw_sel                           ; low                    ; String                                                       ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                       ;
; pll_cp_current                       ; 0                      ; Signed Integer                                               ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                               ;
; pll_fractional_division              ; 1                      ; Signed Integer                                               ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                               ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                       ;
; mimic_fbclk_type                     ; gclk                   ; String                                                       ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                       ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                       ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                       ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                               ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                       ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                       ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                       ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                       ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                       ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                       ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                               ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                       ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                       ;
+--------------------------------------+------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_controller:vga_ins ;
+-------------------+-------+------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                       ;
+-------------------+-------+------------------------------------------------------------+
; VIDEO_W           ; 640   ; Signed Integer                                             ;
; VIDEO_H           ; 480   ; Signed Integer                                             ;
; line_W            ; 10    ; Signed Integer                                             ;
; vertical_margin   ; 20    ; Signed Integer                                             ;
; horizontal_margin ; 20    ; Signed Integer                                             ;
+-------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_controller:vga_ins|video_sync_generator:LTM_ins ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; hori_line      ; 800   ; Signed Integer                                                                             ;
; hori_back      ; 144   ; Signed Integer                                                                             ;
; hori_front     ; 16    ; Signed Integer                                                                             ;
; vert_line      ; 525   ; Signed Integer                                                                             ;
; vert_back      ; 34    ; Signed Integer                                                                             ;
; vert_front     ; 11    ; Signed Integer                                                                             ;
; H_sync_cycle   ; 96    ; Signed Integer                                                                             ;
; V_sync_cycle   ; 2     ; Signed Integer                                                                             ;
; H_BLANK        ; 112   ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_controller:vga_ins|equis:equi ;
+----------------+-------+--------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                     ;
+----------------+-------+--------------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                           ;
; VIDEO_H        ; 480   ; Signed Integer                                                           ;
+----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vgaTest:vgaTestins|vga_controller:vga_ins|cuadrados:cuadrado ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; VIDEO_W        ; 640   ; Signed Integer                                                                   ;
; VIDEO_H        ; 480   ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2to1:nuevo_mux ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; N              ; 4     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 4              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------+
; Port Connectivity Checks: "mux2to1:nuevo_mux" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; s[2..1] ; Input ; Info     ; Stuck at GND     ;
+---------+-------+----------+------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "vgaTest:vgaTestins|vga_pll:u1" ;
+--------+--------+----------+------------------------------+
; Port   ; Type   ; Severity ; Details                      ;
+--------+--------+----------+------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected       ;
+--------+--------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "second_clk:secs"                                                                      ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FSM_Gato:FSMins"                                                                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Gano      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Reiniciar ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; random    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "spiTest:ispiTest|desclk16Mhz:idesclk16Mhz" ;
+--------+--------+----------+------------------------------------------+
; Port   ; Type   ; Severity ; Details                                  ;
+--------+--------+----------+------------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                   ;
+--------+--------+----------+------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "spiTest:ispiTest|clk16Mhz:iclk16Mhz" ;
+--------+--------+----------+------------------------------------+
; Port   ; Type   ; Severity ; Details                            ;
+--------+--------+----------+------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected             ;
+--------+--------+----------+------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 170                         ;
;     CLR               ; 38                          ;
;     CLR SCLR          ; 49                          ;
;     ENA               ; 8                           ;
;     ENA CLR SCLR      ; 42                          ;
;     ENA SCLR          ; 2                           ;
;     SLD               ; 1                           ;
;     plain             ; 30                          ;
; arriav_lcell_comb     ; 259                         ;
;     arith             ; 109                         ;
;         1 data inputs ; 108                         ;
;         2 data inputs ; 1                           ;
;     extend            ; 4                           ;
;         7 data inputs ; 4                           ;
;     normal            ; 141                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 47                          ;
;         5 data inputs ; 31                          ;
;         6 data inputs ; 37                          ;
;     shared            ; 5                           ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
; boundary_port         ; 60                          ;
; generic_pll           ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.84                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Thu Oct 03 03:34:24 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tictac -c tictac
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file todolleno_tb.sv
    Info (12023): Found entity 1: todoLleno_tb File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/todoLleno_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.sv
    Info (12023): Found entity 1: mux2to1 File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/mux2to1.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switches_tb.sv
    Info (12023): Found entity 1: switches_tb File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/switches_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file switches.sv
    Info (12023): Found entity 1: switches File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/switches.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file spitestbench.sv
    Info (12023): Found entity 1: spiTestBench File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/spiTestBench.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file equis.sv
    Info (12023): Found entity 1: equis File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/equis.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cuadrados.sv
    Info (12023): Found entity 1: cuadrados File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cuadrados.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgatestbench.sv
    Info (12023): Found entity 1: vgaTestBench File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTestBench.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file video_sync_generator.sv
    Info (12023): Found entity 1: video_sync_generator File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vgatest.sv
    Info (12023): Found entity 1: vgaTest File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file valido_tb.sv
    Info (12023): Found entity 1: valido_tb File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file valido.sv
    Info (12023): Found entity 1: valido File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/valido.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tresenfila_tb.sv
    Info (12023): Found entity 1: TresenFila_tb File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tresenfila.sv
    Info (12023): Found entity 1: TresenFila File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/TresenFila.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsm_gato.sv
    Info (12023): Found entity 1: FSM_Gato File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cronometer_tb.sv
    Info (12023): Found entity 1: cronometer_tb File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file cronometer.sv
    Info (12023): Found entity 1: cronometer File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll/vga_pll_0002.v
    Info (12023): Found entity 1: vga_pll_0002 File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file second_clk.v
    Info (12023): Found entity 1: second_clk File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file second_clk/second_clk_0002.v
    Info (12023): Found entity 1: second_clk_0002 File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file main.sv
    Info (12023): Found entity 1: main File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file actualizar.sv
    Info (12023): Found entity 1: actualizar File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_actualizar.sv
    Info (12023): Found entity 1: tb_actualizar File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/tb_actualizar.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clk16mhz.v
    Info (12023): Found entity 1: clk16Mhz File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file clk16mhz/clk16mhz_0002.v
    Info (12023): Found entity 1: clk16Mhz_0002 File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz/clk16Mhz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file spitest.sv
    Info (12023): Found entity 1: spiTest File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/spiTest.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file desclk16mhz.v
    Info (12023): Found entity 1: desclk16Mhz File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file desclk16mhz/desclk16mhz_0002.v
    Info (12023): Found entity 1: desclk16Mhz_0002 File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz/desclk16Mhz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file todolleno.sv
    Info (12023): Found entity 1: todoLleno File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/todoLleno.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file maintb.sv
    Info (12023): Found entity 1: maintb File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/maintb.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file random_number_position.sv
    Info (12023): Found entity 1: random_number_position File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/random_number_position.sv Line: 1
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at main.sv(226): object "s" assigned a value but never read File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 226
Warning (10230): Verilog HDL assignment warning at main.sv(240): truncated value with size 32 to match size of target (4) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 240
Warning (10230): Verilog HDL assignment warning at main.sv(241): truncated value with size 32 to match size of target (4) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 241
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "old_juego" into its bus
Info (12128): Elaborating entity "switches" for hierarchy "switches:iswitches" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 46
Warning (10230): Verilog HDL assignment warning at switches.sv(14): truncated value with size 32 to match size of target (4) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/switches.sv Line: 14
Info (12128): Elaborating entity "spiTest" for hierarchy "spiTest:ispiTest" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 80
Info (12128): Elaborating entity "clk16Mhz" for hierarchy "spiTest:ispiTest|clk16Mhz:iclk16Mhz" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/spiTest.sv Line: 24
Info (12128): Elaborating entity "clk16Mhz_0002" for hierarchy "spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst|altera_pll:altera_pll_i" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz/clk16Mhz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst|altera_pll:altera_pll_i" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz/clk16Mhz_0002.v Line: 85
Info (12133): Instantiated megafunction "spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/clk16Mhz/clk16Mhz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "16.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "desclk16Mhz" for hierarchy "spiTest:ispiTest|desclk16Mhz:idesclk16Mhz" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/spiTest.sv Line: 32
Info (12128): Elaborating entity "desclk16Mhz_0002" for hierarchy "spiTest:ispiTest|desclk16Mhz:idesclk16Mhz|desclk16Mhz_0002:desclk16mhz_inst" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "spiTest:ispiTest|desclk16Mhz:idesclk16Mhz|desclk16Mhz_0002:desclk16mhz_inst|altera_pll:altera_pll_i" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz/desclk16Mhz_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "spiTest:ispiTest|desclk16Mhz:idesclk16Mhz|desclk16Mhz_0002:desclk16mhz_inst|altera_pll:altera_pll_i" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz/desclk16Mhz_0002.v Line: 85
Info (12133): Instantiated megafunction "spiTest:ispiTest|desclk16Mhz:idesclk16Mhz|desclk16Mhz_0002:desclk16mhz_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/desclk16Mhz/desclk16Mhz_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "16.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "15625 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "todoLleno" for hierarchy "todoLleno:itodoLleno" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 89
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "juego" into its bus
Info (12128): Elaborating entity "FSM_Gato" for hierarchy "FSM_Gato:FSMins" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 121
Warning (10230): Verilog HDL assignment warning at FSM_Gato.sv(168): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/FSM_Gato.sv Line: 168
Info (12128): Elaborating entity "TresenFila" for hierarchy "TresenFila:TresenFilains" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 130
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_juego" into its bus
Info (12128): Elaborating entity "second_clk" for hierarchy "second_clk:secs" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 145
Info (12128): Elaborating entity "second_clk_0002" for hierarchy "second_clk:secs|second_clk_0002:second_clk_inst" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "second_clk:secs|second_clk_0002:second_clk_inst|altera_pll:altera_pll_i" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "second_clk:secs|second_clk_0002:second_clk_inst|altera_pll:altera_pll_i" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.v Line: 85
Info (12133): Instantiated megafunction "second_clk:secs|second_clk_0002:second_clk_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/second_clk/second_clk_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "2.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "cronometer" for hierarchy "cronometer:cronometerins" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 154
Warning (10230): Verilog HDL assignment warning at cronometer.sv(19): truncated value with size 32 to match size of target (4) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/cronometer.sv Line: 19
Info (12128): Elaborating entity "valido" for hierarchy "valido:validoins" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 164
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "juego" into its bus
Info (12128): Elaborating entity "actualizar" for hierarchy "actualizar:actualizarins" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 188
Warning (10230): Verilog HDL assignment warning at actualizar.sv(33): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 33
Warning (10230): Verilog HDL assignment warning at actualizar.sv(34): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 34
Warning (10230): Verilog HDL assignment warning at actualizar.sv(35): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 35
Warning (10230): Verilog HDL assignment warning at actualizar.sv(36): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 36
Warning (10230): Verilog HDL assignment warning at actualizar.sv(37): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 37
Warning (10230): Verilog HDL assignment warning at actualizar.sv(38): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 38
Warning (10230): Verilog HDL assignment warning at actualizar.sv(39): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 39
Warning (10230): Verilog HDL assignment warning at actualizar.sv(40): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 40
Warning (10230): Verilog HDL assignment warning at actualizar.sv(41): truncated value with size 32 to match size of target (2) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/actualizar.sv Line: 41
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "new_juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "juego_temporal" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "new_juego" into its bus
Info (12128): Elaborating entity "vgaTest" for hierarchy "vgaTest:vgaTestins" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 209
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz_juego" into its bus
Info (12128): Elaborating entity "vga_pll" for hierarchy "vgaTest:vgaTestins|vga_pll:u1" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTest.sv Line: 30
Info (12128): Elaborating entity "vga_pll_0002" for hierarchy "vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.v Line: 85
Info (12133): Instantiated megafunction "vgaTest:vgaTestins|vga_pll:u1|vga_pll_0002:vga_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_pll/vga_pll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vgaTest:vgaTestins|vga_controller:vga_ins" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vgaTest.sv Line: 41
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(59): truncated value with size 32 to match size of target (19) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv Line: 59
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(202): truncated value with size 32 to match size of target (19) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv Line: 202
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (12128): Elaborating entity "video_sync_generator" for hierarchy "vgaTest:vgaTestins|vga_controller:vga_ins|video_sync_generator:LTM_ins" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv Line: 39
Warning (10230): Verilog HDL assignment warning at video_sync_generator.sv(82): truncated value with size 32 to match size of target (10) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv Line: 82
Warning (10230): Verilog HDL assignment warning at video_sync_generator.sv(85): truncated value with size 32 to match size of target (11) File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/video_sync_generator.sv Line: 85
Info (12128): Elaborating entity "equis" for hierarchy "vgaTest:vgaTestins|vga_controller:vga_ins|equis:equi" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv Line: 89
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (12128): Elaborating entity "cuadrados" for hierarchy "vgaTest:vgaTestins|vga_controller:vga_ins|cuadrados:cuadrado" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/vga_controller.sv Line: 97
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "matriz" into its bus
Info (12128): Elaborating entity "random_number_position" for hierarchy "random_number_position:irand" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 217
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "juego" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "juego" into its bus
Info (12128): Elaborating entity "mux2to1" for hierarchy "mux2to1:nuevo_mux" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 234
Warning (12125): Using design file sevensegmentdisplay.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SevenSegmentDisplay File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/sevensegmentdisplay.sv Line: 1
Info (12128): Elaborating entity "SevenSegmentDisplay" for hierarchy "SevenSegmentDisplay:seven1" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 243
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "spiTest:ispiTest|desclk16Mhz:idesclk16Mhz|desclk16Mhz_0002:desclk16mhz_inst|altera_pll:altera_pll_i|outclk_wire[0]" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 240
Info (12130): Elaborated megafunction instantiation "lpm_divide:Mod0" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 240
Info (12133): Instantiated megafunction "lpm_divide:Mod0" with the following parameter: File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 240
    Info (12134): Parameter "LPM_WIDTHN" = "4"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf
    Info (12023): Found entity 1: lpm_divide_42m File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/db/lpm_divide_42m.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_7kh File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/db/sign_div_unsign_7kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kse.tdf
    Info (12023): Found entity 1: alt_u_div_kse File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/db/alt_u_div_kse.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 11
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 11
    Warning (13410): Pin "VGA_B[7]" is stuck at VCC File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 11
    Warning (13410): Pin "VGA_G[5]" is stuck at VCC File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 12
    Warning (13410): Pin "MOSI" is stuck at GND File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 21
    Warning (13410): Pin "CS" is stuck at VCC File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 23
    Warning (13410): Pin "display2[1]" is stuck at GND File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 29
    Warning (13410): Pin "display2[2]" is stuck at GND File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 29
    Warning (13410): Pin "display2[6]" is stuck at VCC File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 29
Info (286030): Timing-Driven Synthesis is running
Info (17049): 16 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance spiTest:ispiTest|clk16Mhz:iclk16Mhz|clk16Mhz_0002:clk16mhz_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "MISO" File: C:/Users/josea/Documents/SystemVerilog/crodriguez_jarroyo_nvargas_digital_design_lab_2024/labTRES/main.sv Line: 20
Info (21057): Implemented 342 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 46 output pins
    Info (21061): Implemented 279 logic cells
    Info (21065): Implemented 3 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 4891 megabytes
    Info: Processing ended: Thu Oct 03 03:34:33 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:03


