;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit immGen : 
  module immGen : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip ins : UInt<32>, flip pc : UInt<32>, S : SInt<32>, sb : SInt<32>, i : SInt<32>, uj : SInt<32>, u : SInt<32>}
    
    node imm31 = bits(io.ins, 31, 31) @[immGen.scala 15:21]
    node imm30 = bits(io.ins, 30, 25) @[immGen.scala 16:21]
    node imm24 = bits(io.ins, 24, 21) @[immGen.scala 17:21]
    node imm20 = bits(io.ins, 20, 20) @[immGen.scala 18:21]
    node imm19 = bits(io.ins, 19, 12) @[immGen.scala 19:21]
    node imm11 = bits(io.ins, 11, 8) @[immGen.scala 20:21]
    node imm7 = bits(io.ins, 7, 7) @[immGen.scala 21:20]
    node _T_19 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_22 = mux(_T_19, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node _T_23 = cat(imm11, imm7) @[Cat.scala 30:58]
    node _T_24 = cat(_T_22, imm31) @[Cat.scala 30:58]
    node _T_25 = cat(_T_24, imm30) @[Cat.scala 30:58]
    node _T_26 = cat(_T_25, _T_23) @[Cat.scala 30:58]
    node _T_27 = asSInt(_T_26) @[immGen.scala 23:54]
    io.S <= _T_27 @[immGen.scala 23:8]
    node _T_28 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_31 = mux(_T_28, UInt<20>("h0fffff"), UInt<20>("h00")) @[Bitwise.scala 72:12]
    node _T_32 = cat(imm24, imm20) @[Cat.scala 30:58]
    node _T_33 = cat(_T_31, imm31) @[Cat.scala 30:58]
    node _T_34 = cat(_T_33, imm30) @[Cat.scala 30:58]
    node _T_35 = cat(_T_34, _T_32) @[Cat.scala 30:58]
    node _T_36 = asSInt(_T_35) @[immGen.scala 24:55]
    io.i <= _T_36 @[immGen.scala 24:8]
    node _T_37 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_40 = mux(_T_37, UInt<19>("h07ffff"), UInt<19>("h00")) @[Bitwise.scala 72:12]
    node _T_42 = cat(imm30, imm11) @[Cat.scala 30:58]
    node _T_43 = cat(_T_42, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_44 = cat(_T_40, imm31) @[Cat.scala 30:58]
    node _T_45 = cat(_T_44, imm7) @[Cat.scala 30:58]
    node _T_46 = cat(_T_45, _T_43) @[Cat.scala 30:58]
    node _T_47 = add(_T_46, io.pc) @[immGen.scala 25:60]
    node _T_48 = tail(_T_47, 1) @[immGen.scala 25:60]
    node _T_49 = asSInt(_T_48) @[immGen.scala 25:69]
    io.sb <= _T_49 @[immGen.scala 25:9]
    node _T_54 = mux(UInt<1>("h00"), UInt<12>("h0fff"), UInt<12>("h00")) @[Bitwise.scala 72:12]
    node _T_55 = cat(imm24, imm20) @[Cat.scala 30:58]
    node _T_56 = cat(_T_55, imm19) @[Cat.scala 30:58]
    node _T_57 = cat(_T_54, imm31) @[Cat.scala 30:58]
    node _T_58 = cat(_T_57, imm30) @[Cat.scala 30:58]
    node _T_59 = cat(_T_58, _T_56) @[Cat.scala 30:58]
    node _T_61 = dshl(_T_59, UInt<4>("h0c")) @[immGen.scala 26:60]
    node _T_62 = asSInt(_T_61) @[immGen.scala 26:69]
    io.u <= _T_62 @[immGen.scala 26:8]
    node _T_63 = bits(imm31, 0, 0) @[Bitwise.scala 72:15]
    node _T_66 = mux(_T_63, UInt<11>("h07ff"), UInt<11>("h00")) @[Bitwise.scala 72:12]
    node _T_68 = cat(imm30, imm24) @[Cat.scala 30:58]
    node _T_69 = cat(_T_68, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_70 = cat(imm19, imm20) @[Cat.scala 30:58]
    node _T_71 = cat(_T_66, imm31) @[Cat.scala 30:58]
    node _T_72 = cat(_T_71, _T_70) @[Cat.scala 30:58]
    node _T_73 = cat(_T_72, _T_69) @[Cat.scala 30:58]
    node _T_74 = add(_T_73, io.pc) @[immGen.scala 27:67]
    node _T_75 = tail(_T_74, 1) @[immGen.scala 27:67]
    node _T_76 = asSInt(_T_75) @[immGen.scala 27:76]
    io.uj <= _T_76 @[immGen.scala 27:9]
    
