<HTML>
<HEAD><TITLE>I/O Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Top"></A><B><U><big>I/O Timing Report</big></U></B>
WARNING - blank_trb3_periph_blank.prf(1700): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
68 potential circuit loops found in timing analysis.
Loading design for application iotiming from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 9
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - iotiming: blank_trb3_periph_blank.prf(1700): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Loading design for application iotiming from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: M
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - iotiming: blank_trb3_periph_blank.prf(1700): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
// Design: trb3_periph_blank
// Package: FPBGA672
// ncd File: blank_trb3_periph_blank.ncd
// Version: Diamond (64-bit) 3.10.0.111.2
// Written on Thu Apr 28 16:16:53 2022
// M: Minimum Performance Grade
// iotiming blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf -gui -msgset C:/Users/musefpgawin/Trigger/MUSEtrigger__SmallBMbars_Shraddha/project/promote.xml

I/O Timing Report (All units are in ns)

Worst Case Results across Performance Grades (M, 9, 8):

// Input Setup and Hold Times

Port          Clock          Edge  Setup Performance_Grade  Hold Performance_Grade
----------------------------------------------------------------------
CODE_LINE[0]  CLK_GPLL_RIGHT R     4.917      8      -1.458     M
CODE_LINE[1]  CLK_GPLL_RIGHT R     4.549      8      -1.316     M
FLASH_DOUT    CLK_GPLL_RIGHT R     3.802      8       2.714     8
FPGA5_COMM[0] CLK_GPLL_RIGHT R     3.505      8      -0.979     M
INP[0]        CLK_GPLL_RIGHT R     9.629      8      -1.275     M
INP[10]       CLK_GPLL_RIGHT R    11.669      8      -1.922     M
INP[11]       CLK_GPLL_RIGHT R    11.032      8      -1.760     M
INP[12]       CLK_GPLL_RIGHT R    10.291      8      -1.106     M
INP[13]       CLK_GPLL_RIGHT R    10.262      8      -1.255     M
INP[14]       CLK_GPLL_RIGHT R     9.401      8      -1.348     M
INP[15]       CLK_GPLL_RIGHT R     9.587      8      -1.461     M
INP[16]       CLK_GPLL_RIGHT R    12.014      8      -2.231     M
INP[17]       CLK_GPLL_RIGHT R    12.166      8      -2.386     M
INP[18]       CLK_GPLL_RIGHT R    11.000      8      -2.046     M
INP[19]       CLK_GPLL_RIGHT R    11.615      8      -1.970     M
INP[1]        CLK_GPLL_RIGHT R    10.098      8      -1.286     M
INP[20]       CLK_GPLL_RIGHT R    11.327      8      -1.783     M
INP[21]       CLK_GPLL_RIGHT R    11.919      8      -1.995     M
INP[22]       CLK_GPLL_RIGHT R     9.071      8      -1.442     M
INP[23]       CLK_GPLL_RIGHT R     9.014      8      -1.185     M
INP[24]       CLK_GPLL_RIGHT R    11.079      8      -1.631     M
INP[25]       CLK_GPLL_RIGHT R    10.292      8      -1.412     M
INP[26]       CLK_GPLL_RIGHT R     9.963      8      -1.313     M
INP[27]       CLK_GPLL_RIGHT R     9.665      8      -1.375     M
INP[28]       CLK_GPLL_RIGHT R    10.824      8      -1.422     M
INP[29]       CLK_GPLL_RIGHT R    10.873      8      -1.231     M
INP[2]        CLK_GPLL_RIGHT R    10.275      8      -1.409     M
INP[30]       CLK_GPLL_RIGHT R    11.069      8      -1.129     M
INP[31]       CLK_GPLL_RIGHT R    12.062      8      -2.021     M
INP[3]        CLK_GPLL_RIGHT R    10.423      8      -1.335     M
INP[4]        CLK_GPLL_RIGHT R     9.849      8      -1.221     M
INP[5]        CLK_GPLL_RIGHT R    10.213      8      -1.357     M
INP[6]        CLK_GPLL_RIGHT R    10.334      8      -1.898     M
INP[7]        CLK_GPLL_RIGHT R    11.918      8      -1.976     M
INP[8]        CLK_GPLL_RIGHT R    10.862      8      -1.718     M
INP[9]        CLK_GPLL_RIGHT R    10.627      8      -1.805     M
TEMPSENS      CLK_GPLL_RIGHT R     5.061      8      -0.388     M
TEST_LINE[5]  CLK_GPLL_RIGHT R     4.931      8      -1.495     M
TRIGGER_LEFT  CLK_GPLL_RIGHT R     2.345      8      -0.582     M


// Clock to Output Delay

Port           Clock          Edge  Max_Delay Performance_Grade  Min_Delay Performance_Grade
------------------------------------------------------------------------
FLASH_CLK      CLK_GPLL_RIGHT R    10.810         8        4.547          M
FLASH_CS       CLK_GPLL_RIGHT R    11.665         8        4.678          M
FLASH_DIN      CLK_GPLL_RIGHT R    10.604         8        4.793          M
FPGA5_COMM[10] CLK_GPLL_RIGHT R    18.898         8        5.810          M
FPGA5_COMM[2]  CLK_GPLL_RIGHT R    10.254         8        4.757          M
FPGA5_COMM[7]  CLK_GPLL_RIGHT R    19.060         8        5.898          M
FPGA5_COMM[8]  CLK_GPLL_RIGHT R    19.093         8        5.868          M
FPGA5_COMM[9]  CLK_GPLL_RIGHT R    18.858         8        5.854          M
OUT_pA[0]      CLK_GPLL_RIGHT R    11.405         8        3.633          M
PROGRAMN       CLK_GPLL_RIGHT R    10.700         8        5.114          M
TEMPSENS       CLK_GPLL_RIGHT R     8.886         8        4.108          M
TEST_LINE[2]   CLK_GPLL_RIGHT R    13.048         8        5.745          M
TEST_LINE[3]   CLK_GPLL_RIGHT R    12.577         8        5.644          M
TEST_LINE[4]   CLK_GPLL_RIGHT R    12.583         8        5.112          M
WARNING: you must also run trce with hold speed: 8



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
