Amit Agarwal , Bipul C. Paul , Hamid Mahmoodi , Animesh Datta , Kaushik Roy, A process-tolerant cache architecture for improved yield in nanoscale technologies, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.13 n.1, p.27-38, January 2005[doi>10.1109/TVLSI.2004.840407]
Mahmoud Bennaser , Yao Guo , Csaba Andras Mortiz, Designing Memory Subsystems Resilient to Process Variations, Proceedings of the IEEE Computer Society Annual Symposium on VLSI, p.357-363, March 09-11, 2007[doi>10.1109/ISVLSI.2007.40]
Chen, Z., Appenzeller, J., Lin, Y., Sippel-Oakley, J., Rinzler, A. G., Tang, J., Wind, S. J., Solomon, P. M., and Avouris, P. 2006. An integrated logic circuit assembled on a single carbon nanotube.Science 311, 5768, 1735.
Cheng, J., Ross, C., Smith, H., and Thomas, E. 2006. Templated self-assembly of block copolymers: Top-down helps bottom-up.Adv. Mater. 18, 19, 2505--2521.
Collier, C. P., Wong, E. W., Belohradsk, M., Raymo, F. M., Stoddart, J. F., Kuekes, P. J., Williams, R. S., and Heath, J. R. 1999. Electronically configurable molecular-based logic gates.Science 285, 5426, 391--394.
Cui, Y., Duan, X., Hu, J., and Lieber, C. M. 2000. Doping and electrical transport in silicon nanowires.J. Phys. Chem. B 104, 22, 5213--5216.
Cui, Y., Lauhon, L. J., Gudiksen, M. S., Wang, J., and Lieber, C. M. 2001. Diameter-controlled synthesis of single-crystal silicon nanowires.Appl. Phys. Lett. 78, 15, 2214.
Gojman, B. and DeHon, A. 2009. VMATCH: Using logical variation to counteract physical variation in bottom-up, nanoscale systems. InProceedings of the International Conference on Field-Programmable Technology. 78--87.
He, R., Gao, D., Fan, R., Hochbaum, A. I., Carraro, C., Maboudian, R., and Yang, P. 2005. Si nanowire bridges in microtrenches: Integration of growth into device fabrication.Adv. Mater. 17, 17, 2098--2102.
Heath, J. R. 2008. Superlattice nanowire pattern transfer (SNAP).Acc. Chem. Res. 41, 12, 1609--1617.
Humenay, E., Tarjan, D., and Skadron, K. 2006. Impact of parameter variations on multi-core chips. InProceedings of the Workshop on Architectural Support for Gigascale Integration.
ITRS. 2009a. International technology roadmap for semiconductors. Table lith3.
ITRS. 2009b. International technology roadmap for semiconductors. Table lith5b.
Liu, Y., Chung, J., Liu, W. K., and Ruoff, R. S. 2006. Dielectrophoretic assembly of nanowires.J. Phys. Chem. B 110, 29, 14098--14106.
Lu, W. and Lieber, C. M. 2006. Semiconductor nanowires.J. Phys. D: Appl. Phys. 39, 21, R387--R406.
McNeill, D. W., Bhattacharya, S., Wadsworth, H., Ruddell, F. H., Mitchell, S. J. N., Armstrong, B. M., and Gamble, H. S. 2007. Atomic layer deposition of hafnium oxide dielectrics on silicon and germanium substrates.J. Mater. Sci.: Mater. Electron. 19, 2, 119--123.
Mehrotra, S. R. and Roenker, K. 2007. Process variation study for silicon nanowire transistors. InProceedings of the IEEE Workshop on Microelectronics and Electron Devices. 40--41.
Melosh, N. A., Boukai, A., Diana, F., Gerardot, B., Badolato, A., Petroff, P. M., and Heath, J. R. 2003. Ultrahigh-Density nanowire lattices and circuits.Science 300, 5616, 112--115.
Moritz, C. A., Narayanan, P., and Chui, C. O. 2011. Nanoscale application-specific integrated circuits. InNanoelectronic Circuit Design, N. K. Jha and D. Chen Eds., Springer, 215--275.
Moritz, C., Wang, T., Narayanan, P., Leuchtenburg, M., Guo, Y., Dezan, C., and Bennaser, M. 2007. Fault-tolerant nanoscale processors on semiconductor nanowire grids.IEEE Trans. Circ. Syst. Regul. Pap. 54, 11, 2422--2437.
Pritish Narayanan , Michael Leuchtenburg , Teng Wang , Csaba Andras Moritz, CMOS Control Enabled Single-Type FET NASIC, Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, p.191-196, April 07-09, 2008[doi>10.1109/ISVLSI.2008.92]
Pritish Narayanan , Csaba Andras Moritz , Kyoung Won Park , Chi On Chui, Validating cascading of crossbar circuits with an integrated device-circuit exploration, Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, p.37-42, July 30-31, 2009[doi>10.1109/NANOARCH.2009.5226357]
Narayanan, P., Park, K. W., Chui, C. O., and Moritz, C. 2009b. Manufacturing pathway and associated challenges for nanoscale computational systems. InProceedings of the 9th IEEE Conference on Nanotechnology. 119--122.
Park, W. I., Zheng, G., Jiang, X., Tian, B., and Lieber, C. M. 2008. Controlled synthesis of Millimeter-Long silicon nanowires with uniform electronic properties.Nano Lett. 8, 9, 3004--3009.
Picciotto, C., Gao, J., Yu, Z., and Wu, W. 2009. Alignment for imprint lithography using nDSE and shallow molds.Nanotechnology 20, 25, 255--304.
Ritala, M. and Leskela, M. 2004. Atomic layer deposition.High-K Gate Dielecrics, 17--64.
Shan, Y. and Fonash, S. J. 2008. Self-assembling silicon nanowires for device applications using the nanochannel-guided grow-in-place approach.ACS Nano 2, 3, 429--434.
Shin, K.-S. and Chui, C. O. 2011. Aligned assembly of nanowire arrays with intrinsic control. InProceedings of the TMS Emerging Materials Conference.
Snider, G. S. and Williams, R. S. 2007. Nano/CMOS architectures using a field-programmable nanowire interconnect.Nanotechnol. 18, 3, 035204.
Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices.Nanotechnol. 16, 6, 888--900.
D. B. Strukov , K. K. Likharev, Reconfigurable Hybrid CMOS/Nanodevice Circuits for Image Processing, IEEE Transactions on Nanotechnology, v.6 n.6, p.696-710, November 2007[doi>10.1109/TNANO.2007.907841]
Sverdlov, V., Walls, T., and Likharev, K. 2003. Nanoscale silicon MOSFETs: A theoretical study.IEEE Trans. Electron Devices 50, 9, 1926--1933.
Ural, A., Li, Y., and Dai, H. 2002. Electric-field-aligned growth of single-walled carbon nanotubes on surfaces.Appl. Phys. Lett. 81, 18, 3464.
Priyamvada Vijayakumar , Pritish Narayanan , Israel Koren , C. Mani Krishna , Csaba Andras Moritz, Impact of nanomanufacturing flow on systematic yield losses in nanoscale fabrics, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures, p.181-188, June 08-09, 2011[doi>10.1109/NANOARCH.2011.5941502]
Wang, T., Ben-naser, M., Guo, Y., and Moritz, C. A. 2005. Wire-streaming processors on 2-D nanowire fabrics. InProceedings of Nanotechâ€™05. Nano Science and Technology Institute.
Teng Wang , Pritish Narayanan , Csaba Andras Moritz, Combining 2-level logic families in grid-based nanoscale fabrics, Proceedings of the 2007 IEEE International Symposium on Nanoscale Architectures, p.101-108, October 21-22, 2007[doi>10.1109/NANOARCH.2007.4400864]
Teng Wang , P. Narayanan , C. Andras Moritz, Heterogeneous Two-Level Logic and Its Density and Fault Tolerance Implications in Nanoscale Fabrics, IEEE Transactions on Nanotechnology, v.8 n.1, p.22-30, January 2009[doi>10.1109/TNANO.2008.2007645]
Whang, D., Jin, S., and Lieber, C. M. 2003. Nanolithography using hierarchically assembled nanowire masks.Nano Lett. 3, 7, 951--954.
Wong, H. P., Taur, Y., and Frank, D. J. 1998. Discrete random dopant distribution effects in nanometer-scale MOSFETs.Microelectron. Reliab. 38, 9, 1447--1456.
Xiong, X., Jaberansari, L., Hahm, M. G., Busnaina, A., and Jung, Y. J. 2007. Building highly organized single-walled-carbon-nanotube networks using template-guided fluidic assembly.Small 3, 12, 2006--2010.
