Attended 2 –Day silicon ready, tape out oriented workshop on “Phase Locked Loop (PLL) IC Design on Open Source Google Skywater 130nm”

![1](https://user-images.githubusercontent.com/52772201/127811679-ef04fc60-6666-49bb-b045-3f1b889d9391.png)

2 days - Workshop was planned for below tasks:

Day 1: PLL Theory and Lab setup
     1.	Introduction to PLL
     2.	Introduction to Phase Frequency Detector
     3.	Introduction to Charge Pump
     4.	Introduction to VCO and Frequency Divider
    5.	Tool Setup and design flow
    6.	Introduction to PDK, specifications and pre-layout circuits
    7.	Circuit design simulation tool-Ngspice setup
    8.	Layout design tool- Magic Setup
  
Day 2: PLL labs and post-layout simulations

    9.	PLL components circuit design
    10.	PLL components circuit simulations
    11.	Steps to combine PLL sub-circuits and PLL full design Simulations
    12.	Troubleshooting steps
    13.	Layout design
    14.	Layout Walkthrough
    15.	Parasitics extraction
    16.	Post Layout simulations
    17.	Steps to combine layouts
    18.	Tapeout theory
    19.	Tapeout labs

Day : 1 

Step 1: 

EDA Setup
20.	Install Ng-spice for Transistor level Schematic Design on Ubuntu platform
21.	Install Magic for layout design and parasitic extraction
Ref: https://www.udemy.com/course/vsd-a-complete-guide-to-install-open-source-eda-tools/
