ALIGN,FUNC_0
AMDGPU_RING_TYPE_UVD,VAR_0
DRM_DEV_DEBUG,FUNC_1
amdgpu_fence_write,FUNC_2
amdgpu_irq_get,FUNC_3
atomic_read,FUNC_4
amdgpu_fence_driver_start_ring,FUNC_5
ring,VAR_1
irq_src,VAR_2
irq_type,VAR_3
adev,VAR_4
index,VAR_5
