GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Gowin\Files\HourClock\src\HourClock.v'
WARN  (EX2664) : Variable 'num1' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("D:\Gowin\Files\HourClock\src\HourClock.v":164)
WARN  (EX2664) : Variable 'num1' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("D:\Gowin\Files\HourClock\src\HourClock.v":166)
WARN  (EX2664) : Variable 'num2' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("D:\Gowin\Files\HourClock\src\HourClock.v":170)
WARN  (EX2664) : Variable 'num2' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("D:\Gowin\Files\HourClock\src\HourClock.v":172)
WARN  (EX2664) : Variable 'num3' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("D:\Gowin\Files\HourClock\src\HourClock.v":176)
WARN  (EX2664) : Variable 'num3' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("D:\Gowin\Files\HourClock\src\HourClock.v":178)
WARN  (EX2664) : Variable 'num4' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("D:\Gowin\Files\HourClock\src\HourClock.v":182)
WARN  (EX2664) : Variable 'num4' is used before it is assigned in an always_comb or always @* block, synthesis - simulation differences may occur("D:\Gowin\Files\HourClock\src\HourClock.v":184)
Compiling module 'HourClock'("D:\Gowin\Files\HourClock\src\HourClock.v":131)
Compiling module 'div'("D:\Gowin\Files\HourClock\src\HourClock.v":103)
Compiling module 'div2'("D:\Gowin\Files\HourClock\src\HourClock.v":116)
WARN  (EX2420) : Latch inferred for net 'num1[3]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("D:\Gowin\Files\HourClock\src\HourClock.v":188)
Compiling module 'dtsm'("D:\Gowin\Files\HourClock\src\HourClock.v":65)
Compiling module 'SevenSegDecoder'("D:\Gowin\Files\HourClock\src\HourClock.v":41)
ERROR (EX2000) : Net 'num1[3]' is constantly driven from multiple places("D:\Gowin\Files\HourClock\src\HourClock.v":188)
ERROR (EX1999) : Found another driver here("D:\Gowin\Files\HourClock\src\HourClock.v":227)
Module 'HourClock' remains a black box due to errors in its contents("D:\Gowin\Files\HourClock\src\HourClock.v":131)
GowinSynthesis finish
