   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_rcc.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.data
  19              		.align	2
  22              	APBAHBPrescTable:
  23 0000 00       		.byte	0
  24 0001 00       		.byte	0
  25 0002 00       		.byte	0
  26 0003 00       		.byte	0
  27 0004 01       		.byte	1
  28 0005 02       		.byte	2
  29 0006 03       		.byte	3
  30 0007 04       		.byte	4
  31 0008 01       		.byte	1
  32 0009 02       		.byte	2
  33 000a 03       		.byte	3
  34 000b 04       		.byte	4
  35 000c 06       		.byte	6
  36 000d 07       		.byte	7
  37 000e 08       		.byte	8
  38 000f 09       		.byte	9
  39              		.align	2
  42              	ADCPrescTable:
  43 0010 02       		.byte	2
  44 0011 04       		.byte	4
  45 0012 06       		.byte	6
  46 0013 08       		.byte	8
  47              		.text
  48              		.align	2
  49              		.global	RCC_DeInit
  50              		.thumb
  51              		.thumb_func
  53              	RCC_DeInit:
  54              	.LFB29:
  55              		.file 1 "../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c"
   1:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
   2:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @version V3.5.0
   6:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @date    11-March-2011
   7:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @attention
  10:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  11:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  18:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
  20:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  21:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  22:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  23:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  24:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  25:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  26:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  27:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  28:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  29:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  30:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  31:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  32:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  33:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  34:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  35:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  36:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  37:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  38:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
  39:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
  40:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  41:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  42:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  43:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  44:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  45:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  46:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  47:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  48:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  49:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  50:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  51:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  52:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  53:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  54:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  55:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  56:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  57:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  58:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  59:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  60:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  61:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  62:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  63:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  64:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  65:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  66:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  67:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  68:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  69:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  70:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  71:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  72:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  73:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  74:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  75:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  76:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  77:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  78:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  79:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  80:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  81:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  82:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
  83:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  84:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  85:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  86:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  87:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  88:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  89:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  90:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  91:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  92:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  93:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  94:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  95:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  96:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  97:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  98:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  99:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 100:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 101:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 102:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 103:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 104:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 105:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 106:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 107:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 108:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 109:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 110:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 111:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 112:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 113:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 114:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 115:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 116:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 117:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 118:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 119:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 120:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CR register bit mask */
 121:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 122:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 123:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 124:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 125:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 126:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 127:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 128:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 129:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 130:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 131:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 132:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 133:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 134:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 135:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 136:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 137:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 138:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 139:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 140:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 141:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 142:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 143:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 144:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 145:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 146:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 147:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 148:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 149:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 150:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 151:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 152:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 153:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 154:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 155:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 156:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 157:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 158:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 159:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 160:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 161:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 162:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 163:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 164:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 165:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 166:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 167:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 168:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 169:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 170:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 171:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 172:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 173:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 174:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* BDCR register base address */
 175:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 176:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 177:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 178:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 179:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 180:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 181:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 182:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 183:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 184:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 185:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 186:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 187:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 188:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 189:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 190:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 191:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 192:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 193:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 194:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 195:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 196:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 197:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 198:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 199:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 200:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 201:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 202:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 203:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 204:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 205:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 206:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 207:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 208:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 209:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 210:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 211:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 212:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 213:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 214:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 215:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 216:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 217:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 218:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
  56              		.loc 1 218 0
  57              		.cfi_startproc
  58              		@ args = 0, pretend = 0, frame = 0
  59              		@ frame_needed = 1, uses_anonymous_args = 0
  60              		@ link register save eliminated.
  61 0000 80B4     		push	{r7}
  62              	.LCFI0:
  63              		.cfi_def_cfa_offset 4
  64              		.cfi_offset 7, -4
  65 0002 00AF     		add	r7, sp, #0
  66              	.LCFI1:
  67              		.cfi_def_cfa_register 7
 219:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 220:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  68              		.loc 1 220 0
  69 0004 134B     		ldr	r3, .L2
  70 0006 134A     		ldr	r2, .L2
  71 0008 1268     		ldr	r2, [r2, #0]
  72 000a 42F00102 		orr	r2, r2, #1
  73 000e 1A60     		str	r2, [r3, #0]
 221:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 222:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 223:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 224:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  74              		.loc 1 224 0
  75 0010 104A     		ldr	r2, .L2
  76 0012 104B     		ldr	r3, .L2
  77 0014 5968     		ldr	r1, [r3, #4]
  78 0016 104B     		ldr	r3, .L2+4
  79 0018 0B40     		ands	r3, r3, r1
  80 001a 5360     		str	r3, [r2, #4]
 225:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 226:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 227:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 228:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 229:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 230:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  81              		.loc 1 230 0
  82 001c 0D4A     		ldr	r2, .L2
  83 001e 0D4B     		ldr	r3, .L2
  84 0020 1B68     		ldr	r3, [r3, #0]
  85 0022 23F08473 		bic	r3, r3, #17301504
  86 0026 23F48033 		bic	r3, r3, #65536
  87 002a 1360     		str	r3, [r2, #0]
 231:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 232:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 233:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  88              		.loc 1 233 0
  89 002c 094B     		ldr	r3, .L2
  90 002e 094A     		ldr	r2, .L2
  91 0030 1268     		ldr	r2, [r2, #0]
  92 0032 22F48022 		bic	r2, r2, #262144
  93 0036 1A60     		str	r2, [r3, #0]
 234:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 235:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 236:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  94              		.loc 1 236 0
  95 0038 064B     		ldr	r3, .L2
  96 003a 064A     		ldr	r2, .L2
  97 003c 5268     		ldr	r2, [r2, #4]
  98 003e 22F4FE02 		bic	r2, r2, #8323072
  99 0042 5A60     		str	r2, [r3, #4]
 237:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 238:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 239:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 240:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 241:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 242:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 243:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 244:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 245:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 246:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 247:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 248:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 249:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 250:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 251:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 252:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 253:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 254:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 255:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 100              		.loc 1 255 0
 101 0044 034B     		ldr	r3, .L2
 102 0046 4FF41F02 		mov	r2, #10420224
 103 004a 9A60     		str	r2, [r3, #8]
 256:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 257:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 258:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 104              		.loc 1 258 0
 105 004c BD46     		mov	sp, r7
 106 004e 80BC     		pop	{r7}
 107 0050 7047     		bx	lr
 108              	.L3:
 109 0052 00BF     		.align	2
 110              	.L2:
 111 0054 00100240 		.word	1073876992
 112 0058 0000FFF8 		.word	-117506048
 113              		.cfi_endproc
 114              	.LFE29:
 116              		.align	2
 117              		.global	RCC_HSEConfig
 118              		.thumb
 119              		.thumb_func
 121              	RCC_HSEConfig:
 122              	.LFB30:
 259:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 260:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 261:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 262:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 263:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 264:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 265:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 266:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 267:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 268:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 269:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 270:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 271:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 123              		.loc 1 271 0
 124              		.cfi_startproc
 125              		@ args = 0, pretend = 0, frame = 8
 126              		@ frame_needed = 1, uses_anonymous_args = 0
 127              		@ link register save eliminated.
 128 005c 80B4     		push	{r7}
 129              	.LCFI2:
 130              		.cfi_def_cfa_offset 4
 131              		.cfi_offset 7, -4
 132 005e 83B0     		sub	sp, sp, #12
 133              	.LCFI3:
 134              		.cfi_def_cfa_offset 16
 135 0060 00AF     		add	r7, sp, #0
 136              	.LCFI4:
 137              		.cfi_def_cfa_register 7
 138 0062 7860     		str	r0, [r7, #4]
 272:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 273:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 274:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 275:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 276:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 139              		.loc 1 276 0
 140 0064 134B     		ldr	r3, .L10
 141 0066 134A     		ldr	r2, .L10
 142 0068 1268     		ldr	r2, [r2, #0]
 143 006a 22F48032 		bic	r2, r2, #65536
 144 006e 1A60     		str	r2, [r3, #0]
 277:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 278:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 145              		.loc 1 278 0
 146 0070 104B     		ldr	r3, .L10
 147 0072 104A     		ldr	r2, .L10
 148 0074 1268     		ldr	r2, [r2, #0]
 149 0076 22F48022 		bic	r2, r2, #262144
 150 007a 1A60     		str	r2, [r3, #0]
 279:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 280:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 151              		.loc 1 280 0
 152 007c 7B68     		ldr	r3, [r7, #4]
 153 007e B3F5803F 		cmp	r3, #65536
 154 0082 03D0     		beq	.L6
 155 0084 B3F5802F 		cmp	r3, #262144
 156 0088 07D0     		beq	.L7
 157 008a 0DE0     		b	.L9
 158              	.L6:
 281:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 282:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 283:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 284:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 159              		.loc 1 284 0
 160 008c 094B     		ldr	r3, .L10
 161 008e 094A     		ldr	r2, .L10
 162 0090 1268     		ldr	r2, [r2, #0]
 163 0092 42F48032 		orr	r2, r2, #65536
 164 0096 1A60     		str	r2, [r3, #0]
 285:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 165              		.loc 1 285 0
 166 0098 07E0     		b	.L4
 167              	.L7:
 286:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 287:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 288:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 289:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 168              		.loc 1 289 0
 169 009a 064B     		ldr	r3, .L10
 170 009c 054A     		ldr	r2, .L10
 171 009e 1268     		ldr	r2, [r2, #0]
 172 00a0 42F4A022 		orr	r2, r2, #327680
 173 00a4 1A60     		str	r2, [r3, #0]
 290:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 174              		.loc 1 290 0
 175 00a6 00E0     		b	.L4
 176              	.L9:
 291:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 292:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 293:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 177              		.loc 1 293 0
 178 00a8 00BF     		nop
 179              	.L4:
 294:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 295:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 180              		.loc 1 295 0
 181 00aa 07F10C07 		add	r7, r7, #12
 182 00ae BD46     		mov	sp, r7
 183 00b0 80BC     		pop	{r7}
 184 00b2 7047     		bx	lr
 185              	.L11:
 186              		.align	2
 187              	.L10:
 188 00b4 00100240 		.word	1073876992
 189              		.cfi_endproc
 190              	.LFE30:
 192              		.align	2
 193              		.global	RCC_WaitForHSEStartUp
 194              		.thumb
 195              		.thumb_func
 197              	RCC_WaitForHSEStartUp:
 198              	.LFB31:
 296:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 297:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 298:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 299:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 300:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 301:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 302:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 303:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 304:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 305:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 199              		.loc 1 305 0
 200              		.cfi_startproc
 201              		@ args = 0, pretend = 0, frame = 8
 202              		@ frame_needed = 1, uses_anonymous_args = 0
 203 00b8 80B5     		push	{r7, lr}
 204              	.LCFI5:
 205              		.cfi_def_cfa_offset 8
 206              		.cfi_offset 7, -8
 207              		.cfi_offset 14, -4
 208 00ba 82B0     		sub	sp, sp, #8
 209              	.LCFI6:
 210              		.cfi_def_cfa_offset 16
 211 00bc 00AF     		add	r7, sp, #0
 212              	.LCFI7:
 213              		.cfi_def_cfa_register 7
 306:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 214              		.loc 1 306 0
 215 00be 4FF00003 		mov	r3, #0
 216 00c2 3B60     		str	r3, [r7, #0]
 307:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 217              		.loc 1 307 0
 218 00c4 4FF00003 		mov	r3, #0
 219 00c8 FB71     		strb	r3, [r7, #7]
 308:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 220              		.loc 1 308 0
 221 00ca 4FF00003 		mov	r3, #0
 222 00ce BB71     		strb	r3, [r7, #6]
 223              	.L14:
 309:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 310:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 311:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   do
 312:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 313:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 224              		.loc 1 313 0 discriminator 1
 225 00d0 4FF03100 		mov	r0, #49
 226 00d4 FFF7FEFF 		bl	RCC_GetFlagStatus
 227 00d8 0346     		mov	r3, r0
 228 00da BB71     		strb	r3, [r7, #6]
 314:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 229              		.loc 1 314 0 discriminator 1
 230 00dc 3B68     		ldr	r3, [r7, #0]
 231 00de 03F10103 		add	r3, r3, #1
 232 00e2 3B60     		str	r3, [r7, #0]
 315:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSE_STARTUP_TIMEOUT) && (HSEStatus == RESET));
 233              		.loc 1 315 0 discriminator 1
 234 00e4 3B68     		ldr	r3, [r7, #0]
 235 00e6 B3F5A06F 		cmp	r3, #1280
 236 00ea 02D0     		beq	.L13
 237 00ec BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 238 00ee 002B     		cmp	r3, #0
 239 00f0 EED0     		beq	.L14
 240              	.L13:
 316:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 317:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 241              		.loc 1 317 0
 242 00f2 4FF03100 		mov	r0, #49
 243 00f6 FFF7FEFF 		bl	RCC_GetFlagStatus
 244 00fa 0346     		mov	r3, r0
 245 00fc 002B     		cmp	r3, #0
 246 00fe 03D0     		beq	.L15
 318:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 319:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = SUCCESS;
 247              		.loc 1 319 0
 248 0100 4FF00103 		mov	r3, #1
 249 0104 FB71     		strb	r3, [r7, #7]
 250 0106 02E0     		b	.L16
 251              	.L15:
 320:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 321:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 322:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 323:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = ERROR;
 252              		.loc 1 323 0
 253 0108 4FF00003 		mov	r3, #0
 254 010c FB71     		strb	r3, [r7, #7]
 255              	.L16:
 324:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }  
 325:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return (status);
 256              		.loc 1 325 0
 257 010e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 326:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 258              		.loc 1 326 0
 259 0110 1846     		mov	r0, r3
 260 0112 07F10807 		add	r7, r7, #8
 261 0116 BD46     		mov	sp, r7
 262 0118 80BD     		pop	{r7, pc}
 263              		.cfi_endproc
 264              	.LFE31:
 266 011a 00BF     		.align	2
 267              		.global	RCC_AdjustHSICalibrationValue
 268              		.thumb
 269              		.thumb_func
 271              	RCC_AdjustHSICalibrationValue:
 272              	.LFB32:
 327:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 328:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 329:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 330:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 331:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 332:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 333:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 334:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 335:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 273              		.loc 1 335 0
 274              		.cfi_startproc
 275              		@ args = 0, pretend = 0, frame = 16
 276              		@ frame_needed = 1, uses_anonymous_args = 0
 277              		@ link register save eliminated.
 278 011c 80B4     		push	{r7}
 279              	.LCFI8:
 280              		.cfi_def_cfa_offset 4
 281              		.cfi_offset 7, -4
 282 011e 85B0     		sub	sp, sp, #20
 283              	.LCFI9:
 284              		.cfi_def_cfa_offset 24
 285 0120 00AF     		add	r7, sp, #0
 286              	.LCFI10:
 287              		.cfi_def_cfa_register 7
 288 0122 0346     		mov	r3, r0
 289 0124 FB71     		strb	r3, [r7, #7]
 336:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 290              		.loc 1 336 0
 291 0126 4FF00003 		mov	r3, #0
 292 012a FB60     		str	r3, [r7, #12]
 337:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 338:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 339:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 293              		.loc 1 339 0
 294 012c 0A4B     		ldr	r3, .L19
 295 012e 1B68     		ldr	r3, [r3, #0]
 296 0130 FB60     		str	r3, [r7, #12]
 340:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 341:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 297              		.loc 1 341 0
 298 0132 FB68     		ldr	r3, [r7, #12]
 299 0134 23F0F803 		bic	r3, r3, #248
 300 0138 FB60     		str	r3, [r7, #12]
 342:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 343:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 301              		.loc 1 343 0
 302 013a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 303 013c 4FEAC303 		lsl	r3, r3, #3
 304 0140 FA68     		ldr	r2, [r7, #12]
 305 0142 1343     		orrs	r3, r3, r2
 306 0144 FB60     		str	r3, [r7, #12]
 344:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 345:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 307              		.loc 1 345 0
 308 0146 044B     		ldr	r3, .L19
 309 0148 FA68     		ldr	r2, [r7, #12]
 310 014a 1A60     		str	r2, [r3, #0]
 346:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 311              		.loc 1 346 0
 312 014c 07F11407 		add	r7, r7, #20
 313 0150 BD46     		mov	sp, r7
 314 0152 80BC     		pop	{r7}
 315 0154 7047     		bx	lr
 316              	.L20:
 317 0156 00BF     		.align	2
 318              	.L19:
 319 0158 00100240 		.word	1073876992
 320              		.cfi_endproc
 321              	.LFE32:
 323              		.align	2
 324              		.global	RCC_HSICmd
 325              		.thumb
 326              		.thumb_func
 328              	RCC_HSICmd:
 329              	.LFB33:
 347:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 348:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 349:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 350:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 351:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 352:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 353:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 354:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 355:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 330              		.loc 1 355 0
 331              		.cfi_startproc
 332              		@ args = 0, pretend = 0, frame = 8
 333              		@ frame_needed = 1, uses_anonymous_args = 0
 334              		@ link register save eliminated.
 335 015c 80B4     		push	{r7}
 336              	.LCFI11:
 337              		.cfi_def_cfa_offset 4
 338              		.cfi_offset 7, -4
 339 015e 83B0     		sub	sp, sp, #12
 340              	.LCFI12:
 341              		.cfi_def_cfa_offset 16
 342 0160 00AF     		add	r7, sp, #0
 343              	.LCFI13:
 344              		.cfi_def_cfa_register 7
 345 0162 0346     		mov	r3, r0
 346 0164 FB71     		strb	r3, [r7, #7]
 356:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 357:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 358:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 347              		.loc 1 358 0
 348 0166 044B     		ldr	r3, .L22
 349 0168 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 350 016a 1A60     		str	r2, [r3, #0]
 359:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 351              		.loc 1 359 0
 352 016c 07F10C07 		add	r7, r7, #12
 353 0170 BD46     		mov	sp, r7
 354 0172 80BC     		pop	{r7}
 355 0174 7047     		bx	lr
 356              	.L23:
 357 0176 00BF     		.align	2
 358              	.L22:
 359 0178 00004242 		.word	1111621632
 360              		.cfi_endproc
 361              	.LFE33:
 363              		.align	2
 364              		.global	RCC_PLLConfig
 365              		.thumb
 366              		.thumb_func
 368              	RCC_PLLConfig:
 369              	.LFB34:
 360:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 361:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 362:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 363:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 364:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 365:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 366:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 367:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 368:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 369:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 370:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 371:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 372:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 373:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 374:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 375:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 376:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 377:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 378:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 379:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 370              		.loc 1 379 0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 16
 373              		@ frame_needed = 1, uses_anonymous_args = 0
 374              		@ link register save eliminated.
 375 017c 80B4     		push	{r7}
 376              	.LCFI14:
 377              		.cfi_def_cfa_offset 4
 378              		.cfi_offset 7, -4
 379 017e 85B0     		sub	sp, sp, #20
 380              	.LCFI15:
 381              		.cfi_def_cfa_offset 24
 382 0180 00AF     		add	r7, sp, #0
 383              	.LCFI16:
 384              		.cfi_def_cfa_register 7
 385 0182 7860     		str	r0, [r7, #4]
 386 0184 3960     		str	r1, [r7, #0]
 380:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 387              		.loc 1 380 0
 388 0186 4FF00003 		mov	r3, #0
 389 018a FB60     		str	r3, [r7, #12]
 381:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 382:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 383:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 384:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 385:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 386:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 390              		.loc 1 386 0
 391 018c 0A4B     		ldr	r3, .L25
 392 018e 5B68     		ldr	r3, [r3, #4]
 393 0190 FB60     		str	r3, [r7, #12]
 387:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 388:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 394              		.loc 1 388 0
 395 0192 FB68     		ldr	r3, [r7, #12]
 396 0194 23F47C13 		bic	r3, r3, #4128768
 397 0198 FB60     		str	r3, [r7, #12]
 389:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 390:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 398              		.loc 1 390 0
 399 019a 7A68     		ldr	r2, [r7, #4]
 400 019c 3B68     		ldr	r3, [r7, #0]
 401 019e 1343     		orrs	r3, r3, r2
 402 01a0 FA68     		ldr	r2, [r7, #12]
 403 01a2 1343     		orrs	r3, r3, r2
 404 01a4 FB60     		str	r3, [r7, #12]
 391:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 392:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 405              		.loc 1 392 0
 406 01a6 044B     		ldr	r3, .L25
 407 01a8 FA68     		ldr	r2, [r7, #12]
 408 01aa 5A60     		str	r2, [r3, #4]
 393:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 409              		.loc 1 393 0
 410 01ac 07F11407 		add	r7, r7, #20
 411 01b0 BD46     		mov	sp, r7
 412 01b2 80BC     		pop	{r7}
 413 01b4 7047     		bx	lr
 414              	.L26:
 415 01b6 00BF     		.align	2
 416              	.L25:
 417 01b8 00100240 		.word	1073876992
 418              		.cfi_endproc
 419              	.LFE34:
 421              		.align	2
 422              		.global	RCC_PLLCmd
 423              		.thumb
 424              		.thumb_func
 426              	RCC_PLLCmd:
 427              	.LFB35:
 394:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 395:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 396:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 397:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 398:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 399:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 400:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 401:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 402:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 428              		.loc 1 402 0
 429              		.cfi_startproc
 430              		@ args = 0, pretend = 0, frame = 8
 431              		@ frame_needed = 1, uses_anonymous_args = 0
 432              		@ link register save eliminated.
 433 01bc 80B4     		push	{r7}
 434              	.LCFI17:
 435              		.cfi_def_cfa_offset 4
 436              		.cfi_offset 7, -4
 437 01be 83B0     		sub	sp, sp, #12
 438              	.LCFI18:
 439              		.cfi_def_cfa_offset 16
 440 01c0 00AF     		add	r7, sp, #0
 441              	.LCFI19:
 442              		.cfi_def_cfa_register 7
 443 01c2 0346     		mov	r3, r0
 444 01c4 FB71     		strb	r3, [r7, #7]
 403:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 404:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 405:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 406:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 445              		.loc 1 406 0
 446 01c6 044B     		ldr	r3, .L28
 447 01c8 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 448 01ca 1A60     		str	r2, [r3, #0]
 407:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 449              		.loc 1 407 0
 450 01cc 07F10C07 		add	r7, r7, #12
 451 01d0 BD46     		mov	sp, r7
 452 01d2 80BC     		pop	{r7}
 453 01d4 7047     		bx	lr
 454              	.L29:
 455 01d6 00BF     		.align	2
 456              	.L28:
 457 01d8 60004242 		.word	1111621728
 458              		.cfi_endproc
 459              	.LFE35:
 461              		.align	2
 462              		.global	RCC_SYSCLKConfig
 463              		.thumb
 464              		.thumb_func
 466              	RCC_SYSCLKConfig:
 467              	.LFB36:
 408:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 409:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL) || defined 
 410:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 411:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 412:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 413:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 414:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 415:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     devices.
 416:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 417:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 418:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 419:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 420:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 421:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 422:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 423:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 424:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 425:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 426:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 427:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 428:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 429:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 430:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 431:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 432:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 433:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 434:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 435:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 436:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 437:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 438:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 439:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 440:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 441:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 442:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 443:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 444:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 445:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 446:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 447:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 448:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 449:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 450:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 451:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 452:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 453:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 454:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 455:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 456:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 457:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 458:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 459:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 460:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 461:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 462:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 463:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 464:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 465:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 466:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 467:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 468:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 469:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 470:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 471:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 472:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 473:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 474:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 475:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 476:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 477:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 478:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 479:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 480:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 481:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 482:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 483:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 484:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 485:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 486:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 487:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 488:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 489:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 490:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 491:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 492:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 493:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 494:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 495:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 496:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 497:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 498:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 499:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 500:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 501:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 502:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 503:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 504:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 505:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 506:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 507:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 508:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 509:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 510:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 511:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 512:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 513:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 514:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 515:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 516:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 517:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 518:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 519:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 520:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 521:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 522:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 523:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 524:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 525:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 526:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 527:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 528:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 529:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 530:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 531:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 532:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 533:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 534:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 535:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 536:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 537:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 538:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 539:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 540:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 541:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 542:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 543:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 544:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 545:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 546:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 547:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 548:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 549:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 550:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 551:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 552:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 553:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 554:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 555:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 556:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 557:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 558:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 559:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 560:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 561:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 562:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 563:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 564:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 565:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 468              		.loc 1 565 0
 469              		.cfi_startproc
 470              		@ args = 0, pretend = 0, frame = 16
 471              		@ frame_needed = 1, uses_anonymous_args = 0
 472              		@ link register save eliminated.
 473 01dc 80B4     		push	{r7}
 474              	.LCFI20:
 475              		.cfi_def_cfa_offset 4
 476              		.cfi_offset 7, -4
 477 01de 85B0     		sub	sp, sp, #20
 478              	.LCFI21:
 479              		.cfi_def_cfa_offset 24
 480 01e0 00AF     		add	r7, sp, #0
 481              	.LCFI22:
 482              		.cfi_def_cfa_register 7
 483 01e2 7860     		str	r0, [r7, #4]
 566:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 484              		.loc 1 566 0
 485 01e4 4FF00003 		mov	r3, #0
 486 01e8 FB60     		str	r3, [r7, #12]
 567:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 568:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 569:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 487              		.loc 1 569 0
 488 01ea 094B     		ldr	r3, .L31
 489 01ec 5B68     		ldr	r3, [r3, #4]
 490 01ee FB60     		str	r3, [r7, #12]
 570:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 571:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 491              		.loc 1 571 0
 492 01f0 FB68     		ldr	r3, [r7, #12]
 493 01f2 23F00303 		bic	r3, r3, #3
 494 01f6 FB60     		str	r3, [r7, #12]
 572:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 573:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 495              		.loc 1 573 0
 496 01f8 FA68     		ldr	r2, [r7, #12]
 497 01fa 7B68     		ldr	r3, [r7, #4]
 498 01fc 1343     		orrs	r3, r3, r2
 499 01fe FB60     		str	r3, [r7, #12]
 574:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 575:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 500              		.loc 1 575 0
 501 0200 034B     		ldr	r3, .L31
 502 0202 FA68     		ldr	r2, [r7, #12]
 503 0204 5A60     		str	r2, [r3, #4]
 576:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 504              		.loc 1 576 0
 505 0206 07F11407 		add	r7, r7, #20
 506 020a BD46     		mov	sp, r7
 507 020c 80BC     		pop	{r7}
 508 020e 7047     		bx	lr
 509              	.L32:
 510              		.align	2
 511              	.L31:
 512 0210 00100240 		.word	1073876992
 513              		.cfi_endproc
 514              	.LFE36:
 516              		.align	2
 517              		.global	RCC_GetSYSCLKSource
 518              		.thumb
 519              		.thumb_func
 521              	RCC_GetSYSCLKSource:
 522              	.LFB37:
 577:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 578:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 579:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 580:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 581:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 582:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   be one of the following:
 583:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 584:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 585:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 586:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 587:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 588:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 523              		.loc 1 588 0
 524              		.cfi_startproc
 525              		@ args = 0, pretend = 0, frame = 0
 526              		@ frame_needed = 1, uses_anonymous_args = 0
 527              		@ link register save eliminated.
 528 0214 80B4     		push	{r7}
 529              	.LCFI23:
 530              		.cfi_def_cfa_offset 4
 531              		.cfi_offset 7, -4
 532 0216 00AF     		add	r7, sp, #0
 533              	.LCFI24:
 534              		.cfi_def_cfa_register 7
 589:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 535              		.loc 1 589 0
 536 0218 044B     		ldr	r3, .L35
 537 021a 5B68     		ldr	r3, [r3, #4]
 538 021c DBB2     		uxtb	r3, r3
 539 021e 03F00C03 		and	r3, r3, #12
 540 0222 DBB2     		uxtb	r3, r3
 590:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 541              		.loc 1 590 0
 542 0224 1846     		mov	r0, r3
 543 0226 BD46     		mov	sp, r7
 544 0228 80BC     		pop	{r7}
 545 022a 7047     		bx	lr
 546              	.L36:
 547              		.align	2
 548              	.L35:
 549 022c 00100240 		.word	1073876992
 550              		.cfi_endproc
 551              	.LFE37:
 553              		.align	2
 554              		.global	RCC_HCLKConfig
 555              		.thumb
 556              		.thumb_func
 558              	RCC_HCLKConfig:
 559              	.LFB38:
 591:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 592:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 593:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 594:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 595:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 596:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 597:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 598:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 599:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 600:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 601:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 602:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 603:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 604:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 605:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 606:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 607:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 608:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 609:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 560              		.loc 1 609 0
 561              		.cfi_startproc
 562              		@ args = 0, pretend = 0, frame = 16
 563              		@ frame_needed = 1, uses_anonymous_args = 0
 564              		@ link register save eliminated.
 565 0230 80B4     		push	{r7}
 566              	.LCFI25:
 567              		.cfi_def_cfa_offset 4
 568              		.cfi_offset 7, -4
 569 0232 85B0     		sub	sp, sp, #20
 570              	.LCFI26:
 571              		.cfi_def_cfa_offset 24
 572 0234 00AF     		add	r7, sp, #0
 573              	.LCFI27:
 574              		.cfi_def_cfa_register 7
 575 0236 7860     		str	r0, [r7, #4]
 610:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 576              		.loc 1 610 0
 577 0238 4FF00003 		mov	r3, #0
 578 023c FB60     		str	r3, [r7, #12]
 611:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 612:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 613:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 579              		.loc 1 613 0
 580 023e 094B     		ldr	r3, .L38
 581 0240 5B68     		ldr	r3, [r3, #4]
 582 0242 FB60     		str	r3, [r7, #12]
 614:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 615:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 583              		.loc 1 615 0
 584 0244 FB68     		ldr	r3, [r7, #12]
 585 0246 23F0F003 		bic	r3, r3, #240
 586 024a FB60     		str	r3, [r7, #12]
 616:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 617:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 587              		.loc 1 617 0
 588 024c FA68     		ldr	r2, [r7, #12]
 589 024e 7B68     		ldr	r3, [r7, #4]
 590 0250 1343     		orrs	r3, r3, r2
 591 0252 FB60     		str	r3, [r7, #12]
 618:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 619:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 592              		.loc 1 619 0
 593 0254 034B     		ldr	r3, .L38
 594 0256 FA68     		ldr	r2, [r7, #12]
 595 0258 5A60     		str	r2, [r3, #4]
 620:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 596              		.loc 1 620 0
 597 025a 07F11407 		add	r7, r7, #20
 598 025e BD46     		mov	sp, r7
 599 0260 80BC     		pop	{r7}
 600 0262 7047     		bx	lr
 601              	.L39:
 602              		.align	2
 603              	.L38:
 604 0264 00100240 		.word	1073876992
 605              		.cfi_endproc
 606              	.LFE38:
 608              		.align	2
 609              		.global	RCC_PCLK1Config
 610              		.thumb
 611              		.thumb_func
 613              	RCC_PCLK1Config:
 614              	.LFB39:
 621:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 622:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 623:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 624:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 625:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 626:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 627:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 628:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 629:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 630:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 631:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 632:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 633:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 634:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 635:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 615              		.loc 1 635 0
 616              		.cfi_startproc
 617              		@ args = 0, pretend = 0, frame = 16
 618              		@ frame_needed = 1, uses_anonymous_args = 0
 619              		@ link register save eliminated.
 620 0268 80B4     		push	{r7}
 621              	.LCFI28:
 622              		.cfi_def_cfa_offset 4
 623              		.cfi_offset 7, -4
 624 026a 85B0     		sub	sp, sp, #20
 625              	.LCFI29:
 626              		.cfi_def_cfa_offset 24
 627 026c 00AF     		add	r7, sp, #0
 628              	.LCFI30:
 629              		.cfi_def_cfa_register 7
 630 026e 7860     		str	r0, [r7, #4]
 636:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 631              		.loc 1 636 0
 632 0270 4FF00003 		mov	r3, #0
 633 0274 FB60     		str	r3, [r7, #12]
 637:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 638:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 639:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 634              		.loc 1 639 0
 635 0276 094B     		ldr	r3, .L41
 636 0278 5B68     		ldr	r3, [r3, #4]
 637 027a FB60     		str	r3, [r7, #12]
 640:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 641:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 638              		.loc 1 641 0
 639 027c FB68     		ldr	r3, [r7, #12]
 640 027e 23F4E063 		bic	r3, r3, #1792
 641 0282 FB60     		str	r3, [r7, #12]
 642:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 643:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 642              		.loc 1 643 0
 643 0284 FA68     		ldr	r2, [r7, #12]
 644 0286 7B68     		ldr	r3, [r7, #4]
 645 0288 1343     		orrs	r3, r3, r2
 646 028a FB60     		str	r3, [r7, #12]
 644:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 645:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 647              		.loc 1 645 0
 648 028c 034B     		ldr	r3, .L41
 649 028e FA68     		ldr	r2, [r7, #12]
 650 0290 5A60     		str	r2, [r3, #4]
 646:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 651              		.loc 1 646 0
 652 0292 07F11407 		add	r7, r7, #20
 653 0296 BD46     		mov	sp, r7
 654 0298 80BC     		pop	{r7}
 655 029a 7047     		bx	lr
 656              	.L42:
 657              		.align	2
 658              	.L41:
 659 029c 00100240 		.word	1073876992
 660              		.cfi_endproc
 661              	.LFE39:
 663              		.align	2
 664              		.global	RCC_PCLK2Config
 665              		.thumb
 666              		.thumb_func
 668              	RCC_PCLK2Config:
 669              	.LFB40:
 647:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 648:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 649:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 650:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 651:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 652:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 653:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 654:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 655:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 656:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 657:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 658:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 659:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 660:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 661:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 670              		.loc 1 661 0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 16
 673              		@ frame_needed = 1, uses_anonymous_args = 0
 674              		@ link register save eliminated.
 675 02a0 80B4     		push	{r7}
 676              	.LCFI31:
 677              		.cfi_def_cfa_offset 4
 678              		.cfi_offset 7, -4
 679 02a2 85B0     		sub	sp, sp, #20
 680              	.LCFI32:
 681              		.cfi_def_cfa_offset 24
 682 02a4 00AF     		add	r7, sp, #0
 683              	.LCFI33:
 684              		.cfi_def_cfa_register 7
 685 02a6 7860     		str	r0, [r7, #4]
 662:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 686              		.loc 1 662 0
 687 02a8 4FF00003 		mov	r3, #0
 688 02ac FB60     		str	r3, [r7, #12]
 663:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 664:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 665:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 689              		.loc 1 665 0
 690 02ae 0A4B     		ldr	r3, .L44
 691 02b0 5B68     		ldr	r3, [r3, #4]
 692 02b2 FB60     		str	r3, [r7, #12]
 666:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 667:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 693              		.loc 1 667 0
 694 02b4 FB68     		ldr	r3, [r7, #12]
 695 02b6 23F46053 		bic	r3, r3, #14336
 696 02ba FB60     		str	r3, [r7, #12]
 668:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 669:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 697              		.loc 1 669 0
 698 02bc 7B68     		ldr	r3, [r7, #4]
 699 02be 4FEAC303 		lsl	r3, r3, #3
 700 02c2 FA68     		ldr	r2, [r7, #12]
 701 02c4 1343     		orrs	r3, r3, r2
 702 02c6 FB60     		str	r3, [r7, #12]
 670:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 671:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 703              		.loc 1 671 0
 704 02c8 034B     		ldr	r3, .L44
 705 02ca FA68     		ldr	r2, [r7, #12]
 706 02cc 5A60     		str	r2, [r3, #4]
 672:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 707              		.loc 1 672 0
 708 02ce 07F11407 		add	r7, r7, #20
 709 02d2 BD46     		mov	sp, r7
 710 02d4 80BC     		pop	{r7}
 711 02d6 7047     		bx	lr
 712              	.L45:
 713              		.align	2
 714              	.L44:
 715 02d8 00100240 		.word	1073876992
 716              		.cfi_endproc
 717              	.LFE40:
 719              		.align	2
 720              		.global	RCC_ITConfig
 721              		.thumb
 722              		.thumb_func
 724              	RCC_ITConfig:
 725              	.LFB41:
 673:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 674:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 675:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 676:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 677:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 678:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 679:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values        
 680:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 681:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 682:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 683:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 684:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 685:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 686:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 687:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 688:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 689:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values        
 690:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 691:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 692:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 693:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 694:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 695:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *       
 696:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 697:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 698:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 699:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 700:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 701:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 726              		.loc 1 701 0
 727              		.cfi_startproc
 728              		@ args = 0, pretend = 0, frame = 8
 729              		@ frame_needed = 1, uses_anonymous_args = 0
 730              		@ link register save eliminated.
 731 02dc 80B4     		push	{r7}
 732              	.LCFI34:
 733              		.cfi_def_cfa_offset 4
 734              		.cfi_offset 7, -4
 735 02de 83B0     		sub	sp, sp, #12
 736              	.LCFI35:
 737              		.cfi_def_cfa_offset 16
 738 02e0 00AF     		add	r7, sp, #0
 739              	.LCFI36:
 740              		.cfi_def_cfa_register 7
 741 02e2 0246     		mov	r2, r0
 742 02e4 0B46     		mov	r3, r1
 743 02e6 FA71     		strb	r2, [r7, #7]
 744 02e8 BB71     		strb	r3, [r7, #6]
 702:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 703:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 704:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 705:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 745              		.loc 1 705 0
 746 02ea BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 747 02ec 002B     		cmp	r3, #0
 748 02ee 08D0     		beq	.L47
 706:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 707:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 708:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 749              		.loc 1 708 0
 750 02f0 0C4B     		ldr	r3, .L49
 751 02f2 0C4A     		ldr	r2, .L49
 752 02f4 1278     		ldrb	r2, [r2, #0]
 753 02f6 D1B2     		uxtb	r1, r2
 754 02f8 FA79     		ldrb	r2, [r7, #7]
 755 02fa 0A43     		orrs	r2, r2, r1
 756 02fc D2B2     		uxtb	r2, r2
 757 02fe 1A70     		strb	r2, [r3, #0]
 758 0300 0AE0     		b	.L46
 759              	.L47:
 709:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 710:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 711:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 712:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 713:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 760              		.loc 1 713 0
 761 0302 084B     		ldr	r3, .L49
 762 0304 074A     		ldr	r2, .L49
 763 0306 1278     		ldrb	r2, [r2, #0]
 764 0308 D1B2     		uxtb	r1, r2
 765 030a FA79     		ldrb	r2, [r7, #7]
 766 030c 6FEA0202 		mvn	r2, r2
 767 0310 D2B2     		uxtb	r2, r2
 768 0312 0A40     		ands	r2, r2, r1
 769 0314 D2B2     		uxtb	r2, r2
 770 0316 1A70     		strb	r2, [r3, #0]
 771              	.L46:
 714:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 715:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 772              		.loc 1 715 0
 773 0318 07F10C07 		add	r7, r7, #12
 774 031c BD46     		mov	sp, r7
 775 031e 80BC     		pop	{r7}
 776 0320 7047     		bx	lr
 777              	.L50:
 778 0322 00BF     		.align	2
 779              	.L49:
 780 0324 09100240 		.word	1073877001
 781              		.cfi_endproc
 782              	.LFE41:
 784              		.align	2
 785              		.global	RCC_USBCLKConfig
 786              		.thumb
 787              		.thumb_func
 789              	RCC_USBCLKConfig:
 790              	.LFB42:
 716:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 717:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 718:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 719:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 720:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 721:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 722:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 723:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 724:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *                                     clock source
 725:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 726:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 727:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 728:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 729:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 791              		.loc 1 729 0
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 8
 794              		@ frame_needed = 1, uses_anonymous_args = 0
 795              		@ link register save eliminated.
 796 0328 80B4     		push	{r7}
 797              	.LCFI37:
 798              		.cfi_def_cfa_offset 4
 799              		.cfi_offset 7, -4
 800 032a 83B0     		sub	sp, sp, #12
 801              	.LCFI38:
 802              		.cfi_def_cfa_offset 16
 803 032c 00AF     		add	r7, sp, #0
 804              	.LCFI39:
 805              		.cfi_def_cfa_register 7
 806 032e 7860     		str	r0, [r7, #4]
 730:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 731:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 732:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 733:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 807              		.loc 1 733 0
 808 0330 034B     		ldr	r3, .L52
 809 0332 7A68     		ldr	r2, [r7, #4]
 810 0334 1A60     		str	r2, [r3, #0]
 734:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 811              		.loc 1 734 0
 812 0336 07F10C07 		add	r7, r7, #12
 813 033a BD46     		mov	sp, r7
 814 033c 80BC     		pop	{r7}
 815 033e 7047     		bx	lr
 816              	.L53:
 817              		.align	2
 818              	.L52:
 819 0340 D8004242 		.word	1111621848
 820              		.cfi_endproc
 821              	.LFE42:
 823              		.align	2
 824              		.global	RCC_ADCCLKConfig
 825              		.thumb
 826              		.thumb_func
 828              	RCC_ADCCLKConfig:
 829              	.LFB43:
 735:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 736:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 737:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 738:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 739:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 740:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 741:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 742:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 743:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 744:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 745:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 746:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 747:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 748:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 749:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 750:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 751:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 752:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 753:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 754:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 755:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 756:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 757:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 758:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 759:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 760:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 761:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 762:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 763:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 764:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 765:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 766:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 767:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 830              		.loc 1 767 0
 831              		.cfi_startproc
 832              		@ args = 0, pretend = 0, frame = 16
 833              		@ frame_needed = 1, uses_anonymous_args = 0
 834              		@ link register save eliminated.
 835 0344 80B4     		push	{r7}
 836              	.LCFI40:
 837              		.cfi_def_cfa_offset 4
 838              		.cfi_offset 7, -4
 839 0346 85B0     		sub	sp, sp, #20
 840              	.LCFI41:
 841              		.cfi_def_cfa_offset 24
 842 0348 00AF     		add	r7, sp, #0
 843              	.LCFI42:
 844              		.cfi_def_cfa_register 7
 845 034a 7860     		str	r0, [r7, #4]
 768:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 846              		.loc 1 768 0
 847 034c 4FF00003 		mov	r3, #0
 848 0350 FB60     		str	r3, [r7, #12]
 769:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 770:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 771:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 849              		.loc 1 771 0
 850 0352 094B     		ldr	r3, .L55
 851 0354 5B68     		ldr	r3, [r3, #4]
 852 0356 FB60     		str	r3, [r7, #12]
 772:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 773:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 853              		.loc 1 773 0
 854 0358 FB68     		ldr	r3, [r7, #12]
 855 035a 23F44043 		bic	r3, r3, #49152
 856 035e FB60     		str	r3, [r7, #12]
 774:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 775:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 857              		.loc 1 775 0
 858 0360 FA68     		ldr	r2, [r7, #12]
 859 0362 7B68     		ldr	r3, [r7, #4]
 860 0364 1343     		orrs	r3, r3, r2
 861 0366 FB60     		str	r3, [r7, #12]
 776:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 777:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 862              		.loc 1 777 0
 863 0368 034B     		ldr	r3, .L55
 864 036a FA68     		ldr	r2, [r7, #12]
 865 036c 5A60     		str	r2, [r3, #4]
 778:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 866              		.loc 1 778 0
 867 036e 07F11407 		add	r7, r7, #20
 868 0372 BD46     		mov	sp, r7
 869 0374 80BC     		pop	{r7}
 870 0376 7047     		bx	lr
 871              	.L56:
 872              		.align	2
 873              	.L55:
 874 0378 00100240 		.word	1073876992
 875              		.cfi_endproc
 876              	.LFE43:
 878              		.align	2
 879              		.global	RCC_LSEConfig
 880              		.thumb
 881              		.thumb_func
 883              	RCC_LSEConfig:
 884              	.LFB44:
 779:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 780:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 781:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 782:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 783:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 784:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 785:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 786:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 787:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 788:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 789:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 790:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 791:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 792:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 793:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 794:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 795:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 796:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 797:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 798:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 799:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 800:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 801:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 802:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 803:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 804:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 805:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 806:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 807:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 808:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 809:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 810:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 811:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 812:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 813:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 814:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 815:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 816:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 817:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 818:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 819:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 820:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 821:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 822:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 823:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 824:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 825:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 826:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 827:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 828:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 829:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 830:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 885              		.loc 1 830 0
 886              		.cfi_startproc
 887              		@ args = 0, pretend = 0, frame = 8
 888              		@ frame_needed = 1, uses_anonymous_args = 0
 889              		@ link register save eliminated.
 890 037c 80B4     		push	{r7}
 891              	.LCFI43:
 892              		.cfi_def_cfa_offset 4
 893              		.cfi_offset 7, -4
 894 037e 83B0     		sub	sp, sp, #12
 895              	.LCFI44:
 896              		.cfi_def_cfa_offset 16
 897 0380 00AF     		add	r7, sp, #0
 898              	.LCFI45:
 899              		.cfi_def_cfa_register 7
 900 0382 0346     		mov	r3, r0
 901 0384 FB71     		strb	r3, [r7, #7]
 831:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 832:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 833:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 834:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 835:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 902              		.loc 1 835 0
 903 0386 0F4B     		ldr	r3, .L63
 904 0388 4FF00002 		mov	r2, #0
 905 038c 1A70     		strb	r2, [r3, #0]
 836:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 837:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 906              		.loc 1 837 0
 907 038e 0D4B     		ldr	r3, .L63
 908 0390 4FF00002 		mov	r2, #0
 909 0394 1A70     		strb	r2, [r3, #0]
 838:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 839:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 910              		.loc 1 839 0
 911 0396 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 912 0398 012B     		cmp	r3, #1
 913 039a 02D0     		beq	.L59
 914 039c 042B     		cmp	r3, #4
 915 039e 05D0     		beq	.L60
 916 03a0 09E0     		b	.L62
 917              	.L59:
 840:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 841:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 842:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 843:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 918              		.loc 1 843 0
 919 03a2 084B     		ldr	r3, .L63
 920 03a4 4FF00102 		mov	r2, #1
 921 03a8 1A70     		strb	r2, [r3, #0]
 844:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 922              		.loc 1 844 0
 923 03aa 05E0     		b	.L57
 924              	.L60:
 845:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 846:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 847:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 848:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 925              		.loc 1 848 0
 926 03ac 054B     		ldr	r3, .L63
 927 03ae 4FF00502 		mov	r2, #5
 928 03b2 1A70     		strb	r2, [r3, #0]
 849:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 929              		.loc 1 849 0
 930 03b4 00E0     		b	.L57
 931              	.L62:
 850:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 851:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 852:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;      
 932              		.loc 1 852 0
 933 03b6 00BF     		nop
 934              	.L57:
 853:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 854:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 935              		.loc 1 854 0
 936 03b8 07F10C07 		add	r7, r7, #12
 937 03bc BD46     		mov	sp, r7
 938 03be 80BC     		pop	{r7}
 939 03c0 7047     		bx	lr
 940              	.L64:
 941 03c2 00BF     		.align	2
 942              	.L63:
 943 03c4 20100240 		.word	1073877024
 944              		.cfi_endproc
 945              	.LFE44:
 947              		.align	2
 948              		.global	RCC_LSICmd
 949              		.thumb
 950              		.thumb_func
 952              	RCC_LSICmd:
 953              	.LFB45:
 855:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 856:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 857:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 858:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 859:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 860:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 861:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 862:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 863:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 954              		.loc 1 863 0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 8
 957              		@ frame_needed = 1, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 959 03c8 80B4     		push	{r7}
 960              	.LCFI46:
 961              		.cfi_def_cfa_offset 4
 962              		.cfi_offset 7, -4
 963 03ca 83B0     		sub	sp, sp, #12
 964              	.LCFI47:
 965              		.cfi_def_cfa_offset 16
 966 03cc 00AF     		add	r7, sp, #0
 967              	.LCFI48:
 968              		.cfi_def_cfa_register 7
 969 03ce 0346     		mov	r3, r0
 970 03d0 FB71     		strb	r3, [r7, #7]
 864:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 865:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 866:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 971              		.loc 1 866 0
 972 03d2 044B     		ldr	r3, .L66
 973 03d4 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 974 03d6 1A60     		str	r2, [r3, #0]
 867:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 975              		.loc 1 867 0
 976 03d8 07F10C07 		add	r7, r7, #12
 977 03dc BD46     		mov	sp, r7
 978 03de 80BC     		pop	{r7}
 979 03e0 7047     		bx	lr
 980              	.L67:
 981 03e2 00BF     		.align	2
 982              	.L66:
 983 03e4 80044242 		.word	1111622784
 984              		.cfi_endproc
 985              	.LFE45:
 987              		.align	2
 988              		.global	RCC_RTCCLKConfig
 989              		.thumb
 990              		.thumb_func
 992              	RCC_RTCCLKConfig:
 993              	.LFB46:
 868:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 869:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 870:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 871:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it can't be changed unless the Backup domain is reset.
 872:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 873:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 874:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 875:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 876:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 877:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 878:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 879:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 880:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 994              		.loc 1 880 0
 995              		.cfi_startproc
 996              		@ args = 0, pretend = 0, frame = 8
 997              		@ frame_needed = 1, uses_anonymous_args = 0
 998              		@ link register save eliminated.
 999 03e8 80B4     		push	{r7}
 1000              	.LCFI49:
 1001              		.cfi_def_cfa_offset 4
 1002              		.cfi_offset 7, -4
 1003 03ea 83B0     		sub	sp, sp, #12
 1004              	.LCFI50:
 1005              		.cfi_def_cfa_offset 16
 1006 03ec 00AF     		add	r7, sp, #0
 1007              	.LCFI51:
 1008              		.cfi_def_cfa_register 7
 1009 03ee 7860     		str	r0, [r7, #4]
 881:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 882:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 883:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 884:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1010              		.loc 1 884 0
 1011 03f0 054B     		ldr	r3, .L69
 1012 03f2 054A     		ldr	r2, .L69
 1013 03f4 116A     		ldr	r1, [r2, #32]
 1014 03f6 7A68     		ldr	r2, [r7, #4]
 1015 03f8 0A43     		orrs	r2, r2, r1
 1016 03fa 1A62     		str	r2, [r3, #32]
 885:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1017              		.loc 1 885 0
 1018 03fc 07F10C07 		add	r7, r7, #12
 1019 0400 BD46     		mov	sp, r7
 1020 0402 80BC     		pop	{r7}
 1021 0404 7047     		bx	lr
 1022              	.L70:
 1023 0406 00BF     		.align	2
 1024              	.L69:
 1025 0408 00100240 		.word	1073876992
 1026              		.cfi_endproc
 1027              	.LFE46:
 1029              		.align	2
 1030              		.global	RCC_RTCCLKCmd
 1031              		.thumb
 1032              		.thumb_func
 1034              	RCC_RTCCLKCmd:
 1035              	.LFB47:
 886:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 887:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 888:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 889:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 890:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 891:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 892:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 893:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 894:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1036              		.loc 1 894 0
 1037              		.cfi_startproc
 1038              		@ args = 0, pretend = 0, frame = 8
 1039              		@ frame_needed = 1, uses_anonymous_args = 0
 1040              		@ link register save eliminated.
 1041 040c 80B4     		push	{r7}
 1042              	.LCFI52:
 1043              		.cfi_def_cfa_offset 4
 1044              		.cfi_offset 7, -4
 1045 040e 83B0     		sub	sp, sp, #12
 1046              	.LCFI53:
 1047              		.cfi_def_cfa_offset 16
 1048 0410 00AF     		add	r7, sp, #0
 1049              	.LCFI54:
 1050              		.cfi_def_cfa_register 7
 1051 0412 0346     		mov	r3, r0
 1052 0414 FB71     		strb	r3, [r7, #7]
 895:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 896:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 897:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1053              		.loc 1 897 0
 1054 0416 044B     		ldr	r3, .L72
 1055 0418 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1056 041a 1A60     		str	r2, [r3, #0]
 898:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1057              		.loc 1 898 0
 1058 041c 07F10C07 		add	r7, r7, #12
 1059 0420 BD46     		mov	sp, r7
 1060 0422 80BC     		pop	{r7}
 1061 0424 7047     		bx	lr
 1062              	.L73:
 1063 0426 00BF     		.align	2
 1064              	.L72:
 1065 0428 3C044242 		.word	1111622716
 1066              		.cfi_endproc
 1067              	.LFE47:
 1069              		.align	2
 1070              		.global	RCC_GetClocksFreq
 1071              		.thumb
 1072              		.thumb_func
 1074              	RCC_GetClocksFreq:
 1075              	.LFB48:
 899:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 900:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 901:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 902:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 903:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *         the clocks frequencies.
 904:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The result of this function could be not correct when using 
 905:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *         fractional value for HSE crystal.  
 906:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 907:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 908:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 909:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1076              		.loc 1 909 0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 24
 1079              		@ frame_needed = 1, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
 1081 042c 80B4     		push	{r7}
 1082              	.LCFI55:
 1083              		.cfi_def_cfa_offset 4
 1084              		.cfi_offset 7, -4
 1085 042e 87B0     		sub	sp, sp, #28
 1086              	.LCFI56:
 1087              		.cfi_def_cfa_offset 32
 1088 0430 00AF     		add	r7, sp, #0
 1089              	.LCFI57:
 1090              		.cfi_def_cfa_register 7
 1091 0432 7860     		str	r0, [r7, #4]
 910:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 1092              		.loc 1 910 0
 1093 0434 4FF00003 		mov	r3, #0
 1094 0438 7B61     		str	r3, [r7, #20]
 1095 043a 4FF00003 		mov	r3, #0
 1096 043e 3B61     		str	r3, [r7, #16]
 1097 0440 4FF00003 		mov	r3, #0
 1098 0444 FB60     		str	r3, [r7, #12]
 1099 0446 4FF00003 		mov	r3, #0
 1100 044a BB60     		str	r3, [r7, #8]
 911:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 912:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 913:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 914:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 915:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 916:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 917:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 918:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 919:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     
 920:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 921:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 1101              		.loc 1 921 0
 1102 044c 514B     		ldr	r3, .L84
 1103 044e 5B68     		ldr	r3, [r3, #4]
 1104 0450 03F00C03 		and	r3, r3, #12
 1105 0454 7B61     		str	r3, [r7, #20]
 922:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 923:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch (tmp)
 1106              		.loc 1 923 0
 1107 0456 7B69     		ldr	r3, [r7, #20]
 1108 0458 042B     		cmp	r3, #4
 1109 045a 07D0     		beq	.L77
 1110 045c 082B     		cmp	r3, #8
 1111 045e 09D0     		beq	.L78
 1112 0460 002B     		cmp	r3, #0
 1113 0462 35D1     		bne	.L83
 1114              	.L76:
 924:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 925:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 926:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1115              		.loc 1 926 0
 1116 0464 7B68     		ldr	r3, [r7, #4]
 1117 0466 4C4A     		ldr	r2, .L84+4
 1118 0468 1A60     		str	r2, [r3, #0]
 927:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1119              		.loc 1 927 0
 1120 046a 35E0     		b	.L79
 1121              	.L77:
 928:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 929:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 1122              		.loc 1 929 0
 1123 046c 7B68     		ldr	r3, [r7, #4]
 1124 046e 4A4A     		ldr	r2, .L84+4
 1125 0470 1A60     		str	r2, [r3, #0]
 930:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1126              		.loc 1 930 0
 1127 0472 31E0     		b	.L79
 1128              	.L78:
 931:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 932:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 933:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 934:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 1129              		.loc 1 934 0
 1130 0474 474B     		ldr	r3, .L84
 1131 0476 5B68     		ldr	r3, [r3, #4]
 1132 0478 03F47013 		and	r3, r3, #3932160
 1133 047c 3B61     		str	r3, [r7, #16]
 935:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1134              		.loc 1 935 0
 1135 047e 454B     		ldr	r3, .L84
 1136 0480 5B68     		ldr	r3, [r3, #4]
 1137 0482 03F48033 		and	r3, r3, #65536
 1138 0486 FB60     		str	r3, [r7, #12]
 936:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 937:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 938:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 1139              		.loc 1 938 0
 1140 0488 3B69     		ldr	r3, [r7, #16]
 1141 048a 4FEA9343 		lsr	r3, r3, #18
 1142 048e 03F10203 		add	r3, r3, #2
 1143 0492 3B61     		str	r3, [r7, #16]
 939:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 940:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 1144              		.loc 1 940 0
 1145 0494 FB68     		ldr	r3, [r7, #12]
 1146 0496 002B     		cmp	r3, #0
 1147 0498 06D1     		bne	.L80
 941:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 942:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 1148              		.loc 1 942 0
 1149 049a 3B69     		ldr	r3, [r7, #16]
 1150 049c 3F4A     		ldr	r2, .L84+8
 1151 049e 02FB03F2 		mul	r2, r2, r3
 1152 04a2 7B68     		ldr	r3, [r7, #4]
 1153 04a4 1A60     		str	r2, [r3, #0]
 943:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 944:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 945:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 946:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 947:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 948:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 949:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull; 
 950:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #else
 951:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 952:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 953:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 954:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 955:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 956:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 957:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {
 958:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 959:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 960:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #endif
 961:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 962:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 963:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 964:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 965:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 966:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 967:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****          pllmull += 2;
 968:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 969:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 970:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 971:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 972:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 973:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****             
 974:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 975:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 976:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_VALUE >> 1) * pllmull;
 977:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 978:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 979:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 980:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 981:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 982:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 983:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 984:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 985:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 986:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 987:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE / prediv1factor) * pllmull;          
 988:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 989:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 990:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 991:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           
 992:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 993:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
 994:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
 995:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor)
 996:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 997:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 998:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 999:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1154              		.loc 1 999 0
 1155 04a6 17E0     		b	.L79
 1156              	.L80:
 952:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 1157              		.loc 1 952 0
 1158 04a8 3A4B     		ldr	r3, .L84
 1159 04aa 5B68     		ldr	r3, [r3, #4]
 1160 04ac 03F40033 		and	r3, r3, #131072
 1161 04b0 002B     		cmp	r3, #0
 1162 04b2 06D0     		beq	.L82
 954:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_VALUE >> 1) * pllmull;
 1163              		.loc 1 954 0
 1164 04b4 3B69     		ldr	r3, [r7, #16]
 1165 04b6 394A     		ldr	r2, .L84+8
 1166 04b8 02FB03F2 		mul	r2, r2, r3
 1167 04bc 7B68     		ldr	r3, [r7, #4]
 1168 04be 1A60     		str	r2, [r3, #0]
 1169              		.loc 1 999 0
 1170 04c0 0AE0     		b	.L79
 1171              	.L82:
 958:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_VALUE * pllmull;
 1172              		.loc 1 958 0
 1173 04c2 3B69     		ldr	r3, [r7, #16]
 1174 04c4 344A     		ldr	r2, .L84+4
 1175 04c6 02FB03F2 		mul	r2, r2, r3
 1176 04ca 7B68     		ldr	r3, [r7, #4]
 1177 04cc 1A60     		str	r2, [r3, #0]
 1178              		.loc 1 999 0
 1179 04ce 03E0     		b	.L79
 1180              	.L83:
1000:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1001:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
1002:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 1181              		.loc 1 1002 0
 1182 04d0 7B68     		ldr	r3, [r7, #4]
 1183 04d2 314A     		ldr	r2, .L84+4
 1184 04d4 1A60     		str	r2, [r3, #0]
1003:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1185              		.loc 1 1003 0
 1186 04d6 00BF     		nop
 1187              	.L79:
1004:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1005:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1006:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1007:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1008:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 1188              		.loc 1 1008 0
 1189 04d8 2E4B     		ldr	r3, .L84
 1190 04da 5B68     		ldr	r3, [r3, #4]
 1191 04dc 03F0F003 		and	r3, r3, #240
 1192 04e0 7B61     		str	r3, [r7, #20]
1009:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 1193              		.loc 1 1009 0
 1194 04e2 7B69     		ldr	r3, [r7, #20]
 1195 04e4 4FEA1313 		lsr	r3, r3, #4
 1196 04e8 7B61     		str	r3, [r7, #20]
1010:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1197              		.loc 1 1010 0
 1198 04ea 2D4A     		ldr	r2, .L84+12
 1199 04ec 7B69     		ldr	r3, [r7, #20]
 1200 04ee D318     		adds	r3, r2, r3
 1201 04f0 1B78     		ldrb	r3, [r3, #0]
 1202 04f2 DBB2     		uxtb	r3, r3
 1203 04f4 BB60     		str	r3, [r7, #8]
1011:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1012:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1204              		.loc 1 1012 0
 1205 04f6 7B68     		ldr	r3, [r7, #4]
 1206 04f8 1A68     		ldr	r2, [r3, #0]
 1207 04fa BB68     		ldr	r3, [r7, #8]
 1208 04fc 22FA03F2 		lsr	r2, r2, r3
 1209 0500 7B68     		ldr	r3, [r7, #4]
 1210 0502 5A60     		str	r2, [r3, #4]
1013:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1014:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 1211              		.loc 1 1014 0
 1212 0504 234B     		ldr	r3, .L84
 1213 0506 5B68     		ldr	r3, [r3, #4]
 1214 0508 03F4E063 		and	r3, r3, #1792
 1215 050c 7B61     		str	r3, [r7, #20]
1015:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 1216              		.loc 1 1015 0
 1217 050e 7B69     		ldr	r3, [r7, #20]
 1218 0510 4FEA1323 		lsr	r3, r3, #8
 1219 0514 7B61     		str	r3, [r7, #20]
1016:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1220              		.loc 1 1016 0
 1221 0516 224A     		ldr	r2, .L84+12
 1222 0518 7B69     		ldr	r3, [r7, #20]
 1223 051a D318     		adds	r3, r2, r3
 1224 051c 1B78     		ldrb	r3, [r3, #0]
 1225 051e DBB2     		uxtb	r3, r3
 1226 0520 BB60     		str	r3, [r7, #8]
1017:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1018:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1227              		.loc 1 1018 0
 1228 0522 7B68     		ldr	r3, [r7, #4]
 1229 0524 5A68     		ldr	r2, [r3, #4]
 1230 0526 BB68     		ldr	r3, [r7, #8]
 1231 0528 22FA03F2 		lsr	r2, r2, r3
 1232 052c 7B68     		ldr	r3, [r7, #4]
 1233 052e 9A60     		str	r2, [r3, #8]
1019:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1020:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 1234              		.loc 1 1020 0
 1235 0530 184B     		ldr	r3, .L84
 1236 0532 5B68     		ldr	r3, [r3, #4]
 1237 0534 03F46053 		and	r3, r3, #14336
 1238 0538 7B61     		str	r3, [r7, #20]
1021:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 1239              		.loc 1 1021 0
 1240 053a 7B69     		ldr	r3, [r7, #20]
 1241 053c 4FEAD323 		lsr	r3, r3, #11
 1242 0540 7B61     		str	r3, [r7, #20]
1022:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1243              		.loc 1 1022 0
 1244 0542 174A     		ldr	r2, .L84+12
 1245 0544 7B69     		ldr	r3, [r7, #20]
 1246 0546 D318     		adds	r3, r2, r3
 1247 0548 1B78     		ldrb	r3, [r3, #0]
 1248 054a DBB2     		uxtb	r3, r3
 1249 054c BB60     		str	r3, [r7, #8]
1023:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1024:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1250              		.loc 1 1024 0
 1251 054e 7B68     		ldr	r3, [r7, #4]
 1252 0550 5A68     		ldr	r2, [r3, #4]
 1253 0552 BB68     		ldr	r3, [r7, #8]
 1254 0554 22FA03F2 		lsr	r2, r2, r3
 1255 0558 7B68     		ldr	r3, [r7, #4]
 1256 055a DA60     		str	r2, [r3, #12]
1025:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1026:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 1257              		.loc 1 1026 0
 1258 055c 0D4B     		ldr	r3, .L84
 1259 055e 5B68     		ldr	r3, [r3, #4]
 1260 0560 03F44043 		and	r3, r3, #49152
 1261 0564 7B61     		str	r3, [r7, #20]
1027:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 1262              		.loc 1 1027 0
 1263 0566 7B69     		ldr	r3, [r7, #20]
 1264 0568 4FEA9333 		lsr	r3, r3, #14
 1265 056c 7B61     		str	r3, [r7, #20]
1028:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 1266              		.loc 1 1028 0
 1267 056e 0D4A     		ldr	r2, .L84+16
 1268 0570 7B69     		ldr	r3, [r7, #20]
 1269 0572 D318     		adds	r3, r2, r3
 1270 0574 1B78     		ldrb	r3, [r3, #0]
 1271 0576 DBB2     		uxtb	r3, r3
 1272 0578 BB60     		str	r3, [r7, #8]
1029:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1030:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 1273              		.loc 1 1030 0
 1274 057a 7B68     		ldr	r3, [r7, #4]
 1275 057c DA68     		ldr	r2, [r3, #12]
 1276 057e BB68     		ldr	r3, [r7, #8]
 1277 0580 B2FBF3F2 		udiv	r2, r2, r3
 1278 0584 7B68     		ldr	r3, [r7, #4]
 1279 0586 1A61     		str	r2, [r3, #16]
1031:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1280              		.loc 1 1031 0
 1281 0588 07F11C07 		add	r7, r7, #28
 1282 058c BD46     		mov	sp, r7
 1283 058e 80BC     		pop	{r7}
 1284 0590 7047     		bx	lr
 1285              	.L85:
 1286 0592 00BF     		.align	2
 1287              	.L84:
 1288 0594 00100240 		.word	1073876992
 1289 0598 00127A00 		.word	8000000
 1290 059c 00093D00 		.word	4000000
 1291 05a0 00000000 		.word	APBAHBPrescTable
 1292 05a4 10000000 		.word	ADCPrescTable
 1293              		.cfi_endproc
 1294              	.LFE48:
 1296              		.align	2
 1297              		.global	RCC_AHBPeriphClockCmd
 1298              		.thumb
 1299              		.thumb_func
 1301              	RCC_AHBPeriphClockCmd:
 1302              	.LFB49:
1032:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1033:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1034:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1035:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1036:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1037:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1038:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:        
1039:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1040:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1041:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1042:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1043:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1044:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1045:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1046:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1047:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1048:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1049:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1050:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1051:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1052:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1053:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1054:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1055:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1056:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1057:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1058:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1059:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1060:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1061:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1062:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1063:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1064:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1065:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1303              		.loc 1 1065 0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 8
 1306              		@ frame_needed = 1, uses_anonymous_args = 0
 1307              		@ link register save eliminated.
 1308 05a8 80B4     		push	{r7}
 1309              	.LCFI58:
 1310              		.cfi_def_cfa_offset 4
 1311              		.cfi_offset 7, -4
 1312 05aa 83B0     		sub	sp, sp, #12
 1313              	.LCFI59:
 1314              		.cfi_def_cfa_offset 16
 1315 05ac 00AF     		add	r7, sp, #0
 1316              	.LCFI60:
 1317              		.cfi_def_cfa_register 7
 1318 05ae 7860     		str	r0, [r7, #4]
 1319 05b0 0B46     		mov	r3, r1
 1320 05b2 FB70     		strb	r3, [r7, #3]
1066:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1067:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1068:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1069:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1070:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1321              		.loc 1 1070 0
 1322 05b4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1323 05b6 002B     		cmp	r3, #0
 1324 05b8 06D0     		beq	.L87
1071:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1072:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1325              		.loc 1 1072 0
 1326 05ba 0A4B     		ldr	r3, .L89
 1327 05bc 094A     		ldr	r2, .L89
 1328 05be 5169     		ldr	r1, [r2, #20]
 1329 05c0 7A68     		ldr	r2, [r7, #4]
 1330 05c2 0A43     		orrs	r2, r2, r1
 1331 05c4 5A61     		str	r2, [r3, #20]
 1332 05c6 07E0     		b	.L86
 1333              	.L87:
1073:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1074:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1075:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1076:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 1334              		.loc 1 1076 0
 1335 05c8 064B     		ldr	r3, .L89
 1336 05ca 064A     		ldr	r2, .L89
 1337 05cc 5169     		ldr	r1, [r2, #20]
 1338 05ce 7A68     		ldr	r2, [r7, #4]
 1339 05d0 6FEA0202 		mvn	r2, r2
 1340 05d4 0A40     		ands	r2, r2, r1
 1341 05d6 5A61     		str	r2, [r3, #20]
 1342              	.L86:
1077:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1078:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1343              		.loc 1 1078 0
 1344 05d8 07F10C07 		add	r7, r7, #12
 1345 05dc BD46     		mov	sp, r7
 1346 05de 80BC     		pop	{r7}
 1347 05e0 7047     		bx	lr
 1348              	.L90:
 1349 05e2 00BF     		.align	2
 1350              	.L89:
 1351 05e4 00100240 		.word	1073876992
 1352              		.cfi_endproc
 1353              	.LFE49:
 1355              		.align	2
 1356              		.global	RCC_APB2PeriphClockCmd
 1357              		.thumb
 1358              		.thumb_func
 1360              	RCC_APB2PeriphClockCmd:
 1361              	.LFB50:
1079:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1080:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1081:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1082:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1083:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1084:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1085:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1086:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1087:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1088:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1089:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1090:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1091:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1092:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1093:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1094:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1095:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1096:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1362              		.loc 1 1096 0
 1363              		.cfi_startproc
 1364              		@ args = 0, pretend = 0, frame = 8
 1365              		@ frame_needed = 1, uses_anonymous_args = 0
 1366              		@ link register save eliminated.
 1367 05e8 80B4     		push	{r7}
 1368              	.LCFI61:
 1369              		.cfi_def_cfa_offset 4
 1370              		.cfi_offset 7, -4
 1371 05ea 83B0     		sub	sp, sp, #12
 1372              	.LCFI62:
 1373              		.cfi_def_cfa_offset 16
 1374 05ec 00AF     		add	r7, sp, #0
 1375              	.LCFI63:
 1376              		.cfi_def_cfa_register 7
 1377 05ee 7860     		str	r0, [r7, #4]
 1378 05f0 0B46     		mov	r3, r1
 1379 05f2 FB70     		strb	r3, [r7, #3]
1097:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1098:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1099:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1100:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1380              		.loc 1 1100 0
 1381 05f4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1382 05f6 002B     		cmp	r3, #0
 1383 05f8 06D0     		beq	.L92
1101:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1102:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1384              		.loc 1 1102 0
 1385 05fa 0A4B     		ldr	r3, .L94
 1386 05fc 094A     		ldr	r2, .L94
 1387 05fe 9169     		ldr	r1, [r2, #24]
 1388 0600 7A68     		ldr	r2, [r7, #4]
 1389 0602 0A43     		orrs	r2, r2, r1
 1390 0604 9A61     		str	r2, [r3, #24]
 1391 0606 07E0     		b	.L91
 1392              	.L92:
1103:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1104:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1105:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1106:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1393              		.loc 1 1106 0
 1394 0608 064B     		ldr	r3, .L94
 1395 060a 064A     		ldr	r2, .L94
 1396 060c 9169     		ldr	r1, [r2, #24]
 1397 060e 7A68     		ldr	r2, [r7, #4]
 1398 0610 6FEA0202 		mvn	r2, r2
 1399 0614 0A40     		ands	r2, r2, r1
 1400 0616 9A61     		str	r2, [r3, #24]
 1401              	.L91:
1107:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1108:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1402              		.loc 1 1108 0
 1403 0618 07F10C07 		add	r7, r7, #12
 1404 061c BD46     		mov	sp, r7
 1405 061e 80BC     		pop	{r7}
 1406 0620 7047     		bx	lr
 1407              	.L95:
 1408 0622 00BF     		.align	2
 1409              	.L94:
 1410 0624 00100240 		.word	1073876992
 1411              		.cfi_endproc
 1412              	.LFE50:
 1414              		.align	2
 1415              		.global	RCC_APB1PeriphClockCmd
 1416              		.thumb
 1417              		.thumb_func
 1419              	RCC_APB1PeriphClockCmd:
 1420              	.LFB51:
1109:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1110:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1111:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1112:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1113:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1114:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1115:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1116:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1117:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1118:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1119:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1120:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1121:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1122:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1123:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1124:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1125:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1126:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1127:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1421              		.loc 1 1127 0
 1422              		.cfi_startproc
 1423              		@ args = 0, pretend = 0, frame = 8
 1424              		@ frame_needed = 1, uses_anonymous_args = 0
 1425              		@ link register save eliminated.
 1426 0628 80B4     		push	{r7}
 1427              	.LCFI64:
 1428              		.cfi_def_cfa_offset 4
 1429              		.cfi_offset 7, -4
 1430 062a 83B0     		sub	sp, sp, #12
 1431              	.LCFI65:
 1432              		.cfi_def_cfa_offset 16
 1433 062c 00AF     		add	r7, sp, #0
 1434              	.LCFI66:
 1435              		.cfi_def_cfa_register 7
 1436 062e 7860     		str	r0, [r7, #4]
 1437 0630 0B46     		mov	r3, r1
 1438 0632 FB70     		strb	r3, [r7, #3]
1128:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1129:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1130:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1131:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1439              		.loc 1 1131 0
 1440 0634 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1441 0636 002B     		cmp	r3, #0
 1442 0638 06D0     		beq	.L97
1132:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1133:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1443              		.loc 1 1133 0
 1444 063a 0A4B     		ldr	r3, .L99
 1445 063c 094A     		ldr	r2, .L99
 1446 063e D169     		ldr	r1, [r2, #28]
 1447 0640 7A68     		ldr	r2, [r7, #4]
 1448 0642 0A43     		orrs	r2, r2, r1
 1449 0644 DA61     		str	r2, [r3, #28]
 1450 0646 07E0     		b	.L96
 1451              	.L97:
1134:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1135:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1136:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1137:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1452              		.loc 1 1137 0
 1453 0648 064B     		ldr	r3, .L99
 1454 064a 064A     		ldr	r2, .L99
 1455 064c D169     		ldr	r1, [r2, #28]
 1456 064e 7A68     		ldr	r2, [r7, #4]
 1457 0650 6FEA0202 		mvn	r2, r2
 1458 0654 0A40     		ands	r2, r2, r1
 1459 0656 DA61     		str	r2, [r3, #28]
 1460              	.L96:
1138:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1139:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1461              		.loc 1 1139 0
 1462 0658 07F10C07 		add	r7, r7, #12
 1463 065c BD46     		mov	sp, r7
 1464 065e 80BC     		pop	{r7}
 1465 0660 7047     		bx	lr
 1466              	.L100:
 1467 0662 00BF     		.align	2
 1468              	.L99:
 1469 0664 00100240 		.word	1073876992
 1470              		.cfi_endproc
 1471              	.LFE51:
 1473              		.align	2
 1474              		.global	RCC_APB2PeriphResetCmd
 1475              		.thumb
 1476              		.thumb_func
 1478              	RCC_APB2PeriphResetCmd:
 1479              	.LFB52:
1140:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1141:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1142:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1143:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1144:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1145:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1146:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1147:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1148:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1149:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1150:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1151:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1152:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1153:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1154:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
1155:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1156:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1157:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1158:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1159:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1160:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1161:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1162:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1163:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1164:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1165:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1166:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1167:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1168:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1169:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1170:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1171:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1172:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1173:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1174:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1175:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1176:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1177:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1178:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1179:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1180:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1181:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1182:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1183:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1184:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1185:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1186:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1480              		.loc 1 1186 0
 1481              		.cfi_startproc
 1482              		@ args = 0, pretend = 0, frame = 8
 1483              		@ frame_needed = 1, uses_anonymous_args = 0
 1484              		@ link register save eliminated.
 1485 0668 80B4     		push	{r7}
 1486              	.LCFI67:
 1487              		.cfi_def_cfa_offset 4
 1488              		.cfi_offset 7, -4
 1489 066a 83B0     		sub	sp, sp, #12
 1490              	.LCFI68:
 1491              		.cfi_def_cfa_offset 16
 1492 066c 00AF     		add	r7, sp, #0
 1493              	.LCFI69:
 1494              		.cfi_def_cfa_register 7
 1495 066e 7860     		str	r0, [r7, #4]
 1496 0670 0B46     		mov	r3, r1
 1497 0672 FB70     		strb	r3, [r7, #3]
1187:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1188:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1189:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1190:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1498              		.loc 1 1190 0
 1499 0674 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1500 0676 002B     		cmp	r3, #0
 1501 0678 06D0     		beq	.L102
1191:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1192:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1502              		.loc 1 1192 0
 1503 067a 0A4B     		ldr	r3, .L104
 1504 067c 094A     		ldr	r2, .L104
 1505 067e D168     		ldr	r1, [r2, #12]
 1506 0680 7A68     		ldr	r2, [r7, #4]
 1507 0682 0A43     		orrs	r2, r2, r1
 1508 0684 DA60     		str	r2, [r3, #12]
 1509 0686 07E0     		b	.L101
 1510              	.L102:
1193:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1194:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1195:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1196:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1511              		.loc 1 1196 0
 1512 0688 064B     		ldr	r3, .L104
 1513 068a 064A     		ldr	r2, .L104
 1514 068c D168     		ldr	r1, [r2, #12]
 1515 068e 7A68     		ldr	r2, [r7, #4]
 1516 0690 6FEA0202 		mvn	r2, r2
 1517 0694 0A40     		ands	r2, r2, r1
 1518 0696 DA60     		str	r2, [r3, #12]
 1519              	.L101:
1197:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1198:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1520              		.loc 1 1198 0
 1521 0698 07F10C07 		add	r7, r7, #12
 1522 069c BD46     		mov	sp, r7
 1523 069e 80BC     		pop	{r7}
 1524 06a0 7047     		bx	lr
 1525              	.L105:
 1526 06a2 00BF     		.align	2
 1527              	.L104:
 1528 06a4 00100240 		.word	1073876992
 1529              		.cfi_endproc
 1530              	.LFE52:
 1532              		.align	2
 1533              		.global	RCC_APB1PeriphResetCmd
 1534              		.thumb
 1535              		.thumb_func
 1537              	RCC_APB1PeriphResetCmd:
 1538              	.LFB53:
1199:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1200:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1201:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1202:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1203:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1204:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1205:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1206:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1207:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1208:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1209:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1210:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1211:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1212:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1213:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1214:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1215:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1216:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1217:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1539              		.loc 1 1217 0
 1540              		.cfi_startproc
 1541              		@ args = 0, pretend = 0, frame = 8
 1542              		@ frame_needed = 1, uses_anonymous_args = 0
 1543              		@ link register save eliminated.
 1544 06a8 80B4     		push	{r7}
 1545              	.LCFI70:
 1546              		.cfi_def_cfa_offset 4
 1547              		.cfi_offset 7, -4
 1548 06aa 83B0     		sub	sp, sp, #12
 1549              	.LCFI71:
 1550              		.cfi_def_cfa_offset 16
 1551 06ac 00AF     		add	r7, sp, #0
 1552              	.LCFI72:
 1553              		.cfi_def_cfa_register 7
 1554 06ae 7860     		str	r0, [r7, #4]
 1555 06b0 0B46     		mov	r3, r1
 1556 06b2 FB70     		strb	r3, [r7, #3]
1218:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1219:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1220:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1221:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1557              		.loc 1 1221 0
 1558 06b4 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1559 06b6 002B     		cmp	r3, #0
 1560 06b8 06D0     		beq	.L107
1222:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1223:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1561              		.loc 1 1223 0
 1562 06ba 0A4B     		ldr	r3, .L109
 1563 06bc 094A     		ldr	r2, .L109
 1564 06be 1169     		ldr	r1, [r2, #16]
 1565 06c0 7A68     		ldr	r2, [r7, #4]
 1566 06c2 0A43     		orrs	r2, r2, r1
 1567 06c4 1A61     		str	r2, [r3, #16]
 1568 06c6 07E0     		b	.L106
 1569              	.L107:
1224:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1225:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1226:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1227:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1570              		.loc 1 1227 0
 1571 06c8 064B     		ldr	r3, .L109
 1572 06ca 064A     		ldr	r2, .L109
 1573 06cc 1169     		ldr	r1, [r2, #16]
 1574 06ce 7A68     		ldr	r2, [r7, #4]
 1575 06d0 6FEA0202 		mvn	r2, r2
 1576 06d4 0A40     		ands	r2, r2, r1
 1577 06d6 1A61     		str	r2, [r3, #16]
 1578              	.L106:
1228:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1229:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1579              		.loc 1 1229 0
 1580 06d8 07F10C07 		add	r7, r7, #12
 1581 06dc BD46     		mov	sp, r7
 1582 06de 80BC     		pop	{r7}
 1583 06e0 7047     		bx	lr
 1584              	.L110:
 1585 06e2 00BF     		.align	2
 1586              	.L109:
 1587 06e4 00100240 		.word	1073876992
 1588              		.cfi_endproc
 1589              	.LFE53:
 1591              		.align	2
 1592              		.global	RCC_BackupResetCmd
 1593              		.thumb
 1594              		.thumb_func
 1596              	RCC_BackupResetCmd:
 1597              	.LFB54:
1230:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1231:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1232:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1233:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1234:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1235:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1236:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1237:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1238:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1598              		.loc 1 1238 0
 1599              		.cfi_startproc
 1600              		@ args = 0, pretend = 0, frame = 8
 1601              		@ frame_needed = 1, uses_anonymous_args = 0
 1602              		@ link register save eliminated.
 1603 06e8 80B4     		push	{r7}
 1604              	.LCFI73:
 1605              		.cfi_def_cfa_offset 4
 1606              		.cfi_offset 7, -4
 1607 06ea 83B0     		sub	sp, sp, #12
 1608              	.LCFI74:
 1609              		.cfi_def_cfa_offset 16
 1610 06ec 00AF     		add	r7, sp, #0
 1611              	.LCFI75:
 1612              		.cfi_def_cfa_register 7
 1613 06ee 0346     		mov	r3, r0
 1614 06f0 FB71     		strb	r3, [r7, #7]
1239:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1240:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1241:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1615              		.loc 1 1241 0
 1616 06f2 044B     		ldr	r3, .L112
 1617 06f4 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1618 06f6 1A60     		str	r2, [r3, #0]
1242:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1619              		.loc 1 1242 0
 1620 06f8 07F10C07 		add	r7, r7, #12
 1621 06fc BD46     		mov	sp, r7
 1622 06fe 80BC     		pop	{r7}
 1623 0700 7047     		bx	lr
 1624              	.L113:
 1625 0702 00BF     		.align	2
 1626              	.L112:
 1627 0704 40044242 		.word	1111622720
 1628              		.cfi_endproc
 1629              	.LFE54:
 1631              		.align	2
 1632              		.global	RCC_ClockSecuritySystemCmd
 1633              		.thumb
 1634              		.thumb_func
 1636              	RCC_ClockSecuritySystemCmd:
 1637              	.LFB55:
1243:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1244:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1245:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1246:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1247:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1248:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1249:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1250:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1251:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1638              		.loc 1 1251 0
 1639              		.cfi_startproc
 1640              		@ args = 0, pretend = 0, frame = 8
 1641              		@ frame_needed = 1, uses_anonymous_args = 0
 1642              		@ link register save eliminated.
 1643 0708 80B4     		push	{r7}
 1644              	.LCFI76:
 1645              		.cfi_def_cfa_offset 4
 1646              		.cfi_offset 7, -4
 1647 070a 83B0     		sub	sp, sp, #12
 1648              	.LCFI77:
 1649              		.cfi_def_cfa_offset 16
 1650 070c 00AF     		add	r7, sp, #0
 1651              	.LCFI78:
 1652              		.cfi_def_cfa_register 7
 1653 070e 0346     		mov	r3, r0
 1654 0710 FB71     		strb	r3, [r7, #7]
1252:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1253:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1254:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 1655              		.loc 1 1254 0
 1656 0712 044B     		ldr	r3, .L115
 1657 0714 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1658 0716 1A60     		str	r2, [r3, #0]
1255:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1659              		.loc 1 1255 0
 1660 0718 07F10C07 		add	r7, r7, #12
 1661 071c BD46     		mov	sp, r7
 1662 071e 80BC     		pop	{r7}
 1663 0720 7047     		bx	lr
 1664              	.L116:
 1665 0722 00BF     		.align	2
 1666              	.L115:
 1667 0724 4C004242 		.word	1111621708
 1668              		.cfi_endproc
 1669              	.LFE55:
 1671              		.align	2
 1672              		.global	RCC_MCOConfig
 1673              		.thumb
 1674              		.thumb_func
 1676              	RCC_MCOConfig:
 1677              	.LFB56:
1256:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1257:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1258:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1259:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1260:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1261:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1262:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:       
1263:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1264:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1265:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1266:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1267:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1268:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1269:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1270:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1271:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1272:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1273:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1274:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1275:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1276:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1277:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1278:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1279:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1280:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1281:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1282:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1283:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1678              		.loc 1 1283 0
 1679              		.cfi_startproc
 1680              		@ args = 0, pretend = 0, frame = 8
 1681              		@ frame_needed = 1, uses_anonymous_args = 0
 1682              		@ link register save eliminated.
 1683 0728 80B4     		push	{r7}
 1684              	.LCFI79:
 1685              		.cfi_def_cfa_offset 4
 1686              		.cfi_offset 7, -4
 1687 072a 83B0     		sub	sp, sp, #12
 1688              	.LCFI80:
 1689              		.cfi_def_cfa_offset 16
 1690 072c 00AF     		add	r7, sp, #0
 1691              	.LCFI81:
 1692              		.cfi_def_cfa_register 7
 1693 072e 0346     		mov	r3, r0
 1694 0730 FB71     		strb	r3, [r7, #7]
1284:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1285:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1286:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1287:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1288:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 1695              		.loc 1 1288 0
 1696 0732 044B     		ldr	r3, .L118
 1697 0734 FA79     		ldrb	r2, [r7, #7]
 1698 0736 1A70     		strb	r2, [r3, #0]
1289:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1699              		.loc 1 1289 0
 1700 0738 07F10C07 		add	r7, r7, #12
 1701 073c BD46     		mov	sp, r7
 1702 073e 80BC     		pop	{r7}
 1703 0740 7047     		bx	lr
 1704              	.L119:
 1705 0742 00BF     		.align	2
 1706              	.L118:
 1707 0744 07100240 		.word	1073876999
 1708              		.cfi_endproc
 1709              	.LFE56:
 1711              		.align	2
 1712              		.global	RCC_GetFlagStatus
 1713              		.thumb
 1714              		.thumb_func
 1716              	RCC_GetFlagStatus:
 1717              	.LFB57:
1290:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1291:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1292:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1293:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1294:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1295:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1296:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1297:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1298:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1299:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1300:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1301:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1302:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1303:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1304:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1305:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1306:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1307:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1308:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1309:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1310:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1311:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1312:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1313:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1314:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1315:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1316:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1317:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1318:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1319:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1320:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1321:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1322:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1323:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1324:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1325:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1326:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1327:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1718              		.loc 1 1327 0
 1719              		.cfi_startproc
 1720              		@ args = 0, pretend = 0, frame = 24
 1721              		@ frame_needed = 1, uses_anonymous_args = 0
 1722              		@ link register save eliminated.
 1723 0748 80B4     		push	{r7}
 1724              	.LCFI82:
 1725              		.cfi_def_cfa_offset 4
 1726              		.cfi_offset 7, -4
 1727 074a 87B0     		sub	sp, sp, #28
 1728              	.LCFI83:
 1729              		.cfi_def_cfa_offset 32
 1730 074c 00AF     		add	r7, sp, #0
 1731              	.LCFI84:
 1732              		.cfi_def_cfa_register 7
 1733 074e 0346     		mov	r3, r0
 1734 0750 FB71     		strb	r3, [r7, #7]
1328:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 1735              		.loc 1 1328 0
 1736 0752 4FF00003 		mov	r3, #0
 1737 0756 FB60     		str	r3, [r7, #12]
1329:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 1738              		.loc 1 1329 0
 1739 0758 4FF00003 		mov	r3, #0
 1740 075c 7B61     		str	r3, [r7, #20]
1330:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 1741              		.loc 1 1330 0
 1742 075e 4FF00003 		mov	r3, #0
 1743 0762 FB74     		strb	r3, [r7, #19]
1331:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1332:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1333:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1334:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1335:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 1744              		.loc 1 1335 0
 1745 0764 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1746 0766 4FEA5313 		lsr	r3, r3, #5
 1747 076a DBB2     		uxtb	r3, r3
 1748 076c FB60     		str	r3, [r7, #12]
1336:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1749              		.loc 1 1336 0
 1750 076e FB68     		ldr	r3, [r7, #12]
 1751 0770 012B     		cmp	r3, #1
 1752 0772 03D1     		bne	.L121
1337:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1338:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 1753              		.loc 1 1338 0
 1754 0774 134B     		ldr	r3, .L127
 1755 0776 1B68     		ldr	r3, [r3, #0]
 1756 0778 7B61     		str	r3, [r7, #20]
 1757 077a 09E0     		b	.L122
 1758              	.L121:
1339:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1340:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1759              		.loc 1 1340 0
 1760 077c FB68     		ldr	r3, [r7, #12]
 1761 077e 022B     		cmp	r3, #2
 1762 0780 03D1     		bne	.L123
1341:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1342:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 1763              		.loc 1 1342 0
 1764 0782 104B     		ldr	r3, .L127
 1765 0784 1B6A     		ldr	r3, [r3, #32]
 1766 0786 7B61     		str	r3, [r7, #20]
 1767 0788 02E0     		b	.L122
 1768              	.L123:
1343:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1344:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1345:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1346:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 1769              		.loc 1 1346 0
 1770 078a 0E4B     		ldr	r3, .L127
 1771 078c 5B6A     		ldr	r3, [r3, #36]
 1772 078e 7B61     		str	r3, [r7, #20]
 1773              	.L122:
1347:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1348:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1349:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the flag position */
1350:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 1774              		.loc 1 1350 0
 1775 0790 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1776 0792 03F01F03 		and	r3, r3, #31
 1777 0796 FB60     		str	r3, [r7, #12]
1351:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1778              		.loc 1 1351 0
 1779 0798 FB68     		ldr	r3, [r7, #12]
 1780 079a 7A69     		ldr	r2, [r7, #20]
 1781 079c 22FA03F3 		lsr	r3, r2, r3
 1782 07a0 03F00103 		and	r3, r3, #1
 1783 07a4 002B     		cmp	r3, #0
 1784 07a6 03D0     		beq	.L124
1352:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1353:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1785              		.loc 1 1353 0
 1786 07a8 4FF00103 		mov	r3, #1
 1787 07ac FB74     		strb	r3, [r7, #19]
 1788 07ae 02E0     		b	.L125
 1789              	.L124:
1354:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1355:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1356:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1357:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1790              		.loc 1 1357 0
 1791 07b0 4FF00003 		mov	r3, #0
 1792 07b4 FB74     		strb	r3, [r7, #19]
 1793              	.L125:
1358:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1359:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1360:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the flag status */
1361:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return bitstatus;
 1794              		.loc 1 1361 0
 1795 07b6 FB7C     		ldrb	r3, [r7, #19]	@ zero_extendqisi2
1362:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1796              		.loc 1 1362 0
 1797 07b8 1846     		mov	r0, r3
 1798 07ba 07F11C07 		add	r7, r7, #28
 1799 07be BD46     		mov	sp, r7
 1800 07c0 80BC     		pop	{r7}
 1801 07c2 7047     		bx	lr
 1802              	.L128:
 1803              		.align	2
 1804              	.L127:
 1805 07c4 00100240 		.word	1073876992
 1806              		.cfi_endproc
 1807              	.LFE57:
 1809              		.align	2
 1810              		.global	RCC_ClearFlag
 1811              		.thumb
 1812              		.thumb_func
 1814              	RCC_ClearFlag:
 1815              	.LFB58:
1363:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1364:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1365:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1366:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1367:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1368:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
1369:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1370:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1371:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1372:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1816              		.loc 1 1372 0
 1817              		.cfi_startproc
 1818              		@ args = 0, pretend = 0, frame = 0
 1819              		@ frame_needed = 1, uses_anonymous_args = 0
 1820              		@ link register save eliminated.
 1821 07c8 80B4     		push	{r7}
 1822              	.LCFI85:
 1823              		.cfi_def_cfa_offset 4
 1824              		.cfi_offset 7, -4
 1825 07ca 00AF     		add	r7, sp, #0
 1826              	.LCFI86:
 1827              		.cfi_def_cfa_register 7
1373:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1374:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 1828              		.loc 1 1374 0
 1829 07cc 044B     		ldr	r3, .L130
 1830 07ce 044A     		ldr	r2, .L130
 1831 07d0 526A     		ldr	r2, [r2, #36]
 1832 07d2 42F08072 		orr	r2, r2, #16777216
 1833 07d6 5A62     		str	r2, [r3, #36]
1375:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1834              		.loc 1 1375 0
 1835 07d8 BD46     		mov	sp, r7
 1836 07da 80BC     		pop	{r7}
 1837 07dc 7047     		bx	lr
 1838              	.L131:
 1839 07de 00BF     		.align	2
 1840              	.L130:
 1841 07e0 00100240 		.word	1073876992
 1842              		.cfi_endproc
 1843              	.LFE58:
 1845              		.align	2
 1846              		.global	RCC_GetITStatus
 1847              		.thumb
 1848              		.thumb_func
 1850              	RCC_GetITStatus:
 1851              	.LFB59:
1376:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1377:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1378:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1379:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1380:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1381:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1382:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1383:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1384:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1385:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1386:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1387:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1388:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1389:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1390:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1391:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1392:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1393:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1394:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1395:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1396:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1397:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1398:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1399:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1400:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1401:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1402:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1403:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1852              		.loc 1 1403 0
 1853              		.cfi_startproc
 1854              		@ args = 0, pretend = 0, frame = 16
 1855              		@ frame_needed = 1, uses_anonymous_args = 0
 1856              		@ link register save eliminated.
 1857 07e4 80B4     		push	{r7}
 1858              	.LCFI87:
 1859              		.cfi_def_cfa_offset 4
 1860              		.cfi_offset 7, -4
 1861 07e6 85B0     		sub	sp, sp, #20
 1862              	.LCFI88:
 1863              		.cfi_def_cfa_offset 24
 1864 07e8 00AF     		add	r7, sp, #0
 1865              	.LCFI89:
 1866              		.cfi_def_cfa_register 7
 1867 07ea 0346     		mov	r3, r0
 1868 07ec FB71     		strb	r3, [r7, #7]
1404:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 1869              		.loc 1 1404 0
 1870 07ee 4FF00003 		mov	r3, #0
 1871 07f2 FB73     		strb	r3, [r7, #15]
1405:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1406:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1407:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1408:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1409:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1872              		.loc 1 1409 0
 1873 07f4 094B     		ldr	r3, .L136
 1874 07f6 9A68     		ldr	r2, [r3, #8]
 1875 07f8 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1876 07fa 1340     		ands	r3, r3, r2
 1877 07fc 002B     		cmp	r3, #0
 1878 07fe 03D0     		beq	.L133
1410:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1411:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1879              		.loc 1 1411 0
 1880 0800 4FF00103 		mov	r3, #1
 1881 0804 FB73     		strb	r3, [r7, #15]
 1882 0806 02E0     		b	.L134
 1883              	.L133:
1412:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1413:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1414:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1415:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1884              		.loc 1 1415 0
 1885 0808 4FF00003 		mov	r3, #0
 1886 080c FB73     		strb	r3, [r7, #15]
 1887              	.L134:
1416:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1417:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1418:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1419:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return  bitstatus;
 1888              		.loc 1 1419 0
 1889 080e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1420:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1890              		.loc 1 1420 0
 1891 0810 1846     		mov	r0, r3
 1892 0812 07F11407 		add	r7, r7, #20
 1893 0816 BD46     		mov	sp, r7
 1894 0818 80BC     		pop	{r7}
 1895 081a 7047     		bx	lr
 1896              	.L137:
 1897              		.align	2
 1898              	.L136:
 1899 081c 00100240 		.word	1073876992
 1900              		.cfi_endproc
 1901              	.LFE59:
 1903              		.align	2
 1904              		.global	RCC_ClearITPendingBit
 1905              		.thumb
 1906              		.thumb_func
 1908              	RCC_ClearITPendingBit:
 1909              	.LFB60:
1421:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1422:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1423:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC's interrupt pending bits.
1424:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1425:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1426:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1427:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:
1428:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1429:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1430:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1431:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1432:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1433:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1434:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1435:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1436:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1437:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1438:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1439:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1440:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1441:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1442:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1443:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1444:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1445:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1446:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1447:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1448:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1449:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1910              		.loc 1 1449 0
 1911              		.cfi_startproc
 1912              		@ args = 0, pretend = 0, frame = 8
 1913              		@ frame_needed = 1, uses_anonymous_args = 0
 1914              		@ link register save eliminated.
 1915 0820 80B4     		push	{r7}
 1916              	.LCFI90:
 1917              		.cfi_def_cfa_offset 4
 1918              		.cfi_offset 7, -4
 1919 0822 83B0     		sub	sp, sp, #12
 1920              	.LCFI91:
 1921              		.cfi_def_cfa_offset 16
 1922 0824 00AF     		add	r7, sp, #0
 1923              	.LCFI92:
 1924              		.cfi_def_cfa_register 7
 1925 0826 0346     		mov	r3, r0
 1926 0828 FB71     		strb	r3, [r7, #7]
1450:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1451:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1452:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1453:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1454:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****      pending bits */
1455:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 1927              		.loc 1 1455 0
 1928 082a 044B     		ldr	r3, .L139
 1929 082c FA79     		ldrb	r2, [r7, #7]
 1930 082e 1A70     		strb	r2, [r3, #0]
1456:../lib/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1931              		.loc 1 1456 0
 1932 0830 07F10C07 		add	r7, r7, #12
 1933 0834 BD46     		mov	sp, r7
 1934 0836 80BC     		pop	{r7}
 1935 0838 7047     		bx	lr
 1936              	.L140:
 1937 083a 00BF     		.align	2
 1938              	.L139:
 1939 083c 0A100240 		.word	1073877002
 1940              		.cfi_endproc
 1941              	.LFE60:
 1943              	.Letext0:
 1944              		.file 2 "/home/oni/ARM_EABI/bin/../lib/gcc/arm-none-eabi/4.7.2/../../../../arm-none-eabi/include/s
 1945              		.file 3 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/DeviceSupport/ST/STM32F10x/stm32f10x.h"
 1946              		.file 4 "/home/oni/workspace/Naze32/lib/STM32F10x_StdPeriph_Driver/inc/stm32f10x_rcc.h"
 1947              		.file 5 "/home/oni/workspace/Naze32/lib/CMSIS/CM3/CoreSupport/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
     /tmp/ccQCFDsL.s:19     .data:00000000 $d
     /tmp/ccQCFDsL.s:22     .data:00000000 APBAHBPrescTable
     /tmp/ccQCFDsL.s:42     .data:00000010 ADCPrescTable
     /tmp/ccQCFDsL.s:48     .text:00000000 $t
     /tmp/ccQCFDsL.s:53     .text:00000000 RCC_DeInit
     /tmp/ccQCFDsL.s:111    .text:00000054 $d
     /tmp/ccQCFDsL.s:116    .text:0000005c $t
     /tmp/ccQCFDsL.s:121    .text:0000005c RCC_HSEConfig
     /tmp/ccQCFDsL.s:188    .text:000000b4 $d
     /tmp/ccQCFDsL.s:192    .text:000000b8 $t
     /tmp/ccQCFDsL.s:197    .text:000000b8 RCC_WaitForHSEStartUp
     /tmp/ccQCFDsL.s:1716   .text:00000748 RCC_GetFlagStatus
     /tmp/ccQCFDsL.s:271    .text:0000011c RCC_AdjustHSICalibrationValue
     /tmp/ccQCFDsL.s:319    .text:00000158 $d
     /tmp/ccQCFDsL.s:323    .text:0000015c $t
     /tmp/ccQCFDsL.s:328    .text:0000015c RCC_HSICmd
     /tmp/ccQCFDsL.s:359    .text:00000178 $d
     /tmp/ccQCFDsL.s:363    .text:0000017c $t
     /tmp/ccQCFDsL.s:368    .text:0000017c RCC_PLLConfig
     /tmp/ccQCFDsL.s:417    .text:000001b8 $d
     /tmp/ccQCFDsL.s:421    .text:000001bc $t
     /tmp/ccQCFDsL.s:426    .text:000001bc RCC_PLLCmd
     /tmp/ccQCFDsL.s:457    .text:000001d8 $d
     /tmp/ccQCFDsL.s:461    .text:000001dc $t
     /tmp/ccQCFDsL.s:466    .text:000001dc RCC_SYSCLKConfig
     /tmp/ccQCFDsL.s:512    .text:00000210 $d
     /tmp/ccQCFDsL.s:516    .text:00000214 $t
     /tmp/ccQCFDsL.s:521    .text:00000214 RCC_GetSYSCLKSource
     /tmp/ccQCFDsL.s:549    .text:0000022c $d
     /tmp/ccQCFDsL.s:553    .text:00000230 $t
     /tmp/ccQCFDsL.s:558    .text:00000230 RCC_HCLKConfig
     /tmp/ccQCFDsL.s:604    .text:00000264 $d
     /tmp/ccQCFDsL.s:608    .text:00000268 $t
     /tmp/ccQCFDsL.s:613    .text:00000268 RCC_PCLK1Config
     /tmp/ccQCFDsL.s:659    .text:0000029c $d
     /tmp/ccQCFDsL.s:663    .text:000002a0 $t
     /tmp/ccQCFDsL.s:668    .text:000002a0 RCC_PCLK2Config
     /tmp/ccQCFDsL.s:715    .text:000002d8 $d
     /tmp/ccQCFDsL.s:719    .text:000002dc $t
     /tmp/ccQCFDsL.s:724    .text:000002dc RCC_ITConfig
     /tmp/ccQCFDsL.s:780    .text:00000324 $d
     /tmp/ccQCFDsL.s:784    .text:00000328 $t
     /tmp/ccQCFDsL.s:789    .text:00000328 RCC_USBCLKConfig
     /tmp/ccQCFDsL.s:819    .text:00000340 $d
     /tmp/ccQCFDsL.s:823    .text:00000344 $t
     /tmp/ccQCFDsL.s:828    .text:00000344 RCC_ADCCLKConfig
     /tmp/ccQCFDsL.s:874    .text:00000378 $d
     /tmp/ccQCFDsL.s:878    .text:0000037c $t
     /tmp/ccQCFDsL.s:883    .text:0000037c RCC_LSEConfig
     /tmp/ccQCFDsL.s:943    .text:000003c4 $d
     /tmp/ccQCFDsL.s:947    .text:000003c8 $t
     /tmp/ccQCFDsL.s:952    .text:000003c8 RCC_LSICmd
     /tmp/ccQCFDsL.s:983    .text:000003e4 $d
     /tmp/ccQCFDsL.s:987    .text:000003e8 $t
     /tmp/ccQCFDsL.s:992    .text:000003e8 RCC_RTCCLKConfig
     /tmp/ccQCFDsL.s:1025   .text:00000408 $d
     /tmp/ccQCFDsL.s:1029   .text:0000040c $t
     /tmp/ccQCFDsL.s:1034   .text:0000040c RCC_RTCCLKCmd
     /tmp/ccQCFDsL.s:1065   .text:00000428 $d
     /tmp/ccQCFDsL.s:1069   .text:0000042c $t
     /tmp/ccQCFDsL.s:1074   .text:0000042c RCC_GetClocksFreq
     /tmp/ccQCFDsL.s:1288   .text:00000594 $d
     /tmp/ccQCFDsL.s:1296   .text:000005a8 $t
     /tmp/ccQCFDsL.s:1301   .text:000005a8 RCC_AHBPeriphClockCmd
     /tmp/ccQCFDsL.s:1351   .text:000005e4 $d
     /tmp/ccQCFDsL.s:1355   .text:000005e8 $t
     /tmp/ccQCFDsL.s:1360   .text:000005e8 RCC_APB2PeriphClockCmd
     /tmp/ccQCFDsL.s:1410   .text:00000624 $d
     /tmp/ccQCFDsL.s:1414   .text:00000628 $t
     /tmp/ccQCFDsL.s:1419   .text:00000628 RCC_APB1PeriphClockCmd
     /tmp/ccQCFDsL.s:1469   .text:00000664 $d
     /tmp/ccQCFDsL.s:1473   .text:00000668 $t
     /tmp/ccQCFDsL.s:1478   .text:00000668 RCC_APB2PeriphResetCmd
     /tmp/ccQCFDsL.s:1528   .text:000006a4 $d
     /tmp/ccQCFDsL.s:1532   .text:000006a8 $t
     /tmp/ccQCFDsL.s:1537   .text:000006a8 RCC_APB1PeriphResetCmd
     /tmp/ccQCFDsL.s:1587   .text:000006e4 $d
     /tmp/ccQCFDsL.s:1591   .text:000006e8 $t
     /tmp/ccQCFDsL.s:1596   .text:000006e8 RCC_BackupResetCmd
     /tmp/ccQCFDsL.s:1627   .text:00000704 $d
     /tmp/ccQCFDsL.s:1631   .text:00000708 $t
     /tmp/ccQCFDsL.s:1636   .text:00000708 RCC_ClockSecuritySystemCmd
     /tmp/ccQCFDsL.s:1667   .text:00000724 $d
     /tmp/ccQCFDsL.s:1671   .text:00000728 $t
     /tmp/ccQCFDsL.s:1676   .text:00000728 RCC_MCOConfig
     /tmp/ccQCFDsL.s:1707   .text:00000744 $d
     /tmp/ccQCFDsL.s:1711   .text:00000748 $t
     /tmp/ccQCFDsL.s:1805   .text:000007c4 $d
     /tmp/ccQCFDsL.s:1809   .text:000007c8 $t
     /tmp/ccQCFDsL.s:1814   .text:000007c8 RCC_ClearFlag
     /tmp/ccQCFDsL.s:1841   .text:000007e0 $d
     /tmp/ccQCFDsL.s:1845   .text:000007e4 $t
     /tmp/ccQCFDsL.s:1850   .text:000007e4 RCC_GetITStatus
     /tmp/ccQCFDsL.s:1899   .text:0000081c $d
     /tmp/ccQCFDsL.s:1903   .text:00000820 $t
     /tmp/ccQCFDsL.s:1908   .text:00000820 RCC_ClearITPendingBit
     /tmp/ccQCFDsL.s:1939   .text:0000083c $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.809c0ff785d6d6219236c5d51f444c16
                           .group:00000000 wm4.stm32f10x.h.51.b859cb68ed44ee02c916b41cb8c68f1c
                           .group:00000000 wm4.core_cm3.h.25.d35e9a9b04ec4aaebae9bf79fff061f9
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cm3.h.113.b286929a54d33b4c8909a7132437b244
                           .group:00000000 wm4.stm32f10x.h.522.9a9f642c8c562acb4a63ad5d933b7c01
                           .group:00000000 wm4.stm32f10x_adc.h.83.4d35a50d598070ecea6f33bcef02c922
                           .group:00000000 wm4.stm32f10x_bkp.h.25.4622919f1e30efdad5eb44e12edd5513
                           .group:00000000 wm4.stm32f10x_can.h.25.48aab46fcce6d08400bf960b028e4698
                           .group:00000000 wm4.stm32f10x_cec.h.25.8f03450e7bbb704d96e7bc73ec0f66a7
                           .group:00000000 wm4.stm32f10x_dac.h.25.6e7f2924f39c60c10815105b99b8b446
                           .group:00000000 wm4.stm32f10x_dbgmcu.h.25.d3351200fc7f9c8615d1ae81d40db08a
                           .group:00000000 wm4.stm32f10x_dma.h.25.94e36204daa98cae5dcc70a10a9694d5
                           .group:00000000 wm4.stm32f10x_exti.h.25.b9064155c5c006b5154b39788c79001a
                           .group:00000000 wm4.stm32f10x_flash.h.25.4be61fcb02863962a1e006449d310650
                           .group:00000000 wm4.stm32f10x_fsmc.h.25.bca154da2699cdb6024c0c6c4fc5aa89
                           .group:00000000 wm4.stm32f10x_gpio.h.25.80c981af0e637567395034c576cfb3ce
                           .group:00000000 wm4.stm32f10x_i2c.h.25.7b6cbaea24c6f25f538f8516d1814cb2
                           .group:00000000 wm4.stm32f10x_iwdg.h.25.da9374ab9856795610487f312ccf3122
                           .group:00000000 wm4.stm32f10x_pwr.h.25.37ef75009f751ef5fe27910e0bf00a62
                           .group:00000000 wm4.stm32f10x_rtc.h.25.361142606ba98ddcd10369f321f6e636
                           .group:00000000 wm4.stm32f10x_sdio.h.25.1fb5280a7690ef99070096bf8c866b3a
                           .group:00000000 wm4.stm32f10x_spi.h.25.68b3d5ccfcf895f9fe505ce20c0c300f
                           .group:00000000 wm4.stm32f10x_tim.h.25.21c6ec062f1e74898cb96a57da276fec
                           .group:00000000 wm4.stm32f10x_usart.h.25.29629c699b65db3f3efd3561f66b0bf6
                           .group:00000000 wm4.stm32f10x_wwdg.h.25.dde12201d86b5aa9ecaafb5eccdc6549
                           .group:00000000 wm4.misc.h.25.068e106f368fa5369a681ef57c106f4b
                           .group:00000000 wm4.stm32f10x.h.8304.f7d8ad90959e99679b3257267c3aadfe
                           .group:00000000 wm4.stm32f10x_rcc.h.67.ea76b3a7b933ef5047bd011075f6e3a9

NO UNDEFINED SYMBOLS
