#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000021393b85f80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000021393b86110 .scope module, "decade_counter_tb" "decade_counter_tb" 3 18;
 .timescale 0 0;
v0000021393cb6880_0 .var "clk", 0 0;
v0000021393cb6920_0 .net "q", 3 0, v0000021393cb9d10_0;  1 drivers
v0000021393cb69c0_0 .var "rst", 0 0;
S_0000021393cb6650 .scope module, "dut" "decade_counter" 3 21, 3 1 0, S_0000021393b86110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 4 "q";
v0000021393cb6db0_0 .net "clk", 0 0, v0000021393cb6880_0;  1 drivers
v0000021393cb9d10_0 .var "q", 3 0;
v0000021393cb67e0_0 .net "rst", 0 0, v0000021393cb69c0_0;  1 drivers
E_0000021393cbc130 .event posedge, v0000021393cb6db0_0;
    .scope S_0000021393cb6650;
T_0 ;
    %wait E_0000021393cbc130;
    %load/vec4 v0000021393cb67e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021393cb9d10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021393cb9d10_0;
    %cmpi/u 9, 0, 4;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000021393cb9d10_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021393cb9d10_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000021393cb9d10_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000021393b86110;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021393cb6880_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0000021393b86110;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000021393cb6880_0;
    %inv;
    %store/vec4 v0000021393cb6880_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000021393b86110;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021393cb69c0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021393cb69c0_0, 0, 1;
    %delay 10, 0;
    %end;
    .thread T_3;
    .scope S_0000021393b86110;
T_4 ;
    %vpi_call/w 3 28 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call/w 3 29 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %delay 1000, 0;
    %vpi_call/w 3 30 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "-";
    "Verilog\behavioral\decade_counter.v";
