

================================================================
== Vitis HLS Report for 'nms'
================================================================
* Date:           Tue Dec 12 09:51:44 2023

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.50 ns | 2.414 ns |   0.68 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   134158|   134158| 0.335 ms | 0.335 ms |  134159|  134159|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1            |      768|      768|         2|          1|          1|   768|    yes   |
        |- Loop 2            |        9|        9|         1|          1|          1|     9|    yes   |
        |- VITIS_LOOP_31_1   |   133376|   133376|       521|          -|          -|   256|    no    |
        | + VITIS_LOOP_32_2  |      518|      518|         9|          2|          1|   256|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 5 }
  Pipeline-2 : II = 2, D = 9, States = { 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 5 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 17 15 
15 --> 16 
16 --> 8 
17 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.15>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 18 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %data, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %data"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.15ns)   --->   "%line_buf = alloca i64" [../src/nms.cpp:24]   --->   Operation 23 'alloca' 'line_buf' <Predicate = true> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 24 [1/1] (0.60ns)   --->   "%br_ln24 = br void %memset.loop69" [../src/nms.cpp:24]   --->   Operation 24 'br' 'br_ln24' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.32>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = phi i10, void, i10 %empty_21, void %memset.loop69.split"   --->   Operation 25 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.60ns)   --->   "%exitcond8810 = icmp_eq  i10 %empty, i10"   --->   Operation 27 'icmp' 'exitcond8810' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty_20 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 28 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.72ns)   --->   "%empty_21 = add i10 %empty, i10"   --->   Operation 29 'add' 'empty_21' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond8810, void %memset.loop69.split, void %memset.loop.preheader"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty_22 = trunc i10 %empty"   --->   Operation 31 'trunc' 'empty_22' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %empty, i32, i32"   --->   Operation 32 'partselect' 'tmp_1' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_1, i4"   --->   Operation 33 'bitconcatenate' 'tmp_4' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty_23 = or i6 %tmp_4, i6"   --->   Operation 34 'or' 'empty_23' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.61ns)   --->   "%empty_24 = icmp_ugt  i6 %tmp_4, i6 %empty_23"   --->   Operation 35 'icmp' 'empty_24' <Predicate = (!exitcond8810)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node empty_27)   --->   "%empty_25 = select i1 %empty_24, i6 %tmp_4, i6 %empty_23"   --->   Operation 36 'select' 'empty_25' <Predicate = (!exitcond8810)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.70ns) (out node of the LUT)   --->   "%empty_27 = sub i6, i6 %empty_25"   --->   Operation 37 'sub' 'empty_27' <Predicate = (!exitcond8810)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast10 = zext i8 %empty_22"   --->   Operation 38 'zext' 'p_cast10' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%line_buf_addr = getelementptr i48 %line_buf, i64, i64 %p_cast10"   --->   Operation 39 'getelementptr' 'line_buf_addr' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%empty_26 = select i1 %empty_24, i6 %empty_23, i6 %tmp_4"   --->   Operation 40 'select' 'empty_26' <Predicate = (!exitcond8810)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%empty_28 = zext i6 %empty_26"   --->   Operation 41 'zext' 'empty_28' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%empty_29 = zext i6 %empty_27"   --->   Operation 42 'zext' 'empty_29' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%empty_30 = select i1 %empty_24, i48, i48"   --->   Operation 43 'select' 'empty_30' <Predicate = (!exitcond8810)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%empty_31 = shl i48, i48 %empty_28"   --->   Operation 44 'shl' 'empty_31' <Predicate = (!exitcond8810)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%empty_32 = lshr i48, i48 %empty_29"   --->   Operation 45 'lshr' 'empty_32' <Predicate = (!exitcond8810)> <Delay = 0.00> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node empty_33)   --->   "%p_demorgan = and i48 %empty_31, i48 %empty_32"   --->   Operation 46 'and' 'p_demorgan' <Predicate = (!exitcond8810)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.62ns) (out node of the LUT)   --->   "%empty_33 = and i48 %empty_30, i48 %p_demorgan"   --->   Operation 47 'and' 'empty_33' <Predicate = (!exitcond8810)> <Delay = 0.62> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf"   --->   Operation 48 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_1, i1"   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%empty_34 = zext i3 %tmp"   --->   Operation 50 'zext' 'empty_34' <Predicate = (!exitcond8810)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.52ns)   --->   "%mask = shl i6, i6 %empty_34"   --->   Operation 51 'shl' 'mask' <Predicate = (!exitcond8810)> <Delay = 0.52> <CoreInst = "Shift">   --->   Core 13 'Shift' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.15ns)   --->   "%store_ln0 = store void @_ssdm_op_Write.bram.i48, i8 %line_buf_addr, i48 %empty_33, i6 %mask"   --->   Operation 52 'store' 'store_ln0' <Predicate = (!exitcond8810)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop69"   --->   Operation 53 'br' 'br_ln0' <Predicate = (!exitcond8810)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.60>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%window_buf_0_1_0 = alloca i32"   --->   Operation 54 'alloca' 'window_buf_0_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%window_buf_0_2_0 = alloca i32"   --->   Operation 55 'alloca' 'window_buf_0_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%window_buf_1_1_0 = alloca i32"   --->   Operation 56 'alloca' 'window_buf_1_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%window_buf_1_2_0 = alloca i32"   --->   Operation 57 'alloca' 'window_buf_1_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%window_buf_2_1_0 = alloca i32"   --->   Operation 58 'alloca' 'window_buf_2_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%window_buf_2_2_0 = alloca i32"   --->   Operation 59 'alloca' 'window_buf_2_2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.60ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 60 'br' 'br_ln0' <Predicate = true> <Delay = 0.60>

State 5 <SV = 3> <Delay = 2.41>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%empty_35 = phi i4 %empty_37, void %memset.loop.split45, i4, void %memset.loop.preheader"   --->   Operation 61 'phi' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%phi_urem = phi i4 %idx_urem, void %memset.loop.split45, i4, void %memset.loop.preheader"   --->   Operation 62 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%window_buf_0_1_0_load = load i16 %window_buf_0_1_0"   --->   Operation 63 'load' 'window_buf_0_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%window_buf_0_2_0_load = load i16 %window_buf_0_2_0"   --->   Operation 64 'load' 'window_buf_0_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%window_buf_1_1_0_load = load i16 %window_buf_1_1_0"   --->   Operation 65 'load' 'window_buf_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%window_buf_1_2_0_load = load i16 %window_buf_1_2_0"   --->   Operation 66 'load' 'window_buf_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%window_buf_2_1_0_load = load i16 %window_buf_2_1_0"   --->   Operation 67 'load' 'window_buf_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%window_buf_2_2_0_load = load i16 %window_buf_2_2_0"   --->   Operation 68 'load' 'window_buf_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 69 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.65ns)   --->   "%exitcond879 = icmp_eq  i4 %empty_35, i4"   --->   Operation 70 'icmp' 'exitcond879' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_36 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 71 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.70ns)   --->   "%empty_37 = add i4 %empty_35, i4"   --->   Operation 72 'add' 'empty_37' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond879, void %memset.loop.split, void %split.preheader"   --->   Operation 73 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %empty_35, i1"   --->   Operation 74 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond879)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i5 %tmp_6"   --->   Operation 75 'zext' 'tmp_6_cast' <Predicate = (!exitcond879)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.27ns)   --->   "%mul = mul i11, i11 %tmp_6_cast"   --->   Operation 76 'mul' 'mul' <Predicate = (!exitcond879)> <Delay = 1.27> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%p_t = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %mul, i32, i32"   --->   Operation 77 'partselect' 'p_t' <Predicate = (!exitcond879)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_38 = trunc i4 %phi_urem"   --->   Operation 78 'trunc' 'empty_38' <Predicate = (!exitcond879)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %p_t, void %branch2, i2, void %branch0, i2, void %branch1"   --->   Operation 79 'switch' 'switch_ln0' <Predicate = (!exitcond879)> <Delay = 0.49>
ST_5 : Operation 80 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_38, void %branch8, i2, void %memset.loop.split45, i2, void %branch7"   --->   Operation 80 'switch' 'switch_ln0' <Predicate = (!exitcond879 & p_t == 1)> <Delay = 0.49>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_1_1_0, i16 %window_buf_1_1_0_load"   --->   Operation 81 'store' 'store_ln0' <Predicate = (!exitcond879 & p_t == 1 & empty_38 == 1)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split45"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!exitcond879 & p_t == 1 & empty_38 == 1)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_1_2_0, i16 %window_buf_1_2_0_load"   --->   Operation 83 'store' 'store_ln0' <Predicate = (!exitcond879 & p_t == 1 & empty_38 != 0 & empty_38 != 1)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split45"   --->   Operation 84 'br' 'br_ln0' <Predicate = (!exitcond879 & p_t == 1 & empty_38 != 0 & empty_38 != 1)> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_38, void %branch5, i2, void %memset.loop.split45, i2, void %branch4"   --->   Operation 85 'switch' 'switch_ln0' <Predicate = (!exitcond879 & p_t == 0)> <Delay = 0.49>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_0_1_0, i16 %window_buf_0_1_0_load"   --->   Operation 86 'store' 'store_ln0' <Predicate = (!exitcond879 & p_t == 0 & empty_38 == 1)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split45"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!exitcond879 & p_t == 0 & empty_38 == 1)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_0_2_0, i16 %window_buf_0_2_0_load"   --->   Operation 88 'store' 'store_ln0' <Predicate = (!exitcond879 & p_t == 0 & empty_38 != 0 & empty_38 != 1)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split45"   --->   Operation 89 'br' 'br_ln0' <Predicate = (!exitcond879 & p_t == 0 & empty_38 != 0 & empty_38 != 1)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.49ns)   --->   "%switch_ln0 = switch i2 %empty_38, void %branch11, i2, void %memset.loop.split45, i2, void %branch10"   --->   Operation 90 'switch' 'switch_ln0' <Predicate = (!exitcond879 & p_t != 0 & p_t != 1)> <Delay = 0.49>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_2_1_0, i16 %window_buf_2_1_0_load"   --->   Operation 91 'store' 'store_ln0' <Predicate = (!exitcond879 & p_t != 0 & p_t != 1 & empty_38 == 1)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split45"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!exitcond879 & p_t != 0 & p_t != 1 & empty_38 == 1)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln0 = store i16, i16 %window_buf_2_2_0, i16 %window_buf_2_2_0_load"   --->   Operation 93 'store' 'store_ln0' <Predicate = (!exitcond879 & p_t != 0 & p_t != 1 & empty_38 != 0 & empty_38 != 1)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop.split45"   --->   Operation 94 'br' 'br_ln0' <Predicate = (!exitcond879 & p_t != 0 & p_t != 1 & empty_38 != 0 & empty_38 != 1)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.70ns)   --->   "%next_urem = add i4 %phi_urem, i4"   --->   Operation 95 'add' 'next_urem' <Predicate = (!exitcond879)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.65ns)   --->   "%empty_39 = icmp_ult  i4 %next_urem, i4"   --->   Operation 96 'icmp' 'empty_39' <Predicate = (!exitcond879)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.35ns)   --->   "%idx_urem = select i1 %empty_39, i4 %next_urem, i4"   --->   Operation 97 'select' 'idx_urem' <Predicate = (!exitcond879)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 98 'br' 'br_ln0' <Predicate = (!exitcond879)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.60>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%window_buf_0_1 = alloca i32"   --->   Operation 99 'alloca' 'window_buf_0_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%window_buf_0_1_1 = alloca i32"   --->   Operation 100 'alloca' 'window_buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%window_buf_1_1 = alloca i32"   --->   Operation 101 'alloca' 'window_buf_1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%window_buf_1_1_1 = alloca i32"   --->   Operation 102 'alloca' 'window_buf_1_1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%window_buf_2_1 = alloca i32"   --->   Operation 103 'alloca' 'window_buf_2_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%window_buf_2_1_1 = alloca i32"   --->   Operation 104 'alloca' 'window_buf_2_1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.60ns)   --->   "%store_ln31 = store i16 %window_buf_2_2_0_load, i16 %window_buf_2_1_1" [../src/nms.cpp:31]   --->   Operation 105 'store' 'store_ln31' <Predicate = true> <Delay = 0.60>
ST_6 : Operation 106 [1/1] (0.60ns)   --->   "%store_ln31 = store i16 %window_buf_2_1_0_load, i16 %window_buf_2_1" [../src/nms.cpp:31]   --->   Operation 106 'store' 'store_ln31' <Predicate = true> <Delay = 0.60>
ST_6 : Operation 107 [1/1] (0.60ns)   --->   "%store_ln31 = store i16 %window_buf_1_2_0_load, i16 %window_buf_1_1_1" [../src/nms.cpp:31]   --->   Operation 107 'store' 'store_ln31' <Predicate = true> <Delay = 0.60>
ST_6 : Operation 108 [1/1] (0.60ns)   --->   "%store_ln31 = store i16 %window_buf_1_1_0_load, i16 %window_buf_1_1" [../src/nms.cpp:31]   --->   Operation 108 'store' 'store_ln31' <Predicate = true> <Delay = 0.60>
ST_6 : Operation 109 [1/1] (0.60ns)   --->   "%store_ln31 = store i16 %window_buf_0_2_0_load, i16 %window_buf_0_1_1" [../src/nms.cpp:31]   --->   Operation 109 'store' 'store_ln31' <Predicate = true> <Delay = 0.60>
ST_6 : Operation 110 [1/1] (0.60ns)   --->   "%store_ln31 = store i16 %window_buf_0_1_0_load, i16 %window_buf_0_1" [../src/nms.cpp:31]   --->   Operation 110 'store' 'store_ln31' <Predicate = true> <Delay = 0.60>
ST_6 : Operation 111 [1/1] (0.60ns)   --->   "%br_ln31 = br void %split" [../src/nms.cpp:31]   --->   Operation 111 'br' 'br_ln31' <Predicate = true> <Delay = 0.60>

State 7 <SV = 5> <Delay = 0.72>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%yi = phi i9 %add_ln31, void, i9, void %split.preheader" [../src/nms.cpp:31]   --->   Operation 112 'phi' 'yi' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.59ns)   --->   "%icmp_ln31 = icmp_eq  i9 %yi, i9" [../src/nms.cpp:31]   --->   Operation 113 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%empty_40 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 114 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.71ns)   --->   "%add_ln31 = add i9 %yi, i9" [../src/nms.cpp:31]   --->   Operation 115 'add' 'add_ln31' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split7, void" [../src/nms.cpp:31]   --->   Operation 116 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../src/nms.cpp:31]   --->   Operation 117 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i9 %yi" [../src/nms.cpp:45]   --->   Operation 118 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln45, i8" [../src/nms.cpp:45]   --->   Operation 119 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %yi, i32, i32" [../src/nms.cpp:31]   --->   Operation 120 'partselect' 'tmp_2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.59ns)   --->   "%icmp = icmp_eq  i7 %tmp_2, i7" [../src/nms.cpp:31]   --->   Operation 121 'icmp' 'icmp' <Predicate = (!icmp_ln31)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.59ns)   --->   "%cmp100_not = icmp_ugt  i9 %yi, i9" [../src/nms.cpp:31]   --->   Operation 122 'icmp' 'cmp100_not' <Predicate = (!icmp_ln31)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.12ns)   --->   "%or_ln90_1 = or i1 %icmp, i1 %cmp100_not" [../src/nms.cpp:90]   --->   Operation 123 'or' 'or_ln90_1' <Predicate = (!icmp_ln31)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 124 [1/1] (0.60ns)   --->   "%br_ln32 = br void" [../src/nms.cpp:32]   --->   Operation 124 'br' 'br_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.60>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [../src/nms.cpp:99]   --->   Operation 125 'ret' 'ret_ln99' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 1.15>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%xi = phi i9, void %.split7, i9 %add_ln32, void %bb98._crit_edge" [../src/nms.cpp:32]   --->   Operation 126 'phi' 'xi' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %xi" [../src/nms.cpp:32]   --->   Operation 127 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i9 %xi" [../src/nms.cpp:32]   --->   Operation 128 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.59ns)   --->   "%icmp_ln32 = icmp_eq  i9 %xi, i9" [../src/nms.cpp:32]   --->   Operation 129 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %.split5, void" [../src/nms.cpp:32]   --->   Operation 130 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%line_buf_addr_1 = getelementptr i48 %line_buf, i64, i64 %zext_ln32" [../src/nms.cpp:42]   --->   Operation 131 'getelementptr' 'line_buf_addr_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 132 [2/2] (1.15ns)   --->   "%line_buf_load = load i8 %line_buf_addr_1" [../src/nms.cpp:42]   --->   Operation 132 'load' 'line_buf_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%add_ln45_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln45, i8 %trunc_ln32" [../src/nms.cpp:45]   --->   Operation 133 'bitconcatenate' 'add_ln45_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i16 %add_ln45_1" [../src/nms.cpp:45]   --->   Operation 134 'zext' 'zext_ln45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i16 %data, i64, i64 %zext_ln45" [../src/nms.cpp:45]   --->   Operation 135 'getelementptr' 'data_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_8 : Operation 136 [2/2] (1.15ns)   --->   "%data_load = load i16 %data_addr" [../src/nms.cpp:45]   --->   Operation 136 'load' 'data_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>

State 9 <SV = 7> <Delay = 1.15>
ST_9 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln32_1 = zext i9 %xi" [../src/nms.cpp:32]   --->   Operation 137 'zext' 'zext_ln32_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 138 [1/1] (0.71ns)   --->   "%add_ln32 = add i9, i9 %xi" [../src/nms.cpp:32]   --->   Operation 138 'add' 'add_ln32' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/2] (1.15ns)   --->   "%line_buf_load = load i8 %line_buf_addr_1" [../src/nms.cpp:42]   --->   Operation 139 'load' 'line_buf_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_9 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i48.i32.i32, i48 %line_buf_load, i32, i32" [../src/nms.cpp:42]   --->   Operation 140 'partselect' 'tmp_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 141 [1/1] (0.78ns)   --->   "%add_ln45 = add i16 %shl_ln, i16 %zext_ln32_1" [../src/nms.cpp:45]   --->   Operation 141 'add' 'add_ln45' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/2] (1.15ns)   --->   "%data_load = load i16 %data_addr" [../src/nms.cpp:45]   --->   Operation 142 'load' 'data_load' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %xi, i32, i32" [../src/nms.cpp:90]   --->   Operation 143 'partselect' 'tmp_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.59ns)   --->   "%icmp_ln90 = icmp_eq  i7 %tmp_7, i7" [../src/nms.cpp:90]   --->   Operation 144 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln32)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.59ns)   --->   "%icmp_ln90_1 = icmp_ugt  i9 %xi, i9" [../src/nms.cpp:90]   --->   Operation 145 'icmp' 'icmp_ln90_1' <Predicate = (!icmp_ln32)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 1.15>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %tmp_3" [../src/nms.cpp:42]   --->   Operation 146 'zext' 'zext_ln42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (1.15ns)   --->   "%store_ln42 = store void @_ssdm_op_Write.bram.i48, i8 %line_buf_addr_1, i48 %zext_ln42, i6, i48 %line_buf_load" [../src/nms.cpp:42]   --->   Operation 147 'store' 'store_ln42' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>

State 11 <SV = 9> <Delay = 1.15>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i8 %trunc_ln32" [../src/nms.cpp:45]   --->   Operation 148 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%line_buf_addr_2 = getelementptr i48 %line_buf, i64, i64 %zext_ln45_2" [../src/nms.cpp:45]   --->   Operation 149 'getelementptr' 'line_buf_addr_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i32, i16 %data_load, i32" [../src/nms.cpp:45]   --->   Operation 150 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (1.15ns)   --->   "%store_ln45 = store void @_ssdm_op_Write.bram.i48, i8 %line_buf_addr_2, i48 %tmp_5, i6, void %store_ln42" [../src/nms.cpp:45]   --->   Operation 151 'store' 'store_ln45' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>

State 12 <SV = 10> <Delay = 0.00>

State 13 <SV = 11> <Delay = 1.15>
ST_13 : Operation 152 [2/2] (1.15ns)   --->   "%line_buf_load_1 = load i8 %line_buf_addr_1, void %store_ln45" [../src/nms.cpp:55]   --->   Operation 152 'load' 'line_buf_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>

State 14 <SV = 12> <Delay = 1.76>
ST_14 : Operation 153 [1/1] (0.00ns)   --->   "%window_buf_0_1_2 = load i16 %window_buf_0_1_1, void %store_ln31"   --->   Operation 153 'load' 'window_buf_0_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 154 [1/1] (0.00ns)   --->   "%window_buf_1_1_2 = load i16 %window_buf_1_1_1, void %store_ln31" [../src/nms.cpp:50]   --->   Operation 154 'load' 'window_buf_1_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%window_buf_2_1_2 = load i16 %window_buf_2_1_1, void %store_ln31" [../src/nms.cpp:50]   --->   Operation 155 'load' 'window_buf_2_1_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 156 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%window_buf_0_1_load = load i16 %window_buf_0_1, void %store_ln31" [../src/nms.cpp:50]   --->   Operation 157 'load' 'window_buf_0_1_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%window_buf_1_1_load = load i16 %window_buf_1_1, void %store_ln31" [../src/nms.cpp:50]   --->   Operation 158 'load' 'window_buf_1_1_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%window_buf_2_1_load = load i16 %window_buf_2_1, void %store_ln31" [../src/nms.cpp:50]   --->   Operation 159 'load' 'window_buf_2_1_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i16 %window_buf_0_1_load" [../src/nms.cpp:50]   --->   Operation 160 'trunc' 'trunc_ln50' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i16 %window_buf_1_1_load" [../src/nms.cpp:50]   --->   Operation 161 'trunc' 'trunc_ln50_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%value_nms = trunc i16 %window_buf_1_1_2" [../src/nms.cpp:50]   --->   Operation 162 'trunc' 'value_nms' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%grad_nms = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %window_buf_1_1_2, i32, i32" [../src/nms.cpp:50]   --->   Operation 163 'partselect' 'grad_nms' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln50_3 = trunc i16 %window_buf_2_1_load" [../src/nms.cpp:50]   --->   Operation 164 'trunc' 'trunc_ln50_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln50_4 = trunc i16 %window_buf_2_1_2" [../src/nms.cpp:50]   --->   Operation 165 'trunc' 'trunc_ln50_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 166 [1/2] (1.15ns)   --->   "%line_buf_load_1 = load i8 %line_buf_addr_1, void %store_ln45" [../src/nms.cpp:55]   --->   Operation 166 'load' 'line_buf_load_1' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i48 %line_buf_load_1" [../src/nms.cpp:55]   --->   Operation 167 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 168 [1/1] (0.00ns)   --->   "%window_buf_0_2 = trunc i48 %line_buf_load_1" [../src/nms.cpp:55]   --->   Operation 168 'trunc' 'window_buf_0_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln55_3 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i7.i7, i48 %line_buf_load_1, i7, i7" [../src/nms.cpp:55]   --->   Operation 169 'partselect' 'trunc_ln55_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 170 [1/1] (0.00ns)   --->   "%window_buf_1_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %line_buf_load_1, i32, i32" [../src/nms.cpp:55]   --->   Operation 170 'partselect' 'window_buf_1_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln55_2 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i7.i7, i48 %line_buf_load_1, i7, i7" [../src/nms.cpp:55]   --->   Operation 171 'partselect' 'trunc_ln55_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 172 [1/1] (0.00ns)   --->   "%window_buf_2_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %line_buf_load_1, i32, i32" [../src/nms.cpp:55]   --->   Operation 172 'partselect' 'window_buf_2_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_14 : Operation 173 [1/1] (0.65ns)   --->   "%switch_ln61 = switch i8 %grad_nms, void %bb98._crit_edge, i8, void %bb91, i8, void %bb93, i8, void %bb95, i8, void %bb97" [../src/nms.cpp:61]   --->   Operation 173 'switch' 'switch_ln61' <Predicate = (!icmp_ln32)> <Delay = 0.65>
ST_14 : Operation 174 [1/1] (0.58ns)   --->   "%icmp_ln83 = icmp_ult  i8 %value_nms, i8 %trunc_ln50_3" [../src/nms.cpp:83]   --->   Operation 174 'icmp' 'icmp_ln83' <Predicate = (!icmp_ln32 & grad_nms == 135)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 175 [1/1] (0.58ns)   --->   "%icmp_ln84 = icmp_ult  i8 %value_nms, i8 %trunc_ln55" [../src/nms.cpp:84]   --->   Operation 175 'icmp' 'icmp_ln84' <Predicate = (!icmp_ln32 & grad_nms == 135)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 176 [1/1] (0.58ns)   --->   "%icmp_ln76 = icmp_ult  i8 %value_nms, i8 %trunc_ln55" [../src/nms.cpp:76]   --->   Operation 176 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln32 & grad_nms == 90)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 177 [1/1] (0.58ns)   --->   "%icmp_ln77 = icmp_ult  i8 %value_nms, i8 %trunc_ln50_4" [../src/nms.cpp:77]   --->   Operation 177 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln32 & grad_nms == 90)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 178 [1/1] (0.58ns)   --->   "%icmp_ln69 = icmp_ult  i8 %value_nms, i8 %trunc_ln50" [../src/nms.cpp:69]   --->   Operation 178 'icmp' 'icmp_ln69' <Predicate = (!icmp_ln32 & grad_nms == 45)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 179 [1/1] (0.58ns)   --->   "%icmp_ln70 = icmp_ult  i8 %value_nms, i8 %trunc_ln55_2" [../src/nms.cpp:70]   --->   Operation 179 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln32 & grad_nms == 45)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 180 [1/1] (0.58ns)   --->   "%icmp_ln62 = icmp_ult  i8 %value_nms, i8 %trunc_ln50_1" [../src/nms.cpp:62]   --->   Operation 180 'icmp' 'icmp_ln62' <Predicate = (!icmp_ln32 & grad_nms == 0)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 181 [1/1] (0.58ns)   --->   "%icmp_ln63 = icmp_ult  i8 %value_nms, i8 %trunc_ln55_3" [../src/nms.cpp:63]   --->   Operation 181 'icmp' 'icmp_ln63' <Predicate = (!icmp_ln32 & grad_nms == 0)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 182 [1/1] (0.60ns)   --->   "%store_ln55 = store i16 %window_buf_2_2, i16 %window_buf_2_1_1, void %store_ln31, i16 %window_buf_2_1_2" [../src/nms.cpp:55]   --->   Operation 182 'store' 'store_ln55' <Predicate = (!icmp_ln32)> <Delay = 0.60>
ST_14 : Operation 183 [1/1] (0.60ns)   --->   "%store_ln50 = store i16 %window_buf_2_1_2, i16 %window_buf_2_1, void %store_ln31, i16 %window_buf_2_1_load" [../src/nms.cpp:50]   --->   Operation 183 'store' 'store_ln50' <Predicate = (!icmp_ln32)> <Delay = 0.60>
ST_14 : Operation 184 [1/1] (0.60ns)   --->   "%store_ln55 = store i16 %window_buf_1_2, i16 %window_buf_1_1_1, void %store_ln31, i16 %window_buf_1_1_2" [../src/nms.cpp:55]   --->   Operation 184 'store' 'store_ln55' <Predicate = (!icmp_ln32)> <Delay = 0.60>
ST_14 : Operation 185 [1/1] (0.60ns)   --->   "%store_ln50 = store i16 %window_buf_1_1_2, i16 %window_buf_1_1, void %store_ln31, i16 %window_buf_1_1_load" [../src/nms.cpp:50]   --->   Operation 185 'store' 'store_ln50' <Predicate = (!icmp_ln32)> <Delay = 0.60>
ST_14 : Operation 186 [1/1] (0.60ns)   --->   "%store_ln55 = store i16 %window_buf_0_2, i16 %window_buf_0_1_1, void %store_ln31, i16 %window_buf_0_1_2" [../src/nms.cpp:55]   --->   Operation 186 'store' 'store_ln55' <Predicate = (!icmp_ln32)> <Delay = 0.60>
ST_14 : Operation 187 [1/1] (0.60ns)   --->   "%store_ln0 = store i16 %window_buf_0_1_2, i16 %window_buf_0_1, void %store_ln31, i16 %window_buf_0_1_load"   --->   Operation 187 'store' 'store_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.60>

State 15 <SV = 13> <Delay = 0.64>
ST_15 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln83)   --->   "%or_ln83 = or i1 %icmp_ln83, i1 %icmp_ln84" [../src/nms.cpp:83]   --->   Operation 188 'or' 'or_ln83' <Predicate = (!icmp_ln32 & grad_nms == 135)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 189 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln83 = select i1 %or_ln83, i8, i8 %value_nms" [../src/nms.cpp:83]   --->   Operation 189 'select' 'select_ln83' <Predicate = (!icmp_ln32 & grad_nms == 135)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 190 [1/1] (0.64ns)   --->   "%br_ln83 = br void %bb98._crit_edge" [../src/nms.cpp:83]   --->   Operation 190 'br' 'br_ln83' <Predicate = (!icmp_ln32 & grad_nms == 135)> <Delay = 0.64>
ST_15 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln76)   --->   "%or_ln76 = or i1 %icmp_ln76, i1 %icmp_ln77" [../src/nms.cpp:76]   --->   Operation 191 'or' 'or_ln76' <Predicate = (!icmp_ln32 & grad_nms == 90)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 192 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln76 = select i1 %or_ln76, i8, i8 %value_nms" [../src/nms.cpp:76]   --->   Operation 192 'select' 'select_ln76' <Predicate = (!icmp_ln32 & grad_nms == 90)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 193 [1/1] (0.64ns)   --->   "%br_ln76 = br void %bb98._crit_edge" [../src/nms.cpp:76]   --->   Operation 193 'br' 'br_ln76' <Predicate = (!icmp_ln32 & grad_nms == 90)> <Delay = 0.64>
ST_15 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln69)   --->   "%or_ln69 = or i1 %icmp_ln69, i1 %icmp_ln70" [../src/nms.cpp:69]   --->   Operation 194 'or' 'or_ln69' <Predicate = (!icmp_ln32 & grad_nms == 45)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 195 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln69 = select i1 %or_ln69, i8, i8 %value_nms" [../src/nms.cpp:69]   --->   Operation 195 'select' 'select_ln69' <Predicate = (!icmp_ln32 & grad_nms == 45)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 196 [1/1] (0.64ns)   --->   "%br_ln69 = br void %bb98._crit_edge" [../src/nms.cpp:69]   --->   Operation 196 'br' 'br_ln69' <Predicate = (!icmp_ln32 & grad_nms == 45)> <Delay = 0.64>
ST_15 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node select_ln62)   --->   "%or_ln62 = or i1 %icmp_ln62, i1 %icmp_ln63" [../src/nms.cpp:62]   --->   Operation 197 'or' 'or_ln62' <Predicate = (!icmp_ln32 & grad_nms == 0)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 198 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln62 = select i1 %or_ln62, i8, i8 %value_nms" [../src/nms.cpp:62]   --->   Operation 198 'select' 'select_ln62' <Predicate = (!icmp_ln32 & grad_nms == 0)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 199 [1/1] (0.64ns)   --->   "%br_ln62 = br void %bb98._crit_edge" [../src/nms.cpp:62]   --->   Operation 199 'br' 'br_ln62' <Predicate = (!icmp_ln32 & grad_nms == 0)> <Delay = 0.64>

State 16 <SV = 14> <Delay = 1.46>
ST_16 : Operation 200 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [../src/nms.cpp:32]   --->   Operation 200 'specpipeline' 'specpipeline_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 201 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../src/nms.cpp:32]   --->   Operation 201 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 202 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln42 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf" [../src/nms.cpp:42]   --->   Operation 202 'specbramwithbyteenable' 'specbramwithbyteenable_ln42' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i16 %add_ln45" [../src/nms.cpp:45]   --->   Operation 203 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 204 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln45 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i48 %line_buf" [../src/nms.cpp:45]   --->   Operation 204 'specbramwithbyteenable' 'specbramwithbyteenable_ln45' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 205 [1/1] (0.00ns)   --->   "%value_nms_1 = phi i8 %value_nms, void %.split5, i8 %select_ln62, void %bb91, i8 %select_ln69, void %bb93, i8 %select_ln76, void %bb95, i8 %select_ln83, void %bb97"   --->   Operation 205 'phi' 'value_nms_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node value_nms_2)   --->   "%or_ln90 = or i1 %icmp_ln90_1, i1 %icmp_ln90" [../src/nms.cpp:90]   --->   Operation 206 'or' 'or_ln90' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node value_nms_2)   --->   "%or_ln90_2 = or i1 %or_ln90_1, i1 %or_ln90" [../src/nms.cpp:90]   --->   Operation 207 'or' 'or_ln90_2' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 208 [1/1] (0.00ns)   --->   "%out_addr = getelementptr i8 %out_r, i64, i64 %zext_ln45_1" [../src/nms.cpp:95]   --->   Operation 208 'getelementptr' 'out_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_16 : Operation 209 [1/1] (0.30ns) (out node of the LUT)   --->   "%value_nms_2 = select i1 %or_ln90_2, i8, i8 %value_nms_1" [../src/nms.cpp:90]   --->   Operation 209 'select' 'value_nms_2' <Predicate = (!icmp_ln32)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 210 [1/1] (1.15ns)   --->   "%store_ln95 = store i8 %value_nms_2, i16 %out_addr" [../src/nms.cpp:95]   --->   Operation 210 'store' 'store_ln95' <Predicate = (!icmp_ln32)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 65536> <RAM>
ST_16 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 211 'br' 'br_ln0' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 17 <SV = 13> <Delay = 0.00>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %split"   --->   Operation 212 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0           (spectopmodule         ) [ 000000000000000000]
specinterface_ln0           (specinterface         ) [ 000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 000000000000000000]
specinterface_ln0           (specinterface         ) [ 000000000000000000]
specbitsmap_ln0             (specbitsmap           ) [ 000000000000000000]
line_buf                    (alloca                ) [ 001111111111111111]
br_ln24                     (br                    ) [ 011100000000000000]
empty                       (phi                   ) [ 001000000000000000]
specpipeline_ln0            (specpipeline          ) [ 000000000000000000]
exitcond8810                (icmp                  ) [ 001100000000000000]
empty_20                    (speclooptripcount     ) [ 000000000000000000]
empty_21                    (add                   ) [ 011100000000000000]
br_ln0                      (br                    ) [ 000000000000000000]
empty_22                    (trunc                 ) [ 001100000000000000]
tmp_1                       (partselect            ) [ 001100000000000000]
tmp_4                       (bitconcatenate        ) [ 001100000000000000]
empty_23                    (or                    ) [ 001100000000000000]
empty_24                    (icmp                  ) [ 001100000000000000]
empty_25                    (select                ) [ 000000000000000000]
empty_27                    (sub                   ) [ 001100000000000000]
p_cast10                    (zext                  ) [ 000000000000000000]
line_buf_addr               (getelementptr         ) [ 000000000000000000]
empty_26                    (select                ) [ 000000000000000000]
empty_28                    (zext                  ) [ 000000000000000000]
empty_29                    (zext                  ) [ 000000000000000000]
empty_30                    (select                ) [ 000000000000000000]
empty_31                    (shl                   ) [ 000000000000000000]
empty_32                    (lshr                  ) [ 000000000000000000]
p_demorgan                  (and                   ) [ 000000000000000000]
empty_33                    (and                   ) [ 000000000000000000]
specbramwithbyteenable_ln0  (specbramwithbyteenable) [ 000000000000000000]
tmp                         (bitconcatenate        ) [ 000000000000000000]
empty_34                    (zext                  ) [ 000000000000000000]
mask                        (shl                   ) [ 000000000000000000]
store_ln0                   (store                 ) [ 000000000000000000]
br_ln0                      (br                    ) [ 011100000000000000]
window_buf_0_1_0            (alloca                ) [ 000001000000000000]
window_buf_0_2_0            (alloca                ) [ 000001000000000000]
window_buf_1_1_0            (alloca                ) [ 000001000000000000]
window_buf_1_2_0            (alloca                ) [ 000001000000000000]
window_buf_2_1_0            (alloca                ) [ 000001000000000000]
window_buf_2_2_0            (alloca                ) [ 000001000000000000]
br_ln0                      (br                    ) [ 000011000000000000]
empty_35                    (phi                   ) [ 000001000000000000]
phi_urem                    (phi                   ) [ 000001000000000000]
window_buf_0_1_0_load       (load                  ) [ 000000100000000000]
window_buf_0_2_0_load       (load                  ) [ 000000100000000000]
window_buf_1_1_0_load       (load                  ) [ 000000100000000000]
window_buf_1_2_0_load       (load                  ) [ 000000100000000000]
window_buf_2_1_0_load       (load                  ) [ 000000100000000000]
window_buf_2_2_0_load       (load                  ) [ 000000100000000000]
specpipeline_ln0            (specpipeline          ) [ 000000000000000000]
exitcond879                 (icmp                  ) [ 000001000000000000]
empty_36                    (speclooptripcount     ) [ 000000000000000000]
empty_37                    (add                   ) [ 000011000000000000]
br_ln0                      (br                    ) [ 000000000000000000]
tmp_6                       (bitconcatenate        ) [ 000000000000000000]
tmp_6_cast                  (zext                  ) [ 000000000000000000]
mul                         (mul                   ) [ 000000000000000000]
p_t                         (partselect            ) [ 000001000000000000]
empty_38                    (trunc                 ) [ 000001000000000000]
switch_ln0                  (switch                ) [ 000000000000000000]
switch_ln0                  (switch                ) [ 000000000000000000]
store_ln0                   (store                 ) [ 000000000000000000]
br_ln0                      (br                    ) [ 000000000000000000]
store_ln0                   (store                 ) [ 000000000000000000]
br_ln0                      (br                    ) [ 000000000000000000]
switch_ln0                  (switch                ) [ 000000000000000000]
store_ln0                   (store                 ) [ 000000000000000000]
br_ln0                      (br                    ) [ 000000000000000000]
store_ln0                   (store                 ) [ 000000000000000000]
br_ln0                      (br                    ) [ 000000000000000000]
switch_ln0                  (switch                ) [ 000000000000000000]
store_ln0                   (store                 ) [ 000000000000000000]
br_ln0                      (br                    ) [ 000000000000000000]
store_ln0                   (store                 ) [ 000000000000000000]
br_ln0                      (br                    ) [ 000000000000000000]
next_urem                   (add                   ) [ 000000000000000000]
empty_39                    (icmp                  ) [ 000000000000000000]
idx_urem                    (select                ) [ 000011000000000000]
br_ln0                      (br                    ) [ 000011000000000000]
window_buf_0_1              (alloca                ) [ 000000111111111111]
window_buf_0_1_1            (alloca                ) [ 000000111111111111]
window_buf_1_1              (alloca                ) [ 000000111111111111]
window_buf_1_1_1            (alloca                ) [ 000000111111111111]
window_buf_2_1              (alloca                ) [ 000000111111111111]
window_buf_2_1_1            (alloca                ) [ 000000111111111111]
store_ln31                  (store                 ) [ 000000000000000000]
store_ln31                  (store                 ) [ 000000000000000000]
store_ln31                  (store                 ) [ 000000000000000000]
store_ln31                  (store                 ) [ 000000000000000000]
store_ln31                  (store                 ) [ 000000000000000000]
store_ln31                  (store                 ) [ 000000000000000000]
br_ln31                     (br                    ) [ 000000111111111111]
yi                          (phi                   ) [ 000000010000000000]
icmp_ln31                   (icmp                  ) [ 000000011111111111]
empty_40                    (speclooptripcount     ) [ 000000000000000000]
add_ln31                    (add                   ) [ 000000111111111111]
br_ln31                     (br                    ) [ 000000000000000000]
specloopname_ln31           (specloopname          ) [ 000000000000000000]
trunc_ln45                  (trunc                 ) [ 000000001111111110]
shl_ln                      (bitconcatenate        ) [ 000000001111111110]
tmp_2                       (partselect            ) [ 000000000000000000]
icmp                        (icmp                  ) [ 000000000000000000]
cmp100_not                  (icmp                  ) [ 000000000000000000]
or_ln90_1                   (or                    ) [ 000000001111111110]
br_ln32                     (br                    ) [ 000000011111111111]
ret_ln99                    (ret                   ) [ 000000000000000000]
xi                          (phi                   ) [ 000000001100000000]
zext_ln32                   (zext                  ) [ 000000000000000000]
trunc_ln32                  (trunc                 ) [ 000000001111000000]
icmp_ln32                   (icmp                  ) [ 000000011111111111]
br_ln32                     (br                    ) [ 000000000000000000]
line_buf_addr_1             (getelementptr         ) [ 000000001111111000]
add_ln45_1                  (bitconcatenate        ) [ 000000000000000000]
zext_ln45                   (zext                  ) [ 000000000000000000]
data_addr                   (getelementptr         ) [ 000000000100000000]
zext_ln32_1                 (zext                  ) [ 000000000000000000]
add_ln32                    (add                   ) [ 000000011111111111]
line_buf_load               (load                  ) [ 000000000000000000]
tmp_3                       (partselect            ) [ 000000001010000000]
add_ln45                    (add                   ) [ 000000001111111110]
data_load                   (load                  ) [ 000000001111000000]
tmp_7                       (partselect            ) [ 000000000000000000]
icmp_ln90                   (icmp                  ) [ 000000001111111110]
icmp_ln90_1                 (icmp                  ) [ 000000001111111110]
zext_ln42                   (zext                  ) [ 000000000000000000]
store_ln42                  (store                 ) [ 000000000000000000]
zext_ln45_2                 (zext                  ) [ 000000000000000000]
line_buf_addr_2             (getelementptr         ) [ 000000000000000000]
tmp_5                       (bitconcatenate        ) [ 000000000000000000]
store_ln45                  (store                 ) [ 000000000000000000]
window_buf_0_1_2            (load                  ) [ 000000000000000000]
window_buf_1_1_2            (load                  ) [ 000000000000000000]
window_buf_2_1_2            (load                  ) [ 000000000000000000]
empty_41                    (speclooptripcount     ) [ 000000000000000000]
window_buf_0_1_load         (load                  ) [ 000000000000000000]
window_buf_1_1_load         (load                  ) [ 000000000000000000]
window_buf_2_1_load         (load                  ) [ 000000000000000000]
trunc_ln50                  (trunc                 ) [ 000000000000000000]
trunc_ln50_1                (trunc                 ) [ 000000000000000000]
value_nms                   (trunc                 ) [ 000000011111111111]
grad_nms                    (partselect            ) [ 000000011111111111]
trunc_ln50_3                (trunc                 ) [ 000000000000000000]
trunc_ln50_4                (trunc                 ) [ 000000000000000000]
line_buf_load_1             (load                  ) [ 000000000000000000]
trunc_ln55                  (trunc                 ) [ 000000000000000000]
window_buf_0_2              (trunc                 ) [ 000000000000000000]
trunc_ln55_3                (partselect            ) [ 000000000000000000]
window_buf_1_2              (partselect            ) [ 000000000000000000]
trunc_ln55_2                (partselect            ) [ 000000000000000000]
window_buf_2_2              (partselect            ) [ 000000000000000000]
switch_ln61                 (switch                ) [ 000000011111111111]
icmp_ln83                   (icmp                  ) [ 000000000100000100]
icmp_ln84                   (icmp                  ) [ 000000000100000100]
icmp_ln76                   (icmp                  ) [ 000000000100000100]
icmp_ln77                   (icmp                  ) [ 000000000100000100]
icmp_ln69                   (icmp                  ) [ 000000000100000100]
icmp_ln70                   (icmp                  ) [ 000000000100000100]
icmp_ln62                   (icmp                  ) [ 000000000100000100]
icmp_ln63                   (icmp                  ) [ 000000000100000100]
store_ln55                  (store                 ) [ 000000000000000000]
store_ln50                  (store                 ) [ 000000000000000000]
store_ln55                  (store                 ) [ 000000000000000000]
store_ln50                  (store                 ) [ 000000000000000000]
store_ln55                  (store                 ) [ 000000000000000000]
store_ln0                   (store                 ) [ 000000000000000000]
or_ln83                     (or                    ) [ 000000000000000000]
select_ln83                 (select                ) [ 000000011111111111]
br_ln83                     (br                    ) [ 000000011111111111]
or_ln76                     (or                    ) [ 000000000000000000]
select_ln76                 (select                ) [ 000000011111111111]
br_ln76                     (br                    ) [ 000000011111111111]
or_ln69                     (or                    ) [ 000000000000000000]
select_ln69                 (select                ) [ 000000011111111111]
br_ln69                     (br                    ) [ 000000011111111111]
or_ln62                     (or                    ) [ 000000000000000000]
select_ln62                 (select                ) [ 000000011111111111]
br_ln62                     (br                    ) [ 000000011111111111]
specpipeline_ln32           (specpipeline          ) [ 000000000000000000]
specloopname_ln32           (specloopname          ) [ 000000000000000000]
specbramwithbyteenable_ln42 (specbramwithbyteenable) [ 000000000000000000]
zext_ln45_1                 (zext                  ) [ 000000000000000000]
specbramwithbyteenable_ln45 (specbramwithbyteenable) [ 000000000000000000]
value_nms_1                 (phi                   ) [ 000000001000000010]
or_ln90                     (or                    ) [ 000000000000000000]
or_ln90_2                   (or                    ) [ 000000000000000000]
out_addr                    (getelementptr         ) [ 000000000000000000]
value_nms_2                 (select                ) [ 000000000000000000]
store_ln95                  (store                 ) [ 000000000000000000]
br_ln0                      (br                    ) [ 000000011111111111]
br_ln0                      (br                    ) [ 000000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i48"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i48.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="line_buf_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_buf/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="window_buf_0_1_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_0/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="window_buf_0_2_0_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_2_0/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="window_buf_1_1_0_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_1_0/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="window_buf_1_2_0_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_2_0/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="window_buf_2_1_0_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_0/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="window_buf_2_2_0_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_2_0/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="window_buf_0_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="window_buf_0_1_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_0_1_1/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="window_buf_1_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_1/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="window_buf_1_1_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_1_1_1/6 "/>
</bind>
</comp>

<comp id="194" class="1004" name="window_buf_2_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="window_buf_2_1_1_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="window_buf_2_1_1/6 "/>
</bind>
</comp>

<comp id="202" class="1004" name="line_buf_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="0"/>
<pin id="206" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2"/>
<pin id="210" dir="0" index="1" bw="48" slack="0"/>
<pin id="211" dir="0" index="2" bw="6" slack="0"/>
<pin id="219" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="5" bw="48" slack="0"/>
<pin id="221" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="48" slack="0"/>
<pin id="222" dir="1" index="7" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln0/3 line_buf_load/8 store_ln42/10 store_ln45/11 line_buf_load_1/13 "/>
</bind>
</comp>

<comp id="213" class="1004" name="line_buf_addr_1_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="9" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr_1/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="data_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/8 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_load/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="line_buf_addr_2_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="48" slack="2147483647"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_addr_2/11 "/>
</bind>
</comp>

<comp id="243" class="1004" name="out_addr_gep_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="0"/>
<pin id="247" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/16 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln95_access_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/16 "/>
</bind>
</comp>

<comp id="256" class="1005" name="empty_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="10" slack="1"/>
<pin id="258" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="empty_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="10" slack="0"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="empty_35_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="4" slack="1"/>
<pin id="269" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_35 (phireg) "/>
</bind>
</comp>

<comp id="271" class="1004" name="empty_35_phi_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="1" slack="1"/>
<pin id="275" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_35/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="phi_urem_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="phi_urem_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="4" slack="0"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="1" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/5 "/>
</bind>
</comp>

<comp id="289" class="1005" name="yi_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="9" slack="1"/>
<pin id="291" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="yi (phireg) "/>
</bind>
</comp>

<comp id="293" class="1004" name="yi_phi_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="296" dir="0" index="2" bw="1" slack="1"/>
<pin id="297" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="yi/7 "/>
</bind>
</comp>

<comp id="300" class="1005" name="xi_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="1"/>
<pin id="302" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="xi (phireg) "/>
</bind>
</comp>

<comp id="304" class="1004" name="xi_phi_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="1"/>
<pin id="306" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="2" bw="9" slack="1"/>
<pin id="308" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="xi/8 "/>
</bind>
</comp>

<comp id="312" class="1005" name="value_nms_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="314" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="value_nms_1 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="value_nms_1_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="8" slack="2"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="8" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="4" bw="8" slack="1"/>
<pin id="321" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="6" bw="8" slack="1"/>
<pin id="323" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="324" dir="0" index="8" bw="8" slack="1"/>
<pin id="325" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="326" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="value_nms_1/16 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/14 icmp_ln76/14 "/>
</bind>
</comp>

<comp id="331" class="1004" name="exitcond8810_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="0" index="1" bw="9" slack="0"/>
<pin id="334" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8810/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="empty_21_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="10" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="empty_22_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_22/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="10" slack="0"/>
<pin id="350" dir="0" index="2" bw="5" slack="0"/>
<pin id="351" dir="0" index="3" bw="5" slack="0"/>
<pin id="352" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_4_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="6" slack="0"/>
<pin id="359" dir="0" index="1" bw="2" slack="0"/>
<pin id="360" dir="0" index="2" bw="1" slack="0"/>
<pin id="361" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="empty_23_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="6" slack="0"/>
<pin id="367" dir="0" index="1" bw="5" slack="0"/>
<pin id="368" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_23/2 "/>
</bind>
</comp>

<comp id="371" class="1004" name="empty_24_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="6" slack="0"/>
<pin id="373" dir="0" index="1" bw="6" slack="0"/>
<pin id="374" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="empty_25_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="6" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="empty_27_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="6" slack="0"/>
<pin id="387" dir="0" index="1" bw="6" slack="0"/>
<pin id="388" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_27/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_cast10_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="empty_26_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="0" index="1" bw="6" slack="1"/>
<pin id="398" dir="0" index="2" bw="6" slack="1"/>
<pin id="399" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_26/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="empty_28_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="0"/>
<pin id="402" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_28/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="empty_29_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="1"/>
<pin id="406" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_29/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="empty_30_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="1" slack="0"/>
<pin id="411" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_30/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="empty_31_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="6" slack="0"/>
<pin id="417" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_31/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="empty_32_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="6" slack="0"/>
<pin id="423" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_32/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_demorgan_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="48" slack="0"/>
<pin id="428" dir="0" index="1" bw="48" slack="0"/>
<pin id="429" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="empty_33_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="empty_33/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="0" index="1" bw="2" slack="1"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="empty_34_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="3" slack="0"/>
<pin id="448" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="empty_34/3 "/>
</bind>
</comp>

<comp id="450" class="1004" name="mask_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="3" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="mask/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="window_buf_0_1_0_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="1"/>
<pin id="459" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_0_load/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="window_buf_0_2_0_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="1"/>
<pin id="462" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_2_0_load/5 "/>
</bind>
</comp>

<comp id="463" class="1004" name="window_buf_1_1_0_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="16" slack="1"/>
<pin id="465" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_0_load/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="window_buf_1_2_0_load_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_2_0_load/5 "/>
</bind>
</comp>

<comp id="469" class="1004" name="window_buf_2_1_0_load_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="1"/>
<pin id="471" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_0_load/5 "/>
</bind>
</comp>

<comp id="472" class="1004" name="window_buf_2_2_0_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="1"/>
<pin id="474" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_2_0_load/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="exitcond879_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="4" slack="0"/>
<pin id="477" dir="0" index="1" bw="4" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond879/5 "/>
</bind>
</comp>

<comp id="481" class="1004" name="empty_37_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_37/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_6_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="5" slack="0"/>
<pin id="489" dir="0" index="1" bw="4" slack="0"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_6_cast_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/5 "/>
</bind>
</comp>

<comp id="499" class="1004" name="mul_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="7" slack="0"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_t_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="0" index="1" bw="11" slack="0"/>
<pin id="508" dir="0" index="2" bw="5" slack="0"/>
<pin id="509" dir="0" index="3" bw="5" slack="0"/>
<pin id="510" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_t/5 "/>
</bind>
</comp>

<comp id="515" class="1004" name="empty_38_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="4" slack="0"/>
<pin id="517" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_38/5 "/>
</bind>
</comp>

<comp id="519" class="1004" name="store_ln0_store_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="1"/>
<pin id="522" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln0_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="16" slack="1"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="529" class="1004" name="store_ln0_store_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="0"/>
<pin id="531" dir="0" index="1" bw="16" slack="1"/>
<pin id="532" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln0_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="1"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="store_ln0_store_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="1"/>
<pin id="542" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="store_ln0_store_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="16" slack="1"/>
<pin id="547" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="next_urem_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="4" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="empty_39_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="0" index="1" bw="3" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_39/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="idx_urem_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="4" slack="0"/>
<pin id="564" dir="0" index="2" bw="1" slack="0"/>
<pin id="565" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln31_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="1"/>
<pin id="571" dir="0" index="1" bw="16" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln31_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="16" slack="1"/>
<pin id="575" dir="0" index="1" bw="16" slack="0"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln31_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="16" slack="1"/>
<pin id="579" dir="0" index="1" bw="16" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln31_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="1"/>
<pin id="583" dir="0" index="1" bw="16" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="585" class="1004" name="store_ln31_store_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="1"/>
<pin id="587" dir="0" index="1" bw="16" slack="0"/>
<pin id="588" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="589" class="1004" name="store_ln31_store_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="1"/>
<pin id="591" dir="0" index="1" bw="16" slack="0"/>
<pin id="592" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/6 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln31_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="0"/>
<pin id="595" dir="0" index="1" bw="9" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/7 "/>
</bind>
</comp>

<comp id="599" class="1004" name="add_ln31_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="9" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/7 "/>
</bind>
</comp>

<comp id="605" class="1004" name="trunc_ln45_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="9" slack="0"/>
<pin id="607" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/7 "/>
</bind>
</comp>

<comp id="609" class="1004" name="shl_ln_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="16" slack="0"/>
<pin id="611" dir="0" index="1" bw="8" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="7" slack="0"/>
<pin id="619" dir="0" index="1" bw="9" slack="0"/>
<pin id="620" dir="0" index="2" bw="3" slack="0"/>
<pin id="621" dir="0" index="3" bw="5" slack="0"/>
<pin id="622" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/7 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="0" index="1" bw="1" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="cmp100_not_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="9" slack="0"/>
<pin id="635" dir="0" index="1" bw="9" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp100_not/7 "/>
</bind>
</comp>

<comp id="639" class="1004" name="or_ln90_1_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_1/7 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln32_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="9" slack="0"/>
<pin id="647" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/8 "/>
</bind>
</comp>

<comp id="650" class="1004" name="trunc_ln32_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="9" slack="0"/>
<pin id="652" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/8 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln32_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="0"/>
<pin id="656" dir="0" index="1" bw="9" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/8 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln45_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="0"/>
<pin id="662" dir="0" index="1" bw="8" slack="1"/>
<pin id="663" dir="0" index="2" bw="8" slack="0"/>
<pin id="664" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln45_1/8 "/>
</bind>
</comp>

<comp id="667" class="1004" name="zext_ln45_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="0"/>
<pin id="669" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/8 "/>
</bind>
</comp>

<comp id="672" class="1004" name="zext_ln32_1_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="1"/>
<pin id="674" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32_1/9 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln32_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="1"/>
<pin id="679" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/9 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_3_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="48" slack="0"/>
<pin id="685" dir="0" index="2" bw="6" slack="0"/>
<pin id="686" dir="0" index="3" bw="7" slack="0"/>
<pin id="687" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln45_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="16" slack="2"/>
<pin id="694" dir="0" index="1" bw="9" slack="0"/>
<pin id="695" dir="1" index="2" bw="16" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/9 "/>
</bind>
</comp>

<comp id="697" class="1004" name="tmp_7_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="0"/>
<pin id="699" dir="0" index="1" bw="9" slack="1"/>
<pin id="700" dir="0" index="2" bw="3" slack="0"/>
<pin id="701" dir="0" index="3" bw="5" slack="0"/>
<pin id="702" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="707" class="1004" name="icmp_ln90_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="0" index="1" bw="1" slack="0"/>
<pin id="710" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/9 "/>
</bind>
</comp>

<comp id="713" class="1004" name="icmp_ln90_1_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="9" slack="1"/>
<pin id="715" dir="0" index="1" bw="9" slack="0"/>
<pin id="716" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90_1/9 "/>
</bind>
</comp>

<comp id="719" class="1004" name="zext_ln42_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="1"/>
<pin id="721" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/10 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln45_2_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="3"/>
<pin id="725" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_2/11 "/>
</bind>
</comp>

<comp id="727" class="1004" name="tmp_5_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="48" slack="0"/>
<pin id="729" dir="0" index="1" bw="16" slack="2"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="735" class="1004" name="window_buf_0_1_2_load_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="8"/>
<pin id="737" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_2/14 "/>
</bind>
</comp>

<comp id="738" class="1004" name="window_buf_1_1_2_load_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="16" slack="8"/>
<pin id="740" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_2/14 "/>
</bind>
</comp>

<comp id="741" class="1004" name="window_buf_2_1_2_load_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="8"/>
<pin id="743" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_2/14 "/>
</bind>
</comp>

<comp id="744" class="1004" name="window_buf_0_1_load_load_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="8"/>
<pin id="746" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_0_1_load/14 "/>
</bind>
</comp>

<comp id="747" class="1004" name="window_buf_1_1_load_load_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="16" slack="8"/>
<pin id="749" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_1_1_load/14 "/>
</bind>
</comp>

<comp id="750" class="1004" name="window_buf_2_1_load_load_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="8"/>
<pin id="752" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="window_buf_2_1_load/14 "/>
</bind>
</comp>

<comp id="753" class="1004" name="trunc_ln50_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="16" slack="0"/>
<pin id="755" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50/14 "/>
</bind>
</comp>

<comp id="757" class="1004" name="trunc_ln50_1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="16" slack="0"/>
<pin id="759" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_1/14 "/>
</bind>
</comp>

<comp id="761" class="1004" name="value_nms_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="value_nms/14 "/>
</bind>
</comp>

<comp id="766" class="1004" name="grad_nms_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="8" slack="0"/>
<pin id="768" dir="0" index="1" bw="16" slack="0"/>
<pin id="769" dir="0" index="2" bw="5" slack="0"/>
<pin id="770" dir="0" index="3" bw="5" slack="0"/>
<pin id="771" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="grad_nms/14 "/>
</bind>
</comp>

<comp id="776" class="1004" name="trunc_ln50_3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="16" slack="0"/>
<pin id="778" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_3/14 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln50_4_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln50_4/14 "/>
</bind>
</comp>

<comp id="784" class="1004" name="trunc_ln55_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="48" slack="0"/>
<pin id="786" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln55/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="window_buf_0_2_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="48" slack="0"/>
<pin id="791" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="window_buf_0_2/14 "/>
</bind>
</comp>

<comp id="793" class="1004" name="trunc_ln55_3_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="8" slack="0"/>
<pin id="795" dir="0" index="1" bw="48" slack="0"/>
<pin id="796" dir="0" index="2" bw="6" slack="0"/>
<pin id="797" dir="0" index="3" bw="6" slack="0"/>
<pin id="798" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_3/14 "/>
</bind>
</comp>

<comp id="803" class="1004" name="window_buf_1_2_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="0" index="1" bw="48" slack="0"/>
<pin id="806" dir="0" index="2" bw="6" slack="0"/>
<pin id="807" dir="0" index="3" bw="6" slack="0"/>
<pin id="808" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_1_2/14 "/>
</bind>
</comp>

<comp id="813" class="1004" name="trunc_ln55_2_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="8" slack="0"/>
<pin id="815" dir="0" index="1" bw="48" slack="0"/>
<pin id="816" dir="0" index="2" bw="7" slack="0"/>
<pin id="817" dir="0" index="3" bw="7" slack="0"/>
<pin id="818" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln55_2/14 "/>
</bind>
</comp>

<comp id="823" class="1004" name="window_buf_2_2_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="0"/>
<pin id="825" dir="0" index="1" bw="48" slack="0"/>
<pin id="826" dir="0" index="2" bw="7" slack="0"/>
<pin id="827" dir="0" index="3" bw="7" slack="0"/>
<pin id="828" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="window_buf_2_2/14 "/>
</bind>
</comp>

<comp id="833" class="1004" name="icmp_ln83_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="8" slack="0"/>
<pin id="835" dir="0" index="1" bw="8" slack="0"/>
<pin id="836" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln83/14 "/>
</bind>
</comp>

<comp id="839" class="1004" name="icmp_ln77_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="8" slack="0"/>
<pin id="841" dir="0" index="1" bw="8" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/14 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln69_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="8" slack="0"/>
<pin id="847" dir="0" index="1" bw="8" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/14 "/>
</bind>
</comp>

<comp id="851" class="1004" name="icmp_ln70_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="8" slack="0"/>
<pin id="853" dir="0" index="1" bw="8" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln70/14 "/>
</bind>
</comp>

<comp id="857" class="1004" name="icmp_ln62_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="8" slack="0"/>
<pin id="859" dir="0" index="1" bw="8" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln62/14 "/>
</bind>
</comp>

<comp id="863" class="1004" name="icmp_ln63_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="8" slack="0"/>
<pin id="865" dir="0" index="1" bw="8" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/14 "/>
</bind>
</comp>

<comp id="869" class="1004" name="store_ln55_store_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="16" slack="0"/>
<pin id="871" dir="0" index="1" bw="16" slack="8"/>
<pin id="872" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/14 "/>
</bind>
</comp>

<comp id="874" class="1004" name="store_ln50_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="0"/>
<pin id="876" dir="0" index="1" bw="16" slack="8"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/14 "/>
</bind>
</comp>

<comp id="879" class="1004" name="store_ln55_store_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="16" slack="0"/>
<pin id="881" dir="0" index="1" bw="16" slack="8"/>
<pin id="882" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/14 "/>
</bind>
</comp>

<comp id="884" class="1004" name="store_ln50_store_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="16" slack="0"/>
<pin id="886" dir="0" index="1" bw="16" slack="8"/>
<pin id="887" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln50/14 "/>
</bind>
</comp>

<comp id="889" class="1004" name="store_ln55_store_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="0"/>
<pin id="891" dir="0" index="1" bw="16" slack="8"/>
<pin id="892" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/14 "/>
</bind>
</comp>

<comp id="894" class="1004" name="store_ln0_store_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="0"/>
<pin id="896" dir="0" index="1" bw="16" slack="8"/>
<pin id="897" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/14 "/>
</bind>
</comp>

<comp id="899" class="1004" name="or_ln83_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="1"/>
<pin id="901" dir="0" index="1" bw="1" slack="1"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln83/15 "/>
</bind>
</comp>

<comp id="903" class="1004" name="select_ln83_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="1" slack="0"/>
<pin id="905" dir="0" index="1" bw="1" slack="0"/>
<pin id="906" dir="0" index="2" bw="8" slack="1"/>
<pin id="907" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln83/15 "/>
</bind>
</comp>

<comp id="910" class="1004" name="or_ln76_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="1"/>
<pin id="912" dir="0" index="1" bw="1" slack="1"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln76/15 "/>
</bind>
</comp>

<comp id="914" class="1004" name="select_ln76_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="1" slack="0"/>
<pin id="916" dir="0" index="1" bw="1" slack="0"/>
<pin id="917" dir="0" index="2" bw="8" slack="1"/>
<pin id="918" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/15 "/>
</bind>
</comp>

<comp id="921" class="1004" name="or_ln69_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="1" slack="1"/>
<pin id="923" dir="0" index="1" bw="1" slack="1"/>
<pin id="924" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln69/15 "/>
</bind>
</comp>

<comp id="925" class="1004" name="select_ln69_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="1" slack="0"/>
<pin id="927" dir="0" index="1" bw="1" slack="0"/>
<pin id="928" dir="0" index="2" bw="8" slack="1"/>
<pin id="929" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln69/15 "/>
</bind>
</comp>

<comp id="932" class="1004" name="or_ln62_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="1" slack="1"/>
<pin id="934" dir="0" index="1" bw="1" slack="1"/>
<pin id="935" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln62/15 "/>
</bind>
</comp>

<comp id="936" class="1004" name="select_ln62_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="1" slack="0"/>
<pin id="939" dir="0" index="2" bw="8" slack="1"/>
<pin id="940" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln62/15 "/>
</bind>
</comp>

<comp id="943" class="1004" name="zext_ln45_1_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="16" slack="7"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/16 "/>
</bind>
</comp>

<comp id="947" class="1004" name="or_ln90_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="1" slack="7"/>
<pin id="949" dir="0" index="1" bw="1" slack="7"/>
<pin id="950" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90/16 "/>
</bind>
</comp>

<comp id="951" class="1004" name="or_ln90_2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="1" slack="9"/>
<pin id="953" dir="0" index="1" bw="1" slack="0"/>
<pin id="954" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln90_2/16 "/>
</bind>
</comp>

<comp id="956" class="1004" name="value_nms_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="1" slack="0"/>
<pin id="958" dir="0" index="1" bw="1" slack="0"/>
<pin id="959" dir="0" index="2" bw="8" slack="0"/>
<pin id="960" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="value_nms_2/16 "/>
</bind>
</comp>

<comp id="965" class="1005" name="exitcond8810_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="1" slack="1"/>
<pin id="967" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8810 "/>
</bind>
</comp>

<comp id="969" class="1005" name="empty_21_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="10" slack="0"/>
<pin id="971" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="empty_21 "/>
</bind>
</comp>

<comp id="974" class="1005" name="empty_22_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="8" slack="1"/>
<pin id="976" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="empty_22 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_1_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="2" slack="1"/>
<pin id="981" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="984" class="1005" name="tmp_4_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="6" slack="1"/>
<pin id="986" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="989" class="1005" name="empty_23_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="6" slack="1"/>
<pin id="991" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="994" class="1005" name="empty_24_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="1" slack="1"/>
<pin id="996" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_24 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="empty_27_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="6" slack="1"/>
<pin id="1002" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="empty_27 "/>
</bind>
</comp>

<comp id="1005" class="1005" name="window_buf_0_1_0_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="16" slack="1"/>
<pin id="1007" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_0_1_0 "/>
</bind>
</comp>

<comp id="1011" class="1005" name="window_buf_0_2_0_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="1"/>
<pin id="1013" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_0_2_0 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="window_buf_1_1_0_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="16" slack="1"/>
<pin id="1019" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_1_0 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="window_buf_1_2_0_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="16" slack="1"/>
<pin id="1025" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_2_0 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="window_buf_2_1_0_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="16" slack="1"/>
<pin id="1031" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_2_1_0 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="window_buf_2_2_0_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="16" slack="1"/>
<pin id="1037" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_2_2_0 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="window_buf_0_1_0_load_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="1"/>
<pin id="1043" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_0_1_0_load "/>
</bind>
</comp>

<comp id="1046" class="1005" name="window_buf_0_2_0_load_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="16" slack="1"/>
<pin id="1048" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_0_2_0_load "/>
</bind>
</comp>

<comp id="1051" class="1005" name="window_buf_1_1_0_load_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="16" slack="1"/>
<pin id="1053" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_1_0_load "/>
</bind>
</comp>

<comp id="1056" class="1005" name="window_buf_1_2_0_load_reg_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="16" slack="1"/>
<pin id="1058" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_1_2_0_load "/>
</bind>
</comp>

<comp id="1061" class="1005" name="window_buf_2_1_0_load_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="16" slack="1"/>
<pin id="1063" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_2_1_0_load "/>
</bind>
</comp>

<comp id="1066" class="1005" name="window_buf_2_2_0_load_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="16" slack="1"/>
<pin id="1068" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="window_buf_2_2_0_load "/>
</bind>
</comp>

<comp id="1074" class="1005" name="empty_37_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="4" slack="0"/>
<pin id="1076" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="idx_urem_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="4" slack="0"/>
<pin id="1087" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="1090" class="1005" name="window_buf_0_1_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="16" slack="0"/>
<pin id="1092" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="window_buf_0_1 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="window_buf_0_1_1_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="16" slack="0"/>
<pin id="1099" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="window_buf_0_1_1 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="window_buf_1_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="16" slack="0"/>
<pin id="1106" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="window_buf_1_1 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="window_buf_1_1_1_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="16" slack="0"/>
<pin id="1113" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="window_buf_1_1_1 "/>
</bind>
</comp>

<comp id="1118" class="1005" name="window_buf_2_1_reg_1118">
<pin_list>
<pin id="1119" dir="0" index="0" bw="16" slack="0"/>
<pin id="1120" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="window_buf_2_1 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="window_buf_2_1_1_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="16" slack="0"/>
<pin id="1127" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="window_buf_2_1_1 "/>
</bind>
</comp>

<comp id="1132" class="1005" name="icmp_ln31_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="1" slack="1"/>
<pin id="1134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="add_ln31_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="9" slack="0"/>
<pin id="1138" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln31 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="trunc_ln45_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="8" slack="1"/>
<pin id="1143" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln45 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="shl_ln_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="16" slack="2"/>
<pin id="1148" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="1151" class="1005" name="or_ln90_1_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="1" slack="9"/>
<pin id="1153" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="or_ln90_1 "/>
</bind>
</comp>

<comp id="1156" class="1005" name="trunc_ln32_reg_1156">
<pin_list>
<pin id="1157" dir="0" index="0" bw="8" slack="3"/>
<pin id="1158" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="icmp_ln32_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="1" slack="1"/>
<pin id="1163" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="line_buf_addr_1_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="8" slack="1"/>
<pin id="1167" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_addr_1 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="data_addr_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="16" slack="1"/>
<pin id="1173" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="1176" class="1005" name="add_ln32_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="9" slack="1"/>
<pin id="1178" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="tmp_3_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="32" slack="1"/>
<pin id="1183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="add_ln45_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="16" slack="7"/>
<pin id="1188" dir="1" index="1" bw="16" slack="7"/>
</pin_list>
<bind>
<opset="add_ln45 "/>
</bind>
</comp>

<comp id="1191" class="1005" name="data_load_reg_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="16" slack="2"/>
<pin id="1193" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="data_load "/>
</bind>
</comp>

<comp id="1196" class="1005" name="icmp_ln90_reg_1196">
<pin_list>
<pin id="1197" dir="0" index="0" bw="1" slack="7"/>
<pin id="1198" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln90 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="icmp_ln90_1_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="1" slack="7"/>
<pin id="1203" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln90_1 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="value_nms_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="8" slack="1"/>
<pin id="1208" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="value_nms "/>
</bind>
</comp>

<comp id="1215" class="1005" name="grad_nms_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="8" slack="1"/>
<pin id="1217" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="grad_nms "/>
</bind>
</comp>

<comp id="1219" class="1005" name="icmp_ln83_reg_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="1" slack="1"/>
<pin id="1221" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln83 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="icmp_ln84_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="1" slack="1"/>
<pin id="1226" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln84 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="icmp_ln76_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="1" slack="1"/>
<pin id="1231" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="icmp_ln77_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="1" slack="1"/>
<pin id="1236" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln77 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="icmp_ln69_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="1"/>
<pin id="1241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="icmp_ln70_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="1" slack="1"/>
<pin id="1246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln70 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="icmp_ln62_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="1"/>
<pin id="1251" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln62 "/>
</bind>
</comp>

<comp id="1254" class="1005" name="icmp_ln63_reg_1254">
<pin_list>
<pin id="1255" dir="0" index="0" bw="1" slack="1"/>
<pin id="1256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="1259" class="1005" name="select_ln83_reg_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="8" slack="1"/>
<pin id="1261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln83 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="select_ln76_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="8" slack="1"/>
<pin id="1266" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="select_ln69_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="8" slack="1"/>
<pin id="1271" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln69 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="select_ln62_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="8" slack="1"/>
<pin id="1276" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="26" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="26" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="26" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="26" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="52" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="218"><net_src comp="52" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="3"/><net_sink comp="208" pin=2"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="2" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="52" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="243" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="46" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="267" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="292"><net_src comp="88" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="303"><net_src comp="88" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="304" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="335"><net_src comp="260" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="30" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="260" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="260" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="38" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="260" pin="4"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="42" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="362"><net_src comp="44" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="347" pin="4"/><net_sink comp="357" pin=1"/></net>

<net id="364"><net_src comp="46" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="369"><net_src comp="357" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="48" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="357" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="365" pin="2"/><net_sink comp="371" pin=1"/></net>

<net id="382"><net_src comp="371" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="357" pin="3"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="365" pin="2"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="377" pin="3"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="391" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="403"><net_src comp="395" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="412"><net_src comp="54" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="54" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="418"><net_src comp="56" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="400" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="56" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="404" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="414" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="407" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="426" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="432" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="444"><net_src comp="60" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="62" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="456"><net_src comp="450" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="479"><net_src comp="271" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="68" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="271" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="72" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="74" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="271" pin="4"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="498"><net_src comp="487" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="76" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="511"><net_src comp="78" pin="0"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="513"><net_src comp="40" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="514"><net_src comp="42" pin="0"/><net_sink comp="505" pin=3"/></net>

<net id="518"><net_src comp="282" pin="4"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="84" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="84" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="533"><net_src comp="84" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="538"><net_src comp="84" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="543"><net_src comp="84" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="84" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="282" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="72" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="86" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="549" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="46" pin="0"/><net_sink comp="561" pin=2"/></net>

<net id="597"><net_src comp="293" pin="4"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="90" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="293" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="94" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="608"><net_src comp="293" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="100" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="102" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="623"><net_src comp="104" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="293" pin="4"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="106" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="40" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="631"><net_src comp="617" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="108" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="293" pin="4"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="110" pin="0"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="627" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="633" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="304" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="653"><net_src comp="304" pin="4"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="304" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="90" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="665"><net_src comp="100" pin="0"/><net_sink comp="660" pin=0"/></net>

<net id="666"><net_src comp="650" pin="1"/><net_sink comp="660" pin=2"/></net>

<net id="670"><net_src comp="660" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="675"><net_src comp="300" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="94" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="300" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="688"><net_src comp="112" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="689"><net_src comp="208" pin="7"/><net_sink comp="682" pin=1"/></net>

<net id="690"><net_src comp="114" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="691"><net_src comp="116" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="696"><net_src comp="672" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="104" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="300" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="705"><net_src comp="106" pin="0"/><net_sink comp="697" pin=2"/></net>

<net id="706"><net_src comp="40" pin="0"/><net_sink comp="697" pin=3"/></net>

<net id="711"><net_src comp="697" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="108" pin="0"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="300" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="110" pin="0"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="719" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="726"><net_src comp="723" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="732"><net_src comp="118" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="12" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="734"><net_src comp="727" pin="3"/><net_sink comp="208" pin=5"/></net>

<net id="756"><net_src comp="744" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="747" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="764"><net_src comp="738" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="772"><net_src comp="122" pin="0"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="738" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="774"><net_src comp="40" pin="0"/><net_sink comp="766" pin=2"/></net>

<net id="775"><net_src comp="124" pin="0"/><net_sink comp="766" pin=3"/></net>

<net id="779"><net_src comp="750" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="783"><net_src comp="741" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="208" pin="3"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="792"><net_src comp="208" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="799"><net_src comp="126" pin="0"/><net_sink comp="793" pin=0"/></net>

<net id="800"><net_src comp="208" pin="3"/><net_sink comp="793" pin=1"/></net>

<net id="801"><net_src comp="128" pin="0"/><net_sink comp="793" pin=2"/></net>

<net id="802"><net_src comp="130" pin="0"/><net_sink comp="793" pin=3"/></net>

<net id="809"><net_src comp="132" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="208" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="811"><net_src comp="114" pin="0"/><net_sink comp="803" pin=2"/></net>

<net id="812"><net_src comp="134" pin="0"/><net_sink comp="803" pin=3"/></net>

<net id="819"><net_src comp="126" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="820"><net_src comp="208" pin="3"/><net_sink comp="813" pin=1"/></net>

<net id="821"><net_src comp="136" pin="0"/><net_sink comp="813" pin=2"/></net>

<net id="822"><net_src comp="138" pin="0"/><net_sink comp="813" pin=3"/></net>

<net id="829"><net_src comp="132" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="208" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="831"><net_src comp="140" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="832"><net_src comp="116" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="837"><net_src comp="761" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="776" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="761" pin="1"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="780" pin="1"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="761" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="753" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="761" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="813" pin="4"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="761" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="757" pin="1"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="761" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="793" pin="4"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="823" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="878"><net_src comp="741" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="803" pin="4"/><net_sink comp="879" pin=0"/></net>

<net id="888"><net_src comp="738" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="893"><net_src comp="789" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="898"><net_src comp="735" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="908"><net_src comp="899" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="909"><net_src comp="102" pin="0"/><net_sink comp="903" pin=1"/></net>

<net id="919"><net_src comp="910" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="920"><net_src comp="102" pin="0"/><net_sink comp="914" pin=1"/></net>

<net id="930"><net_src comp="921" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="102" pin="0"/><net_sink comp="925" pin=1"/></net>

<net id="941"><net_src comp="932" pin="2"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="102" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="943" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="955"><net_src comp="947" pin="2"/><net_sink comp="951" pin=1"/></net>

<net id="961"><net_src comp="951" pin="2"/><net_sink comp="956" pin=0"/></net>

<net id="962"><net_src comp="102" pin="0"/><net_sink comp="956" pin=1"/></net>

<net id="963"><net_src comp="315" pin="10"/><net_sink comp="956" pin=2"/></net>

<net id="964"><net_src comp="956" pin="3"/><net_sink comp="250" pin=1"/></net>

<net id="968"><net_src comp="331" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="972"><net_src comp="337" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="977"><net_src comp="343" pin="1"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="982"><net_src comp="347" pin="4"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="987"><net_src comp="357" pin="3"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="992"><net_src comp="365" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="997"><net_src comp="371" pin="2"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="999"><net_src comp="994" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="1003"><net_src comp="385" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="1008"><net_src comp="154" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="1010"><net_src comp="1005" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="1014"><net_src comp="158" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="1016"><net_src comp="1011" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="1020"><net_src comp="162" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="1026"><net_src comp="166" pin="1"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="1028"><net_src comp="1023" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="1032"><net_src comp="170" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="1034"><net_src comp="1029" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1038"><net_src comp="174" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1040"><net_src comp="1035" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="1044"><net_src comp="457" pin="1"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="1049"><net_src comp="460" pin="1"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1054"><net_src comp="463" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="1059"><net_src comp="466" pin="1"/><net_sink comp="1056" pin=0"/></net>

<net id="1060"><net_src comp="1056" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="1064"><net_src comp="469" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="1069"><net_src comp="472" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1077"><net_src comp="481" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1078"><net_src comp="1074" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="1088"><net_src comp="561" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="1093"><net_src comp="178" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="589" pin=1"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="1096"><net_src comp="1090" pin="1"/><net_sink comp="894" pin=1"/></net>

<net id="1100"><net_src comp="182" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="1102"><net_src comp="1097" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1103"><net_src comp="1097" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="1107"><net_src comp="186" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="1109"><net_src comp="1104" pin="1"/><net_sink comp="747" pin=0"/></net>

<net id="1110"><net_src comp="1104" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1114"><net_src comp="190" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1116"><net_src comp="1111" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="1117"><net_src comp="1111" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="1121"><net_src comp="194" pin="1"/><net_sink comp="1118" pin=0"/></net>

<net id="1122"><net_src comp="1118" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="1123"><net_src comp="1118" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="1124"><net_src comp="1118" pin="1"/><net_sink comp="874" pin=1"/></net>

<net id="1128"><net_src comp="198" pin="1"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1131"><net_src comp="1125" pin="1"/><net_sink comp="869" pin=1"/></net>

<net id="1135"><net_src comp="593" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1139"><net_src comp="599" pin="2"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="1144"><net_src comp="605" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="1149"><net_src comp="609" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="1154"><net_src comp="639" pin="2"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="1159"><net_src comp="650" pin="1"/><net_sink comp="1156" pin=0"/></net>

<net id="1160"><net_src comp="1156" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="1164"><net_src comp="654" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1168"><net_src comp="213" pin="3"/><net_sink comp="1165" pin=0"/></net>

<net id="1169"><net_src comp="1165" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1170"><net_src comp="1165" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1174"><net_src comp="224" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="1179"><net_src comp="676" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="1184"><net_src comp="682" pin="4"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1189"><net_src comp="692" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1194"><net_src comp="231" pin="3"/><net_sink comp="1191" pin=0"/></net>

<net id="1195"><net_src comp="1191" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1199"><net_src comp="707" pin="2"/><net_sink comp="1196" pin=0"/></net>

<net id="1200"><net_src comp="1196" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="1204"><net_src comp="713" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1209"><net_src comp="761" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="903" pin=2"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="914" pin=2"/></net>

<net id="1212"><net_src comp="1206" pin="1"/><net_sink comp="925" pin=2"/></net>

<net id="1213"><net_src comp="1206" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="1214"><net_src comp="1206" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="1218"><net_src comp="766" pin="4"/><net_sink comp="1215" pin=0"/></net>

<net id="1222"><net_src comp="833" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1223"><net_src comp="1219" pin="1"/><net_sink comp="899" pin=0"/></net>

<net id="1227"><net_src comp="327" pin="2"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="899" pin=1"/></net>

<net id="1232"><net_src comp="327" pin="2"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="910" pin=0"/></net>

<net id="1237"><net_src comp="839" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="1242"><net_src comp="845" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="1247"><net_src comp="851" pin="2"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1252"><net_src comp="857" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1253"><net_src comp="1249" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1257"><net_src comp="863" pin="2"/><net_sink comp="1254" pin=0"/></net>

<net id="1258"><net_src comp="1254" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="1262"><net_src comp="903" pin="3"/><net_sink comp="1259" pin=0"/></net>

<net id="1263"><net_src comp="1259" pin="1"/><net_sink comp="315" pin=8"/></net>

<net id="1267"><net_src comp="914" pin="3"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="315" pin=6"/></net>

<net id="1272"><net_src comp="925" pin="3"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="315" pin=4"/></net>

<net id="1277"><net_src comp="936" pin="3"/><net_sink comp="1274" pin=0"/></net>

<net id="1278"><net_src comp="1274" pin="1"/><net_sink comp="315" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {16 }
 - Input state : 
	Port: nms : data | {8 9 }
  - Chain level:
	State 1
	State 2
		exitcond8810 : 1
		empty_21 : 1
		br_ln0 : 2
		empty_22 : 1
		tmp_1 : 1
		tmp_4 : 2
		empty_23 : 3
		empty_24 : 3
		empty_25 : 4
		empty_27 : 5
	State 3
		line_buf_addr : 1
		empty_28 : 1
		empty_31 : 2
		empty_32 : 1
		p_demorgan : 3
		empty_33 : 3
		empty_34 : 1
		mask : 2
		store_ln0 : 3
	State 4
	State 5
		exitcond879 : 1
		empty_37 : 1
		br_ln0 : 2
		tmp_6 : 1
		tmp_6_cast : 2
		mul : 3
		p_t : 4
		empty_38 : 1
		switch_ln0 : 5
		switch_ln0 : 2
		switch_ln0 : 2
		switch_ln0 : 2
		next_urem : 1
		empty_39 : 2
		idx_urem : 3
	State 6
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
	State 7
		icmp_ln31 : 1
		add_ln31 : 1
		br_ln31 : 2
		trunc_ln45 : 1
		shl_ln : 2
		tmp_2 : 1
		icmp : 2
		cmp100_not : 1
		or_ln90_1 : 3
	State 8
		zext_ln32 : 1
		trunc_ln32 : 1
		icmp_ln32 : 1
		br_ln32 : 2
		line_buf_addr_1 : 2
		line_buf_load : 3
		add_ln45_1 : 2
		zext_ln45 : 3
		data_addr : 4
		data_load : 5
	State 9
		tmp_3 : 1
		add_ln45 : 1
		icmp_ln90 : 1
	State 10
		store_ln42 : 1
	State 11
		line_buf_addr_2 : 1
		store_ln45 : 2
	State 12
	State 13
	State 14
		trunc_ln50 : 1
		trunc_ln50_1 : 1
		value_nms : 1
		grad_nms : 1
		trunc_ln50_3 : 1
		trunc_ln50_4 : 1
		trunc_ln55 : 1
		window_buf_0_2 : 1
		trunc_ln55_3 : 1
		window_buf_1_2 : 1
		trunc_ln55_2 : 1
		window_buf_2_2 : 1
		switch_ln61 : 2
		icmp_ln83 : 2
		icmp_ln84 : 2
		icmp_ln76 : 2
		icmp_ln77 : 2
		icmp_ln69 : 2
		icmp_ln70 : 2
		icmp_ln62 : 2
		icmp_ln63 : 2
		store_ln55 : 2
		store_ln50 : 1
		store_ln55 : 2
		store_ln50 : 1
		store_ln55 : 2
		store_ln0 : 1
	State 15
	State 16
		out_addr : 1
		store_ln95 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |       grp_fu_327      |    0    |    0    |    11   |
|          |  exitcond8810_fu_331  |    0    |    0    |    13   |
|          |    empty_24_fu_371    |    0    |    0    |    11   |
|          |   exitcond879_fu_475  |    0    |    0    |    9    |
|          |    empty_39_fu_555    |    0    |    0    |    9    |
|          |    icmp_ln31_fu_593   |    0    |    0    |    13   |
|          |      icmp_fu_627      |    0    |    0    |    11   |
|          |   cmp100_not_fu_633   |    0    |    0    |    13   |
|   icmp   |    icmp_ln32_fu_654   |    0    |    0    |    13   |
|          |    icmp_ln90_fu_707   |    0    |    0    |    11   |
|          |   icmp_ln90_1_fu_713  |    0    |    0    |    13   |
|          |    icmp_ln83_fu_833   |    0    |    0    |    11   |
|          |    icmp_ln77_fu_839   |    0    |    0    |    11   |
|          |    icmp_ln69_fu_845   |    0    |    0    |    11   |
|          |    icmp_ln70_fu_851   |    0    |    0    |    11   |
|          |    icmp_ln62_fu_857   |    0    |    0    |    11   |
|          |    icmp_ln63_fu_863   |    0    |    0    |    11   |
|----------|-----------------------|---------|---------|---------|
|          |    empty_21_fu_337    |    0    |    0    |    17   |
|          |    empty_37_fu_481    |    0    |    0    |    12   |
|    add   |    next_urem_fu_549   |    0    |    0    |    12   |
|          |    add_ln31_fu_599    |    0    |    0    |    16   |
|          |    add_ln32_fu_676    |    0    |    0    |    16   |
|          |    add_ln45_fu_692    |    0    |    0    |    23   |
|----------|-----------------------|---------|---------|---------|
|          |    empty_25_fu_377    |    0    |    0    |    6    |
|          |    empty_26_fu_395    |    0    |    0    |    6    |
|          |    empty_30_fu_407    |    0    |    0    |    2    |
|          |    idx_urem_fu_561    |    0    |    0    |    4    |
|  select  |   select_ln83_fu_903  |    0    |    0    |    8    |
|          |   select_ln76_fu_914  |    0    |    0    |    8    |
|          |   select_ln69_fu_925  |    0    |    0    |    8    |
|          |   select_ln62_fu_936  |    0    |    0    |    8    |
|          |   value_nms_2_fu_956  |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    and   |   p_demorgan_fu_426   |    0    |    0    |    48   |
|          |    empty_33_fu_432    |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|    mul   |       mul_fu_499      |    0    |    0    |    33   |
|----------|-----------------------|---------|---------|---------|
|    shl   |    empty_31_fu_414    |    0    |    0    |    13   |
|          |      mask_fu_450      |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|    sub   |    empty_27_fu_385    |    0    |    0    |    15   |
|----------|-----------------------|---------|---------|---------|
|          |    empty_23_fu_365    |    0    |    0    |    0    |
|          |    or_ln90_1_fu_639   |    0    |    0    |    2    |
|          |     or_ln83_fu_899    |    0    |    0    |    2    |
|    or    |     or_ln76_fu_910    |    0    |    0    |    2    |
|          |     or_ln69_fu_921    |    0    |    0    |    2    |
|          |     or_ln62_fu_932    |    0    |    0    |    2    |
|          |     or_ln90_fu_947    |    0    |    0    |    2    |
|          |    or_ln90_2_fu_951   |    0    |    0    |    2    |
|----------|-----------------------|---------|---------|---------|
|   lshr   |    empty_32_fu_420    |    0    |    0    |    13   |
|----------|-----------------------|---------|---------|---------|
|          |    empty_22_fu_343    |    0    |    0    |    0    |
|          |    empty_38_fu_515    |    0    |    0    |    0    |
|          |   trunc_ln45_fu_605   |    0    |    0    |    0    |
|          |   trunc_ln32_fu_650   |    0    |    0    |    0    |
|          |   trunc_ln50_fu_753   |    0    |    0    |    0    |
|   trunc  |  trunc_ln50_1_fu_757  |    0    |    0    |    0    |
|          |    value_nms_fu_761   |    0    |    0    |    0    |
|          |  trunc_ln50_3_fu_776  |    0    |    0    |    0    |
|          |  trunc_ln50_4_fu_780  |    0    |    0    |    0    |
|          |   trunc_ln55_fu_784   |    0    |    0    |    0    |
|          | window_buf_0_2_fu_789 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_1_fu_347     |    0    |    0    |    0    |
|          |       p_t_fu_505      |    0    |    0    |    0    |
|          |      tmp_2_fu_617     |    0    |    0    |    0    |
|          |      tmp_3_fu_682     |    0    |    0    |    0    |
|partselect|      tmp_7_fu_697     |    0    |    0    |    0    |
|          |    grad_nms_fu_766    |    0    |    0    |    0    |
|          |  trunc_ln55_3_fu_793  |    0    |    0    |    0    |
|          | window_buf_1_2_fu_803 |    0    |    0    |    0    |
|          |  trunc_ln55_2_fu_813  |    0    |    0    |    0    |
|          | window_buf_2_2_fu_823 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_4_fu_357     |    0    |    0    |    0    |
|          |       tmp_fu_439      |    0    |    0    |    0    |
|bitconcatenate|      tmp_6_fu_487     |    0    |    0    |    0    |
|          |     shl_ln_fu_609     |    0    |    0    |    0    |
|          |   add_ln45_1_fu_660   |    0    |    0    |    0    |
|          |      tmp_5_fu_727     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |    p_cast10_fu_391    |    0    |    0    |    0    |
|          |    empty_28_fu_400    |    0    |    0    |    0    |
|          |    empty_29_fu_404    |    0    |    0    |    0    |
|          |    empty_34_fu_446    |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_495   |    0    |    0    |    0    |
|   zext   |    zext_ln32_fu_645   |    0    |    0    |    0    |
|          |    zext_ln45_fu_667   |    0    |    0    |    0    |
|          |   zext_ln32_1_fu_672  |    0    |    0    |    0    |
|          |    zext_ln42_fu_719   |    0    |    0    |    0    |
|          |   zext_ln45_2_fu_723  |    0    |    0    |    0    |
|          |   zext_ln45_1_fu_943  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   492   |
|----------|-----------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|line_buf|    3   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |    3   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln31_reg_1136      |    9   |
|       add_ln32_reg_1176      |    9   |
|       add_ln45_reg_1186      |   16   |
|      data_addr_reg_1171      |   16   |
|      data_load_reg_1191      |   16   |
|       empty_21_reg_969       |   10   |
|       empty_22_reg_974       |    8   |
|       empty_23_reg_989       |    6   |
|       empty_24_reg_994       |    1   |
|       empty_27_reg_1000      |    6   |
|       empty_35_reg_267       |    4   |
|       empty_37_reg_1074      |    4   |
|         empty_reg_256        |   10   |
|     exitcond8810_reg_965     |    1   |
|       grad_nms_reg_1215      |    8   |
|      icmp_ln31_reg_1132      |    1   |
|      icmp_ln32_reg_1161      |    1   |
|      icmp_ln62_reg_1249      |    1   |
|      icmp_ln63_reg_1254      |    1   |
|      icmp_ln69_reg_1239      |    1   |
|      icmp_ln70_reg_1244      |    1   |
|      icmp_ln76_reg_1229      |    1   |
|      icmp_ln77_reg_1234      |    1   |
|      icmp_ln83_reg_1219      |    1   |
|      icmp_ln84_reg_1224      |    1   |
|     icmp_ln90_1_reg_1201     |    1   |
|      icmp_ln90_reg_1196      |    1   |
|       idx_urem_reg_1085      |    4   |
|   line_buf_addr_1_reg_1165   |    8   |
|      or_ln90_1_reg_1151      |    1   |
|       phi_urem_reg_278       |    4   |
|     select_ln62_reg_1274     |    8   |
|     select_ln69_reg_1269     |    8   |
|     select_ln76_reg_1264     |    8   |
|     select_ln83_reg_1259     |    8   |
|        shl_ln_reg_1146       |   16   |
|         tmp_1_reg_979        |    2   |
|        tmp_3_reg_1181        |   32   |
|         tmp_4_reg_984        |    6   |
|      trunc_ln32_reg_1156     |    8   |
|      trunc_ln45_reg_1141     |    8   |
|      value_nms_1_reg_312     |    8   |
|      value_nms_reg_1206      |    8   |
|window_buf_0_1_0_load_reg_1041|   16   |
|   window_buf_0_1_0_reg_1005  |   16   |
|   window_buf_0_1_1_reg_1097  |   16   |
|    window_buf_0_1_reg_1090   |   16   |
|window_buf_0_2_0_load_reg_1046|   16   |
|   window_buf_0_2_0_reg_1011  |   16   |
|window_buf_1_1_0_load_reg_1051|   16   |
|   window_buf_1_1_0_reg_1017  |   16   |
|   window_buf_1_1_1_reg_1111  |   16   |
|    window_buf_1_1_reg_1104   |   16   |
|window_buf_1_2_0_load_reg_1056|   16   |
|   window_buf_1_2_0_reg_1023  |   16   |
|window_buf_2_1_0_load_reg_1061|   16   |
|   window_buf_2_1_0_reg_1029  |   16   |
|   window_buf_2_1_1_reg_1125  |   16   |
|    window_buf_2_1_reg_1118   |   16   |
|window_buf_2_2_0_load_reg_1066|   16   |
|   window_buf_2_2_0_reg_1035  |   16   |
|          xi_reg_300          |    9   |
|          yi_reg_289          |    9   |
+------------------------------+--------+
|             Total            |   579  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_208 |  p1  |   2  |  48  |   96   ||    9    |
| grp_access_fu_208 |  p2  |   3  |   6  |   18   ||    15   |
| grp_access_fu_231 |  p0  |   2  |  16  |   32   ||    9    |
|     xi_reg_300    |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  || 2.42625 ||    42   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    -   |    0   |   492  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   42   |
|  Register |    -   |    -   |    -   |   579  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |    2   |   579  |   534  |
+-----------+--------+--------+--------+--------+--------+
