# FIFO-impelemntation-using-Verilog
Implementation of FIFO using Verilog with flags if empty, almost empty, full, or almost full.  
The implementation is paramtarized, so you can change the width, depth, and your threshold freely.
