
ET024006DHU_EXAMPLE1.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00007a24  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80009c00  80009c00  0000a000  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000715e0  80009e00  80009e00  0000a200  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         00000528  00000008  8007b3e0  0007b808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000180  00000530  00000530  00000000  2**2
                  ALLOC
  8 .heap         0000e950  000006b0  000006b0  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  0007bd30  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00000d18  00000000  00000000  0007bd60  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00001baf  00000000  00000000  0007ca78  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   0001fbeb  00000000  00000000  0007e627  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000511f  00000000  00000000  0009e212  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000d079  00000000  00000000  000a3331  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00001e90  00000000  00000000  000b03ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000044d6  00000000  00000000  000b223c  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000a5ed  00000000  00000000  000b6712  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 008673da  00000000  00000000  000c0cff  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  0000f000  0000f000  00000000  2**0
                  ALLOC
 20 .debug_ranges 00000ff8  00000000  00000000  009280e0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf cc ac 	sub	pc,pc,-13140

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf ec b0 	sub	pc,pc,-4944

Disassembly of section .text:

80002008 <eic_init>:
80002008:	eb cd 40 e0 	pushm	r5-r7,lr


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
8000200c:	58 0a       	cp.w	r10,0
8000200e:	c6 30       	breq	800020d4 <eic_init+0xcc>
80002010:	30 08       	mov	r8,0
80002012:	10 97       	mov	r7,r8
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002014:	30 19       	mov	r9,1
80002016:	30 1e       	mov	lr,1
80002018:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000201c:	f6 08 00 18 	add	r8,r11,r8<<0x1
80002020:	11 96       	ld.ub	r6,r8[0x1]
80002022:	f2 06 18 00 	cp.b	r6,r9
80002026:	c0 71       	brne	80002034 <eic_init+0x2c>
			? (eic->mode | (1 << opt[i].eic_line))
80002028:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
8000202a:	11 86       	ld.ub	r6,r8[0x0]
8000202c:	fc 06 09 46 	lsl	r6,lr,r6
80002030:	0a 46       	or	r6,r5
80002032:	c0 78       	rjmp	80002040 <eic_init+0x38>
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
80002034:	78 55       	ld.w	r5,r12[0x14]
{
	int i;
	for (i = 0; i < nb_lines; i++)
	{
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
80002036:	11 86       	ld.ub	r6,r8[0x0]
80002038:	fc 06 09 46 	lsl	r6,lr,r6
8000203c:	5c d6       	com	r6
8000203e:	0a 66       	and	r6,r5
80002040:	99 56       	st.w	r12[0x14],r6
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002042:	11 a6       	ld.ub	r6,r8[0x2]
80002044:	f2 06 18 00 	cp.b	r6,r9
80002048:	c0 71       	brne	80002056 <eic_init+0x4e>
			? (eic->edge | (1 << opt[i].eic_line))
8000204a:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
8000204c:	11 86       	ld.ub	r6,r8[0x0]
8000204e:	fc 06 09 46 	lsl	r6,lr,r6
80002052:	0a 46       	or	r6,r5
80002054:	c0 78       	rjmp	80002062 <eic_init+0x5a>
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
80002056:	78 65       	ld.w	r5,r12[0x18]
		// Set up mode level
		eic->mode = (opt[i].eic_mode == 1)
			? (eic->mode | (1 << opt[i].eic_line))
			: (eic->mode & ~(1 << opt[i].eic_line));
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
80002058:	11 86       	ld.ub	r6,r8[0x0]
8000205a:	fc 06 09 46 	lsl	r6,lr,r6
8000205e:	5c d6       	com	r6
80002060:	0a 66       	and	r6,r5
80002062:	99 66       	st.w	r12[0x18],r6
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
80002064:	11 b6       	ld.ub	r6,r8[0x3]
80002066:	f2 06 18 00 	cp.b	r6,r9
8000206a:	c0 71       	brne	80002078 <eic_init+0x70>
			? (eic->level | (1 << opt[i].eic_line))
8000206c:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000206e:	11 86       	ld.ub	r6,r8[0x0]
80002070:	fc 06 09 46 	lsl	r6,lr,r6
80002074:	0a 46       	or	r6,r5
80002076:	c0 78       	rjmp	80002084 <eic_init+0x7c>
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
80002078:	78 75       	ld.w	r5,r12[0x1c]
		// Set up edge type
		eic->edge = (opt[i].eic_edge == 1)
			? (eic->edge | (1 << opt[i].eic_line))
			: (eic->edge & ~(1 << opt[i].eic_line));
		// Set up level
		eic->level = (opt[i].eic_level == 1)
8000207a:	11 86       	ld.ub	r6,r8[0x0]
8000207c:	fc 06 09 46 	lsl	r6,lr,r6
80002080:	5c d6       	com	r6
80002082:	0a 66       	and	r6,r5
80002084:	99 76       	st.w	r12[0x1c],r6
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002086:	11 c6       	ld.ub	r6,r8[0x4]
80002088:	f2 06 18 00 	cp.b	r6,r9
8000208c:	c0 71       	brne	8000209a <eic_init+0x92>
			? (eic->filter | (1 << opt[i].eic_line))
8000208e:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
80002090:	11 86       	ld.ub	r6,r8[0x0]
80002092:	fc 06 09 46 	lsl	r6,lr,r6
80002096:	0a 46       	or	r6,r5
80002098:	c0 78       	rjmp	800020a6 <eic_init+0x9e>
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
8000209a:	78 85       	ld.w	r5,r12[0x20]
		// Set up level
		eic->level = (opt[i].eic_level == 1)
			? (eic->level | (1 << opt[i].eic_line))
			: (eic->level & ~(1 << opt[i].eic_line));
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
8000209c:	11 86       	ld.ub	r6,r8[0x0]
8000209e:	fc 06 09 46 	lsl	r6,lr,r6
800020a2:	5c d6       	com	r6
800020a4:	0a 66       	and	r6,r5
800020a6:	99 86       	st.w	r12[0x20],r6
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800020a8:	11 d6       	ld.ub	r6,r8[0x5]
800020aa:	f2 06 18 00 	cp.b	r6,r9
800020ae:	c0 71       	brne	800020bc <eic_init+0xb4>
			? (eic->async | (1 << opt[i].eic_line))
800020b0:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800020b2:	11 88       	ld.ub	r8,r8[0x0]
800020b4:	fc 08 09 48 	lsl	r8,lr,r8
800020b8:	0c 48       	or	r8,r6
800020ba:	c0 78       	rjmp	800020c8 <eic_init+0xc0>
			? (eic->async | (1 << opt[i].eic_line))
			: (eic->async & ~(1 << opt[i].eic_line));
800020bc:	78 a6       	ld.w	r6,r12[0x28]
		// Set up if filter is used
		eic->filter = (opt[i].eic_filter == 1)
			? (eic->filter | (1 << opt[i].eic_line))
			: (eic->filter & ~(1 << opt[i].eic_line));
		// Set up which mode is used : asynchronous mode/ synchronous mode
		eic->async = (opt[i].eic_async == 1)
800020be:	11 88       	ld.ub	r8,r8[0x0]
800020c0:	fc 08 09 48 	lsl	r8,lr,r8
800020c4:	5c d8       	com	r8
800020c6:	0c 68       	and	r8,r6
800020c8:	99 a8       	st.w	r12[0x28],r8


void eic_init(volatile avr32_eic_t *eic, const eic_options_t *opt, uint32_t nb_lines)
{
	int i;
	for (i = 0; i < nb_lines; i++)
800020ca:	2f f7       	sub	r7,-1
800020cc:	0e 98       	mov	r8,r7
800020ce:	0e 3a       	cp.w	r10,r7
800020d0:	fe 9b ff a4 	brhi	80002018 <eic_init+0x10>
800020d4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800020d8 <eic_enable_line>:
}

void eic_enable_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->en = 1 << line_number;
800020d8:	30 18       	mov	r8,1
800020da:	f0 0b 09 48 	lsl	r8,r8,r11
800020de:	99 c8       	st.w	r12[0x30],r8
}
800020e0:	5e fc       	retal	r12

800020e2 <eic_enable_interrupt_line>:
}

void eic_enable_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
	// Enable line line_number
	eic->ier = 1 << line_number;
800020e2:	30 18       	mov	r8,1
800020e4:	f0 0b 09 48 	lsl	r8,r8,r11
800020e8:	99 08       	st.w	r12[0x0],r8
}
800020ea:	5e fc       	retal	r12

800020ec <eic_clear_interrupt_line>:
	eic->isr;
	cpu_irq_restore(flags);
}

void eic_clear_interrupt_line(volatile avr32_eic_t *eic, uint32_t line_number)
{
800020ec:	20 1d       	sub	sp,4

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800020ee:	e1 b8 00 00 	mfsr	r8,0x0
800020f2:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
800020f4:	d3 03       	ssrf	0x10

	return flags;
800020f6:	40 08       	lddsp	r8,sp[0x0]
	irqflags_t flags;
	flags = cpu_irq_save();
	eic->icr = 1 << line_number;
800020f8:	30 19       	mov	r9,1
800020fa:	f2 0b 09 4b 	lsl	r11,r9,r11
800020fe:	99 4b       	st.w	r12[0x10],r11
	eic->isr;
80002100:	78 39       	ld.w	r9,r12[0xc]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002102:	e6 18 00 01 	andh	r8,0x1,COH
80002106:	c0 21       	brne	8000210a <eic_clear_interrupt_line+0x1e>
      cpu_irq_enable();
80002108:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
8000210a:	2f fd       	sub	sp,-4
8000210c:	5e fc       	retal	r12

8000210e <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000210e:	76 09       	ld.w	r9,r11[0x0]
80002110:	58 29       	cp.w	r9,2
80002112:	e0 88 00 03 	brls	80002118 <tc_init_waveform+0xa>
80002116:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002118:	76 18       	ld.w	r8,r11[0x4]
8000211a:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000211e:	af ba       	sbr	r10,0xf
80002120:	10 9b       	mov	r11,r8
80002122:	e6 1b c0 00 	andh	r11,0xc000,COH
80002126:	16 4a       	or	r10,r11
80002128:	10 9b       	mov	r11,r8
8000212a:	e6 1b 30 00 	andh	r11,0x3000,COH
8000212e:	16 4a       	or	r10,r11
80002130:	10 9b       	mov	r11,r8
80002132:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002136:	16 4a       	or	r10,r11
80002138:	10 9b       	mov	r11,r8
8000213a:	e6 1b 03 00 	andh	r11,0x300,COH
8000213e:	16 4a       	or	r10,r11
80002140:	10 9b       	mov	r11,r8
80002142:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002146:	16 4a       	or	r10,r11
80002148:	10 9b       	mov	r11,r8
8000214a:	e6 1b 00 30 	andh	r11,0x30,COH
8000214e:	16 4a       	or	r10,r11
80002150:	10 9b       	mov	r11,r8
80002152:	e6 1b 00 0c 	andh	r11,0xc,COH
80002156:	16 4a       	or	r10,r11
80002158:	10 9b       	mov	r11,r8
8000215a:	e6 1b 00 03 	andh	r11,0x3,COH
8000215e:	16 4a       	or	r10,r11
80002160:	10 9b       	mov	r11,r8
80002162:	e2 1b 60 00 	andl	r11,0x6000,COH
80002166:	16 4a       	or	r10,r11
80002168:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
8000216c:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
80002170:	10 9b       	mov	r11,r8
80002172:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002176:	16 4a       	or	r10,r11
80002178:	10 9b       	mov	r11,r8
8000217a:	e2 1b 03 00 	andl	r11,0x300,COH
8000217e:	16 4a       	or	r10,r11
80002180:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002184:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002188:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
8000218c:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
80002190:	10 9b       	mov	r11,r8
80002192:	e2 1b 00 30 	andl	r11,0x30,COH
80002196:	16 4a       	or	r10,r11
80002198:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
8000219c:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800021a0:	a5 69       	lsl	r9,0x4
800021a2:	2f f9       	sub	r9,-1
800021a4:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800021a8:	5e fd       	retal	0

800021aa <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800021aa:	58 2b       	cp.w	r11,2
800021ac:	e0 88 00 03 	brls	800021b2 <tc_start+0x8>
800021b0:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800021b2:	a7 6b       	lsl	r11,0x6
800021b4:	16 0c       	add	r12,r11
800021b6:	30 58       	mov	r8,5
800021b8:	99 08       	st.w	r12[0x0],r8
800021ba:	5e fd       	retal	0

800021bc <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800021bc:	58 2b       	cp.w	r11,2
800021be:	e0 88 00 03 	brls	800021c4 <tc_read_sr+0x8>
800021c2:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
800021c4:	a7 6b       	lsl	r11,0x6
800021c6:	2e 0b       	sub	r11,-32
800021c8:	16 0c       	add	r12,r11
800021ca:	78 0c       	ld.w	r12,r12[0x0]
}
800021cc:	5e fc       	retal	r12

800021ce <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800021ce:	58 2b       	cp.w	r11,2
800021d0:	e0 88 00 03 	brls	800021d6 <tc_write_rc+0x8>
800021d4:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800021d6:	f6 08 15 04 	lsl	r8,r11,0x4
800021da:	2f f8       	sub	r8,-1
800021dc:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800021e0:	e2 18 80 00 	andl	r8,0x8000,COH
800021e4:	c0 c0       	breq	800021fc <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800021e6:	a7 6b       	lsl	r11,0x6
800021e8:	16 0c       	add	r12,r11
800021ea:	2e 4c       	sub	r12,-28
800021ec:	78 08       	ld.w	r8,r12[0x0]
800021ee:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800021f2:	e0 18 00 00 	andl	r8,0x0
800021f6:	f3 e8 10 08 	or	r8,r9,r8
800021fa:	99 08       	st.w	r12[0x0],r8

  return value;
800021fc:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002200:	5e fc       	retal	r12

80002202 <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
80002202:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002206:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
8000220a:	58 2b       	cp.w	r11,2
8000220c:	e0 88 00 04 	brls	80002214 <tc_configure_interrupts+0x12>
80002210:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
80002214:	ee 19 00 01 	eorh	r9,0x1
80002218:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
8000221c:	74 08       	ld.w	r8,r10[0x0]
8000221e:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
80002222:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002226:	a7 6e       	lsl	lr,0x6
80002228:	fd e7 10 7e 	or	lr,lr,r7<<0x7
8000222c:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
80002230:	0e 4e       	or	lr,r7
80002232:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002236:	fd e7 10 5e 	or	lr,lr,r7<<0x5
8000223a:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
8000223e:	fd e7 10 4e 	or	lr,lr,r7<<0x4
80002242:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002246:	fd e7 10 3e 	or	lr,lr,r7<<0x3
8000224a:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
8000224e:	fd e7 10 2e 	or	lr,lr,r7<<0x2
80002252:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002256:	fd e8 10 18 	or	r8,lr,r8<<0x1
8000225a:	f6 0e 15 06 	lsl	lr,r11,0x6
8000225e:	f8 0e 00 0e 	add	lr,r12,lr
80002262:	2d ce       	sub	lr,-36
80002264:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002266:	58 09       	cp.w	r9,0
80002268:	c0 20       	breq	8000226c <tc_configure_interrupts+0x6a>
8000226a:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
8000226c:	74 08       	ld.w	r8,r10[0x0]
8000226e:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
80002272:	e0 65 00 80 	mov	r5,128
80002276:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
8000227a:	74 08       	ld.w	r8,r10[0x0]
8000227c:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
80002280:	f9 b4 00 40 	moveq	r4,64
80002284:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002288:	74 08       	ld.w	r8,r10[0x0]
8000228a:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
8000228e:	f9 b3 00 20 	moveq	r3,32
80002292:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002296:	74 08       	ld.w	r8,r10[0x0]
80002298:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
8000229c:	f9 b2 00 10 	moveq	r2,16
800022a0:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
800022a4:	74 08       	ld.w	r8,r10[0x0]
800022a6:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800022aa:	f9 b6 00 08 	moveq	r6,8
800022ae:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800022b2:	74 08       	ld.w	r8,r10[0x0]
800022b4:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800022b8:	f9 b7 00 04 	moveq	r7,4
800022bc:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
800022c0:	74 08       	ld.w	r8,r10[0x0]
800022c2:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800022c6:	f9 be 00 02 	moveq	lr,2
800022ca:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800022ce:	74 08       	ld.w	r8,r10[0x0]
800022d0:	ec 18 00 01 	eorl	r8,0x1
800022d4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800022d8:	eb e8 10 08 	or	r8,r5,r8
800022dc:	08 48       	or	r8,r4
800022de:	06 48       	or	r8,r3
800022e0:	04 48       	or	r8,r2
800022e2:	0c 48       	or	r8,r6
800022e4:	0e 48       	or	r8,r7
800022e6:	1c 48       	or	r8,lr
800022e8:	f6 0a 15 06 	lsl	r10,r11,0x6
800022ec:	f8 0a 00 0a 	add	r10,r12,r10
800022f0:	2d 8a       	sub	r10,-40
800022f2:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800022f4:	a7 6b       	lsl	r11,0x6
800022f6:	2e 0b       	sub	r11,-32
800022f8:	16 0c       	add	r12,r11
800022fa:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
800022fc:	58 09       	cp.w	r9,0
800022fe:	c0 31       	brne	80002304 <tc_configure_interrupts+0x102>
80002300:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
80002304:	d5 03       	csrf	0x10
80002306:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

8000230a <et024006_SetLimits>:
/*! \brief Sets the display limits according to the corner coordinates.
 *  Writing to the display will result in writing to the area specified through
 *  this function.
 */
void et024006_SetLimits( uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2 )
{
8000230a:	eb cd 40 80 	pushm	r7,lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000230e:	fc 1e c0 00 	movh	lr,0xc000
80002312:	30 28       	mov	r8,2
80002314:	bc 08       	st.h	lr[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002316:	ef dc c1 08 	bfextu	r7,r12,0x8,0x8
8000231a:	fc 18 c0 20 	movh	r8,0xc020
8000231e:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002320:	30 37       	mov	r7,3
80002322:	bc 07       	st.h	lr[0x0],r7
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002324:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002326:	30 4c       	mov	r12,4
80002328:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000232a:	f9 da c1 08 	bfextu	r12,r10,0x8,0x8
8000232e:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002330:	30 5c       	mov	r12,5
80002332:	bc 0c       	st.h	lr[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002334:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002336:	30 6a       	mov	r10,6
80002338:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000233a:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
8000233e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002340:	30 7a       	mov	r10,7
80002342:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002344:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002346:	30 8a       	mov	r10,8
80002348:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000234a:	f5 d9 c1 08 	bfextu	r10,r9,0x8,0x8
8000234e:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002350:	30 9a       	mov	r10,9
80002352:	bc 0a       	st.h	lr[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002354:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_COL_ADDR_END1, (x2 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y1 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y1 & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END2, (y2 >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y2 & 0xff) );
}
80002356:	e3 cd 80 80 	ldm	sp++,r7,pc
8000235a:	d7 03       	nop

8000235c <et024006_DrawPixel>:
  return color;
}


void et024006_DrawPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
8000235c:	eb cd 40 80 	pushm	r7,lr
80002360:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetLimits( x, y, x, y );
80002362:	5c 7b       	castu.h	r11
80002364:	5c 7c       	castu.h	r12
80002366:	16 99       	mov	r9,r11
80002368:	18 9a       	mov	r10,r12
8000236a:	f0 1f 00 06 	mcall	80002380 <et024006_DrawPixel+0x24>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000236e:	32 29       	mov	r9,34
80002370:	fc 18 c0 00 	movh	r8,0xc000
80002374:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( ET024006_ID | ET024006_BS0 | ET024006_RS );
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#else
  *ET024006_PARAM_ADDR = color;
80002376:	fc 18 c0 20 	movh	r8,0xc020
8000237a:	b0 07       	st.h	r8[0x0],r7
#endif
}
8000237c:	e3 cd 80 80 	ldm	sp++,r7,pc
80002380:	80 00       	ld.sh	r0,r0[0x0]
80002382:	23 0a       	sub	r10,48

80002384 <et024006_SetQuickLimits>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002384:	fc 19 c0 00 	movh	r9,0xc000
80002388:	30 28       	mov	r8,2
8000238a:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000238c:	f5 dc c1 08 	bfextu	r10,r12,0x8,0x8
80002390:	fc 18 c0 20 	movh	r8,0xc020
80002394:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002396:	30 3a       	mov	r10,3
80002398:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000239a:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000239c:	30 6a       	mov	r10,6
8000239e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023a0:	f5 db c1 08 	bfextu	r10,r11,0x8,0x8
800023a4:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023a6:	30 7a       	mov	r10,7
800023a8:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
800023aa:	b0 0b       	st.h	r8[0x0],r11
{
  et024006_WriteRegister( HIMAX_COL_ADDR_START2, (x >> 8) );
  et024006_WriteRegister( HIMAX_COL_ADDR_START1, (x & 0xff) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START2, (y >> 8) );
  et024006_WriteRegister( HIMAX_ROW_ADDR_START1, (y & 0xff) );
}
800023ac:	5e fc       	retal	r12
800023ae:	d7 03       	nop

800023b0 <et024006_DrawQuickPixel>:
  et024006_WriteRegister( HIMAX_ROW_ADDR_END1, (y & 0xff) );
}


void et024006_DrawQuickPixel( uint16_t x, uint16_t y, et024006_color_t color )
{
800023b0:	eb cd 40 80 	pushm	r7,lr
800023b4:	14 97       	mov	r7,r10
  // Sanity check on parameters.
  Assert( x < ET024006_WIDTH );
  Assert( y < ET024006_HEIGHT );

  // Set up draw area and write the two bytes of pixel data.
  et024006_SetQuickLimits( x, y );
800023b6:	5c 7b       	castu.h	r11
800023b8:	5c 7c       	castu.h	r12
800023ba:	f0 1f 00 06 	mcall	800023d0 <et024006_DrawQuickPixel+0x20>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800023be:	32 29       	mov	r9,34
800023c0:	fc 18 c0 00 	movh	r8,0xc000
800023c4:	b0 09       	st.h	r8[0x0],r9
  et024006_SendSPI( color & 0xff );
  et024006_SendSPI( color >> 8 );
  et024006_DeselectSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  *ET024006_PARAM_ADDR = color;
800023c6:	fc 18 c0 20 	movh	r8,0xc020
800023ca:	b0 07       	st.h	r8[0x0],r7
#endif

}
800023cc:	e3 cd 80 80 	ldm	sp++,r7,pc
800023d0:	80 00       	ld.sh	r0,r0[0x0]
800023d2:	23 84       	sub	r4,56

800023d4 <et024006_PrintString>:
void et024006_PrintString(char *lcd_string, const unsigned char *font_style,
                          uint16_t x,
                          uint16_t y,
                          uint16_t fcolor,
                          int bcolor)
{
800023d4:	d4 31       	pushm	r0-r7,lr
800023d6:	20 dd       	sub	sp,52
800023d8:	18 97       	mov	r7,r12
800023da:	50 6b       	stdsp	sp[0x18],r11
800023dc:	50 8a       	stdsp	sp[0x20],r10
800023de:	50 29       	stdsp	sp[0x8],r9
800023e0:	10 94       	mov	r4,r8
800023e2:	41 63       	lddsp	r3,sp[0x58]
  unsigned char mask = 0, xfont, yfont, font_size;
  const unsigned char *data;
  uint16_t saved_x = x;

  // if string is empty there is nothing to do
  if( *lcd_string == '\0')
800023e4:	19 89       	ld.ub	r9,r12[0x0]
800023e6:	30 08       	mov	r8,0
800023e8:	f0 09 18 00 	cp.b	r9,r8
800023ec:	e0 80 01 0c 	breq	80002604 <et024006_PrintString+0x230>
    return;

  data = font_style;  // point to the start of the font table
  xfont = *data;  // get font x width
800023f0:	16 98       	mov	r8,r11
800023f2:	11 3a       	ld.ub	r10,r8++
800023f4:	50 4a       	stdsp	sp[0x10],r10
  data++;
  yfont = *data;  // get font y length
800023f6:	11 89       	ld.ub	r9,r8[0x0]
800023f8:	50 39       	stdsp	sp[0xc],r9
  data++;
  font_size = *data;  // get data bytes per font
800023fa:	11 98       	ld.ub	r8,r8[0x1]
800023fc:	50 58       	stdsp	sp[0x14],r8

  // If transparent mode
  if(bcolor == -1)
800023fe:	5b f3       	cp.w	r3,-1
80002400:	e0 81 00 8d 	brne	8000251a <et024006_PrintString+0x146>
  {
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );
80002404:	e0 69 00 ef 	mov	r9,239
80002408:	e0 6a 01 3f 	mov	r10,319
8000240c:	30 0b       	mov	r11,0
8000240e:	16 9c       	mov	r12,r11
80002410:	f0 1f 00 7e 	mcall	80002608 <et024006_PrintString+0x234>
        data =  (font_style + font_size) +  // header offset
          (font_size * (int)(*lcd_string - 32)); // character select
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;
80002414:	40 58       	lddsp	r8,sp[0x14]
80002416:	50 c8       	stdsp	sp[0x30],r8
80002418:	f0 08 00 18 	add	r8,r8,r8<<0x1
8000241c:	a5 78       	lsl	r8,0x5
8000241e:	40 69       	lddsp	r9,sp[0x18]
80002420:	10 09       	add	r9,r8
80002422:	50 b9       	stdsp	sp[0x2c],r9
80002424:	ee c8 ff ff 	sub	r8,r7,-1
80002428:	50 98       	stdsp	sp[0x24],r8
8000242a:	40 8a       	lddsp	r10,sp[0x20]
8000242c:	5c 8a       	casts.h	r10
8000242e:	50 aa       	stdsp	sp[0x28],r10
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
80002430:	30 03       	mov	r3,0
          {
            et024006_DrawQuickPixel( col, row, fcolor );
80002432:	08 90       	mov	r0,r4
80002434:	5c 70       	castu.h	r0
    // set window to display size
    et024006_SetLimits( 0, 0, ET024006_WIDTH - 1, ET024006_HEIGHT - 1 );

    do
    {
      if(*lcd_string =='\n') {
80002436:	40 99       	lddsp	r9,sp[0x24]
80002438:	f3 38 ff ff 	ld.ub	r8,r9[-1]
8000243c:	30 aa       	mov	r10,10
8000243e:	f4 08 18 00 	cp.b	r8,r10
80002442:	c0 b1       	brne	80002458 <et024006_PrintString+0x84>
        x = saved_x;
        y += yfont;
80002444:	40 28       	lddsp	r8,sp[0x8]
80002446:	40 39       	lddsp	r9,sp[0xc]
80002448:	12 08       	add	r8,r9
8000244a:	5c 88       	casts.h	r8
8000244c:	50 28       	stdsp	sp[0x8],r8
8000244e:	40 98       	lddsp	r8,sp[0x24]
80002450:	40 8a       	lddsp	r10,sp[0x20]
80002452:	5c 8a       	casts.h	r10
80002454:	50 aa       	stdsp	sp[0x28],r10
        lcd_string++;  // next character in string
        continue;
80002456:	c5 a8       	rjmp	8000250a <et024006_PrintString+0x136>
      } else if(*lcd_string =='\t') {
80002458:	30 99       	mov	r9,9
8000245a:	f2 08 18 00 	cp.b	r8,r9
8000245e:	c0 81       	brne	8000246e <et024006_PrintString+0x9a>
        x += xfont;
80002460:	40 a8       	lddsp	r8,sp[0x28]
80002462:	40 49       	lddsp	r9,sp[0x10]
80002464:	12 08       	add	r8,r9
80002466:	5c 88       	casts.h	r8
80002468:	50 a8       	stdsp	sp[0x28],r8
8000246a:	40 98       	lddsp	r8,sp[0x24]
        lcd_string++;  // next character in string
        continue;
8000246c:	c4 f8       	rjmp	8000250a <et024006_PrintString+0x136>
      }
      // Checks if the character can be printed
      if (*lcd_string >= 32 && *lcd_string < (32 + 96))
8000246e:	f0 ca 00 20 	sub	r10,r8,32
80002472:	35 f9       	mov	r9,95
80002474:	f2 0a 18 00 	cp.b	r10,r9
80002478:	e0 88 00 04 	brls	80002480 <et024006_PrintString+0xac>
8000247c:	40 b5       	lddsp	r5,sp[0x2c]
8000247e:	c0 a8       	rjmp	80002492 <et024006_PrintString+0xbe>
      {
        // point to character data in font table
        data =  (font_style + font_size) +  // header offset
80002480:	22 08       	sub	r8,32
80002482:	40 ca       	lddsp	r10,sp[0x30]
80002484:	f0 0a 02 45 	mul	r5,r8,r10
80002488:	40 59       	lddsp	r9,sp[0x14]
8000248a:	12 05       	add	r5,r9
8000248c:	40 68       	lddsp	r8,sp[0x18]
8000248e:	f0 05 00 05 	add	r5,r8,r5
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
80002492:	40 22       	lddsp	r2,sp[0x8]
80002494:	5c 72       	castu.h	r2
80002496:	40 3a       	lddsp	r10,sp[0xc]
80002498:	e4 0a 00 0a 	add	r10,r2,r10
8000249c:	50 1a       	stdsp	sp[0x4],r10
8000249e:	04 3a       	cp.w	r10,r2
800024a0:	e0 8a 00 2f 	brle	800024fe <et024006_PrintString+0x12a>
800024a4:	40 21       	lddsp	r1,sp[0x8]
800024a6:	5c 81       	casts.h	r1
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800024a8:	40 a9       	lddsp	r9,sp[0x28]
800024aa:	5c 79       	castu.h	r9
800024ac:	50 09       	stdsp	sp[0x0],r9
800024ae:	12 94       	mov	r4,r9
800024b0:	40 48       	lddsp	r8,sp[0x10]
800024b2:	10 04       	add	r4,r8
800024b4:	40 aa       	lddsp	r10,sp[0x28]
800024b6:	5c 8a       	casts.h	r10
800024b8:	50 7a       	stdsp	sp[0x1c],r10
800024ba:	c1 b8       	rjmp	800024f0 <et024006_PrintString+0x11c>
        {
          if (*data & mask) // if pixel data then put dot
          {
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
800024bc:	a1 96       	lsr	r6,0x1
      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
        {
          if (*data & mask) // if pixel data then put dot
800024be:	0b 88       	ld.ub	r8,r5[0x0]
800024c0:	ed e8 00 08 	and	r8,r6,r8
800024c4:	e6 08 18 00 	cp.b	r8,r3
800024c8:	c0 50       	breq	800024d2 <et024006_PrintString+0xfe>
          {
            et024006_DrawQuickPixel( col, row, fcolor );
800024ca:	00 9a       	mov	r10,r0
800024cc:	04 9b       	mov	r11,r2
800024ce:	f0 1f 00 50 	mcall	8000260c <et024006_PrintString+0x238>
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800024d2:	2f f7       	sub	r7,-1
800024d4:	5c 87       	casts.h	r7
800024d6:	0e 9c       	mov	r12,r7
800024d8:	5c 7c       	castu.h	r12
800024da:	08 3c       	cp.w	r12,r4
800024dc:	cf 05       	brlt	800024bc <et024006_PrintString+0xe8>
      }
      // Print default character
      else
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
800024de:	2f f1       	sub	r1,-1
800024e0:	5c 81       	casts.h	r1
800024e2:	e5 d1 c0 10 	bfextu	r2,r1,0x0,0x10
800024e6:	40 19       	lddsp	r9,sp[0x4]
800024e8:	04 39       	cp.w	r9,r2
800024ea:	e0 8a 00 0a 	brle	800024fe <et024006_PrintString+0x12a>
            et024006_DrawQuickPixel( col, row, fcolor );
          }
          mask >>= 1;
        }
        // Next row data
        data++;
800024ee:	2f f5       	sub	r5,-1
        data =  (font_style + font_size) + font_size * 95;

      for (row = y; row < (y + yfont); row++)
      {
        mask = 0x80;
        for (col = x; col < (x + xfont); col++)
800024f0:	40 0c       	lddsp	r12,sp[0x0]
800024f2:	08 3c       	cp.w	r12,r4
800024f4:	cf 54       	brge	800024de <et024006_PrintString+0x10a>
800024f6:	40 77       	lddsp	r7,sp[0x1c]
800024f8:	e0 66 00 80 	mov	r6,128
800024fc:	ce 1b       	rjmp	800024be <et024006_PrintString+0xea>
        }
        // Next row data
        data++;
      }
      // move to next character start pixel
      x += xfont;
800024fe:	40 a8       	lddsp	r8,sp[0x28]
80002500:	40 4a       	lddsp	r10,sp[0x10]
80002502:	14 08       	add	r8,r10
80002504:	5c 88       	casts.h	r8
80002506:	50 a8       	stdsp	sp[0x28],r8
80002508:	40 98       	lddsp	r8,sp[0x24]
8000250a:	40 99       	lddsp	r9,sp[0x24]
8000250c:	2f f9       	sub	r9,-1
8000250e:	50 99       	stdsp	sp[0x24],r9
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
80002510:	11 88       	ld.ub	r8,r8[0x0]
80002512:	e6 08 18 00 	cp.b	r8,r3
80002516:	c9 01       	brne	80002436 <et024006_PrintString+0x62>
80002518:	c7 68       	rjmp	80002604 <et024006_PrintString+0x230>
8000251a:	f8 c8 ff ff 	sub	r8,r12,-1
8000251e:	50 08       	stdsp	sp[0x0],r8
80002520:	40 8c       	lddsp	r12,sp[0x20]
80002522:	5c 8c       	casts.h	r12
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
80002524:	30 06       	mov	r6,0
          {
            *ET024006_PARAM_ADDR = fcolor;
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
80002526:	5c 83       	casts.h	r3
80002528:	fc 15 c0 20 	movh	r5,0xc020
  }
  else
  {
    do
    {
      if(*lcd_string =='\n') {
8000252c:	40 0a       	lddsp	r10,sp[0x0]
8000252e:	f5 31 ff ff 	ld.ub	r1,r10[-1]
80002532:	30 a8       	mov	r8,10
80002534:	f0 01 18 00 	cp.b	r1,r8
80002538:	c0 b1       	brne	8000254e <et024006_PrintString+0x17a>
        x = saved_x;
        y += yfont;
8000253a:	40 28       	lddsp	r8,sp[0x8]
8000253c:	40 39       	lddsp	r9,sp[0xc]
8000253e:	12 08       	add	r8,r9
80002540:	5c 88       	casts.h	r8
80002542:	50 28       	stdsp	sp[0x8],r8
80002544:	14 98       	mov	r8,r10
80002546:	40 8a       	lddsp	r10,sp[0x20]
80002548:	5c 8a       	casts.h	r10
8000254a:	50 1a       	stdsp	sp[0x4],r10
        lcd_string++;  // next character in string
        continue;
8000254c:	c5 28       	rjmp	800025f0 <et024006_PrintString+0x21c>
      } else if(*lcd_string =='\t') {
8000254e:	30 98       	mov	r8,9
80002550:	f0 01 18 00 	cp.b	r1,r8
80002554:	c0 71       	brne	80002562 <et024006_PrintString+0x18e>
        x += xfont;
80002556:	40 49       	lddsp	r9,sp[0x10]
80002558:	12 0c       	add	r12,r9
8000255a:	5c 8c       	casts.h	r12
8000255c:	50 1c       	stdsp	sp[0x4],r12
8000255e:	40 08       	lddsp	r8,sp[0x0]
        lcd_string++;  // next character in string
        continue;
80002560:	c4 88       	rjmp	800025f0 <et024006_PrintString+0x21c>
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
        (font_size * (int)(*lcd_string - 32)); // character select

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
80002562:	40 32       	lddsp	r2,sp[0xc]
80002564:	40 47       	lddsp	r7,sp[0x10]
80002566:	f8 07 00 08 	add	r8,r12,r7
8000256a:	5c 88       	casts.h	r8
8000256c:	50 18       	stdsp	sp[0x4],r8
8000256e:	04 99       	mov	r9,r2
80002570:	20 19       	sub	r9,1
80002572:	40 28       	lddsp	r8,sp[0x8]
80002574:	10 09       	add	r9,r8
80002576:	40 1a       	lddsp	r10,sp[0x4]
80002578:	20 1a       	sub	r10,1
8000257a:	5c 79       	castu.h	r9
8000257c:	5c 7a       	castu.h	r10
8000257e:	10 9b       	mov	r11,r8
80002580:	5c 7b       	castu.h	r11
80002582:	5c 7c       	castu.h	r12
80002584:	f0 1f 00 21 	mcall	80002608 <et024006_PrintString+0x234>
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002588:	32 29       	mov	r9,34
8000258a:	fc 18 c0 00 	movh	r8,0xc000
8000258e:	b0 09       	st.h	r8[0x0],r9

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
80002590:	40 3a       	lddsp	r10,sp[0xc]
80002592:	58 0a       	cp.w	r10,0
80002594:	c2 d0       	breq	800025ee <et024006_PrintString+0x21a>
        x += xfont;
        lcd_string++;  // next character in string
        continue;
      }
      // point to character data in font table
      data =  (font_style + font_size) +  // header offset
80002596:	e2 ce 00 20 	sub	lr,r1,32
8000259a:	40 59       	lddsp	r9,sp[0x14]
8000259c:	f2 0e 02 4e 	mul	lr,r9,lr
800025a0:	12 0e       	add	lr,r9
800025a2:	40 68       	lddsp	r8,sp[0x18]
800025a4:	f0 0e 00 0e 	add	lr,r8,lr
800025a8:	30 0c       	mov	r12,0
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800025aa:	e0 60 00 80 	mov	r0,128
800025ae:	18 91       	mov	r1,r12
800025b0:	c1 98       	rjmp	800025e2 <et024006_PrintString+0x20e>
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
          }
          mask >>= 1;
800025b2:	a1 99       	lsr	r9,0x1
      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
        {
          if (*data & mask) // if pixel data then put dot
800025b4:	f3 eb 00 0a 	and	r10,r9,r11
          {
            *ET024006_PARAM_ADDR = fcolor;
800025b8:	ec 0a 18 00 	cp.b	r10,r6
800025bc:	e8 0a 17 10 	movne	r10,r4
800025c0:	eb fa 1c 00 	st.hne	r5[0x0],r10
          }
          else  // else use background color
          {
            *ET024006_PARAM_ADDR = bcolor;
800025c4:	eb f3 0c 00 	st.heq	r5[0x0],r3
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800025c8:	2f f8       	sub	r8,-1
800025ca:	5c 88       	casts.h	r8
800025cc:	f0 07 19 00 	cp.h	r7,r8
800025d0:	fe 9b ff f1 	brhi	800025b2 <et024006_PrintString+0x1de>

      // set a window for the character
      et024006_SetLimits( x, y, x + xfont - 1, y + yfont - 1 );
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
800025d4:	2f fc       	sub	r12,-1
800025d6:	5c 8c       	casts.h	r12
800025d8:	f8 02 19 00 	cp.h	r2,r12
800025dc:	e0 88 00 09 	brls	800025ee <et024006_PrintString+0x21a>
          }
          mask >>= 1;
        }

        // Next row data
        data++;
800025e0:	2f fe       	sub	lr,-1
      et024006_SelectRegister( HIMAX_SRAMWRITE );

      for (row=0; row < yfont;row++)
      {
        mask = 0x80;
        for (col = 0; col < xfont; col++)
800025e2:	58 07       	cp.w	r7,0
800025e4:	cf 80       	breq	800025d4 <et024006_PrintString+0x200>
        {
          if (*data & mask) // if pixel data then put dot
800025e6:	1d 8b       	ld.ub	r11,lr[0x0]
800025e8:	00 99       	mov	r9,r0
800025ea:	02 98       	mov	r8,r1
800025ec:	ce 4b       	rjmp	800025b4 <et024006_PrintString+0x1e0>
800025ee:	40 08       	lddsp	r8,sp[0x0]
800025f0:	40 09       	lddsp	r9,sp[0x0]
800025f2:	2f f9       	sub	r9,-1
800025f4:	50 09       	stdsp	sp[0x0],r9
      }
      // move to next character start pixel
      x += xfont;
      lcd_string++;  // next character in string

    }while(*lcd_string !='\0');  // keep spitting chars out until end of string
800025f6:	11 88       	ld.ub	r8,r8[0x0]
800025f8:	ec 08 18 00 	cp.b	r8,r6
800025fc:	c0 40       	breq	80002604 <et024006_PrintString+0x230>
800025fe:	40 1c       	lddsp	r12,sp[0x4]
80002600:	5c 8c       	casts.h	r12
80002602:	c9 5b       	rjmp	8000252c <et024006_PrintString+0x158>
  }
}
80002604:	2f 3d       	sub	sp,-52
80002606:	d8 32       	popm	r0-r7,pc
80002608:	80 00       	ld.sh	r0,r0[0x0]
8000260a:	23 0a       	sub	r10,48
8000260c:	80 00       	ld.sh	r0,r0[0x0]
8000260e:	23 b0       	sub	r0,59

80002610 <et024006_DuplicatePixel>:
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002610:	32 29       	mov	r9,34
80002612:	fc 18 c0 00 	movh	r8,0xc000
80002616:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002618:	58 7b       	cp.w	r11,7
8000261a:	e0 88 00 13 	brls	80002640 <et024006_DuplicatePixel+0x30>
8000261e:	16 99       	mov	r9,r11
    *ET024006_PARAM_ADDR = color;
80002620:	fc 18 c0 20 	movh	r8,0xc020
80002624:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002626:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002628:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000262a:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000262c:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
8000262e:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002630:	b0 0c       	st.h	r8[0x0],r12
    *ET024006_PARAM_ADDR = color;
80002632:	b0 0c       	st.h	r8[0x0],r12
    count-=8;
80002634:	20 89       	sub	r9,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  //uint8_t countLowByte = count;
  while (count >= 8) {
80002636:	58 79       	cp.w	r9,7
80002638:	fe 9b ff f6 	brhi	80002624 <et024006_DuplicatePixel+0x14>



/* --- Pixel block operations --- */

void et024006_DuplicatePixel( et024006_color_t color, uint32_t count )
8000263c:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
80002640:	58 0b       	cp.w	r11,0
80002642:	5e 0c       	reteq	r12
    *ET024006_PARAM_ADDR = color;
80002644:	fc 18 c0 20 	movh	r8,0xc020
80002648:	b0 0c       	st.h	r8[0x0],r12
    --count;
8000264a:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    *ET024006_PARAM_ADDR = color;
    count-=8;
  }
  while (count > 0) {
8000264c:	cf e1       	brne	80002648 <et024006_DuplicatePixel+0x38>
8000264e:	5e fc       	retal	r12

80002650 <et024006_DrawFilledRect>:
  }
}


void et024006_DrawFilledRect( uint16_t x, uint16_t y, uint16_t width, uint16_t height, et024006_color_t color )
{
80002650:	eb cd 40 e0 	pushm	r5-r7,lr
80002654:	14 97       	mov	r7,r10
80002656:	12 96       	mov	r6,r9
80002658:	10 95       	mov	r5,r8
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area and copy pixel color until area is full.
  et024006_SetLimits( x, y, x2, y2 );
8000265a:	f6 c9 00 01 	sub	r9,r11,1
8000265e:	0c 09       	add	r9,r6
80002660:	f8 ca 00 01 	sub	r10,r12,1
80002664:	0e 0a       	add	r10,r7
80002666:	5c 79       	castu.h	r9
80002668:	5c 7a       	castu.h	r10
8000266a:	5c 7b       	castu.h	r11
8000266c:	5c 7c       	castu.h	r12
8000266e:	f0 1f 00 07 	mcall	80002688 <et024006_DrawFilledRect+0x38>
  uint32_t count = (uint32_t) width * height;
  et024006_DuplicatePixel( color, count );
80002672:	f7 d6 c0 10 	bfextu	r11,r6,0x0,0x10
80002676:	5c 77       	castu.h	r7
80002678:	af 3b       	mul	r11,r7
8000267a:	f9 d5 c0 10 	bfextu	r12,r5,0x0,0x10
8000267e:	f0 1f 00 04 	mcall	8000268c <et024006_DrawFilledRect+0x3c>
}
80002682:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002686:	00 00       	add	r0,r0
80002688:	80 00       	ld.sh	r0,r0[0x0]
8000268a:	23 0a       	sub	r10,48
8000268c:	80 00       	ld.sh	r0,r0[0x0]
8000268e:	26 10       	sub	r0,97

80002690 <et024006_DrawVertLine>:
  et024006_DrawFilledRect( x, y, length, 1, color );
}


void et024006_DrawVertLine( uint16_t x, uint16_t y, uint16_t length, et024006_color_t color )
{
80002690:	d4 01       	pushm	lr
  et024006_DrawFilledRect( x, y, 1, length, color );
80002692:	f1 d9 c0 10 	bfextu	r8,r9,0x0,0x10
80002696:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
8000269a:	30 1a       	mov	r10,1
8000269c:	5c 7b       	castu.h	r11
8000269e:	5c 7c       	castu.h	r12
800026a0:	f0 1f 00 02 	mcall	800026a8 <et024006_DrawVertLine+0x18>
}
800026a4:	d8 02       	popm	pc
800026a6:	00 00       	add	r0,r0
800026a8:	80 00       	ld.sh	r0,r0[0x0]
800026aa:	26 50       	sub	r0,101

800026ac <et024006_DrawFilledCircle>:
	uint16_t x,
	uint16_t y,
	uint16_t radius,
	uint16_t color,
	uint8_t quadrantMask )
{
800026ac:	d4 31       	pushm	r0-r7,lr
800026ae:	20 5d       	sub	sp,20
800026b0:	18 92       	mov	r2,r12
800026b2:	16 90       	mov	r0,r11
	// Draw only a pixel if radius is zero.
	if (radius == 0) {
800026b4:	58 0a       	cp.w	r10,0
800026b6:	c0 81       	brne	800026c6 <et024006_DrawFilledCircle+0x1a>
		et024006_DrawPixel( x, y, color );
800026b8:	f5 d9 c0 10 	bfextu	r10,r9,0x0,0x10
800026bc:	5c 7b       	castu.h	r11
800026be:	5c 7c       	castu.h	r12
800026c0:	f0 1f 00 4f 	mcall	800027fc <et024006_DrawFilledCircle+0x150>
		return;
800026c4:	c9 98       	rjmp	800027f6 <et024006_DrawFilledCircle+0x14a>
	}

	// Set up start iterators.
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;
800026c6:	f4 04 10 fe 	mul	r4,r10,-2
800026ca:	2f d4       	sub	r4,-3
800026cc:	5c 84       	casts.h	r4
800026ce:	e7 dc b0 10 	bfexts	r3,r12,0x0,0x10
800026d2:	ef da b0 10 	bfexts	r7,r10,0x0,0x10
800026d6:	30 15       	mov	r5,1
800026d8:	30 06       	mov	r6,0

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
800026da:	10 9a       	mov	r10,r8
800026dc:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
800026e0:	50 18       	stdsp	sp[0x4],r8
			et024006_DrawVertLine( x + offsetY, y - offsetX,
800026e2:	e3 d9 c0 10 	bfextu	r1,r9,0x0,0x10
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
800026e6:	14 99       	mov	r9,r10
800026e8:	e2 19 00 0c 	andl	r9,0xc,COH
800026ec:	50 29       	stdsp	sp[0x8],r9
			et024006_DrawVertLine( x - offsetY, y - offsetX,
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
800026ee:	14 98       	mov	r8,r10
800026f0:	e2 18 00 30 	andl	r8,0x30,COH
800026f4:	50 38       	stdsp	sp[0xc],r8
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
800026f6:	f3 db c0 10 	bfextu	r9,r11,0x0,0x10
800026fa:	50 09       	stdsp	sp[0x0],r9
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
800026fc:	e2 1a 00 c0 	andl	r10,0xc0,COH
80002700:	50 4a       	stdsp	sp[0x10],r10
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
		// Draw vertical lines tracking each quadrant.
		if (quadrantMask & TFT_QUADRANT0) {
80002702:	40 18       	lddsp	r8,sp[0x4]
80002704:	58 08       	cp.w	r8,0
80002706:	c1 70       	breq	80002734 <et024006_DrawFilledCircle+0x88>
			et024006_DrawVertLine( x + offsetY, y - offsetX,
80002708:	e0 06 01 0b 	sub	r11,r0,r6
8000270c:	0e 9c       	mov	r12,r7
8000270e:	04 0c       	add	r12,r2
80002710:	02 99       	mov	r9,r1
80002712:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002716:	5c 7b       	castu.h	r11
80002718:	5c 7c       	castu.h	r12
8000271a:	f0 1f 00 3a 	mcall	80002800 <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x + offsetX, y - offsetY,
8000271e:	0e 9a       	mov	r10,r7
80002720:	2f fa       	sub	r10,-1
80002722:	e0 07 01 0b 	sub	r11,r0,r7
80002726:	02 99       	mov	r9,r1
80002728:	5c 7a       	castu.h	r10
8000272a:	5c 7b       	castu.h	r11
8000272c:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
80002730:	f0 1f 00 34 	mcall	80002800 <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT1) {
80002734:	40 28       	lddsp	r8,sp[0x8]
80002736:	58 08       	cp.w	r8,0
80002738:	c1 80       	breq	80002768 <et024006_DrawFilledCircle+0xbc>
			et024006_DrawVertLine( x - offsetY, y - offsetX,
8000273a:	e0 06 01 0b 	sub	r11,r0,r6
8000273e:	e4 07 01 0c 	sub	r12,r2,r7
80002742:	02 99       	mov	r9,r1
80002744:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002748:	5c 7b       	castu.h	r11
8000274a:	5c 7c       	castu.h	r12
8000274c:	f0 1f 00 2d 	mcall	80002800 <et024006_DrawFilledCircle+0x154>
				offsetX + 1, color );
			et024006_DrawVertLine( x - offsetX, y - offsetY,
80002750:	0e 9a       	mov	r10,r7
80002752:	2f fa       	sub	r10,-1
80002754:	e0 07 01 0b 	sub	r11,r0,r7
80002758:	e4 06 01 0c 	sub	r12,r2,r6
8000275c:	02 99       	mov	r9,r1
8000275e:	5c 7a       	castu.h	r10
80002760:	5c 7b       	castu.h	r11
80002762:	5c 7c       	castu.h	r12
80002764:	f0 1f 00 27 	mcall	80002800 <et024006_DrawFilledCircle+0x154>
				offsetY + 1, color );
		}
		if (quadrantMask & TFT_QUADRANT2) {
80002768:	40 39       	lddsp	r9,sp[0xc]
8000276a:	58 09       	cp.w	r9,0
8000276c:	c1 40       	breq	80002794 <et024006_DrawFilledCircle+0xe8>
			et024006_DrawVertLine( x - offsetY, y, offsetX + 1,
8000276e:	e4 07 01 0c 	sub	r12,r2,r7
80002772:	02 99       	mov	r9,r1
80002774:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
80002778:	40 0b       	lddsp	r11,sp[0x0]
8000277a:	5c 7c       	castu.h	r12
8000277c:	f0 1f 00 21 	mcall	80002800 <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x - offsetX, y, offsetY + 1,
80002780:	0e 9a       	mov	r10,r7
80002782:	2f fa       	sub	r10,-1
80002784:	e4 06 01 0c 	sub	r12,r2,r6
80002788:	02 99       	mov	r9,r1
8000278a:	5c 7a       	castu.h	r10
8000278c:	40 0b       	lddsp	r11,sp[0x0]
8000278e:	5c 7c       	castu.h	r12
80002790:	f0 1f 00 1c 	mcall	80002800 <et024006_DrawFilledCircle+0x154>
				color );
		}
		if (quadrantMask & TFT_QUADRANT3) {
80002794:	40 49       	lddsp	r9,sp[0x10]
80002796:	58 09       	cp.w	r9,0
80002798:	c1 30       	breq	800027be <et024006_DrawFilledCircle+0x112>
			et024006_DrawVertLine( x + offsetY, y, offsetX + 1,
8000279a:	0e 9c       	mov	r12,r7
8000279c:	04 0c       	add	r12,r2
8000279e:	02 99       	mov	r9,r1
800027a0:	f5 d5 c0 10 	bfextu	r10,r5,0x0,0x10
800027a4:	40 0b       	lddsp	r11,sp[0x0]
800027a6:	5c 7c       	castu.h	r12
800027a8:	f0 1f 00 16 	mcall	80002800 <et024006_DrawFilledCircle+0x154>
				color );
			et024006_DrawVertLine( x + offsetX, y, offsetY + 1,
800027ac:	0e 9a       	mov	r10,r7
800027ae:	2f fa       	sub	r10,-1
800027b0:	02 99       	mov	r9,r1
800027b2:	5c 7a       	castu.h	r10
800027b4:	40 0b       	lddsp	r11,sp[0x0]
800027b6:	f9 d3 c0 10 	bfextu	r12,r3,0x0,0x10
800027ba:	f0 1f 00 12 	mcall	80002800 <et024006_DrawFilledCircle+0x154>
				color );
		}

		// Update error value and step offsetY when required.
		if (error < 0) {
800027be:	30 09       	mov	r9,0
800027c0:	f2 04 19 00 	cp.h	r4,r9
800027c4:	c0 84       	brge	800027d4 <et024006_DrawFilledCircle+0x128>
			error += ((offsetX << 2) + 6);
800027c6:	ec 08 15 02 	lsl	r8,r6,0x2
800027ca:	f0 04 00 04 	add	r4,r8,r4
800027ce:	2f a4       	sub	r4,-6
800027d0:	5c 84       	casts.h	r4
800027d2:	c0 98       	rjmp	800027e4 <et024006_DrawFilledCircle+0x138>
		} else {
			error += (((offsetX - offsetY) << 2) + 10);
800027d4:	2f 64       	sub	r4,-10
800027d6:	ec 07 01 08 	sub	r8,r6,r7
800027da:	a3 68       	lsl	r8,0x2
800027dc:	10 04       	add	r4,r8
800027de:	5c 84       	casts.h	r4
			--offsetY;
800027e0:	20 17       	sub	r7,1
800027e2:	5c 87       	casts.h	r7
		}

		// Next X.
		++offsetX;
800027e4:	2f f6       	sub	r6,-1
800027e6:	5c 86       	casts.h	r6
800027e8:	2f f5       	sub	r5,-1
800027ea:	5c 85       	casts.h	r5
800027ec:	2f f3       	sub	r3,-1
800027ee:	5c 83       	casts.h	r3
	uint16_t offsetX = 0;
	uint16_t offsetY = radius;
	int16_t error = 3 - 2 * radius;

	// Iterate offsetX from 0 to radius.
	while (offsetX <= offsetY) {
800027f0:	ec 07 19 00 	cp.h	r7,r6
800027f4:	c8 72       	brcc	80002702 <et024006_DrawFilledCircle+0x56>
		}

		// Next X.
		++offsetX;
	}
}
800027f6:	2f bd       	sub	sp,-20
800027f8:	d8 32       	popm	r0-r7,pc
800027fa:	00 00       	add	r0,r0
800027fc:	80 00       	ld.sh	r0,r0[0x0]
800027fe:	23 5c       	sub	r12,53
80002800:	80 00       	ld.sh	r0,r0[0x0]
80002802:	26 90       	sub	r0,105

80002804 <et024006_CopyPixelsToScreen>:
  }
}


void et024006_CopyPixelsToScreen( et024006_color_t const * pixels, uint32_t count )
{
80002804:	eb cd 40 80 	pushm	r7,lr
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002808:	32 29       	mov	r9,34
8000280a:	fc 18 c0 00 	movh	r8,0xc000
8000280e:	b0 09       	st.h	r8[0x0],r9
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  while (count >= 8)
80002810:	58 7b       	cp.w	r11,7
80002812:	e0 88 00 23 	brls	80002858 <et024006_CopyPixelsToScreen+0x54>
80002816:	16 9a       	mov	r10,r11
80002818:	18 98       	mov	r8,r12
  {
    *ET024006_PARAM_ADDR = *pixels++;
8000281a:	fc 19 c0 20 	movh	r9,0xc020
8000281e:	90 0e       	ld.sh	lr,r8[0x0]
80002820:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002822:	90 1e       	ld.sh	lr,r8[0x2]
80002824:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002826:	90 2e       	ld.sh	lr,r8[0x4]
80002828:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
8000282a:	90 3e       	ld.sh	lr,r8[0x6]
8000282c:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
8000282e:	90 4e       	ld.sh	lr,r8[0x8]
80002830:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002832:	90 5e       	ld.sh	lr,r8[0xa]
80002834:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
80002836:	90 6e       	ld.sh	lr,r8[0xc]
80002838:	b2 0e       	st.h	r9[0x0],lr
    *ET024006_PARAM_ADDR = *pixels++;
8000283a:	90 7e       	ld.sh	lr,r8[0xe]
8000283c:	b2 0e       	st.h	r9[0x0],lr
    }
  }
}


void et024006_CopyPixelsToScreen( et024006_color_t const * pixels, uint32_t count )
8000283e:	2f 08       	sub	r8,-16
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    count-=8;
80002840:	20 8a       	sub	r10,8
  Assert( count > 0 );

  et024006_SelectRegister( HIMAX_SRAMWRITE );

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  while (count >= 8)
80002842:	58 7a       	cp.w	r10,7
80002844:	fe 9b ff ed 	brhi	8000281e <et024006_CopyPixelsToScreen+0x1a>
    }
  }
}


void et024006_CopyPixelsToScreen( et024006_color_t const * pixels, uint32_t count )
80002848:	20 8b       	sub	r11,8
8000284a:	f6 08 16 03 	lsr	r8,r11,0x3
8000284e:	2f f8       	sub	r8,-1
80002850:	a5 68       	lsl	r8,0x4
80002852:	10 0c       	add	r12,r8
80002854:	f7 db c0 03 	bfextu	r11,r11,0x0,0x3
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    count-=8;
  }
  while( count )
80002858:	58 0b       	cp.w	r11,0
8000285a:	c0 70       	breq	80002868 <et024006_CopyPixelsToScreen+0x64>
  {
    *ET024006_PARAM_ADDR = *pixels;
8000285c:	fc 18 c0 20 	movh	r8,0xc020
80002860:	19 19       	ld.sh	r9,r12++
80002862:	b0 09       	st.h	r8[0x0],r9
    pixels++;
    count--;
80002864:	20 1b       	sub	r11,1
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    *ET024006_PARAM_ADDR = *pixels++;
    count-=8;
  }
  while( count )
80002866:	cf d1       	brne	80002860 <et024006_CopyPixelsToScreen+0x5c>
80002868:	e3 cd 80 80 	ldm	sp++,r7,pc

8000286c <et024006_PutPixmap>:
  uint16_t map_y,
  uint16_t x,
  uint16_t y,
  uint16_t width,
  uint16_t height )
{
8000286c:	eb cd 40 fe 	pushm	r1-r7,lr
80002870:	fa c4 ff e0 	sub	r4,sp,-32
80002874:	18 97       	mov	r7,r12
80002876:	16 95       	mov	r5,r11
80002878:	14 92       	mov	r2,r10
8000287a:	12 91       	mov	r1,r9
8000287c:	68 0b       	ld.w	r11,r4[0x0]
8000287e:	68 13       	ld.w	r3,r4[0x4]
80002880:	68 26       	ld.w	r6,r4[0x8]
  // More sanity check.
  Assert( x2 < ET024006_WIDTH );
  Assert( y2 < ET024006_HEIGHT );

  // Set up draw area.
  et024006_SetLimits( x, y, x2, y2 );
80002882:	f6 c9 00 01 	sub	r9,r11,1
80002886:	0c 09       	add	r9,r6
80002888:	f0 ca 00 01 	sub	r10,r8,1
8000288c:	06 0a       	add	r10,r3
8000288e:	5c 79       	castu.h	r9
80002890:	5c 7a       	castu.h	r10
80002892:	5c 7b       	castu.h	r11
80002894:	f9 d8 c0 10 	bfextu	r12,r8,0x0,0x10
80002898:	f0 1f 00 1d 	mcall	8000290c <et024006_PutPixmap+0xa0>

  // Offset into pixmap.
  pixmap += map_x;
8000289c:	f1 d2 c0 10 	bfextu	r8,r2,0x0,0x10
800028a0:	ee 08 00 17 	add	r7,r7,r8<<0x1
  if (map_y > 0) {
800028a4:	58 01       	cp.w	r1,0
800028a6:	c0 70       	breq	800028b4 <et024006_PutPixmap+0x48>
    pixmap += (uint32_t) map_y * map_width;
800028a8:	f1 d5 c0 10 	bfextu	r8,r5,0x0,0x10
800028ac:	a1 78       	lsl	r8,0x1
800028ae:	5c 71       	castu.h	r1
800028b0:	f0 01 03 47 	mac	r7,r8,r1
  return *ET024006_PARAM_ADDR;
}

__always_inline static void et024006_SelectRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
800028b4:	32 29       	mov	r9,34
800028b6:	fc 18 c0 00 	movh	r8,0xc000
800028ba:	b0 09       	st.h	r8[0x0],r9
  }
  // we need access to the display SRAM now
  et024006_SelectRegister( HIMAX_SRAMWRITE );

  // In case of no horizontal pixmap clipping, easier handling is possible.
  if ((map_width == width) && (map_x == 0)) {
800028bc:	e6 05 19 00 	cp.h	r5,r3
800028c0:	5f 0a       	sreq	r10
800028c2:	30 08       	mov	r8,0
800028c4:	f0 02 19 00 	cp.h	r2,r8
800028c8:	5f 09       	sreq	r9
800028ca:	f5 e9 00 09 	and	r9,r10,r9
800028ce:	f0 09 18 00 	cp.b	r9,r8
800028d2:	c0 51       	brne	800028dc <et024006_PutPixmap+0x70>
    uint32_t count = (uint32_t) width * height;
    et024006_CopyPixelsToScreen( pixmap, count );
  } else {
    // Copy line by line to screen.
    uint16_t lines_left = height;
    while (lines_left > 0) {
800028d4:	58 06       	cp.w	r6,0
800028d6:	c0 c1       	brne	800028ee <et024006_PutPixmap+0x82>
800028d8:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc

  // In case of no horizontal pixmap clipping, easier handling is possible.
  if ((map_width == width) && (map_x == 0)) {
    // Compute pixel count and copy pixels to screen.
    uint32_t count = (uint32_t) width * height;
    et024006_CopyPixelsToScreen( pixmap, count );
800028dc:	5c 76       	castu.h	r6
800028de:	5c 73       	castu.h	r3
800028e0:	ec 03 02 4b 	mul	r11,r6,r3
800028e4:	0e 9c       	mov	r12,r7
800028e6:	f0 1f 00 0b 	mcall	80002910 <et024006_PutPixmap+0xa4>
800028ea:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
  } else {
    // Copy line by line to screen.
    uint16_t lines_left = height;
    while (lines_left > 0) {
      et024006_CopyPixelsToScreen( pixmap, width );
      pixmap += map_width;
800028ee:	5c 75       	castu.h	r5
800028f0:	a1 75       	lsl	r5,0x1
    et024006_CopyPixelsToScreen( pixmap, count );
  } else {
    // Copy line by line to screen.
    uint16_t lines_left = height;
    while (lines_left > 0) {
      et024006_CopyPixelsToScreen( pixmap, width );
800028f2:	e9 d3 c0 10 	bfextu	r4,r3,0x0,0x10
800028f6:	08 9b       	mov	r11,r4
800028f8:	0e 9c       	mov	r12,r7
800028fa:	f0 1f 00 06 	mcall	80002910 <et024006_PutPixmap+0xa4>
      pixmap += map_width;
800028fe:	0a 07       	add	r7,r5
      --lines_left;
80002900:	20 16       	sub	r6,1
80002902:	5c 86       	casts.h	r6
    uint32_t count = (uint32_t) width * height;
    et024006_CopyPixelsToScreen( pixmap, count );
  } else {
    // Copy line by line to screen.
    uint16_t lines_left = height;
    while (lines_left > 0) {
80002904:	cf 91       	brne	800028f6 <et024006_PutPixmap+0x8a>
80002906:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
8000290a:	00 00       	add	r0,r0
8000290c:	80 00       	ld.sh	r0,r0[0x0]
8000290e:	23 0a       	sub	r10,48
80002910:	80 00       	ld.sh	r0,r0[0x0]
80002912:	28 04       	sub	r4,-128

80002914 <et024006_AdjustGamma>:

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002914:	fc 19 c0 00 	movh	r9,0xc000
80002918:	34 6a       	mov	r10,70
8000291a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000291c:	fc 18 c0 20 	movh	r8,0xc020
80002920:	e0 6b 00 94 	mov	r11,148
80002924:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002926:	34 7b       	mov	r11,71
80002928:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000292a:	34 1b       	mov	r11,65
8000292c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000292e:	34 8b       	mov	r11,72
80002930:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002932:	30 0b       	mov	r11,0
80002934:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002936:	34 9b       	mov	r11,73
80002938:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000293a:	33 3b       	mov	r11,51
8000293c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000293e:	34 ab       	mov	r11,74
80002940:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002942:	32 5b       	mov	r11,37
80002944:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002946:	34 bb       	mov	r11,75
80002948:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000294a:	34 5b       	mov	r11,69
8000294c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000294e:	34 cb       	mov	r11,76
80002950:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002952:	34 4b       	mov	r11,68
80002954:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002956:	34 db       	mov	r11,77
80002958:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000295a:	37 7b       	mov	r11,119
8000295c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
8000295e:	34 eb       	mov	r11,78
80002960:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002962:	31 2b       	mov	r11,18
80002964:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002966:	34 fb       	mov	r11,79
80002968:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000296a:	e0 6b 00 cc 	mov	r11,204
8000296e:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002970:	35 0b       	mov	r11,80
80002972:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002974:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002976:	35 1a       	mov	r10,81
80002978:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
8000297a:	e0 69 00 82 	mov	r9,130
8000297e:	b0 09       	st.h	r8[0x0],r9
  et024006_WriteRegister( HIMAX_GAMMACTRL8, 0x77 );
  et024006_WriteRegister( HIMAX_GAMMACTRL9, 0x12 );
  et024006_WriteRegister( HIMAX_GAMMACTRL10, 0xCC );
  et024006_WriteRegister( HIMAX_GAMMACTRL11, 0x46 );
  et024006_WriteRegister( HIMAX_GAMMACTRL12, 0x82 );
}
80002980:	5e fc       	retal	r12
80002982:	d7 03       	nop

80002984 <et024006_Init>:
 *  @param cpu_hz CPU speed in Hz. This is needed for power up timings.
 *  @param hsb_hz HSB bus speed in Hz. This parameter is needed to set up the SMC.
 *  If SPI mode is used then this parameter is ignored.
 */
void et024006_Init( unsigned long cpu_hz, unsigned long hsb_hz )
{
80002984:	eb cd 40 c0 	pushm	r6-r7,lr
  tft_data.cpu_hz = cpu_hz;
80002988:	fe f7 04 80 	ld.w	r7,pc[1152]
8000298c:	8f 0c       	st.w	r7[0x0],r12
  tft_data.hsb_hz = hsb_hz;
8000298e:	8f 1b       	st.w	r7[0x4],r11

#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_SPI)
  et024006_InitSPI();
#endif
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
80002990:	16 9c       	mov	r12,r11
80002992:	f0 1f 01 1f 	mcall	80002e0c <et024006_Init+0x488>
static void et024006_SetupInterface( void )
{

  // et024006_TE (tearing sync) signal from display is input
  // without any pull resistors
  gpio_enable_gpio_pin(ET024006DHU_TE_PIN);
80002996:	35 5c       	mov	r12,85
80002998:	f0 1f 01 1e 	mcall	80002e10 <et024006_Init+0x48c>

  // Backlight pin (PWM) for display is output
  gpio_enable_module_pin(ET024006DHU_BL_PIN, ET024006DHU_BL_FUNCTION);
8000299c:	30 2b       	mov	r11,2
8000299e:	33 2c       	mov	r12,50
800029a0:	f0 1f 01 1d 	mcall	80002e14 <et024006_Init+0x490>
  // Turns backlight ON
  /*TODO Add backlight driver */

  // Reset pin for display is output
  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
800029a4:	35 2c       	mov	r12,82
800029a6:	f0 1f 01 1d 	mcall	80002e18 <et024006_Init+0x494>
/*! \brief Does a hard reset of the display.
 */
static void et024006_ResetDisplay( void )
{
  // clear reset line
  gpio_clr_gpio_pin(ET024006DHU_RESET_PIN);
800029aa:	35 2c       	mov	r12,82
800029ac:	f0 1f 01 1c 	mcall	80002e1c <et024006_Init+0x498>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_us_2_cy(unsigned long us, unsigned long fcpu_hz)
{
  return ((unsigned long long)us * fcpu_hz + 999999) / 1000000;
800029b0:	6e 07       	ld.w	r7,r7[0x0]
800029b2:	33 28       	mov	r8,50
800029b4:	ee 08 06 46 	mulu.d	r6,r7,r8
800029b8:	ee 78 42 40 	mov	r8,1000000
800029bc:	30 09       	mov	r9,0
800029be:	ee 7a 42 3f 	mov	r10,999999
800029c2:	30 0b       	mov	r11,0
800029c4:	ec 0a 00 0a 	add	r10,r6,r10
800029c8:	ee 0b 00 4b 	adc	r11,r7,r11
800029cc:	f0 1f 01 15 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800029d0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800029d4:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800029d8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800029dc:	14 38       	cp.w	r8,r10
800029de:	e0 88 00 09 	brls	800029f0 <et024006_Init+0x6c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800029e2:	12 38       	cp.w	r8,r9
800029e4:	fe 98 ff fa 	brls	800029d8 <et024006_Init+0x54>
800029e8:	12 3a       	cp.w	r10,r9
800029ea:	e0 83 00 a2 	brlo	80002b2e <et024006_Init+0x1aa>
800029ee:	cf 5b       	rjmp	800029d8 <et024006_Init+0x54>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800029f0:	12 38       	cp.w	r8,r9
800029f2:	e0 8b 00 9e 	brhi	80002b2e <et024006_Init+0x1aa>
800029f6:	12 3a       	cp.w	r10,r9
800029f8:	e0 83 00 9b 	brlo	80002b2e <et024006_Init+0x1aa>
800029fc:	ce eb       	rjmp	800029d8 <et024006_Init+0x54>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800029fe:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a02:	14 38       	cp.w	r8,r10
80002a04:	e0 88 00 09 	brls	80002a16 <et024006_Init+0x92>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a08:	12 38       	cp.w	r8,r9
80002a0a:	fe 98 ff fa 	brls	800029fe <et024006_Init+0x7a>
80002a0e:	12 3a       	cp.w	r10,r9
80002a10:	e0 83 00 a9 	brlo	80002b62 <et024006_Init+0x1de>
80002a14:	cf 5b       	rjmp	800029fe <et024006_Init+0x7a>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a16:	12 38       	cp.w	r8,r9
80002a18:	e0 8b 00 a5 	brhi	80002b62 <et024006_Init+0x1de>
80002a1c:	12 3a       	cp.w	r10,r9
80002a1e:	e0 83 00 a2 	brlo	80002b62 <et024006_Init+0x1de>
80002a22:	ce eb       	rjmp	800029fe <et024006_Init+0x7a>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a24:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a28:	14 38       	cp.w	r8,r10
80002a2a:	e0 88 00 09 	brls	80002a3c <et024006_Init+0xb8>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a2e:	12 38       	cp.w	r8,r9
80002a30:	fe 98 ff fa 	brls	80002a24 <et024006_Init+0xa0>
80002a34:	12 3a       	cp.w	r10,r9
80002a36:	e0 83 01 1e 	brlo	80002c72 <et024006_Init+0x2ee>
80002a3a:	cf 5b       	rjmp	80002a24 <et024006_Init+0xa0>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a3c:	12 38       	cp.w	r8,r9
80002a3e:	e0 8b 01 1a 	brhi	80002c72 <et024006_Init+0x2ee>
80002a42:	12 3a       	cp.w	r10,r9
80002a44:	e0 83 01 17 	brlo	80002c72 <et024006_Init+0x2ee>
80002a48:	ce eb       	rjmp	80002a24 <et024006_Init+0xa0>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a4a:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a4e:	14 38       	cp.w	r8,r10
80002a50:	e0 88 00 09 	brls	80002a62 <et024006_Init+0xde>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a54:	12 38       	cp.w	r8,r9
80002a56:	fe 98 ff fa 	brls	80002a4a <et024006_Init+0xc6>
80002a5a:	12 3a       	cp.w	r10,r9
80002a5c:	e0 83 01 29 	brlo	80002cae <et024006_Init+0x32a>
80002a60:	cf 5b       	rjmp	80002a4a <et024006_Init+0xc6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a62:	12 38       	cp.w	r8,r9
80002a64:	e0 8b 01 25 	brhi	80002cae <et024006_Init+0x32a>
80002a68:	12 3a       	cp.w	r10,r9
80002a6a:	e0 83 01 22 	brlo	80002cae <et024006_Init+0x32a>
80002a6e:	ce eb       	rjmp	80002a4a <et024006_Init+0xc6>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a70:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a74:	14 38       	cp.w	r8,r10
80002a76:	e0 88 00 09 	brls	80002a88 <et024006_Init+0x104>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002a7a:	12 38       	cp.w	r8,r9
80002a7c:	fe 98 ff fa 	brls	80002a70 <et024006_Init+0xec>
80002a80:	12 3a       	cp.w	r10,r9
80002a82:	e0 83 01 35 	brlo	80002cec <et024006_Init+0x368>
80002a86:	cf 5b       	rjmp	80002a70 <et024006_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002a88:	12 38       	cp.w	r8,r9
80002a8a:	e0 8b 01 31 	brhi	80002cec <et024006_Init+0x368>
80002a8e:	12 3a       	cp.w	r10,r9
80002a90:	e0 83 01 2e 	brlo	80002cec <et024006_Init+0x368>
80002a94:	ce eb       	rjmp	80002a70 <et024006_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002a96:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002a9a:	14 38       	cp.w	r8,r10
80002a9c:	e0 88 00 09 	brls	80002aae <et024006_Init+0x12a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002aa0:	12 38       	cp.w	r8,r9
80002aa2:	fe 98 ff fa 	brls	80002a96 <et024006_Init+0x112>
80002aa6:	12 3a       	cp.w	r10,r9
80002aa8:	e0 83 01 40 	brlo	80002d28 <et024006_Init+0x3a4>
80002aac:	cf 5b       	rjmp	80002a96 <et024006_Init+0x112>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002aae:	12 38       	cp.w	r8,r9
80002ab0:	e0 8b 01 3c 	brhi	80002d28 <et024006_Init+0x3a4>
80002ab4:	12 3a       	cp.w	r10,r9
80002ab6:	e0 83 01 39 	brlo	80002d28 <et024006_Init+0x3a4>
80002aba:	ce eb       	rjmp	80002a96 <et024006_Init+0x112>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002abc:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ac0:	14 38       	cp.w	r8,r10
80002ac2:	e0 88 00 09 	brls	80002ad4 <et024006_Init+0x150>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002ac6:	12 38       	cp.w	r8,r9
80002ac8:	fe 98 ff fa 	brls	80002abc <et024006_Init+0x138>
80002acc:	12 3a       	cp.w	r10,r9
80002ace:	e0 83 01 4b 	brlo	80002d64 <et024006_Init+0x3e0>
80002ad2:	cf 5b       	rjmp	80002abc <et024006_Init+0x138>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002ad4:	12 38       	cp.w	r8,r9
80002ad6:	e0 8b 01 47 	brhi	80002d64 <et024006_Init+0x3e0>
80002ada:	12 3a       	cp.w	r10,r9
80002adc:	e0 83 01 44 	brlo	80002d64 <et024006_Init+0x3e0>
80002ae0:	ce eb       	rjmp	80002abc <et024006_Init+0x138>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002ae2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ae6:	14 38       	cp.w	r8,r10
80002ae8:	e0 88 00 09 	brls	80002afa <et024006_Init+0x176>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002aec:	12 38       	cp.w	r8,r9
80002aee:	fe 98 ff fa 	brls	80002ae2 <et024006_Init+0x15e>
80002af2:	12 3a       	cp.w	r10,r9
80002af4:	e0 83 01 56 	brlo	80002da0 <et024006_Init+0x41c>
80002af8:	cf 5b       	rjmp	80002ae2 <et024006_Init+0x15e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002afa:	12 38       	cp.w	r8,r9
80002afc:	e0 8b 01 52 	brhi	80002da0 <et024006_Init+0x41c>
80002b00:	12 3a       	cp.w	r10,r9
80002b02:	e0 83 01 4f 	brlo	80002da0 <et024006_Init+0x41c>
80002b06:	ce eb       	rjmp	80002ae2 <et024006_Init+0x15e>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002b08:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002b0c:	14 38       	cp.w	r8,r10
80002b0e:	e0 88 00 09 	brls	80002b20 <et024006_Init+0x19c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002b12:	12 38       	cp.w	r8,r9
80002b14:	fe 98 ff fa 	brls	80002b08 <et024006_Init+0x184>
80002b18:	12 3a       	cp.w	r10,r9
80002b1a:	e0 83 01 64 	brlo	80002de2 <et024006_Init+0x45e>
80002b1e:	cf 5b       	rjmp	80002b08 <et024006_Init+0x184>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002b20:	12 38       	cp.w	r8,r9
80002b22:	e0 8b 01 60 	brhi	80002de2 <et024006_Init+0x45e>
80002b26:	12 3a       	cp.w	r10,r9
80002b28:	e0 83 01 5d 	brlo	80002de2 <et024006_Init+0x45e>
80002b2c:	ce eb       	rjmp	80002b08 <et024006_Init+0x184>
  // 50us delay
  cpu_delay_us( 50, tft_data.cpu_hz );

  gpio_set_gpio_pin(ET024006DHU_RESET_PIN);
80002b2e:	35 2c       	mov	r12,82
80002b30:	f0 1f 00 ba 	mcall	80002e18 <et024006_Init+0x494>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002b34:	fe f8 02 d4 	ld.w	r8,pc[724]
80002b38:	70 07       	ld.w	r7,r8[0x0]
80002b3a:	30 58       	mov	r8,5
80002b3c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002b40:	e0 68 03 e8 	mov	r8,1000
80002b44:	30 09       	mov	r9,0
80002b46:	e0 6a 03 e7 	mov	r10,999
80002b4a:	30 0b       	mov	r11,0
80002b4c:	ec 0a 00 0a 	add	r10,r6,r10
80002b50:	ee 0b 00 4b 	adc	r11,r7,r11
80002b54:	f0 1f 00 b3 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002b58:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002b5c:	f0 0a 00 0a 	add	r10,r8,r10
80002b60:	c4 fb       	rjmp	800029fe <et024006_Init+0x7a>
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
  smc_init(tft_data.hsb_hz);
#endif
  et024006_SetupInterface();
  et024006_ResetDisplay();
  et024006_AdjustGamma();
80002b62:	f0 1f 00 b1 	mcall	80002e24 <et024006_Init+0x4a0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b66:	fc 19 c0 00 	movh	r9,0xc000
80002b6a:	30 1a       	mov	r10,1
80002b6c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b6e:	fc 18 c0 20 	movh	r8,0xc020
80002b72:	30 6b       	mov	r11,6
80002b74:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b76:	33 ab       	mov	r11,58
80002b78:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b7a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b7c:	33 bb       	mov	r11,59
80002b7e:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b80:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b82:	33 ca       	mov	r10,60
80002b84:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b86:	e0 6a 00 f0 	mov	r10,240
80002b8a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b8c:	33 db       	mov	r11,61
80002b8e:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b90:	30 07       	mov	r7,0
80002b92:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b94:	33 eb       	mov	r11,62
80002b96:	b2 0b       	st.h	r9[0x0],r11
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002b98:	33 8b       	mov	r11,56
80002b9a:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002b9c:	34 0c       	mov	r12,64
80002b9e:	b2 0c       	st.h	r9[0x0],r12
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002ba0:	30 fe       	mov	lr,15
80002ba2:	b0 0e       	st.h	r8[0x0],lr

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002ba4:	34 1e       	mov	lr,65
80002ba6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002ba8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002baa:	32 7a       	mov	r10,39
80002bac:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bae:	30 2a       	mov	r10,2
80002bb0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bb2:	32 8e       	mov	lr,40
80002bb4:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bb6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bb8:	32 9e       	mov	lr,41
80002bba:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bbc:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bbe:	32 ae       	mov	lr,42
80002bc0:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bc2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bc4:	32 ce       	mov	lr,44
80002bc6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bc8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bca:	32 de       	mov	lr,45
80002bcc:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bce:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bd0:	31 9a       	mov	r10,25
80002bd2:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bd4:	34 9a       	mov	r10,73
80002bd6:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bd8:	e0 6a 00 93 	mov	r10,147
80002bdc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bde:	30 8a       	mov	r10,8
80002be0:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002be2:	31 6a       	mov	r10,22
80002be4:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002be6:	36 8a       	mov	r10,104
80002be8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bea:	32 3a       	mov	r10,35
80002bec:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bee:	e0 6a 00 95 	mov	r10,149
80002bf2:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bf4:	32 4e       	mov	lr,36
80002bf6:	b2 0e       	st.h	r9[0x0],lr
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bf8:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002bfa:	32 5a       	mov	r10,37
80002bfc:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002bfe:	e0 6a 00 ff 	mov	r10,255
80002c02:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c04:	e0 6a 00 90 	mov	r10,144
80002c08:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c0a:	37 fa       	mov	r10,127
80002c0c:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c0e:	33 5a       	mov	r10,53
80002c10:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c12:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c14:	33 6a       	mov	r10,54
80002c16:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c18:	37 8a       	mov	r10,120
80002c1a:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c1c:	31 da       	mov	r10,29
80002c1e:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c20:	30 7a       	mov	r10,7
80002c22:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c24:	31 ea       	mov	r10,30
80002c26:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c28:	b0 07       	st.h	r8[0x0],r7

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c2a:	31 fa       	mov	r10,31
80002c2c:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c2e:	30 4a       	mov	r10,4
80002c30:	b0 0a       	st.h	r8[0x0],r10

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c32:	32 0a       	mov	r10,32
80002c34:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c36:	b0 0c       	st.h	r8[0x0],r12

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c38:	34 4a       	mov	r10,68
80002c3a:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c3c:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c3e:	34 5a       	mov	r10,69
80002c40:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c42:	31 29       	mov	r9,18
80002c44:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002c46:	4f 18       	lddpc	r8,80002e08 <et024006_Init+0x484>
80002c48:	70 07       	ld.w	r7,r8[0x0]
80002c4a:	30 a8       	mov	r8,10
80002c4c:	ee 08 06 46 	mulu.d	r6,r7,r8
80002c50:	e0 68 03 e8 	mov	r8,1000
80002c54:	30 09       	mov	r9,0
80002c56:	e0 6a 03 e7 	mov	r10,999
80002c5a:	30 0b       	mov	r11,0
80002c5c:	ec 0a 00 0a 	add	r10,r6,r10
80002c60:	ee 0b 00 4b 	adc	r11,r7,r11
80002c64:	f0 1f 00 6f 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002c68:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002c6c:	f0 0a 00 0a 	add	r10,r8,r10
80002c70:	cd aa       	rjmp	80002a24 <et024006_Init+0xa0>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002c72:	31 c9       	mov	r9,28
80002c74:	fc 18 c0 00 	movh	r8,0xc000
80002c78:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002c7a:	30 49       	mov	r9,4
80002c7c:	fc 18 c0 20 	movh	r8,0xc020
80002c80:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002c82:	4e 28       	lddpc	r8,80002e08 <et024006_Init+0x484>
80002c84:	70 07       	ld.w	r7,r8[0x0]
80002c86:	31 48       	mov	r8,20
80002c88:	ee 08 06 46 	mulu.d	r6,r7,r8
80002c8c:	e0 68 03 e8 	mov	r8,1000
80002c90:	30 09       	mov	r9,0
80002c92:	e0 6a 03 e7 	mov	r10,999
80002c96:	30 0b       	mov	r11,0
80002c98:	ec 0a 00 0a 	add	r10,r6,r10
80002c9c:	ee 0b 00 4b 	adc	r11,r7,r11
80002ca0:	f0 1f 00 60 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ca4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ca8:	f0 0a 00 0a 	add	r10,r8,r10
80002cac:	cc fa       	rjmp	80002a4a <et024006_Init+0xc6>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002cae:	34 39       	mov	r9,67
80002cb0:	fc 18 c0 00 	movh	r8,0xc000
80002cb4:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002cb6:	e0 69 00 80 	mov	r9,128
80002cba:	fc 18 c0 20 	movh	r8,0xc020
80002cbe:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002cc0:	4d 28       	lddpc	r8,80002e08 <et024006_Init+0x484>
80002cc2:	70 07       	ld.w	r7,r8[0x0]
80002cc4:	30 58       	mov	r8,5
80002cc6:	ee 08 06 46 	mulu.d	r6,r7,r8
80002cca:	e0 68 03 e8 	mov	r8,1000
80002cce:	30 09       	mov	r9,0
80002cd0:	e0 6a 03 e7 	mov	r10,999
80002cd4:	30 0b       	mov	r11,0
80002cd6:	ec 0a 00 0a 	add	r10,r6,r10
80002cda:	ee 0b 00 4b 	adc	r11,r7,r11
80002cde:	f0 1f 00 51 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ce2:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ce6:	f0 0a 00 0a 	add	r10,r8,r10
80002cea:	cc 3a       	rjmp	80002a70 <et024006_Init+0xec>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002cec:	31 b9       	mov	r9,27
80002cee:	fc 18 c0 00 	movh	r8,0xc000
80002cf2:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002cf4:	30 89       	mov	r9,8
80002cf6:	fc 18 c0 20 	movh	r8,0xc020
80002cfa:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002cfc:	4c 38       	lddpc	r8,80002e08 <et024006_Init+0x484>
80002cfe:	70 07       	ld.w	r7,r8[0x0]
80002d00:	32 88       	mov	r8,40
80002d02:	ee 08 06 46 	mulu.d	r6,r7,r8
80002d06:	e0 68 03 e8 	mov	r8,1000
80002d0a:	30 09       	mov	r9,0
80002d0c:	e0 6a 03 e7 	mov	r10,999
80002d10:	30 0b       	mov	r11,0
80002d12:	ec 0a 00 0a 	add	r10,r6,r10
80002d16:	ee 0b 00 4b 	adc	r11,r7,r11
80002d1a:	f0 1f 00 42 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d1e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d22:	f0 0a 00 0a 	add	r10,r8,r10
80002d26:	cb 8a       	rjmp	80002a96 <et024006_Init+0x112>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d28:	31 b9       	mov	r9,27
80002d2a:	fc 18 c0 00 	movh	r8,0xc000
80002d2e:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d30:	31 09       	mov	r9,16
80002d32:	fc 18 c0 20 	movh	r8,0xc020
80002d36:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002d38:	4b 48       	lddpc	r8,80002e08 <et024006_Init+0x484>
80002d3a:	70 07       	ld.w	r7,r8[0x0]
80002d3c:	32 88       	mov	r8,40
80002d3e:	ee 08 06 46 	mulu.d	r6,r7,r8
80002d42:	e0 68 03 e8 	mov	r8,1000
80002d46:	30 09       	mov	r9,0
80002d48:	e0 6a 03 e7 	mov	r10,999
80002d4c:	30 0b       	mov	r11,0
80002d4e:	ec 0a 00 0a 	add	r10,r6,r10
80002d52:	ee 0b 00 4b 	adc	r11,r7,r11
80002d56:	f0 1f 00 33 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d5a:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d5e:	f0 0a 00 0a 	add	r10,r8,r10
80002d62:	ca da       	rjmp	80002abc <et024006_Init+0x138>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002d64:	32 69       	mov	r9,38
80002d66:	fc 18 c0 00 	movh	r8,0xc000
80002d6a:	b0 09       	st.h	r8[0x0],r9
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002d6c:	30 49       	mov	r9,4
80002d6e:	fc 18 c0 20 	movh	r8,0xc020
80002d72:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002d74:	4a 58       	lddpc	r8,80002e08 <et024006_Init+0x484>
80002d76:	70 07       	ld.w	r7,r8[0x0]
80002d78:	32 88       	mov	r8,40
80002d7a:	ee 08 06 46 	mulu.d	r6,r7,r8
80002d7e:	e0 68 03 e8 	mov	r8,1000
80002d82:	30 09       	mov	r9,0
80002d84:	e0 6a 03 e7 	mov	r10,999
80002d88:	30 0b       	mov	r11,0
80002d8a:	ec 0a 00 0a 	add	r10,r6,r10
80002d8e:	ee 0b 00 4b 	adc	r11,r7,r11
80002d92:	f0 1f 00 24 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002d96:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002d9a:	f0 0a 00 0a 	add	r10,r8,r10
80002d9e:	ca 2a       	rjmp	80002ae2 <et024006_Init+0x15e>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002da0:	fc 19 c0 00 	movh	r9,0xc000
80002da4:	32 6a       	mov	r10,38
80002da6:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002da8:	fc 18 c0 20 	movh	r8,0xc020
80002dac:	32 4b       	mov	r11,36
80002dae:	b0 0b       	st.h	r8[0x0],r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002db0:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002db2:	32 c9       	mov	r9,44
80002db4:	b0 09       	st.h	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80002db6:	49 58       	lddpc	r8,80002e08 <et024006_Init+0x484>
80002db8:	70 07       	ld.w	r7,r8[0x0]
80002dba:	32 88       	mov	r8,40
80002dbc:	ee 08 06 46 	mulu.d	r6,r7,r8
80002dc0:	e0 68 03 e8 	mov	r8,1000
80002dc4:	30 09       	mov	r9,0
80002dc6:	e0 6a 03 e7 	mov	r10,999
80002dca:	30 0b       	mov	r11,0
80002dcc:	ec 0a 00 0a 	add	r10,r6,r10
80002dd0:	ee 0b 00 4b 	adc	r11,r7,r11
80002dd4:	f0 1f 00 13 	mcall	80002e20 <et024006_Init+0x49c>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002dd8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ddc:	f0 0a 00 0a 	add	r10,r8,r10
80002de0:	c9 4a       	rjmp	80002b08 <et024006_Init+0x184>

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002de2:	fc 19 c0 00 	movh	r9,0xc000
80002de6:	32 68       	mov	r8,38
80002de8:	b2 08       	st.h	r9[0x0],r8
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dea:	fc 18 c0 20 	movh	r8,0xc020
80002dee:	33 ca       	mov	r10,60
80002df0:	b0 0a       	st.h	r8[0x0],r10
}

__always_inline static uint8_t et024006_ReadRegister( uint8_t address )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002df2:	37 0a       	mov	r10,112
80002df4:	b2 0a       	st.h	r9[0x0],r10
  return *ET024006_PARAM_ADDR;
80002df6:	90 0b       	ld.sh	r11,r8[0x0]
80002df8:	5c 5b       	castu.b	r11

/* --- Register manipulation functions --- */
#if(ET024006_IFACE_MODE == ET024006_IFACE_MODE_EBI)
__always_inline static void et024006_WriteRegister( uint8_t address, uint8_t value )
{
  *ET024006_CMD_ADDR = (uint16_t) address;
80002dfa:	b2 0a       	st.h	r9[0x0],r10
  *ET024006_PARAM_ADDR = (uint16_t) value;
80002dfc:	16 99       	mov	r9,r11
80002dfe:	a3 b9       	sbr	r9,0x3
80002e00:	b0 09       	st.h	r8[0x0],r9
  et024006_GeneralSettings();
  et024006_InterfaceSettings();
  et024006_PowerSettings();
  et024006_PowerUp();
  et024006_PowerOn();
}
80002e02:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e06:	00 00       	add	r0,r0
80002e08:	00 00       	add	r0,r0
80002e0a:	05 30       	ld.ub	r0,r2++
80002e0c:	80 00       	ld.sh	r0,r0[0x0]
80002e0e:	2e 28       	sub	r8,-30
80002e10:	80 00       	ld.sh	r0,r0[0x0]
80002e12:	2f c8       	sub	r8,-4
80002e14:	80 00       	ld.sh	r0,r0[0x0]
80002e16:	2f 44       	sub	r4,-12
80002e18:	80 00       	ld.sh	r0,r0[0x0]
80002e1a:	2f f6       	sub	r6,-1
80002e1c:	80 00       	ld.sh	r0,r0[0x0]
80002e1e:	30 12       	mov	r2,1
80002e20:	80 00       	ld.sh	r0,r0[0x0]
80002e22:	41 1c       	lddsp	r12,sp[0x44]
80002e24:	80 00       	ld.sh	r0,r0[0x0]
80002e26:	29 14       	sub	r4,-111

80002e28 <smc_init>:

static void smc_enable_muxed_pins(void);


void smc_init(unsigned long hsb_hz)
{
80002e28:	eb cd 40 fc 	pushm	r2-r7,lr
  unsigned long hsb_mhz_up = (hsb_hz + 999999) / 1000000;
80002e2c:	ee 78 42 3f 	mov	r8,999999
80002e30:	f8 08 00 09 	add	r9,r12,r8
80002e34:	e0 68 de 83 	mov	r8,56963
80002e38:	ea 18 43 1b 	orh	r8,0x431b
80002e3c:	f2 08 06 48 	mulu.d	r8,r9,r8
80002e40:	f2 08 16 12 	lsr	r8,r9,0x12
//! Whether to use the NCS0 pin
#ifdef SMC_USE_NCS0
  #include SMC_COMPONENT_CS0

  // Setup SMC for NCS0
  SMC_CS_SETUP(0)
80002e44:	f0 08 00 25 	add	r5,r8,r8<<0x2
80002e48:	a3 65       	lsl	r5,0x2
80002e4a:	ea c5 fc 19 	sub	r5,r5,-999
80002e4e:	e0 69 4d d3 	mov	r9,19923
80002e52:	ea 19 10 62 	orh	r9,0x1062
80002e56:	ea 09 06 44 	mulu.d	r4,r5,r9
80002e5a:	a7 85       	lsr	r5,0x6
80002e5c:	f0 0a 15 04 	lsl	r10,r8,0x4
80002e60:	f4 08 01 07 	sub	r7,r10,r8
80002e64:	a1 77       	lsl	r7,0x1
80002e66:	ee c7 fc 19 	sub	r7,r7,-999
80002e6a:	ee 09 06 46 	mulu.d	r6,r7,r9
80002e6e:	0e 94       	mov	r4,r7
80002e70:	a7 84       	lsr	r4,0x6
80002e72:	f4 08 01 07 	sub	r7,r10,r8
80002e76:	a3 67       	lsl	r7,0x2
80002e78:	ee c7 fc 19 	sub	r7,r7,-999
80002e7c:	ee 09 06 46 	mulu.d	r6,r7,r9
80002e80:	a7 87       	lsr	r7,0x6
80002e82:	f0 03 10 5a 	mul	r3,r8,90
80002e86:	e6 c3 fc 19 	sub	r3,r3,-999
80002e8a:	e6 09 06 42 	mulu.d	r2,r3,r9
80002e8e:	e6 0c 16 06 	lsr	r12,r3,0x6
80002e92:	e0 63 00 d2 	mov	r3,210
80002e96:	f0 03 02 43 	mul	r3,r8,r3
80002e9a:	e6 c3 fc 19 	sub	r3,r3,-999
80002e9e:	e6 09 06 42 	mulu.d	r2,r3,r9
80002ea2:	e6 06 16 06 	lsr	r6,r3,0x6
80002ea6:	f4 08 01 0b 	sub	r11,r10,r8
80002eaa:	a5 6b       	lsl	r11,0x4
80002eac:	f6 cb fc 19 	sub	r11,r11,-999
80002eb0:	f6 09 06 4a 	mulu.d	r10,r11,r9
80002eb4:	f6 0e 16 06 	lsr	lr,r11,0x6
80002eb8:	f0 03 10 64 	mul	r3,r8,100
80002ebc:	e6 c3 fc 19 	sub	r3,r3,-999
80002ec0:	e6 09 06 42 	mulu.d	r2,r3,r9
80002ec4:	a7 83       	lsr	r3,0x6
80002ec6:	e0 6a 01 0e 	mov	r10,270
80002eca:	b5 38       	mul	r8,r10
80002ecc:	f0 c8 fc 19 	sub	r8,r8,-999
80002ed0:	f0 09 06 48 	mulu.d	r8,r8,r9
80002ed4:	a7 89       	lsr	r9,0x6
80002ed6:	ec 04 00 0a 	add	r10,r6,r4
80002eda:	1c 3a       	cp.w	r10,lr
80002edc:	f4 0e 17 20 	movhs	lr,r10
80002ee0:	ee 05 00 0b 	add	r11,r7,r5
80002ee4:	18 3b       	cp.w	r11,r12
80002ee6:	f6 0c 17 20 	movhs	r12,r11
80002eea:	06 3b       	cp.w	r11,r3
80002eec:	e6 0b 17 30 	movlo	r11,r3
80002ef0:	12 3a       	cp.w	r10,r9
80002ef2:	f4 09 17 20 	movhs	r9,r10
80002ef6:	eb e4 11 05 	or	r5,r5,r4<<0x10
80002efa:	fe 6a 1c 00 	mov	r10,-123904
80002efe:	95 05       	st.w	r10[0x0],r5
80002f00:	ef e6 11 07 	or	r7,r7,r6<<0x10
80002f04:	ef ec 10 87 	or	r7,r7,r12<<0x8
80002f08:	ef ee 11 87 	or	r7,r7,lr<<0x18
80002f0c:	95 17       	st.w	r10[0x4],r7
80002f0e:	1c 39       	cp.w	r9,lr
80002f10:	f2 0e 17 20 	movhs	lr,r9
80002f14:	18 3b       	cp.w	r11,r12
80002f16:	f8 0b 17 30 	movlo	r11,r12
80002f1a:	f7 ee 11 0b 	or	r11,r11,lr<<0x10
80002f1e:	95 2b       	st.w	r10[0x8],r11
80002f20:	e0 68 10 03 	mov	r8,4099
80002f24:	95 38       	st.w	r10[0xc],r8
80002f26:	30 19       	mov	r9,1
80002f28:	48 48       	lddpc	r8,80002f38 <smc_init+0x110>
80002f2a:	b0 89       	st.b	r8[0x0],r9
        {ATPASTE2(EBI_NCS_5,_PIN),ATPASTE2(EBI_NCS_5,_FUNCTION)},
    #endif
#endif
 };

  gpio_enable_module(SMC_EBI_GPIO_MAP, sizeof(SMC_EBI_GPIO_MAP) / sizeof(SMC_EBI_GPIO_MAP[0]));
80002f2c:	31 4b       	mov	r11,20
80002f2e:	48 4c       	lddpc	r12,80002f3c <smc_init+0x114>
80002f30:	f0 1f 00 04 	mcall	80002f40 <smc_init+0x118>
  #undef NCS_CONTROLLED_WRITE
  #undef NWAIT_MODE
#endif
  // Put the multiplexed MCU pins used for the SM under control of the SMC.
  smc_enable_muxed_pins();
}
80002f34:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002f38:	00 00       	add	r0,r0
80002f3a:	05 38       	ld.ub	r8,r2++
80002f3c:	80 07       	ld.sh	r7,r0[0x0]
80002f3e:	ac 10       	st.h	r6[0x2],r0
80002f40:	80 00       	ld.sh	r0,r0[0x0]
80002f42:	2f 98       	sub	r8,-7

80002f44 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002f44:	f8 08 16 05 	lsr	r8,r12,0x5
80002f48:	a9 68       	lsl	r8,0x8
80002f4a:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
80002f4e:	58 1b       	cp.w	r11,1
80002f50:	c0 d0       	breq	80002f6a <gpio_enable_module_pin+0x26>
80002f52:	c0 63       	brcs	80002f5e <gpio_enable_module_pin+0x1a>
80002f54:	58 2b       	cp.w	r11,2
80002f56:	c1 00       	breq	80002f76 <gpio_enable_module_pin+0x32>
80002f58:	58 3b       	cp.w	r11,3
80002f5a:	c1 40       	breq	80002f82 <gpio_enable_module_pin+0x3e>
80002f5c:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f5e:	30 19       	mov	r9,1
80002f60:	f2 0c 09 49 	lsl	r9,r9,r12
80002f64:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f66:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f68:	c1 28       	rjmp	80002f8c <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f6a:	30 19       	mov	r9,1
80002f6c:	f2 0c 09 49 	lsl	r9,r9,r12
80002f70:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002f72:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f74:	c0 c8       	rjmp	80002f8c <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002f76:	30 19       	mov	r9,1
80002f78:	f2 0c 09 49 	lsl	r9,r9,r12
80002f7c:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f7e:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002f80:	c0 68       	rjmp	80002f8c <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002f82:	30 19       	mov	r9,1
80002f84:	f2 0c 09 49 	lsl	r9,r9,r12
80002f88:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002f8a:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002f8c:	30 19       	mov	r9,1
80002f8e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002f92:	91 2c       	st.w	r8[0x8],r12
80002f94:	5e fd       	retal	0
80002f96:	d7 03       	nop

80002f98 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002f98:	d4 21       	pushm	r4-r7,lr
80002f9a:	18 97       	mov	r7,r12
80002f9c:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002f9e:	58 0b       	cp.w	r11,0
80002fa0:	c0 31       	brne	80002fa6 <gpio_enable_module+0xe>
80002fa2:	30 05       	mov	r5,0
80002fa4:	c0 d8       	rjmp	80002fbe <gpio_enable_module+0x26>
80002fa6:	30 06       	mov	r6,0
80002fa8:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002faa:	6e 1b       	ld.w	r11,r7[0x4]
80002fac:	6e 0c       	ld.w	r12,r7[0x0]
80002fae:	f0 1f 00 06 	mcall	80002fc4 <gpio_enable_module+0x2c>
80002fb2:	18 45       	or	r5,r12
		gpiomap++;
80002fb4:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002fb6:	2f f6       	sub	r6,-1
80002fb8:	0c 34       	cp.w	r4,r6
80002fba:	fe 9b ff f8 	brhi	80002faa <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
80002fbe:	0a 9c       	mov	r12,r5
80002fc0:	d8 22       	popm	r4-r7,pc
80002fc2:	00 00       	add	r0,r0
80002fc4:	80 00       	ld.sh	r0,r0[0x0]
80002fc6:	2f 44       	sub	r4,-12

80002fc8 <gpio_enable_gpio_pin>:
 *            AVR32_PWM_3_PIN for PWM channel 3 can also be used to release
 *            module pins for GPIO.
 */
void gpio_enable_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fc8:	f8 08 16 05 	lsr	r8,r12,0x5
80002fcc:	a9 68       	lsl	r8,0x8
80002fce:	e0 28 f0 00 	sub	r8,61440
	
	gpio_port->oderc = 1 << (pin & 0x1F);
80002fd2:	30 19       	mov	r9,1
80002fd4:	f2 0c 09 4c 	lsl	r12,r9,r12
80002fd8:	f1 4c 00 48 	st.w	r8[72],r12
	gpio_port->gpers = 1 << (pin & 0x1F);
80002fdc:	91 1c       	st.w	r8[0x4],r12
}
80002fde:	5e fc       	retal	r12

80002fe0 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002fe0:	f8 08 16 05 	lsr	r8,r12,0x5
80002fe4:	a9 68       	lsl	r8,0x8
80002fe6:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
80002fea:	71 88       	ld.w	r8,r8[0x60]
80002fec:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002ff0:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002ff4:	5e fc       	retal	r12

80002ff6 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002ff6:	f8 08 16 05 	lsr	r8,r12,0x5
80002ffa:	a9 68       	lsl	r8,0x8
80002ffc:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
80003000:	30 19       	mov	r9,1
80003002:	f2 0c 09 4c 	lsl	r12,r9,r12
80003006:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
8000300a:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000300e:	91 1c       	st.w	r8[0x4],r12
}
80003010:	5e fc       	retal	r12

80003012 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80003012:	f8 08 16 05 	lsr	r8,r12,0x5
80003016:	a9 68       	lsl	r8,0x8
80003018:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
8000301c:	30 19       	mov	r9,1
8000301e:	f2 0c 09 4c 	lsl	r12,r9,r12
80003022:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003026:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
8000302a:	91 1c       	st.w	r8[0x4],r12
}
8000302c:	5e fc       	retal	r12

8000302e <gpio_tgl_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_tgl_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000302e:	f8 08 16 05 	lsr	r8,r12,0x5
80003032:	a9 68       	lsl	r8,0x8
80003034:	e0 28 f0 00 	sub	r8,61440
	
	/* Toggle the I/O line. */
	gpio_port->ovrt  = 1 << (pin & 0x1F);
80003038:	30 19       	mov	r9,1
8000303a:	f2 0c 09 4c 	lsl	r12,r9,r12
8000303e:	f1 4c 00 5c 	st.w	r8[92],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80003042:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80003046:	91 1c       	st.w	r8[0x4],r12
}
80003048:	5e fc       	retal	r12

8000304a <gpio_enable_pin_interrupt>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_pin_interrupt(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
8000304a:	f8 08 16 05 	lsr	r8,r12,0x5
8000304e:	a9 68       	lsl	r8,0x8
80003050:	e0 28 f0 00 	sub	r8,61440

	/* Enable the glitch filter. */
	gpio_port->gfers = 1 << (pin & 0x1F);
80003054:	30 19       	mov	r9,1
80003056:	f2 0c 09 4c 	lsl	r12,r9,r12
8000305a:	f1 4c 00 c4 	st.w	r8[196],r12
static uint32_t gpio_configure_edge_detector(uint32_t pin, uint32_t mode)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];

	/* Configure the edge detector. */
	switch (mode) {
8000305e:	12 3b       	cp.w	r11,r9
80003060:	c0 a0       	breq	80003074 <gpio_enable_pin_interrupt+0x2a>
80003062:	c0 43       	brcs	8000306a <gpio_enable_pin_interrupt+0x20>
80003064:	58 2b       	cp.w	r11,2
80003066:	c1 11       	brne	80003088 <gpio_enable_pin_interrupt+0x3e>
80003068:	c0 b8       	rjmp	8000307e <gpio_enable_pin_interrupt+0x34>
	case GPIO_PIN_CHANGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
8000306a:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
8000306e:	f1 4c 00 b8 	st.w	r8[184],r12
80003072:	c0 c8       	rjmp	8000308a <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_RISING_EDGE:
		gpio_port->imr0s = 1 << (pin & 0x1F);
80003074:	f1 4c 00 a4 	st.w	r8[164],r12
		gpio_port->imr1c = 1 << (pin & 0x1F);
80003078:	f1 4c 00 b8 	st.w	r8[184],r12
8000307c:	c0 78       	rjmp	8000308a <gpio_enable_pin_interrupt+0x40>
		break;

	case GPIO_FALLING_EDGE:
		gpio_port->imr0c = 1 << (pin & 0x1F);
8000307e:	f1 4c 00 a8 	st.w	r8[168],r12
		gpio_port->imr1s = 1 << (pin & 0x1F);
80003082:	f1 4c 00 b4 	st.w	r8[180],r12
80003086:	c0 28       	rjmp	8000308a <gpio_enable_pin_interrupt+0x40>
80003088:	5e ff       	retal	1
	if (GPIO_INVALID_ARGUMENT == gpio_configure_edge_detector(pin, mode)) {
		return(GPIO_INVALID_ARGUMENT);
	}

	/* Enable interrupt. */
	gpio_port->iers = 1 << (pin & 0x1F);
8000308a:	f1 4c 00 94 	st.w	r8[148],r12
8000308e:	5e fd       	retal	0

80003090 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80003090:	c0 08       	rjmp	80003090 <_unhandled_interrupt>
80003092:	d7 03       	nop

80003094 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80003094:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80003098:	49 99       	lddpc	r9,800030fc <INTC_register_interrupt+0x68>
8000309a:	f2 08 00 39 	add	r9,r9,r8<<0x3
8000309e:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
800030a2:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
800030a4:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
800030a8:	58 0a       	cp.w	r10,0
800030aa:	c0 91       	brne	800030bc <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
800030ac:	49 59       	lddpc	r9,80003100 <INTC_register_interrupt+0x6c>
800030ae:	49 6a       	lddpc	r10,80003104 <INTC_register_interrupt+0x70>
800030b0:	12 1a       	sub	r10,r9
800030b2:	fe 79 08 00 	mov	r9,-63488
800030b6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800030ba:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800030bc:	58 1a       	cp.w	r10,1
800030be:	c0 a1       	brne	800030d2 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800030c0:	49 09       	lddpc	r9,80003100 <INTC_register_interrupt+0x6c>
800030c2:	49 2a       	lddpc	r10,80003108 <INTC_register_interrupt+0x74>
800030c4:	12 1a       	sub	r10,r9
800030c6:	bf aa       	sbr	r10,0x1e
800030c8:	fe 79 08 00 	mov	r9,-63488
800030cc:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800030d0:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800030d2:	58 2a       	cp.w	r10,2
800030d4:	c0 a1       	brne	800030e8 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800030d6:	48 b9       	lddpc	r9,80003100 <INTC_register_interrupt+0x6c>
800030d8:	48 da       	lddpc	r10,8000310c <INTC_register_interrupt+0x78>
800030da:	12 1a       	sub	r10,r9
800030dc:	bf ba       	sbr	r10,0x1f
800030de:	fe 79 08 00 	mov	r9,-63488
800030e2:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800030e6:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800030e8:	48 69       	lddpc	r9,80003100 <INTC_register_interrupt+0x6c>
800030ea:	48 aa       	lddpc	r10,80003110 <INTC_register_interrupt+0x7c>
800030ec:	12 1a       	sub	r10,r9
800030ee:	ea 1a c0 00 	orh	r10,0xc000
800030f2:	fe 79 08 00 	mov	r9,-63488
800030f6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800030fa:	5e fc       	retal	r12
800030fc:	80 07       	ld.sh	r7,r0[0x0]
800030fe:	ac b0       	st.b	r6[0x3],r0
80003100:	80 00       	ld.sh	r0,r0[0x0]
80003102:	9c 00       	ld.sh	r0,lr[0x0]
80003104:	80 00       	ld.sh	r0,r0[0x0]
80003106:	9d 04       	st.w	lr[0x0],r4
80003108:	80 00       	ld.sh	r0,r0[0x0]
8000310a:	9d 12       	st.w	lr[0x4],r2
8000310c:	80 00       	ld.sh	r0,r0[0x0]
8000310e:	9d 20       	st.w	lr[0x8],r0
80003110:	80 00       	ld.sh	r0,r0[0x0]
80003112:	9d 2e       	st.w	lr[0x8],lr

80003114 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80003114:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80003116:	49 18       	lddpc	r8,80003158 <INTC_init_interrupts+0x44>
80003118:	e3 b8 00 01 	mtsr	0x4,r8
8000311c:	49 0e       	lddpc	lr,8000315c <INTC_init_interrupts+0x48>
8000311e:	30 07       	mov	r7,0
80003120:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003122:	49 0c       	lddpc	r12,80003160 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003124:	49 05       	lddpc	r5,80003164 <INTC_init_interrupts+0x50>
80003126:	10 15       	sub	r5,r8
80003128:	fe 76 08 00 	mov	r6,-63488
8000312c:	c1 08       	rjmp	8000314c <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
8000312e:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80003130:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80003132:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80003134:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80003138:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000313a:	10 3a       	cp.w	r10,r8
8000313c:	fe 9b ff fc 	brhi	80003134 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80003140:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80003144:	2f f7       	sub	r7,-1
80003146:	2f 8e       	sub	lr,-8
80003148:	59 47       	cp.w	r7,20
8000314a:	c0 50       	breq	80003154 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000314c:	7c 08       	ld.w	r8,lr[0x0]
8000314e:	58 08       	cp.w	r8,0
80003150:	ce f1       	brne	8000312e <INTC_init_interrupts+0x1a>
80003152:	cf 7b       	rjmp	80003140 <INTC_init_interrupts+0x2c>
80003154:	d8 22       	popm	r4-r7,pc
80003156:	00 00       	add	r0,r0
80003158:	80 00       	ld.sh	r0,r0[0x0]
8000315a:	9c 00       	ld.sh	r0,lr[0x0]
8000315c:	80 07       	ld.sh	r7,r0[0x0]
8000315e:	ac b0       	st.b	r6[0x3],r0
80003160:	80 00       	ld.sh	r0,r0[0x0]
80003162:	30 90       	mov	r0,9
80003164:	80 00       	ld.sh	r0,r0[0x0]
80003166:	9d 04       	st.w	lr[0x0],r4

80003168 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80003168:	fe 78 08 00 	mov	r8,-63488
8000316c:	e0 69 00 83 	mov	r9,131
80003170:	f2 0c 01 0c 	sub	r12,r9,r12
80003174:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80003178:	f2 ca ff c0 	sub	r10,r9,-64
8000317c:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003180:	58 08       	cp.w	r8,0
80003182:	c0 21       	brne	80003186 <_get_interrupt_handler+0x1e>
80003184:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80003186:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000318a:	48 5a       	lddpc	r10,8000319c <_get_interrupt_handler+0x34>
8000318c:	f4 09 00 39 	add	r9,r10,r9<<0x3
80003190:	f0 08 11 1f 	rsub	r8,r8,31
80003194:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80003196:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000319a:	5e fc       	retal	r12
8000319c:	80 07       	ld.sh	r7,r0[0x0]
8000319e:	ac b0       	st.b	r6[0x3],r0

800031a0 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800031a0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
800031a2:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800031a6:	99 a8       	st.w	r12[0x28],r8
}
800031a8:	5e fc       	retal	r12
800031aa:	d7 03       	nop

800031ac <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
800031ac:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
800031ae:	ec 5b bb 9f 	cp.w	r11,899999
800031b2:	e0 8b 00 04 	brhi	800031ba <pm_enable_osc0_crystal+0xe>
800031b6:	30 4b       	mov	r11,4
800031b8:	c1 38       	rjmp	800031de <pm_enable_osc0_crystal+0x32>
800031ba:	e0 68 c6 bf 	mov	r8,50879
800031be:	ea 18 00 2d 	orh	r8,0x2d
800031c2:	10 3b       	cp.w	r11,r8
800031c4:	e0 8b 00 04 	brhi	800031cc <pm_enable_osc0_crystal+0x20>
800031c8:	30 5b       	mov	r11,5
800031ca:	c0 a8       	rjmp	800031de <pm_enable_osc0_crystal+0x32>
800031cc:	e0 68 12 00 	mov	r8,4608
800031d0:	ea 18 00 7a 	orh	r8,0x7a
800031d4:	10 3b       	cp.w	r11,r8
800031d6:	f9 bb 03 06 	movlo	r11,6
800031da:	f9 bb 02 07 	movhs	r11,7
800031de:	f0 1f 00 02 	mcall	800031e4 <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
800031e2:	d8 02       	popm	pc
800031e4:	80 00       	ld.sh	r0,r0[0x0]
800031e6:	31 a0       	mov	r0,26

800031e8 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
800031e8:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
800031ea:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
800031ee:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
800031f0:	78 08       	ld.w	r8,r12[0x0]
800031f2:	a3 a8       	sbr	r8,0x2
800031f4:	99 08       	st.w	r12[0x0],r8
}
800031f6:	5e fc       	retal	r12

800031f8 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
800031f8:	79 58       	ld.w	r8,r12[0x54]
800031fa:	e2 18 00 80 	andl	r8,0x80,COH
800031fe:	cf d0       	breq	800031f8 <pm_wait_for_clk0_ready>
}
80003200:	5e fc       	retal	r12
80003202:	d7 03       	nop

80003204 <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80003204:	eb cd 40 80 	pushm	r7,lr
80003208:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
8000320a:	f0 1f 00 04 	mcall	80003218 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
8000320e:	0e 9c       	mov	r12,r7
80003210:	f0 1f 00 03 	mcall	8000321c <pm_enable_clk0+0x18>
}
80003214:	e3 cd 80 80 	ldm	sp++,r7,pc
80003218:	80 00       	ld.sh	r0,r0[0x0]
8000321a:	31 e8       	mov	r8,30
8000321c:	80 00       	ld.sh	r0,r0[0x0]
8000321e:	31 f8       	mov	r8,31

80003220 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80003220:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80003224:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80003228:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
8000322a:	09 f7       	ld.ub	r7,r4[0x7]
8000322c:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80003230:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80003234:	09 b4       	ld.ub	r4,r4[0x3]
80003236:	08 96       	mov	r6,r4
80003238:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
8000323c:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80003240:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80003244:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80003248:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
8000324c:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80003250:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80003254:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80003258:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
8000325a:	79 58       	ld.w	r8,r12[0x54]
8000325c:	e2 18 00 20 	andl	r8,0x20,COH
80003260:	cf d0       	breq	8000325a <pm_cksel+0x3a>
}
80003262:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80003266 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80003266:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80003268:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
8000326c:	99 08       	st.w	r12[0x0],r8
}
8000326e:	5e fc       	retal	r12

80003270 <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80003270:	eb cd 40 c0 	pushm	r6-r7,lr
80003274:	18 97       	mov	r7,r12
80003276:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80003278:	f0 1f 00 06 	mcall	80003290 <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
8000327c:	0c 9b       	mov	r11,r6
8000327e:	0e 9c       	mov	r12,r7
80003280:	f0 1f 00 05 	mcall	80003294 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80003284:	30 1b       	mov	r11,1
80003286:	0e 9c       	mov	r12,r7
80003288:	f0 1f 00 04 	mcall	80003298 <pm_switch_to_osc0+0x28>
}
8000328c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003290:	80 00       	ld.sh	r0,r0[0x0]
80003292:	31 ac       	mov	r12,26
80003294:	80 00       	ld.sh	r0,r0[0x0]
80003296:	32 04       	mov	r4,32
80003298:	80 00       	ld.sh	r0,r0[0x0]
8000329a:	32 66       	mov	r6,38

8000329c <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
8000329c:	58 0b       	cp.w	r11,0
8000329e:	c1 90       	breq	800032d0 <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
800032a0:	58 6c       	cp.w	r12,6
800032a2:	e0 8b 00 17 	brhi	800032d0 <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
800032a6:	76 0a       	ld.w	r10,r11[0x0]
800032a8:	fe 78 30 00 	mov	r8,-53248
800032ac:	f8 c9 ff f0 	sub	r9,r12,-16
800032b0:	a5 79       	lsl	r9,0x5
800032b2:	f0 09 00 09 	add	r9,r8,r9
800032b6:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
800032b8:	76 19       	ld.w	r9,r11[0x4]
800032ba:	a5 7c       	lsl	r12,0x5
800032bc:	f0 0c 00 0c 	add	r12,r8,r12
800032c0:	f8 c8 fd fc 	sub	r8,r12,-516
800032c4:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
800032c6:	76 28       	ld.w	r8,r11[0x8]
800032c8:	f8 cc fd f8 	sub	r12,r12,-520
800032cc:	99 08       	st.w	r12[0x0],r8
800032ce:	5e fd       	retal	0

  return PWM_SUCCESS;
800032d0:	5e ff       	retal	1

800032d2 <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
800032d2:	18 98       	mov	r8,r12
800032d4:	e0 18 ff 80 	andl	r8,0xff80
800032d8:	c0 20       	breq	800032dc <pwm_start_channels+0xa>
800032da:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
800032dc:	fe 78 30 00 	mov	r8,-53248
800032e0:	91 1c       	st.w	r8[0x4],r12
800032e2:	5e fd       	retal	0

800032e4 <pwm_async_update_channel>:

int pwm_async_update_channel(unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (channel_id > AVR32_PWM_LINES_MSB)
800032e4:	58 6c       	cp.w	r12,6
800032e6:	e0 88 00 03 	brls	800032ec <pwm_async_update_channel+0x8>
800032ea:	5e ff       	retal	1
     return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode register: update of the period or duty cycle.
800032ec:	76 0a       	ld.w	r10,r11[0x0]
800032ee:	fe 78 30 00 	mov	r8,-53248
800032f2:	f8 c9 ff f0 	sub	r9,r12,-16
800032f6:	a5 79       	lsl	r9,0x5
800032f8:	f0 09 00 09 	add	r9,r8,r9
800032fc:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cupd= pwm_channel->cupd; // Channel update CPRDx or CDTYx according to CPD value in CMRx.
800032fe:	76 49       	ld.w	r9,r11[0x10]
80003300:	a5 7c       	lsl	r12,0x5
80003302:	18 08       	add	r8,r12
80003304:	f0 c8 fd f0 	sub	r8,r8,-528
80003308:	91 09       	st.w	r8[0x0],r9
8000330a:	5e fd       	retal	0

8000330c <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
8000330c:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80003310:	58 0c       	cp.w	r12,0
80003312:	c0 21       	brne	80003316 <pwm_init+0xa>
80003314:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80003316:	e6 18 00 01 	andh	r8,0x1,COH
8000331a:	c0 91       	brne	8000332c <pwm_init+0x20>
8000331c:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
8000331e:	fe 78 30 00 	mov	r8,-53248
80003322:	37 f9       	mov	r9,127
80003324:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003326:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80003328:	d5 03       	csrf	0x10
8000332a:	c0 68       	rjmp	80003336 <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
8000332c:	fe 78 30 00 	mov	r8,-53248
80003330:	37 f9       	mov	r9,127
80003332:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80003334:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80003336:	78 08       	ld.w	r8,r12[0x0]
80003338:	78 39       	ld.w	r9,r12[0xc]
8000333a:	a9 69       	lsl	r9,0x8
8000333c:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80003340:	78 18       	ld.w	r8,r12[0x4]
80003342:	10 49       	or	r9,r8
80003344:	78 28       	ld.w	r8,r12[0x8]
80003346:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
8000334a:	fe 78 30 00 	mov	r8,-53248
8000334e:	91 09       	st.w	r8[0x0],r9
80003350:	5e fd       	retal	0
80003352:	d7 03       	nop

80003354 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003354:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003358:	fe c0 97 58 	sub	r0,pc,-26792

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
8000335c:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003360:	d5 53       	csrf	0x15
  cp      r0, r1
80003362:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003364:	e0 61 05 30 	mov	r1,1328
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003368:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
8000336a:	c0 62       	brcc	80003376 <idata_load_loop_end>
  cp      r0, r1
8000336c:	48 92       	lddpc	r2,80003390 <udata_clear_loop_end+0x4>

8000336e <idata_load_loop>:
  brlo    idata_load_loop
8000336e:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003370:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80003372:	02 30       	cp.w	r0,r1
  cp      r0, r1
80003374:	cf d3       	brcs	8000336e <idata_load_loop>

80003376 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80003376:	e0 60 05 30 	mov	r0,1328
  mov     r2, 0
  mov     r3, 0
8000337a:	e0 61 06 b0 	mov	r1,1712
udata_clear_loop:
  st.d    r0++, r2
  cp      r0, r1
8000337e:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80003380:	c0 62       	brcc	8000338c <udata_clear_loop_end>
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003382:	30 02       	mov	r2,0
80003384:	30 03       	mov	r3,0

80003386 <udata_clear_loop>:
80003386:	a1 22       	st.d	r0++,r2
80003388:	02 30       	cp.w	r0,r1
8000338a:	cf e3       	brcs	80003386 <udata_clear_loop>

8000338c <udata_clear_loop_end>:
8000338c:	fe cf f5 b0 	sub	pc,pc,-2640
80003390:	80 07       	ld.sh	r7,r0[0x0]
80003392:	b3 e0       	*unknown*

80003394 <showClock>:
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;

  pwm_channel_init(6, &pwm_channel6);
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
 }
void showClock(int segundos,int minutos,int horas,int funcion){
80003394:	d4 31       	pushm	r0-r7,lr
80003396:	20 5d       	sub	sp,20
80003398:	50 1c       	stdsp	sp[0x4],r12
8000339a:	50 2b       	stdsp	sp[0x8],r11
8000339c:	50 0a       	stdsp	sp[0x0],r10
8000339e:	50 39       	stdsp	sp[0xc],r9
	et024006_DrawFilledRect(0,0,320,240,BLACK);
800033a0:	30 08       	mov	r8,0
800033a2:	e0 69 00 f0 	mov	r9,240
800033a6:	e0 6a 01 40 	mov	r10,320
800033aa:	10 9b       	mov	r11,r8
800033ac:	10 9c       	mov	r12,r8
800033ae:	f0 1f 01 10 	mcall	800037ec <showClock+0x458>
	//Ciculo exterior decenas
	et024006_DrawFilledCircle(50,120,50, RED,0xFF );
800033b2:	e0 68 00 ff 	mov	r8,255
800033b6:	e0 69 f8 00 	mov	r9,63488
800033ba:	33 2a       	mov	r10,50
800033bc:	37 8b       	mov	r11,120
800033be:	14 9c       	mov	r12,r10
800033c0:	f0 1f 01 0c 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,50, GREEN,0xFF );
800033c4:	e0 68 00 ff 	mov	r8,255
800033c8:	e0 69 07 e0 	mov	r9,2016
800033cc:	33 2a       	mov	r10,50
800033ce:	37 8b       	mov	r11,120
800033d0:	e0 6c 00 a0 	mov	r12,160
800033d4:	f0 1f 01 07 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,50, BLUE,0xFF );
800033d8:	e0 68 00 ff 	mov	r8,255
800033dc:	31 f9       	mov	r9,31
800033de:	33 2a       	mov	r10,50
800033e0:	37 8b       	mov	r11,120
800033e2:	e0 6c 01 0e 	mov	r12,270
800033e6:	f0 1f 01 03 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(50,120,48, BLACK,0xFF );
800033ea:	e0 68 00 ff 	mov	r8,255
800033ee:	30 09       	mov	r9,0
800033f0:	33 0a       	mov	r10,48
800033f2:	37 8b       	mov	r11,120
800033f4:	33 2c       	mov	r12,50
800033f6:	f0 1f 00 ff 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,48, BLACK,0xFF );
800033fa:	e0 68 00 ff 	mov	r8,255
800033fe:	30 09       	mov	r9,0
80003400:	33 0a       	mov	r10,48
80003402:	37 8b       	mov	r11,120
80003404:	e0 6c 00 a0 	mov	r12,160
80003408:	f0 1f 00 fa 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,48, BLACK,0xFF );
8000340c:	e0 68 00 ff 	mov	r8,255
80003410:	30 09       	mov	r9,0
80003412:	33 0a       	mov	r10,48
80003414:	37 8b       	mov	r11,120
80003416:	e0 6c 01 0e 	mov	r12,270
8000341a:	f0 1f 00 f6 	mcall	800037f0 <showClock+0x45c>
	//Circulo centro unidades
	et024006_DrawFilledCircle(50,120,36, RED,0xFF );
8000341e:	e0 68 00 ff 	mov	r8,255
80003422:	e0 69 f8 00 	mov	r9,63488
80003426:	32 4a       	mov	r10,36
80003428:	37 8b       	mov	r11,120
8000342a:	33 2c       	mov	r12,50
8000342c:	f0 1f 00 f1 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,36, GREEN,0xFF );
80003430:	e0 68 00 ff 	mov	r8,255
80003434:	e0 69 07 e0 	mov	r9,2016
80003438:	32 4a       	mov	r10,36
8000343a:	37 8b       	mov	r11,120
8000343c:	e0 6c 00 a0 	mov	r12,160
80003440:	f0 1f 00 ec 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,36, BLUE,0xFF );
80003444:	e0 68 00 ff 	mov	r8,255
80003448:	31 f9       	mov	r9,31
8000344a:	32 4a       	mov	r10,36
8000344c:	37 8b       	mov	r11,120
8000344e:	e0 6c 01 0e 	mov	r12,270
80003452:	f0 1f 00 e8 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(50,120,33, BLACK,0xFF );
80003456:	e0 68 00 ff 	mov	r8,255
8000345a:	30 09       	mov	r9,0
8000345c:	32 1a       	mov	r10,33
8000345e:	37 8b       	mov	r11,120
80003460:	33 2c       	mov	r12,50
80003462:	f0 1f 00 e4 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,33, BLACK,0xFF );
80003466:	e0 68 00 ff 	mov	r8,255
8000346a:	30 09       	mov	r9,0
8000346c:	32 1a       	mov	r10,33
8000346e:	37 8b       	mov	r11,120
80003470:	e0 6c 00 a0 	mov	r12,160
80003474:	f0 1f 00 df 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,33, BLACK,0xFF );
80003478:	e0 68 00 ff 	mov	r8,255
8000347c:	30 09       	mov	r9,0
8000347e:	32 1a       	mov	r10,33
80003480:	37 8b       	mov	r11,120
80003482:	e0 6c 01 0e 	mov	r12,270
80003486:	f0 1f 00 db 	mcall	800037f0 <showClock+0x45c>
	//Circulo interior valores de tiempo
	et024006_DrawFilledCircle(50,120,20, RED,0xFF );
8000348a:	e0 68 00 ff 	mov	r8,255
8000348e:	e0 69 f8 00 	mov	r9,63488
80003492:	31 4a       	mov	r10,20
80003494:	37 8b       	mov	r11,120
80003496:	33 2c       	mov	r12,50
80003498:	f0 1f 00 d6 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,20, GREEN,0xFF );
8000349c:	e0 68 00 ff 	mov	r8,255
800034a0:	e0 69 07 e0 	mov	r9,2016
800034a4:	31 4a       	mov	r10,20
800034a6:	37 8b       	mov	r11,120
800034a8:	e0 6c 00 a0 	mov	r12,160
800034ac:	f0 1f 00 d1 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,20, BLUE,0xFF );
800034b0:	e0 68 00 ff 	mov	r8,255
800034b4:	31 f9       	mov	r9,31
800034b6:	31 4a       	mov	r10,20
800034b8:	37 8b       	mov	r11,120
800034ba:	e0 6c 01 0e 	mov	r12,270
800034be:	f0 1f 00 cd 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(50,120,18, BLACK,0xFF );
800034c2:	e0 68 00 ff 	mov	r8,255
800034c6:	30 09       	mov	r9,0
800034c8:	31 2a       	mov	r10,18
800034ca:	37 8b       	mov	r11,120
800034cc:	33 2c       	mov	r12,50
800034ce:	f0 1f 00 c9 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(160,120,18, BLACK,0xFF );
800034d2:	e0 68 00 ff 	mov	r8,255
800034d6:	30 09       	mov	r9,0
800034d8:	31 2a       	mov	r10,18
800034da:	37 8b       	mov	r11,120
800034dc:	e0 6c 00 a0 	mov	r12,160
800034e0:	f0 1f 00 c4 	mcall	800037f0 <showClock+0x45c>
	et024006_DrawFilledCircle(270,120,18, BLACK,0xFF );
800034e4:	e0 68 00 ff 	mov	r8,255
800034e8:	30 09       	mov	r9,0
800034ea:	31 2a       	mov	r10,18
800034ec:	37 8b       	mov	r11,120
800034ee:	e0 6c 01 0e 	mov	r12,270
800034f2:	f0 1f 00 c0 	mcall	800037f0 <showClock+0x45c>
	if(horas/10==0){
800034f6:	40 09       	lddsp	r9,sp[0x0]
800034f8:	12 98       	mov	r8,r9
800034fa:	2f 78       	sub	r8,-9
800034fc:	59 28       	cp.w	r8,18
800034fe:	e0 8b 00 26 	brhi	8000354a <showClock+0x1b6>
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, BLACK,0xFF );
80003502:	e0 68 00 ff 	mov	r8,255
80003506:	30 09       	mov	r9,0
80003508:	30 3a       	mov	r10,3
8000350a:	37 8b       	mov	r11,120
8000350c:	30 7c       	mov	r12,7
8000350e:	f0 1f 00 b9 	mcall	800037f0 <showClock+0x45c>
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, BLACK,0xFF );
80003512:	e0 68 00 ff 	mov	r8,255
80003516:	30 09       	mov	r9,0
80003518:	30 3a       	mov	r10,3
8000351a:	37 8b       	mov	r11,120
8000351c:	35 dc       	mov	r12,93
8000351e:	f0 1f 00 b5 	mcall	800037f0 <showClock+0x45c>
	else{
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, RED,0xFF );
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, RED,0xFF );
	}
	
	for(int j=0;j<(horas%10);j++){
80003522:	e0 69 66 67 	mov	r9,26215
80003526:	ea 19 66 66 	orh	r9,0x6666
8000352a:	40 0a       	lddsp	r10,sp[0x0]
8000352c:	f4 09 04 48 	muls.d	r8,r10,r9
80003530:	f2 04 14 02 	asr	r4,r9,0x2
80003534:	14 98       	mov	r8,r10
80003536:	bf 58       	asr	r8,0x1f
80003538:	10 14       	sub	r4,r8
8000353a:	e8 04 00 24 	add	r4,r4,r4<<0x2
8000353e:	f4 04 01 14 	sub	r4,r10,r4<<0x1
80003542:	58 04       	cp.w	r4,0
80003544:	e0 89 00 2c 	brgt	8000359c <showClock+0x208>
80003548:	c4 08       	rjmp	800035c8 <showClock+0x234>
	et024006_DrawFilledCircle(270,120,18, BLACK,0xFF );
	if(horas/10==0){
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, BLACK,0xFF );
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, BLACK,0xFF );
	}
	else if(horas/10==1){
8000354a:	20 a9       	sub	r9,10
8000354c:	58 99       	cp.w	r9,9
8000354e:	e0 8b 00 14 	brhi	80003576 <showClock+0x1e2>
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, BLACK,0xFF );
80003552:	e0 68 00 ff 	mov	r8,255
80003556:	30 09       	mov	r9,0
80003558:	30 3a       	mov	r10,3
8000355a:	37 8b       	mov	r11,120
8000355c:	30 7c       	mov	r12,7
8000355e:	f0 1f 00 a5 	mcall	800037f0 <showClock+0x45c>
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, RED,0xFF );
80003562:	e0 68 00 ff 	mov	r8,255
80003566:	e0 69 f8 00 	mov	r9,63488
8000356a:	30 3a       	mov	r10,3
8000356c:	37 8b       	mov	r11,120
8000356e:	35 dc       	mov	r12,93
80003570:	f0 1f 00 a0 	mcall	800037f0 <showClock+0x45c>
80003574:	cd 7b       	rjmp	80003522 <showClock+0x18e>
	}
	else{
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, RED,0xFF );
80003576:	e0 68 00 ff 	mov	r8,255
8000357a:	e0 69 f8 00 	mov	r9,63488
8000357e:	30 3a       	mov	r10,3
80003580:	37 8b       	mov	r11,120
80003582:	30 7c       	mov	r12,7
80003584:	f0 1f 00 9b 	mcall	800037f0 <showClock+0x45c>
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, RED,0xFF );
80003588:	e0 68 00 ff 	mov	r8,255
8000358c:	e0 69 f8 00 	mov	r9,63488
80003590:	30 3a       	mov	r10,3
80003592:	37 8b       	mov	r11,120
80003594:	35 dc       	mov	r12,93
80003596:	f0 1f 00 97 	mcall	800037f0 <showClock+0x45c>
8000359a:	cc 4b       	rjmp	80003522 <showClock+0x18e>
8000359c:	fe f6 02 58 	ld.w	r6,pc[600]
800035a0:	fe f5 02 58 	ld.w	r5,pc[600]
800035a4:	30 07       	mov	r7,0
	}
	
	for(int j=0;j<(horas%10);j++){
		et024006_DrawFilledCircle(HorasX_unidades[j],HorasY_unidades[j],3, RED,0xFF );
800035a6:	e0 63 00 ff 	mov	r3,255
800035aa:	e0 62 f8 00 	mov	r2,63488
800035ae:	30 31       	mov	r1,3
800035b0:	0d 0b       	ld.w	r11,r6++
800035b2:	0b 0c       	ld.w	r12,r5++
800035b4:	06 98       	mov	r8,r3
800035b6:	04 99       	mov	r9,r2
800035b8:	02 9a       	mov	r10,r1
800035ba:	5c 7b       	castu.h	r11
800035bc:	5c 7c       	castu.h	r12
800035be:	f0 1f 00 8d 	mcall	800037f0 <showClock+0x45c>
	else{
		et024006_DrawFilledCircle(HorasX_decenas[0],HorasY_decenas[0],3, RED,0xFF );
		et024006_DrawFilledCircle(HorasX_decenas[1],HorasY_decenas[1],3, RED,0xFF );
	}
	
	for(int j=0;j<(horas%10);j++){
800035c2:	2f f7       	sub	r7,-1
800035c4:	08 37       	cp.w	r7,r4
800035c6:	cf 55       	brlt	800035b0 <showClock+0x21c>
		et024006_DrawFilledCircle(HorasX_unidades[j],HorasY_unidades[j],3, RED,0xFF );
	}
	
	for(int j=0;j<5;j++){
		if(j<minutos/10)
800035c8:	e0 61 66 67 	mov	r1,26215
800035cc:	ea 11 66 66 	orh	r1,0x6666
800035d0:	40 2a       	lddsp	r10,sp[0x8]
800035d2:	f4 01 04 48 	muls.d	r8,r10,r1
800035d6:	f2 02 14 02 	asr	r2,r9,0x2
800035da:	14 98       	mov	r8,r10
800035dc:	bf 58       	asr	r8,0x1f
800035de:	10 12       	sub	r2,r8
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, GREEN,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, BLACK,0xFF );	
			
			
		if(j<segundos/10)
800035e0:	40 18       	lddsp	r8,sp[0x4]
800035e2:	f0 01 04 40 	muls.d	r0,r8,r1
800035e6:	a3 41       	asr	r1,0x2
800035e8:	bf 58       	asr	r8,0x1f
800035ea:	10 11       	sub	r1,r8
800035ec:	fe f5 02 10 	ld.w	r5,pc[528]
800035f0:	fe f6 02 10 	ld.w	r6,pc[528]
800035f4:	30 07       	mov	r7,0
	
	for(int j=0;j<5;j++){
		if(j<minutos/10)
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, GREEN,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, BLACK,0xFF );	
800035f6:	e0 64 00 ff 	mov	r4,255
800035fa:	0e 90       	mov	r0,r7
800035fc:	30 33       	mov	r3,3
	for(int j=0;j<(horas%10);j++){
		et024006_DrawFilledCircle(HorasX_unidades[j],HorasY_unidades[j],3, RED,0xFF );
	}
	
	for(int j=0;j<5;j++){
		if(j<minutos/10)
800035fe:	0e 32       	cp.w	r2,r7
80003600:	e0 8a 00 0b 	brle	80003616 <showClock+0x282>
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, GREEN,0xFF );
80003604:	08 98       	mov	r8,r4
80003606:	e0 69 07 e0 	mov	r9,2016
8000360a:	06 9a       	mov	r10,r3
8000360c:	8a 9b       	ld.uh	r11,r5[0x2]
8000360e:	8c 9c       	ld.uh	r12,r6[0x2]
80003610:	f0 1f 00 78 	mcall	800037f0 <showClock+0x45c>
80003614:	c0 88       	rjmp	80003624 <showClock+0x290>
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j],MinutosY_decenas[j],3, BLACK,0xFF );	
80003616:	08 98       	mov	r8,r4
80003618:	00 99       	mov	r9,r0
8000361a:	06 9a       	mov	r10,r3
8000361c:	8a 9b       	ld.uh	r11,r5[0x2]
8000361e:	8c 9c       	ld.uh	r12,r6[0x2]
80003620:	f0 1f 00 74 	mcall	800037f0 <showClock+0x45c>
			
			
		if(j<segundos/10)
80003624:	0e 31       	cp.w	r1,r7
80003626:	e0 8a 00 0c 	brle	8000363e <showClock+0x2aa>
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLUE,0xFF );
8000362a:	6c 0c       	ld.w	r12,r6[0x0]
8000362c:	29 2c       	sub	r12,-110
8000362e:	08 98       	mov	r8,r4
80003630:	31 f9       	mov	r9,31
80003632:	06 9a       	mov	r10,r3
80003634:	8a 9b       	ld.uh	r11,r5[0x2]
80003636:	5c 7c       	castu.h	r12
80003638:	f0 1f 00 6e 	mcall	800037f0 <showClock+0x45c>
8000363c:	c0 a8       	rjmp	80003650 <showClock+0x2bc>
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLACK,0xFF );
8000363e:	6c 0c       	ld.w	r12,r6[0x0]
80003640:	29 2c       	sub	r12,-110
80003642:	08 98       	mov	r8,r4
80003644:	00 99       	mov	r9,r0
80003646:	06 9a       	mov	r10,r3
80003648:	8a 9b       	ld.uh	r11,r5[0x2]
8000364a:	5c 7c       	castu.h	r12
8000364c:	f0 1f 00 69 	mcall	800037f0 <showClock+0x45c>
	
	for(int j=0;j<(horas%10);j++){
		et024006_DrawFilledCircle(HorasX_unidades[j],HorasY_unidades[j],3, RED,0xFF );
	}
	
	for(int j=0;j<5;j++){
80003650:	2f f7       	sub	r7,-1
80003652:	2f c5       	sub	r5,-4
80003654:	2f c6       	sub	r6,-4
80003656:	58 57       	cp.w	r7,5
80003658:	cd 31       	brne	800035fe <showClock+0x26a>
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLUE,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLACK,0xFF );
	}
	for(int j=0;j<9;j++){
		if(j<minutos%10)
8000365a:	e0 61 66 67 	mov	r1,26215
8000365e:	ea 11 66 66 	orh	r1,0x6666
80003662:	40 2a       	lddsp	r10,sp[0x8]
80003664:	f4 01 04 48 	muls.d	r8,r10,r1
80003668:	f2 02 14 02 	asr	r2,r9,0x2
8000366c:	14 98       	mov	r8,r10
8000366e:	bf 58       	asr	r8,0x1f
80003670:	10 12       	sub	r2,r8
80003672:	e4 02 00 22 	add	r2,r2,r2<<0x2
80003676:	f4 02 01 12 	sub	r2,r10,r2<<0x1
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, GREEN,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, BLACK,0xFF );
			
		if(j<segundos%10)
8000367a:	40 18       	lddsp	r8,sp[0x4]
8000367c:	f0 01 04 40 	muls.d	r0,r8,r1
80003680:	a3 41       	asr	r1,0x2
80003682:	bf 58       	asr	r8,0x1f
80003684:	10 11       	sub	r1,r8
80003686:	e2 01 00 21 	add	r1,r1,r1<<0x2
8000368a:	40 1a       	lddsp	r10,sp[0x4]
8000368c:	f4 01 01 11 	sub	r1,r10,r1<<0x1
80003690:	4d d5       	lddpc	r5,80003804 <showClock+0x470>
80003692:	4d e6       	lddpc	r6,80003808 <showClock+0x474>
80003694:	30 07       	mov	r7,0
	}
	for(int j=0;j<9;j++){
		if(j<minutos%10)
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, GREEN,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, BLACK,0xFF );
80003696:	e0 64 00 ff 	mov	r4,255
8000369a:	0e 90       	mov	r0,r7
8000369c:	30 33       	mov	r3,3
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLUE,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLACK,0xFF );
	}
	for(int j=0;j<9;j++){
		if(j<minutos%10)
8000369e:	0e 32       	cp.w	r2,r7
800036a0:	e0 8a 00 0b 	brle	800036b6 <showClock+0x322>
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, GREEN,0xFF );
800036a4:	08 98       	mov	r8,r4
800036a6:	e0 69 07 e0 	mov	r9,2016
800036aa:	06 9a       	mov	r10,r3
800036ac:	8a 9b       	ld.uh	r11,r5[0x2]
800036ae:	8c 9c       	ld.uh	r12,r6[0x2]
800036b0:	f0 1f 00 50 	mcall	800037f0 <showClock+0x45c>
800036b4:	c0 88       	rjmp	800036c4 <showClock+0x330>
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j],MinutosY_unidades[j],3, BLACK,0xFF );
800036b6:	08 98       	mov	r8,r4
800036b8:	00 99       	mov	r9,r0
800036ba:	06 9a       	mov	r10,r3
800036bc:	8a 9b       	ld.uh	r11,r5[0x2]
800036be:	8c 9c       	ld.uh	r12,r6[0x2]
800036c0:	f0 1f 00 4c 	mcall	800037f0 <showClock+0x45c>
			
		if(j<segundos%10)
800036c4:	0e 31       	cp.w	r1,r7
800036c6:	e0 8a 00 0c 	brle	800036de <showClock+0x34a>
			et024006_DrawFilledCircle(MinutosX_unidades[j]+110,MinutosY_unidades[j],3, BLUE,0xFF );
800036ca:	6c 0c       	ld.w	r12,r6[0x0]
800036cc:	29 2c       	sub	r12,-110
800036ce:	08 98       	mov	r8,r4
800036d0:	31 f9       	mov	r9,31
800036d2:	06 9a       	mov	r10,r3
800036d4:	8a 9b       	ld.uh	r11,r5[0x2]
800036d6:	5c 7c       	castu.h	r12
800036d8:	f0 1f 00 46 	mcall	800037f0 <showClock+0x45c>
800036dc:	c0 a8       	rjmp	800036f0 <showClock+0x35c>
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j]+110,MinutosY_unidades[j],3, BLACK,0xFF );
800036de:	6c 0c       	ld.w	r12,r6[0x0]
800036e0:	29 2c       	sub	r12,-110
800036e2:	08 98       	mov	r8,r4
800036e4:	00 99       	mov	r9,r0
800036e6:	06 9a       	mov	r10,r3
800036e8:	8a 9b       	ld.uh	r11,r5[0x2]
800036ea:	5c 7c       	castu.h	r12
800036ec:	f0 1f 00 41 	mcall	800037f0 <showClock+0x45c>
		if(j<segundos/10)
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLUE,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_decenas[j]+110,MinutosY_decenas[j],3, BLACK,0xFF );
	}
	for(int j=0;j<9;j++){
800036f0:	2f f7       	sub	r7,-1
800036f2:	2f c5       	sub	r5,-4
800036f4:	2f c6       	sub	r6,-4
800036f6:	58 97       	cp.w	r7,9
800036f8:	cd 31       	brne	8000369e <showClock+0x30a>
			et024006_DrawFilledCircle(MinutosX_unidades[j]+110,MinutosY_unidades[j],3, BLUE,0xFF );
		else
			et024006_DrawFilledCircle(MinutosX_unidades[j]+110,MinutosY_unidades[j],3, BLACK,0xFF );
	}
	char str[2];
	sprintf(str,"%d",horas);
800036fa:	4c 55       	lddpc	r5,8000380c <showClock+0x478>
800036fc:	fa c7 ff f0 	sub	r7,sp,-16
80003700:	40 08       	lddsp	r8,sp[0x0]
80003702:	1a d8       	st.w	--sp,r8
80003704:	0a 9b       	mov	r11,r5
80003706:	0e 9c       	mov	r12,r7
80003708:	f0 1f 00 42 	mcall	80003810 <showClock+0x47c>
	et024006_PrintString(str,(const unsigned char *)&FONT8x16,45,115,RED,-1);
8000370c:	4c 26       	lddpc	r6,80003814 <showClock+0x480>
8000370e:	3f f4       	mov	r4,-1
80003710:	1a d4       	st.w	--sp,r4
80003712:	e0 68 f8 00 	mov	r8,63488
80003716:	37 39       	mov	r9,115
80003718:	32 da       	mov	r10,45
8000371a:	0c 9b       	mov	r11,r6
8000371c:	0e 9c       	mov	r12,r7
8000371e:	f0 1f 00 3f 	mcall	80003818 <showClock+0x484>
	sprintf(str,"%d",minutos);
80003722:	40 4a       	lddsp	r10,sp[0x10]
80003724:	1a da       	st.w	--sp,r10
80003726:	0a 9b       	mov	r11,r5
80003728:	0e 9c       	mov	r12,r7
8000372a:	f0 1f 00 3a 	mcall	80003810 <showClock+0x47c>
	et024006_PrintString(str,(const unsigned char *)&FONT8x16,45+110,115,GREEN,-1);
8000372e:	1a d4       	st.w	--sp,r4
80003730:	e0 68 07 e0 	mov	r8,2016
80003734:	37 39       	mov	r9,115
80003736:	e0 6a 00 9b 	mov	r10,155
8000373a:	0c 9b       	mov	r11,r6
8000373c:	0e 9c       	mov	r12,r7
8000373e:	f0 1f 00 37 	mcall	80003818 <showClock+0x484>
	sprintf(str,"%d",segundos);
80003742:	40 58       	lddsp	r8,sp[0x14]
80003744:	1a d8       	st.w	--sp,r8
80003746:	0a 9b       	mov	r11,r5
80003748:	0e 9c       	mov	r12,r7
8000374a:	f0 1f 00 32 	mcall	80003810 <showClock+0x47c>
	et024006_PrintString(str,(const unsigned char *)&FONT8x16,45+220,115,BLUE,-1);
8000374e:	1a d4       	st.w	--sp,r4
80003750:	31 f8       	mov	r8,31
80003752:	37 39       	mov	r9,115
80003754:	e0 6a 01 09 	mov	r10,265
80003758:	0c 9b       	mov	r11,r6
8000375a:	0e 9c       	mov	r12,r7
8000375c:	f0 1f 00 2f 	mcall	80003818 <showClock+0x484>
	
	if(funcion==0)
80003760:	2f ad       	sub	sp,-24
80003762:	40 3a       	lddsp	r10,sp[0xc]
80003764:	58 0a       	cp.w	r10,0
80003766:	c0 e1       	brne	80003782 <showClock+0x3ee>
		et024006_PrintString("Reloj principal",(const unsigned char *)&FONT8x16,45+110,220,WHITE,-1);
80003768:	1a d4       	st.w	--sp,r4
8000376a:	e0 68 ff ff 	mov	r8,65535
8000376e:	e0 69 00 dc 	mov	r9,220
80003772:	e0 6a 00 9b 	mov	r10,155
80003776:	0c 9b       	mov	r11,r6
80003778:	4a 9c       	lddpc	r12,8000381c <showClock+0x488>
8000377a:	f0 1f 00 28 	mcall	80003818 <showClock+0x484>
8000377e:	2f fd       	sub	sp,-4
80003780:	c3 38       	rjmp	800037e6 <showClock+0x452>
	else if(funcion==1)
80003782:	40 38       	lddsp	r8,sp[0xc]
80003784:	58 18       	cp.w	r8,1
80003786:	c0 f1       	brne	800037a4 <showClock+0x410>
		et024006_PrintString("Ajuste de hora",(const unsigned char *)&FONT8x16,45+110,220,WHITE,-1);
80003788:	3f f8       	mov	r8,-1
8000378a:	1a d8       	st.w	--sp,r8
8000378c:	e0 68 ff ff 	mov	r8,65535
80003790:	e0 69 00 dc 	mov	r9,220
80003794:	e0 6a 00 9b 	mov	r10,155
80003798:	0c 9b       	mov	r11,r6
8000379a:	4a 2c       	lddpc	r12,80003820 <showClock+0x48c>
8000379c:	f0 1f 00 1f 	mcall	80003818 <showClock+0x484>
800037a0:	2f fd       	sub	sp,-4
800037a2:	c2 28       	rjmp	800037e6 <showClock+0x452>
	else if(funcion==2)
800037a4:	40 3a       	lddsp	r10,sp[0xc]
800037a6:	58 2a       	cp.w	r10,2
800037a8:	c0 f1       	brne	800037c6 <showClock+0x432>
		et024006_PrintString("Ajuste de alarma",(const unsigned char *)&FONT8x16,45+110,220,WHITE,-1);	
800037aa:	3f f8       	mov	r8,-1
800037ac:	1a d8       	st.w	--sp,r8
800037ae:	e0 68 ff ff 	mov	r8,65535
800037b2:	e0 69 00 dc 	mov	r9,220
800037b6:	e0 6a 00 9b 	mov	r10,155
800037ba:	0c 9b       	mov	r11,r6
800037bc:	49 ac       	lddpc	r12,80003824 <showClock+0x490>
800037be:	f0 1f 00 17 	mcall	80003818 <showClock+0x484>
800037c2:	2f fd       	sub	sp,-4
800037c4:	c1 18       	rjmp	800037e6 <showClock+0x452>
	else if(funcion==3)
800037c6:	40 38       	lddsp	r8,sp[0xc]
800037c8:	58 38       	cp.w	r8,3
800037ca:	c0 e1       	brne	800037e6 <showClock+0x452>
	et024006_PrintString("Cronometro",(const unsigned char *)&FONT8x16,45+110,220,WHITE,-1);
800037cc:	3f f8       	mov	r8,-1
800037ce:	1a d8       	st.w	--sp,r8
800037d0:	e0 68 ff ff 	mov	r8,65535
800037d4:	e0 69 00 dc 	mov	r9,220
800037d8:	e0 6a 00 9b 	mov	r10,155
800037dc:	0c 9b       	mov	r11,r6
800037de:	49 3c       	lddpc	r12,80003828 <showClock+0x494>
800037e0:	f0 1f 00 0e 	mcall	80003818 <showClock+0x484>
800037e4:	2f fd       	sub	sp,-4
800037e6:	2f bd       	sub	sp,-20
800037e8:	d8 32       	popm	r0-r7,pc
800037ea:	00 00       	add	r0,r0
800037ec:	80 00       	ld.sh	r0,r0[0x0]
800037ee:	26 50       	sub	r0,101
800037f0:	80 00       	ld.sh	r0,r0[0x0]
800037f2:	26 ac       	sub	r12,106
800037f4:	80 07       	ld.sh	r7,r0[0x0]
800037f6:	ad 94       	lsr	r4,0xd
800037f8:	80 07       	ld.sh	r7,r0[0x0]
800037fa:	ad 5c       	asr	r12,0xd
800037fc:	80 07       	ld.sh	r7,r0[0x0]
800037fe:	ad 80       	lsr	r0,0xc
80003800:	80 07       	ld.sh	r7,r0[0x0]
80003802:	ae 44       	st.h	r7[0x8],r4
80003804:	80 07       	ld.sh	r7,r0[0x0]
80003806:	ae 20       	st.h	r7[0x4],r0
80003808:	80 07       	ld.sh	r7,r0[0x0]
8000380a:	ad fc       	*unknown*
8000380c:	80 07       	ld.sh	r7,r0[0x0]
8000380e:	ad b8       	sbr	r8,0xd
80003810:	80 00       	ld.sh	r0,r0[0x0]
80003812:	44 c8       	lddsp	r8,sp[0x130]
80003814:	80 07       	ld.sh	r7,r0[0x0]
80003816:	a6 00       	st.h	r3[0x0],r0
80003818:	80 00       	ld.sh	r0,r0[0x0]
8000381a:	23 d4       	sub	r4,61
8000381c:	80 07       	ld.sh	r7,r0[0x0]
8000381e:	ad bc       	sbr	r12,0xd
80003820:	80 07       	ld.sh	r7,r0[0x0]
80003822:	ad cc       	cbr	r12,0xc
80003824:	80 07       	ld.sh	r7,r0[0x0]
80003826:	ad dc       	cbr	r12,0xd
80003828:	80 07       	ld.sh	r7,r0[0x0]
8000382a:	ad f0       	*unknown*

8000382c <teclas_isr>:
	while(1){
	}
	
}
__attribute__ ((__interrupt__))
void teclas_isr(void){
8000382c:	d4 01       	pushm	lr
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_UP)==1){
8000382e:	33 6c       	mov	r12,54
80003830:	f0 1f 01 51 	mcall	80003d74 <teclas_isr+0x548>
80003834:	e0 80 00 a7 	breq	80003982 <teclas_isr+0x156>
		if (funcion==1){
80003838:	fe f8 05 40 	ld.w	r8,pc[1344]
8000383c:	70 08       	ld.w	r8,r8[0x0]
8000383e:	58 18       	cp.w	r8,1
80003840:	c4 41       	brne	800038c8 <teclas_isr+0x9c>
			if(reloj_ajuste==2)
80003842:	fe f8 05 3a 	ld.w	r8,pc[1338]
80003846:	70 08       	ld.w	r8,r8[0x0]
80003848:	58 28       	cp.w	r8,2
8000384a:	c0 71       	brne	80003858 <teclas_isr+0x2c>
				reloj_segundos_ajuste++;
8000384c:	fe f8 05 34 	ld.w	r8,pc[1332]
80003850:	70 09       	ld.w	r9,r8[0x0]
80003852:	2f f9       	sub	r9,-1
80003854:	91 09       	st.w	r8[0x0],r9
80003856:	c1 08       	rjmp	80003876 <teclas_isr+0x4a>
			else if(reloj_ajuste==1)
80003858:	58 18       	cp.w	r8,1
8000385a:	c0 71       	brne	80003868 <teclas_isr+0x3c>
				reloj_minutos_ajuste++;
8000385c:	fe f8 05 28 	ld.w	r8,pc[1320]
80003860:	70 09       	ld.w	r9,r8[0x0]
80003862:	2f f9       	sub	r9,-1
80003864:	91 09       	st.w	r8[0x0],r9
80003866:	c0 88       	rjmp	80003876 <teclas_isr+0x4a>
			else if(reloj_ajuste==0)
80003868:	58 08       	cp.w	r8,0
8000386a:	c0 61       	brne	80003876 <teclas_isr+0x4a>
				reloj_horas_ajuste++;
8000386c:	fe f8 05 1c 	ld.w	r8,pc[1308]
80003870:	70 09       	ld.w	r9,r8[0x0]
80003872:	2f f9       	sub	r9,-1
80003874:	91 09       	st.w	r8[0x0],r9
					
			if(reloj_segundos_ajuste==60){
80003876:	fe f8 05 0a 	ld.w	r8,pc[1290]
8000387a:	70 08       	ld.w	r8,r8[0x0]
8000387c:	e0 48 00 3c 	cp.w	r8,60
80003880:	c0 51       	brne	8000388a <teclas_isr+0x5e>
				reloj_segundos_ajuste=0;
80003882:	30 09       	mov	r9,0
80003884:	fe f8 04 fc 	ld.w	r8,pc[1276]
80003888:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_minutos_ajuste==60){
8000388a:	fe f8 04 fa 	ld.w	r8,pc[1274]
8000388e:	70 08       	ld.w	r8,r8[0x0]
80003890:	e0 48 00 3c 	cp.w	r8,60
80003894:	c0 51       	brne	8000389e <teclas_isr+0x72>
				reloj_minutos_ajuste=0;
80003896:	30 09       	mov	r9,0
80003898:	fe f8 04 ec 	ld.w	r8,pc[1260]
8000389c:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_horas_ajuste==24){
8000389e:	fe f8 04 ea 	ld.w	r8,pc[1258]
800038a2:	70 08       	ld.w	r8,r8[0x0]
800038a4:	59 88       	cp.w	r8,24
800038a6:	c0 51       	brne	800038b0 <teclas_isr+0x84>
				reloj_horas_ajuste=0;
800038a8:	30 09       	mov	r9,0
800038aa:	fe f8 04 de 	ld.w	r8,pc[1246]
800038ae:	91 09       	st.w	r8[0x0],r9
			}
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);
800038b0:	30 19       	mov	r9,1
800038b2:	fe f8 04 d6 	ld.w	r8,pc[1238]
800038b6:	70 0a       	ld.w	r10,r8[0x0]
800038b8:	fe f8 04 cc 	ld.w	r8,pc[1228]
800038bc:	70 0b       	ld.w	r11,r8[0x0]
800038be:	fe f8 04 c2 	ld.w	r8,pc[1218]
800038c2:	70 0c       	ld.w	r12,r8[0x0]
800038c4:	f0 1f 01 32 	mcall	80003d8c <teclas_isr+0x560>
		}
		if (funcion==2){
800038c8:	fe f8 04 b0 	ld.w	r8,pc[1200]
800038cc:	70 08       	ld.w	r8,r8[0x0]
800038ce:	58 28       	cp.w	r8,2
800038d0:	c4 41       	brne	80003958 <teclas_isr+0x12c>
			if(reloj_alarma==2)
800038d2:	fe f8 04 be 	ld.w	r8,pc[1214]
800038d6:	70 08       	ld.w	r8,r8[0x0]
800038d8:	58 28       	cp.w	r8,2
800038da:	c0 71       	brne	800038e8 <teclas_isr+0xbc>
			reloj_segundos_alarma++;
800038dc:	fe f8 04 b8 	ld.w	r8,pc[1208]
800038e0:	70 09       	ld.w	r9,r8[0x0]
800038e2:	2f f9       	sub	r9,-1
800038e4:	91 09       	st.w	r8[0x0],r9
800038e6:	c1 08       	rjmp	80003906 <teclas_isr+0xda>
			else if(reloj_alarma==1)
800038e8:	58 18       	cp.w	r8,1
800038ea:	c0 71       	brne	800038f8 <teclas_isr+0xcc>
			reloj_minutos_alarma++;
800038ec:	fe f8 04 ac 	ld.w	r8,pc[1196]
800038f0:	70 09       	ld.w	r9,r8[0x0]
800038f2:	2f f9       	sub	r9,-1
800038f4:	91 09       	st.w	r8[0x0],r9
800038f6:	c0 88       	rjmp	80003906 <teclas_isr+0xda>
			else if(reloj_alarma==0)
800038f8:	58 08       	cp.w	r8,0
800038fa:	c0 61       	brne	80003906 <teclas_isr+0xda>
			reloj_horas_alarma++;
800038fc:	fe f8 04 a0 	ld.w	r8,pc[1184]
80003900:	70 09       	ld.w	r9,r8[0x0]
80003902:	2f f9       	sub	r9,-1
80003904:	91 09       	st.w	r8[0x0],r9
					
			if(reloj_segundos_alarma==60){
80003906:	fe f8 04 8e 	ld.w	r8,pc[1166]
8000390a:	70 08       	ld.w	r8,r8[0x0]
8000390c:	e0 48 00 3c 	cp.w	r8,60
80003910:	c0 51       	brne	8000391a <teclas_isr+0xee>
				reloj_segundos_alarma=0;
80003912:	30 09       	mov	r9,0
80003914:	fe f8 04 80 	ld.w	r8,pc[1152]
80003918:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_minutos_alarma==60){
8000391a:	fe f8 04 7e 	ld.w	r8,pc[1150]
8000391e:	70 08       	ld.w	r8,r8[0x0]
80003920:	e0 48 00 3c 	cp.w	r8,60
80003924:	c0 51       	brne	8000392e <teclas_isr+0x102>
				reloj_minutos_alarma=0;
80003926:	30 09       	mov	r9,0
80003928:	fe f8 04 70 	ld.w	r8,pc[1136]
8000392c:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_horas_alarma==24){
8000392e:	fe f8 04 6e 	ld.w	r8,pc[1134]
80003932:	70 08       	ld.w	r8,r8[0x0]
80003934:	59 88       	cp.w	r8,24
80003936:	c0 51       	brne	80003940 <teclas_isr+0x114>
				reloj_horas_alarma=0;
80003938:	30 09       	mov	r9,0
8000393a:	fe f8 04 62 	ld.w	r8,pc[1122]
8000393e:	91 09       	st.w	r8[0x0],r9
			}
			showClock(reloj_segundos_alarma,reloj_minutos_alarma,reloj_horas_alarma,2);
80003940:	30 29       	mov	r9,2
80003942:	fe f8 04 5a 	ld.w	r8,pc[1114]
80003946:	70 0a       	ld.w	r10,r8[0x0]
80003948:	fe f8 04 50 	ld.w	r8,pc[1104]
8000394c:	70 0b       	ld.w	r11,r8[0x0]
8000394e:	fe f8 04 46 	ld.w	r8,pc[1094]
80003952:	70 0c       	ld.w	r12,r8[0x0]
80003954:	f0 1f 01 0e 	mcall	80003d8c <teclas_isr+0x560>
		}
		if (funcion==3){
80003958:	fe f8 04 20 	ld.w	r8,pc[1056]
8000395c:	70 08       	ld.w	r8,r8[0x0]
8000395e:	58 38       	cp.w	r8,3
80003960:	c0 51       	brne	8000396a <teclas_isr+0x13e>
			estado_reloj_cronometro=0;
80003962:	30 09       	mov	r9,0
80003964:	fe f8 04 3c 	ld.w	r8,pc[1084]
80003968:	91 09       	st.w	r8[0x0],r9
		}
		if(alarma_activa_controlOFF==0b11){
8000396a:	fe f8 04 3a 	ld.w	r8,pc[1082]
8000396e:	70 08       	ld.w	r8,r8[0x0]
80003970:	58 38       	cp.w	r8,3
80003972:	c0 81       	brne	80003982 <teclas_isr+0x156>
			alarma_activa_controlOFF=0b00;
80003974:	30 09       	mov	r9,0
80003976:	fe f8 04 2e 	ld.w	r8,pc[1070]
8000397a:	91 09       	st.w	r8[0x0],r9
			gpio_set_gpio_pin(LED1_GPIO);
8000397c:	33 cc       	mov	r12,60
8000397e:	f0 1f 01 0b 	mcall	80003da8 <teclas_isr+0x57c>
		}
	}
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_DOWN)==1){
80003982:	33 7c       	mov	r12,55
80003984:	f0 1f 00 fc 	mcall	80003d74 <teclas_isr+0x548>
80003988:	e0 80 00 c9 	breq	80003b1a <teclas_isr+0x2ee>
		if (funcion==1){
8000398c:	fe f8 03 ec 	ld.w	r8,pc[1004]
80003990:	70 08       	ld.w	r8,r8[0x0]
80003992:	58 18       	cp.w	r8,1
80003994:	c4 f1       	brne	80003a32 <teclas_isr+0x206>
			if(reloj_ajuste==0 && reloj_horas_ajuste>0)
80003996:	fe f8 03 e6 	ld.w	r8,pc[998]
8000399a:	70 08       	ld.w	r8,r8[0x0]
8000399c:	58 08       	cp.w	r8,0
8000399e:	c1 21       	brne	800039c2 <teclas_isr+0x196>
800039a0:	fe f8 03 e8 	ld.w	r8,pc[1000]
800039a4:	70 08       	ld.w	r8,r8[0x0]
800039a6:	58 08       	cp.w	r8,0
800039a8:	e0 8a 00 07 	brle	800039b6 <teclas_isr+0x18a>
				reloj_horas_ajuste--;
800039ac:	20 18       	sub	r8,1
800039ae:	fe f9 03 da 	ld.w	r9,pc[986]
800039b2:	93 08       	st.w	r9[0x0],r8
			gpio_set_gpio_pin(LED1_GPIO);
		}
	}
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_DOWN)==1){
		if (funcion==1){
			if(reloj_ajuste==0 && reloj_horas_ajuste>0)
800039b4:	c0 78       	rjmp	800039c2 <teclas_isr+0x196>
				reloj_horas_ajuste--;
			else if (reloj_ajuste==0 && reloj_horas_ajuste==0)
800039b6:	58 08       	cp.w	r8,0
800039b8:	c0 51       	brne	800039c2 <teclas_isr+0x196>
				reloj_horas_ajuste=23;
800039ba:	31 79       	mov	r9,23
800039bc:	fe f8 03 cc 	ld.w	r8,pc[972]
800039c0:	91 09       	st.w	r8[0x0],r9
			if(reloj_ajuste==1 && reloj_minutos_ajuste>0)
800039c2:	fe f8 03 ba 	ld.w	r8,pc[954]
800039c6:	70 08       	ld.w	r8,r8[0x0]
800039c8:	58 18       	cp.w	r8,1
800039ca:	c1 21       	brne	800039ee <teclas_isr+0x1c2>
800039cc:	fe f8 03 b8 	ld.w	r8,pc[952]
800039d0:	70 08       	ld.w	r8,r8[0x0]
800039d2:	58 08       	cp.w	r8,0
800039d4:	e0 8a 00 07 	brle	800039e2 <teclas_isr+0x1b6>
				reloj_minutos_ajuste--;
800039d8:	20 18       	sub	r8,1
800039da:	fe f9 03 aa 	ld.w	r9,pc[938]
800039de:	93 08       	st.w	r9[0x0],r8
		if (funcion==1){
			if(reloj_ajuste==0 && reloj_horas_ajuste>0)
				reloj_horas_ajuste--;
			else if (reloj_ajuste==0 && reloj_horas_ajuste==0)
				reloj_horas_ajuste=23;
			if(reloj_ajuste==1 && reloj_minutos_ajuste>0)
800039e0:	c0 78       	rjmp	800039ee <teclas_isr+0x1c2>
				reloj_minutos_ajuste--;
			else if (reloj_ajuste==1 && reloj_minutos_ajuste==0)
800039e2:	58 08       	cp.w	r8,0
800039e4:	c0 51       	brne	800039ee <teclas_isr+0x1c2>
				reloj_minutos_ajuste=59;
800039e6:	33 b9       	mov	r9,59
800039e8:	fe f8 03 9c 	ld.w	r8,pc[924]
800039ec:	91 09       	st.w	r8[0x0],r9
			if(reloj_ajuste==2 && reloj_segundos_ajuste>0)
800039ee:	fe f8 03 8e 	ld.w	r8,pc[910]
800039f2:	70 08       	ld.w	r8,r8[0x0]
800039f4:	58 28       	cp.w	r8,2
800039f6:	c1 21       	brne	80003a1a <teclas_isr+0x1ee>
800039f8:	fe f8 03 88 	ld.w	r8,pc[904]
800039fc:	70 08       	ld.w	r8,r8[0x0]
800039fe:	58 08       	cp.w	r8,0
80003a00:	e0 8a 00 07 	brle	80003a0e <teclas_isr+0x1e2>
				reloj_segundos_ajuste--;
80003a04:	20 18       	sub	r8,1
80003a06:	fe f9 03 7a 	ld.w	r9,pc[890]
80003a0a:	93 08       	st.w	r9[0x0],r8
				reloj_horas_ajuste=23;
			if(reloj_ajuste==1 && reloj_minutos_ajuste>0)
				reloj_minutos_ajuste--;
			else if (reloj_ajuste==1 && reloj_minutos_ajuste==0)
				reloj_minutos_ajuste=59;
			if(reloj_ajuste==2 && reloj_segundos_ajuste>0)
80003a0c:	c0 78       	rjmp	80003a1a <teclas_isr+0x1ee>
				reloj_segundos_ajuste--;
			else if (reloj_ajuste==2 && reloj_segundos_ajuste==0)
80003a0e:	58 08       	cp.w	r8,0
80003a10:	c0 51       	brne	80003a1a <teclas_isr+0x1ee>
				reloj_segundos_ajuste=59;
80003a12:	33 b9       	mov	r9,59
80003a14:	fe f8 03 6c 	ld.w	r8,pc[876]
80003a18:	91 09       	st.w	r8[0x0],r9
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);			
80003a1a:	30 19       	mov	r9,1
80003a1c:	fe f8 03 6c 	ld.w	r8,pc[876]
80003a20:	70 0a       	ld.w	r10,r8[0x0]
80003a22:	fe f8 03 62 	ld.w	r8,pc[866]
80003a26:	70 0b       	ld.w	r11,r8[0x0]
80003a28:	fe f8 03 58 	ld.w	r8,pc[856]
80003a2c:	70 0c       	ld.w	r12,r8[0x0]
80003a2e:	f0 1f 00 d8 	mcall	80003d8c <teclas_isr+0x560>
		}
		if (funcion==2){
80003a32:	fe f8 03 46 	ld.w	r8,pc[838]
80003a36:	70 08       	ld.w	r8,r8[0x0]
80003a38:	58 28       	cp.w	r8,2
80003a3a:	c4 f1       	brne	80003ad8 <teclas_isr+0x2ac>
			if(reloj_alarma==0 && reloj_horas_alarma>0)
80003a3c:	fe f8 03 54 	ld.w	r8,pc[852]
80003a40:	70 08       	ld.w	r8,r8[0x0]
80003a42:	58 08       	cp.w	r8,0
80003a44:	c1 21       	brne	80003a68 <teclas_isr+0x23c>
80003a46:	fe f8 03 56 	ld.w	r8,pc[854]
80003a4a:	70 08       	ld.w	r8,r8[0x0]
80003a4c:	58 08       	cp.w	r8,0
80003a4e:	e0 8a 00 07 	brle	80003a5c <teclas_isr+0x230>
			reloj_horas_alarma--;
80003a52:	20 18       	sub	r8,1
80003a54:	fe f9 03 48 	ld.w	r9,pc[840]
80003a58:	93 08       	st.w	r9[0x0],r8
			else if (reloj_ajuste==2 && reloj_segundos_ajuste==0)
				reloj_segundos_ajuste=59;
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);			
		}
		if (funcion==2){
			if(reloj_alarma==0 && reloj_horas_alarma>0)
80003a5a:	c0 78       	rjmp	80003a68 <teclas_isr+0x23c>
			reloj_horas_alarma--;
			else if (reloj_alarma==0 && reloj_horas_alarma==0)
80003a5c:	58 08       	cp.w	r8,0
80003a5e:	c0 51       	brne	80003a68 <teclas_isr+0x23c>
			reloj_horas_alarma=23;
80003a60:	31 79       	mov	r9,23
80003a62:	fe f8 03 3a 	ld.w	r8,pc[826]
80003a66:	91 09       	st.w	r8[0x0],r9
			if(reloj_alarma==1 && reloj_minutos_alarma>0)
80003a68:	fe f8 03 28 	ld.w	r8,pc[808]
80003a6c:	70 08       	ld.w	r8,r8[0x0]
80003a6e:	58 18       	cp.w	r8,1
80003a70:	c1 21       	brne	80003a94 <teclas_isr+0x268>
80003a72:	fe f8 03 26 	ld.w	r8,pc[806]
80003a76:	70 08       	ld.w	r8,r8[0x0]
80003a78:	58 08       	cp.w	r8,0
80003a7a:	e0 8a 00 07 	brle	80003a88 <teclas_isr+0x25c>
			reloj_minutos_alarma--;
80003a7e:	20 18       	sub	r8,1
80003a80:	fe f9 03 18 	ld.w	r9,pc[792]
80003a84:	93 08       	st.w	r9[0x0],r8
		if (funcion==2){
			if(reloj_alarma==0 && reloj_horas_alarma>0)
			reloj_horas_alarma--;
			else if (reloj_alarma==0 && reloj_horas_alarma==0)
			reloj_horas_alarma=23;
			if(reloj_alarma==1 && reloj_minutos_alarma>0)
80003a86:	c0 78       	rjmp	80003a94 <teclas_isr+0x268>
			reloj_minutos_alarma--;
			else if (reloj_alarma==1 && reloj_minutos_alarma==0)
80003a88:	58 08       	cp.w	r8,0
80003a8a:	c0 51       	brne	80003a94 <teclas_isr+0x268>
			reloj_minutos_alarma=59;
80003a8c:	33 b9       	mov	r9,59
80003a8e:	fe f8 03 0a 	ld.w	r8,pc[778]
80003a92:	91 09       	st.w	r8[0x0],r9
			if(reloj_alarma==2 && reloj_segundos_alarma>0)
80003a94:	fe f8 02 fc 	ld.w	r8,pc[764]
80003a98:	70 08       	ld.w	r8,r8[0x0]
80003a9a:	58 28       	cp.w	r8,2
80003a9c:	c1 21       	brne	80003ac0 <teclas_isr+0x294>
80003a9e:	fe f8 02 f6 	ld.w	r8,pc[758]
80003aa2:	70 08       	ld.w	r8,r8[0x0]
80003aa4:	58 08       	cp.w	r8,0
80003aa6:	e0 8a 00 07 	brle	80003ab4 <teclas_isr+0x288>
			reloj_segundos_alarma--;
80003aaa:	20 18       	sub	r8,1
80003aac:	fe f9 02 e8 	ld.w	r9,pc[744]
80003ab0:	93 08       	st.w	r9[0x0],r8
			reloj_horas_alarma=23;
			if(reloj_alarma==1 && reloj_minutos_alarma>0)
			reloj_minutos_alarma--;
			else if (reloj_alarma==1 && reloj_minutos_alarma==0)
			reloj_minutos_alarma=59;
			if(reloj_alarma==2 && reloj_segundos_alarma>0)
80003ab2:	c0 78       	rjmp	80003ac0 <teclas_isr+0x294>
			reloj_segundos_alarma--;
			else if (reloj_alarma==2 && reloj_segundos_alarma==0)
80003ab4:	58 08       	cp.w	r8,0
80003ab6:	c0 51       	brne	80003ac0 <teclas_isr+0x294>
			reloj_segundos_alarma=59;
80003ab8:	33 b9       	mov	r9,59
80003aba:	fe f8 02 da 	ld.w	r8,pc[730]
80003abe:	91 09       	st.w	r8[0x0],r9
			showClock(reloj_segundos_alarma,reloj_minutos_alarma,reloj_horas_alarma,2);
80003ac0:	30 29       	mov	r9,2
80003ac2:	fe f8 02 da 	ld.w	r8,pc[730]
80003ac6:	70 0a       	ld.w	r10,r8[0x0]
80003ac8:	fe f8 02 d0 	ld.w	r8,pc[720]
80003acc:	70 0b       	ld.w	r11,r8[0x0]
80003ace:	fe f8 02 c6 	ld.w	r8,pc[710]
80003ad2:	70 0c       	ld.w	r12,r8[0x0]
80003ad4:	f0 1f 00 ae 	mcall	80003d8c <teclas_isr+0x560>
		}
		if (funcion==3){
80003ad8:	fe f8 02 a0 	ld.w	r8,pc[672]
80003adc:	70 08       	ld.w	r8,r8[0x0]
80003ade:	58 38       	cp.w	r8,3
80003ae0:	c1 11       	brne	80003b02 <teclas_isr+0x2d6>
			showClock(reloj_segundos_cronometro,reloj_minutos_cronometro,reloj_horas_cronometro,3);
80003ae2:	30 39       	mov	r9,3
80003ae4:	fe f8 02 c8 	ld.w	r8,pc[712]
80003ae8:	70 0a       	ld.w	r10,r8[0x0]
80003aea:	fe f8 02 c6 	ld.w	r8,pc[710]
80003aee:	70 0b       	ld.w	r11,r8[0x0]
80003af0:	fe f8 02 c4 	ld.w	r8,pc[708]
80003af4:	70 0c       	ld.w	r12,r8[0x0]
80003af6:	f0 1f 00 a6 	mcall	80003d8c <teclas_isr+0x560>
			estado_reloj_cronometro=1;
80003afa:	30 19       	mov	r9,1
80003afc:	fe f8 02 a4 	ld.w	r8,pc[676]
80003b00:	91 09       	st.w	r8[0x0],r9
		}
		if(alarma_activa_controlOFF==0b11){
80003b02:	fe f8 02 a2 	ld.w	r8,pc[674]
80003b06:	70 08       	ld.w	r8,r8[0x0]
80003b08:	58 38       	cp.w	r8,3
80003b0a:	c0 81       	brne	80003b1a <teclas_isr+0x2ee>
			alarma_activa_controlOFF=0b00;
80003b0c:	30 09       	mov	r9,0
80003b0e:	fe f8 02 96 	ld.w	r8,pc[662]
80003b12:	91 09       	st.w	r8[0x0],r9
			gpio_set_gpio_pin(LED1_GPIO);
80003b14:	33 cc       	mov	r12,60
80003b16:	f0 1f 00 a5 	mcall	80003da8 <teclas_isr+0x57c>
		}
	}
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_LEFT)==1){
80003b1a:	33 9c       	mov	r12,57
80003b1c:	f0 1f 00 96 	mcall	80003d74 <teclas_isr+0x548>
80003b20:	c4 c0       	breq	80003bb8 <teclas_isr+0x38c>
		if(funcion==1){
80003b22:	fe f8 02 56 	ld.w	r8,pc[598]
80003b26:	70 08       	ld.w	r8,r8[0x0]
80003b28:	58 18       	cp.w	r8,1
80003b2a:	c1 01       	brne	80003b4a <teclas_isr+0x31e>
			if(reloj_ajuste>0)
80003b2c:	fe f8 02 50 	ld.w	r8,pc[592]
80003b30:	70 08       	ld.w	r8,r8[0x0]
80003b32:	58 08       	cp.w	r8,0
80003b34:	e0 8a 00 07 	brle	80003b42 <teclas_isr+0x316>
				reloj_ajuste--;
80003b38:	20 18       	sub	r8,1
80003b3a:	fe f9 02 42 	ld.w	r9,pc[578]
80003b3e:	93 08       	st.w	r9[0x0],r8
80003b40:	c0 58       	rjmp	80003b4a <teclas_isr+0x31e>
			else
				reloj_ajuste=2;
80003b42:	30 29       	mov	r9,2
80003b44:	fe f8 02 38 	ld.w	r8,pc[568]
80003b48:	91 09       	st.w	r8[0x0],r9
		}
		if(funcion==2){
80003b4a:	fe f8 02 2e 	ld.w	r8,pc[558]
80003b4e:	70 08       	ld.w	r8,r8[0x0]
80003b50:	58 28       	cp.w	r8,2
80003b52:	c1 01       	brne	80003b72 <teclas_isr+0x346>
			if(reloj_alarma>0)
80003b54:	fe f8 02 3c 	ld.w	r8,pc[572]
80003b58:	70 08       	ld.w	r8,r8[0x0]
80003b5a:	58 08       	cp.w	r8,0
80003b5c:	e0 8a 00 07 	brle	80003b6a <teclas_isr+0x33e>
				reloj_alarma--;
80003b60:	20 18       	sub	r8,1
80003b62:	fe f9 02 2e 	ld.w	r9,pc[558]
80003b66:	93 08       	st.w	r9[0x0],r8
80003b68:	c0 58       	rjmp	80003b72 <teclas_isr+0x346>
			else
				reloj_alarma=2;
80003b6a:	30 29       	mov	r9,2
80003b6c:	fe f8 02 24 	ld.w	r8,pc[548]
80003b70:	91 09       	st.w	r8[0x0],r9
		}
		if (funcion==3){
80003b72:	fe f8 02 06 	ld.w	r8,pc[518]
80003b76:	70 08       	ld.w	r8,r8[0x0]
80003b78:	58 38       	cp.w	r8,3
80003b7a:	c1 41       	brne	80003ba2 <teclas_isr+0x376>
			estado_reloj_cronometro=2;
80003b7c:	30 29       	mov	r9,2
80003b7e:	fe f8 02 22 	ld.w	r8,pc[546]
80003b82:	91 09       	st.w	r8[0x0],r9
			reloj_segundos_cronometro=0;
80003b84:	30 0c       	mov	r12,0
80003b86:	fe f8 02 2e 	ld.w	r8,pc[558]
80003b8a:	91 0c       	st.w	r8[0x0],r12
			reloj_minutos_cronometro=0;
80003b8c:	fe f8 02 24 	ld.w	r8,pc[548]
80003b90:	91 0c       	st.w	r8[0x0],r12
			reloj_horas_cronometro=0;
80003b92:	fe f8 02 1a 	ld.w	r8,pc[538]
80003b96:	91 0c       	st.w	r8[0x0],r12
			showClock(reloj_segundos_cronometro,reloj_minutos_cronometro,reloj_horas_cronometro,3);
80003b98:	30 39       	mov	r9,3
80003b9a:	18 9a       	mov	r10,r12
80003b9c:	18 9b       	mov	r11,r12
80003b9e:	f0 1f 00 7c 	mcall	80003d8c <teclas_isr+0x560>
		}
		if(alarma_activa_controlOFF==0b11){
80003ba2:	fe f8 02 02 	ld.w	r8,pc[514]
80003ba6:	70 08       	ld.w	r8,r8[0x0]
80003ba8:	58 38       	cp.w	r8,3
80003baa:	c0 71       	brne	80003bb8 <teclas_isr+0x38c>
			alarma_activa_controlOFF=0b00;
80003bac:	30 09       	mov	r9,0
80003bae:	4f e8       	lddpc	r8,80003da4 <teclas_isr+0x578>
80003bb0:	91 09       	st.w	r8[0x0],r9
			gpio_set_gpio_pin(LED1_GPIO);
80003bb2:	33 cc       	mov	r12,60
80003bb4:	f0 1f 00 7d 	mcall	80003da8 <teclas_isr+0x57c>
		}
	}
	if (gpio_get_pin_value(QT1081_TOUCH_SENSOR_RIGHT)==1){
80003bb8:	33 8c       	mov	r12,56
80003bba:	f0 1f 00 6f 	mcall	80003d74 <teclas_isr+0x548>
80003bbe:	e0 80 00 91 	breq	80003ce0 <teclas_isr+0x4b4>
		funcion++;
80003bc2:	4e e9       	lddpc	r9,80003d78 <teclas_isr+0x54c>
80003bc4:	72 08       	ld.w	r8,r9[0x0]
80003bc6:	2f f8       	sub	r8,-1
80003bc8:	93 08       	st.w	r9[0x0],r8
		if(funcion==1){
80003bca:	58 18       	cp.w	r8,1
80003bcc:	c0 b1       	brne	80003be2 <teclas_isr+0x3b6>
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);
80003bce:	30 19       	mov	r9,1
80003bd0:	4e e8       	lddpc	r8,80003d88 <teclas_isr+0x55c>
80003bd2:	70 0a       	ld.w	r10,r8[0x0]
80003bd4:	4e c8       	lddpc	r8,80003d84 <teclas_isr+0x558>
80003bd6:	70 0b       	ld.w	r11,r8[0x0]
80003bd8:	4e a8       	lddpc	r8,80003d80 <teclas_isr+0x554>
80003bda:	70 0c       	ld.w	r12,r8[0x0]
80003bdc:	f0 1f 00 6c 	mcall	80003d8c <teclas_isr+0x560>
80003be0:	c7 68       	rjmp	80003ccc <teclas_isr+0x4a0>
		}
		else if(funcion==2){
80003be2:	58 28       	cp.w	r8,2
80003be4:	c0 b1       	brne	80003bfa <teclas_isr+0x3ce>
			showClock(reloj_segundos_alarma,reloj_minutos_alarma,reloj_horas_alarma,2);
80003be6:	30 29       	mov	r9,2
80003be8:	4e d8       	lddpc	r8,80003d9c <teclas_isr+0x570>
80003bea:	70 0a       	ld.w	r10,r8[0x0]
80003bec:	4e b8       	lddpc	r8,80003d98 <teclas_isr+0x56c>
80003bee:	70 0b       	ld.w	r11,r8[0x0]
80003bf0:	4e 98       	lddpc	r8,80003d94 <teclas_isr+0x568>
80003bf2:	70 0c       	ld.w	r12,r8[0x0]
80003bf4:	f0 1f 00 66 	mcall	80003d8c <teclas_isr+0x560>
80003bf8:	c6 a8       	rjmp	80003ccc <teclas_isr+0x4a0>
		}
		else if(funcion==3){
80003bfa:	58 38       	cp.w	r8,3
80003bfc:	c1 51       	brne	80003c26 <teclas_isr+0x3fa>
			reloj_segundos_cronometro=0;
80003bfe:	30 08       	mov	r8,0
80003c00:	4e d9       	lddpc	r9,80003db4 <teclas_isr+0x588>
80003c02:	93 08       	st.w	r9[0x0],r8
			reloj_minutos_cronometro=0;
80003c04:	4e b9       	lddpc	r9,80003db0 <teclas_isr+0x584>
80003c06:	93 08       	st.w	r9[0x0],r8
			reloj_horas_cronometro=0;
80003c08:	4e 99       	lddpc	r9,80003dac <teclas_isr+0x580>
80003c0a:	93 08       	st.w	r9[0x0],r8
			estado_reloj_cronometro=1;
80003c0c:	30 19       	mov	r9,1
80003c0e:	4e 58       	lddpc	r8,80003da0 <teclas_isr+0x574>
80003c10:	91 09       	st.w	r8[0x0],r9
			showClock(reloj_segundos_alarma,reloj_minutos_alarma,reloj_horas_alarma,3);
80003c12:	30 39       	mov	r9,3
80003c14:	4e 28       	lddpc	r8,80003d9c <teclas_isr+0x570>
80003c16:	70 0a       	ld.w	r10,r8[0x0]
80003c18:	4e 08       	lddpc	r8,80003d98 <teclas_isr+0x56c>
80003c1a:	70 0b       	ld.w	r11,r8[0x0]
80003c1c:	4d e8       	lddpc	r8,80003d94 <teclas_isr+0x568>
80003c1e:	70 0c       	ld.w	r12,r8[0x0]
80003c20:	f0 1f 00 5b 	mcall	80003d8c <teclas_isr+0x560>
80003c24:	c5 48       	rjmp	80003ccc <teclas_isr+0x4a0>
		}
		else if(funcion==4){
80003c26:	58 48       	cp.w	r8,4
80003c28:	c1 91       	brne	80003c5a <teclas_isr+0x42e>
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80003c2a:	30 08       	mov	r8,0
80003c2c:	e0 69 00 f0 	mov	r9,240
80003c30:	e0 6a 01 40 	mov	r10,320
80003c34:	10 9b       	mov	r11,r8
80003c36:	10 9c       	mov	r12,r8
80003c38:	f0 1f 00 60 	mcall	80003db8 <teclas_isr+0x58c>
			et024006_PutPixmap(whatsapp_image, 320, 0, 0, 0, 0, 320, 240);
80003c3c:	e0 68 00 f0 	mov	r8,240
80003c40:	1a d8       	st.w	--sp,r8
80003c42:	e0 6b 01 40 	mov	r11,320
80003c46:	1a db       	st.w	--sp,r11
80003c48:	30 0a       	mov	r10,0
80003c4a:	1a da       	st.w	--sp,r10
80003c4c:	14 98       	mov	r8,r10
80003c4e:	14 99       	mov	r9,r10
80003c50:	4d bc       	lddpc	r12,80003dbc <teclas_isr+0x590>
80003c52:	f0 1f 00 5c 	mcall	80003dc0 <teclas_isr+0x594>
80003c56:	2f dd       	sub	sp,-12
80003c58:	c3 a8       	rjmp	80003ccc <teclas_isr+0x4a0>
		}
		else if(funcion==6){
80003c5a:	58 68       	cp.w	r8,6
80003c5c:	c1 91       	brne	80003c8e <teclas_isr+0x462>
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80003c5e:	30 08       	mov	r8,0
80003c60:	e0 69 00 f0 	mov	r9,240
80003c64:	e0 6a 01 40 	mov	r10,320
80003c68:	10 9b       	mov	r11,r8
80003c6a:	10 9c       	mov	r12,r8
80003c6c:	f0 1f 00 53 	mcall	80003db8 <teclas_isr+0x58c>
			et024006_PutPixmap(brujula, 320, 0, 0, 0, 0, 320, 240);
80003c70:	e0 68 00 f0 	mov	r8,240
80003c74:	1a d8       	st.w	--sp,r8
80003c76:	e0 6b 01 40 	mov	r11,320
80003c7a:	1a db       	st.w	--sp,r11
80003c7c:	30 0a       	mov	r10,0
80003c7e:	1a da       	st.w	--sp,r10
80003c80:	14 98       	mov	r8,r10
80003c82:	14 99       	mov	r9,r10
80003c84:	4d 0c       	lddpc	r12,80003dc4 <teclas_isr+0x598>
80003c86:	f0 1f 00 4f 	mcall	80003dc0 <teclas_isr+0x594>
80003c8a:	2f dd       	sub	sp,-12
80003c8c:	c2 08       	rjmp	80003ccc <teclas_isr+0x4a0>
		}
		else if(funcion==7){
80003c8e:	58 78       	cp.w	r8,7
80003c90:	c1 91       	brne	80003cc2 <teclas_isr+0x496>
			et024006_DrawFilledRect(0 , 0, ET024006_WIDTH, ET024006_HEIGHT, BLACK );
80003c92:	30 08       	mov	r8,0
80003c94:	e0 69 00 f0 	mov	r9,240
80003c98:	e0 6a 01 40 	mov	r10,320
80003c9c:	10 9b       	mov	r11,r8
80003c9e:	10 9c       	mov	r12,r8
80003ca0:	f0 1f 00 46 	mcall	80003db8 <teclas_isr+0x58c>
			et024006_PutPixmap(telefono1, 320, 0, 0, 0, 0, 320, 240);
80003ca4:	e0 68 00 f0 	mov	r8,240
80003ca8:	1a d8       	st.w	--sp,r8
80003caa:	e0 6b 01 40 	mov	r11,320
80003cae:	1a db       	st.w	--sp,r11
80003cb0:	30 0a       	mov	r10,0
80003cb2:	1a da       	st.w	--sp,r10
80003cb4:	14 98       	mov	r8,r10
80003cb6:	14 99       	mov	r9,r10
80003cb8:	4c 4c       	lddpc	r12,80003dc8 <teclas_isr+0x59c>
80003cba:	f0 1f 00 42 	mcall	80003dc0 <teclas_isr+0x594>
80003cbe:	2f dd       	sub	sp,-12
80003cc0:	c0 68       	rjmp	80003ccc <teclas_isr+0x4a0>
		}
		else if(funcion==8){
80003cc2:	58 88       	cp.w	r8,8
80003cc4:	c0 41       	brne	80003ccc <teclas_isr+0x4a0>
			funcion=0;
80003cc6:	30 09       	mov	r9,0
80003cc8:	4a c8       	lddpc	r8,80003d78 <teclas_isr+0x54c>
80003cca:	91 09       	st.w	r8[0x0],r9
		}
		if(alarma_activa_controlOFF==0b11){
80003ccc:	4b 68       	lddpc	r8,80003da4 <teclas_isr+0x578>
80003cce:	70 08       	ld.w	r8,r8[0x0]
80003cd0:	58 38       	cp.w	r8,3
80003cd2:	c0 71       	brne	80003ce0 <teclas_isr+0x4b4>
			alarma_activa_controlOFF=0b00;
80003cd4:	30 09       	mov	r9,0
80003cd6:	4b 48       	lddpc	r8,80003da4 <teclas_isr+0x578>
80003cd8:	91 09       	st.w	r8[0x0],r9
			gpio_set_gpio_pin(LED1_GPIO);
80003cda:	33 cc       	mov	r12,60
80003cdc:	f0 1f 00 33 	mcall	80003da8 <teclas_isr+0x57c>
		}
	}

	if ((gpio_get_pin_value(QT1081_TOUCH_SENSOR_ENTER)==1)){
80003ce0:	33 ac       	mov	r12,58
80003ce2:	f0 1f 00 25 	mcall	80003d74 <teclas_isr+0x548>
80003ce6:	c3 f0       	breq	80003d64 <teclas_isr+0x538>
		funcion++;
80003ce8:	4a 49       	lddpc	r9,80003d78 <teclas_isr+0x54c>
80003cea:	72 08       	ld.w	r8,r9[0x0]
80003cec:	2f f8       	sub	r8,-1
80003cee:	93 08       	st.w	r9[0x0],r8
		if(funcion==1){
80003cf0:	58 18       	cp.w	r8,1
80003cf2:	c0 b1       	brne	80003d08 <teclas_isr+0x4dc>
			showClock(reloj_segundos_ajuste,reloj_minutos_ajuste,reloj_horas_ajuste,1);
80003cf4:	30 19       	mov	r9,1
80003cf6:	4a 58       	lddpc	r8,80003d88 <teclas_isr+0x55c>
80003cf8:	70 0a       	ld.w	r10,r8[0x0]
80003cfa:	4a 38       	lddpc	r8,80003d84 <teclas_isr+0x558>
80003cfc:	70 0b       	ld.w	r11,r8[0x0]
80003cfe:	4a 18       	lddpc	r8,80003d80 <teclas_isr+0x554>
80003d00:	70 0c       	ld.w	r12,r8[0x0]
80003d02:	f0 1f 00 23 	mcall	80003d8c <teclas_isr+0x560>
80003d06:	c2 58       	rjmp	80003d50 <teclas_isr+0x524>
		}
		else if(funcion==2){ 
80003d08:	58 28       	cp.w	r8,2
80003d0a:	c1 11       	brne	80003d2c <teclas_isr+0x500>
			//Ajuste de tiempo de la funcion 1 cuando pasa al  funcion 2
			reloj_segundos=reloj_segundos_ajuste;
80003d0c:	49 d8       	lddpc	r8,80003d80 <teclas_isr+0x554>
80003d0e:	70 09       	ld.w	r9,r8[0x0]
80003d10:	4a f8       	lddpc	r8,80003dcc <teclas_isr+0x5a0>
80003d12:	91 09       	st.w	r8[0x0],r9
			reloj_minutos=reloj_minutos_ajuste;
80003d14:	49 c8       	lddpc	r8,80003d84 <teclas_isr+0x558>
80003d16:	70 09       	ld.w	r9,r8[0x0]
80003d18:	4a e8       	lddpc	r8,80003dd0 <teclas_isr+0x5a4>
80003d1a:	91 09       	st.w	r8[0x0],r9
			reloj_horas=reloj_horas_ajuste;
80003d1c:	49 b8       	lddpc	r8,80003d88 <teclas_isr+0x55c>
80003d1e:	70 09       	ld.w	r9,r8[0x0]
80003d20:	4a d8       	lddpc	r8,80003dd4 <teclas_isr+0x5a8>
80003d22:	91 09       	st.w	r8[0x0],r9
			funcion=0;
80003d24:	30 09       	mov	r9,0
80003d26:	49 58       	lddpc	r8,80003d78 <teclas_isr+0x54c>
80003d28:	91 09       	st.w	r8[0x0],r9
80003d2a:	c1 38       	rjmp	80003d50 <teclas_isr+0x524>
		}
		else if(funcion==3){
80003d2c:	58 38       	cp.w	r8,3
80003d2e:	c0 91       	brne	80003d40 <teclas_isr+0x514>
			alarma_activa_controlOFF=alarma_activa_controlOFF|0b10;
80003d30:	49 d8       	lddpc	r8,80003da4 <teclas_isr+0x578>
80003d32:	70 09       	ld.w	r9,r8[0x0]
80003d34:	a1 b9       	sbr	r9,0x1
80003d36:	91 09       	st.w	r8[0x0],r9
			funcion=0;
80003d38:	30 09       	mov	r9,0
80003d3a:	49 08       	lddpc	r8,80003d78 <teclas_isr+0x54c>
80003d3c:	91 09       	st.w	r8[0x0],r9
80003d3e:	c0 98       	rjmp	80003d50 <teclas_isr+0x524>
		}
		else if(funcion==4){
80003d40:	58 48       	cp.w	r8,4
80003d42:	c0 71       	brne	80003d50 <teclas_isr+0x524>
			estado_reloj_cronometro=1;
80003d44:	30 19       	mov	r9,1
80003d46:	49 78       	lddpc	r8,80003da0 <teclas_isr+0x574>
80003d48:	91 09       	st.w	r8[0x0],r9
			
			
			funcion=0;
80003d4a:	30 09       	mov	r9,0
80003d4c:	48 b8       	lddpc	r8,80003d78 <teclas_isr+0x54c>
80003d4e:	91 09       	st.w	r8[0x0],r9
		}
		if(alarma_activa_controlOFF==0b11){
80003d50:	49 58       	lddpc	r8,80003da4 <teclas_isr+0x578>
80003d52:	70 08       	ld.w	r8,r8[0x0]
80003d54:	58 38       	cp.w	r8,3
80003d56:	c0 71       	brne	80003d64 <teclas_isr+0x538>
		alarma_activa_controlOFF=0b00;
80003d58:	30 09       	mov	r9,0
80003d5a:	49 38       	lddpc	r8,80003da4 <teclas_isr+0x578>
80003d5c:	91 09       	st.w	r8[0x0],r9
		gpio_set_gpio_pin(LED1_GPIO);
80003d5e:	33 cc       	mov	r12,60
80003d60:	f0 1f 00 12 	mcall	80003da8 <teclas_isr+0x57c>
	
	/*if(alarma_activa_controlOFF==0b11){
		alarma_activa_controlOFF=0b00;
		gpio_set_gpio_pin(LED1_GPIO);
	}*/
	eic_clear_interrupt_line(&AVR32_EIC,1);
80003d64:	30 1b       	mov	r11,1
80003d66:	fe 7c 0d 80 	mov	r12,-62080
80003d6a:	f0 1f 00 1c 	mcall	80003dd8 <teclas_isr+0x5ac>
}
80003d6e:	d4 02       	popm	lr
80003d70:	d6 03       	rete
80003d72:	00 00       	add	r0,r0
80003d74:	80 00       	ld.sh	r0,r0[0x0]
80003d76:	2f e0       	sub	r0,-2
80003d78:	00 00       	add	r0,r0
80003d7a:	06 2c       	rsub	r12,r3
80003d7c:	00 00       	add	r0,r0
80003d7e:	06 5c       	eor	r12,r3
80003d80:	00 00       	add	r0,r0
80003d82:	06 34       	cp.w	r4,r3
80003d84:	00 00       	add	r0,r0
80003d86:	06 38       	cp.w	r8,r3
80003d88:	00 00       	add	r0,r0
80003d8a:	06 58       	eor	r8,r3
80003d8c:	80 00       	ld.sh	r0,r0[0x0]
80003d8e:	33 94       	mov	r4,57
80003d90:	00 00       	add	r0,r0
80003d92:	06 30       	cp.w	r0,r3
80003d94:	00 00       	add	r0,r0
80003d96:	06 54       	eor	r4,r3
80003d98:	00 00       	add	r0,r0
80003d9a:	06 50       	eor	r0,r3
80003d9c:	00 00       	add	r0,r0
80003d9e:	06 68       	and	r8,r3
80003da0:	00 00       	add	r0,r0
80003da2:	00 28       	rsub	r8,r0
80003da4:	00 00       	add	r0,r0
80003da6:	06 60       	and	r0,r3
80003da8:	80 00       	ld.sh	r0,r0[0x0]
80003daa:	2f f6       	sub	r6,-1
80003dac:	00 00       	add	r0,r0
80003dae:	06 64       	and	r4,r3
80003db0:	00 00       	add	r0,r0
80003db2:	06 4c       	or	r12,r3
80003db4:	00 00       	add	r0,r0
80003db6:	06 6c       	and	r12,r3
80003db8:	80 00       	ld.sh	r0,r0[0x0]
80003dba:	26 50       	sub	r0,101
80003dbc:	80 05       	ld.sh	r5,r0[0x0]
80003dbe:	4e 00       	lddpc	r0,80003f3c <main+0x160>
80003dc0:	80 00       	ld.sh	r0,r0[0x0]
80003dc2:	28 6c       	sub	r12,-122
80003dc4:	80 00       	ld.sh	r0,r0[0x0]
80003dc6:	9e 00       	ld.sh	r0,pc[0x0]
80003dc8:	80 02       	ld.sh	r2,r0[0x0]
80003dca:	f6 00 00 00 	add	r0,r11,r0
80003dce:	06 3c       	cp.w	r12,r3
80003dd0:	00 00       	add	r0,r0
80003dd2:	06 44       	or	r4,r3
80003dd4:	00 00       	add	r0,r0
80003dd6:	06 48       	or	r8,r3
80003dd8:	80 00       	ld.sh	r0,r0[0x0]
80003dda:	20 ec       	sub	r12,14

80003ddc <main>:
	
static void tc_irq(void);
static void tft_bl_init(void);
void showClock(int segundos,int minutos,int horas,int funcion);
void teclas_isr(void);
int main(void){
80003ddc:	eb cd 40 c0 	pushm	r6-r7,lr
80003de0:	20 6d       	sub	sp,24
	volatile avr32_tc_t *tc = &AVR32_TC;
	pm_switch_to_osc0(&AVR32_PM, 12000000,4);
80003de2:	30 4a       	mov	r10,4
80003de4:	e0 6b 1b 00 	mov	r11,6912
80003de8:	ea 1b 00 b7 	orh	r11,0xb7
80003dec:	fe 7c 0c 00 	mov	r12,-62464
80003df0:	f0 1f 00 55 	mcall	80003f44 <main+0x168>
	pm_cksel(&AVR32_PM,0,0,0,0,0,0);
80003df4:	30 07       	mov	r7,0
80003df6:	1a d7       	st.w	--sp,r7
80003df8:	1a d7       	st.w	--sp,r7
80003dfa:	0e 98       	mov	r8,r7
80003dfc:	0e 99       	mov	r9,r7
80003dfe:	0e 9a       	mov	r10,r7
80003e00:	0e 9b       	mov	r11,r7
80003e02:	fe 7c 0c 00 	mov	r12,-62464
80003e06:	f0 1f 00 51 	mcall	80003f48 <main+0x16c>
		.cpbs  = 0,
		.cpas  = 0,
		.lovrs = 0,
		.covfs = 0
	};
	Disable_global_interrupt();
80003e0a:	d3 03       	ssrf	0x10
	
	// Initialize interrupt vectors.
	INTC_init_interrupts();
80003e0c:	f0 1f 00 50 	mcall	80003f4c <main+0x170>

	// Register the RTC interrupt handler to the interrupt controller.
	INTC_register_interrupt(&tc_irq,448, 3);//Canal 0 IRQ=448,nivel 0 de prioridad
80003e10:	30 3a       	mov	r10,3
80003e12:	e0 6b 01 c0 	mov	r11,448
80003e16:	4c fc       	lddpc	r12,80003f50 <main+0x174>
80003e18:	f0 1f 00 4f 	mcall	80003f54 <main+0x178>
	INTC_register_interrupt(&teclas_isr, 33, 3); 
80003e1c:	30 3a       	mov	r10,3
80003e1e:	32 1b       	mov	r11,33
80003e20:	4c ec       	lddpc	r12,80003f58 <main+0x17c>
80003e22:	f0 1f 00 4d 	mcall	80003f54 <main+0x178>
	
	eic_options_t eic_options;
	eic_options.eic_mode = EIC_MODE_EDGE_TRIGGERED; //Modo de flanco
80003e26:	fb 67 00 1b 	st.b	sp[27],r7
	eic_options.eic_edge = EIC_EDGE_RISING_EDGE;
80003e2a:	30 18       	mov	r8,1
80003e2c:	fb 68 00 1c 	st.b	sp[28],r8
	eic_options.eic_async = EIC_SYNCH_MODE; //Modo sncrono
80003e30:	fb 67 00 1f 	st.b	sp[31],r7
	eic_options.eic_line = 1; //EIC 1 en B NUMERO DE EIC
80003e34:	fb 68 00 1a 	st.b	sp[26],r8

	//Inicializar EIC
	eic_init(&AVR32_EIC,&eic_options,1);//EIC 1
80003e38:	30 1a       	mov	r10,1
80003e3a:	fa cb ff e6 	sub	r11,sp,-26
80003e3e:	fe 7c 0d 80 	mov	r12,-62080
80003e42:	f0 1f 00 47 	mcall	80003f5c <main+0x180>
	eic_enable_line(&AVR32_EIC,1);
80003e46:	30 1b       	mov	r11,1
80003e48:	fe 7c 0d 80 	mov	r12,-62080
80003e4c:	f0 1f 00 45 	mcall	80003f60 <main+0x184>
	eic_enable_interrupt_line(&AVR32_EIC,1);
80003e50:	30 1b       	mov	r11,1
80003e52:	fe 7c 0d 80 	mov	r12,-62080
80003e56:	f0 1f 00 44 	mcall	80003f64 <main+0x188>

	gpio_enable_module_pin(22,1);//GPIO 22 con funcion B (1) en este es para las 5 teclas
80003e5a:	30 1b       	mov	r11,1
80003e5c:	31 6c       	mov	r12,22
80003e5e:	f0 1f 00 43 	mcall	80003f68 <main+0x18c>
	
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_DOWN ,1);
80003e62:	30 1b       	mov	r11,1
80003e64:	33 7c       	mov	r12,55
80003e66:	f0 1f 00 42 	mcall	80003f6c <main+0x190>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_UP ,1);
80003e6a:	30 1b       	mov	r11,1
80003e6c:	33 6c       	mov	r12,54
80003e6e:	f0 1f 00 40 	mcall	80003f6c <main+0x190>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_LEFT ,1);
80003e72:	30 1b       	mov	r11,1
80003e74:	33 9c       	mov	r12,57
80003e76:	f0 1f 00 3e 	mcall	80003f6c <main+0x190>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_RIGHT ,1);
80003e7a:	30 1b       	mov	r11,1
80003e7c:	33 8c       	mov	r12,56
80003e7e:	f0 1f 00 3c 	mcall	80003f6c <main+0x190>
	gpio_enable_pin_interrupt(QT1081_TOUCH_SENSOR_ENTER ,1);
80003e82:	30 1b       	mov	r11,1
80003e84:	33 ac       	mov	r12,58
80003e86:	f0 1f 00 3a 	mcall	80003f6c <main+0x190>
	
	
	//Habilita interrupciones globales
	
	Enable_global_interrupt();
80003e8a:	d5 03       	csrf	0x10


	et024006_Init( FOSC0, FOSC0 );
80003e8c:	e0 6b 1b 00 	mov	r11,6912
80003e90:	ea 1b 00 b7 	orh	r11,0xb7
80003e94:	16 9c       	mov	r12,r11
80003e96:	f0 1f 00 37 	mcall	80003f70 <main+0x194>
  pwm_opt_t opt = {
    .diva = 0,
    .divb = 0,
    .prea = 0,
    .preb = 0
  };
80003e9a:	50 27       	stdsp	sp[0x8],r7
80003e9c:	50 37       	stdsp	sp[0xc],r7
80003e9e:	50 47       	stdsp	sp[0x10],r7
80003ea0:	50 57       	stdsp	sp[0x14],r7
   * Chosen MCK_DIV_2
   * CPRD = 12MHz / (60kHz * 2) = 100
   *
   * The duty cycle is 100% (CPRD = CDTY)
   * */
  pwm_init(&opt);
80003ea2:	fa cc ff f8 	sub	r12,sp,-8
80003ea6:	f0 1f 00 34 	mcall	80003f74 <main+0x198>
  pwm_channel6.CMR.calg = PWM_MODE_LEFT_ALIGNED;
80003eaa:	4b 4b       	lddpc	r11,80003f78 <main+0x19c>
80003eac:	76 08       	ld.w	r8,r11[0x0]
  pwm_channel6.CMR.cpol = PWM_POLARITY_HIGH; //PWM_POLARITY_LOW;//PWM_POLARITY_HIGH;
  pwm_channel6.CMR.cpd = PWM_UPDATE_DUTY;
80003eae:	e0 18 f8 ff 	andl	r8,0xf8ff
  pwm_channel6.CMR.cpre = AVR32_PWM_CMR_CPRE_MCK_DIV_2;
80003eb2:	a9 b8       	sbr	r8,0x9
80003eb4:	30 19       	mov	r9,1
80003eb6:	f1 d9 d0 04 	bfins	r8,r9,0x0,0x4
80003eba:	97 08       	st.w	r11[0x0],r8

  pwm_channel_init(6, &pwm_channel6);
80003ebc:	30 6c       	mov	r12,6
80003ebe:	f0 1f 00 30 	mcall	80003f7c <main+0x1a0>
  pwm_start_channels(AVR32_PWM_ENA_CHID6_MASK);
80003ec2:	34 0c       	mov	r12,64
80003ec4:	f0 1f 00 2f 	mcall	80003f80 <main+0x1a4>
80003ec8:	2f ed       	sub	sp,-8
	  //et024006_DrawFilledRect(20*i, 220, 20, 20, ((2*i)<<11) /*R:5*/);
  }
  
	  
	  /* Lets do a nice fade in by increasing the duty cycle */
	  while(pwm_channel6.cdty < pwm_channel6.cprd)
80003eca:	4a c7       	lddpc	r7,80003f78 <main+0x19c>
	  {
		  pwm_channel6.cdty++;
		  pwm_channel6.cupd = pwm_channel6.cdty;
		  //pwm_channel6.cdty--;
		  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80003ecc:	30 66       	mov	r6,6
80003ece:	c1 e8       	rjmp	80003f0a <main+0x12e>
  
	  
	  /* Lets do a nice fade in by increasing the duty cycle */
	  while(pwm_channel6.cdty < pwm_channel6.cprd)
	  {
		  pwm_channel6.cdty++;
80003ed0:	2f f8       	sub	r8,-1
80003ed2:	8f 18       	st.w	r7[0x4],r8
		  pwm_channel6.cupd = pwm_channel6.cdty;
80003ed4:	8f 48       	st.w	r7[0x10],r8
		  //pwm_channel6.cdty--;
		  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
80003ed6:	0e 9b       	mov	r11,r7
80003ed8:	0c 9c       	mov	r12,r6
80003eda:	f0 1f 00 2b 	mcall	80003f84 <main+0x1a8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003ede:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003ee2:	e0 79 d4 c0 	mov	r9,120000
80003ee6:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003eea:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003eee:	14 38       	cp.w	r8,r10
80003ef0:	e0 88 00 08 	brls	80003f00 <main+0x124>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003ef4:	12 38       	cp.w	r8,r9
80003ef6:	fe 98 ff fa 	brls	80003eea <main+0x10e>
80003efa:	12 3a       	cp.w	r10,r9
80003efc:	c0 73       	brcs	80003f0a <main+0x12e>
80003efe:	cf 6b       	rjmp	80003eea <main+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003f00:	12 38       	cp.w	r8,r9
80003f02:	e0 8b 00 04 	brhi	80003f0a <main+0x12e>
80003f06:	12 3a       	cp.w	r10,r9
80003f08:	cf 12       	brcc	80003eea <main+0x10e>
	  //et024006_DrawFilledRect(20*i, 220, 20, 20, ((2*i)<<11) /*R:5*/);
  }
  
	  
	  /* Lets do a nice fade in by increasing the duty cycle */
	  while(pwm_channel6.cdty < pwm_channel6.cprd)
80003f0a:	6e 18       	ld.w	r8,r7[0x4]
80003f0c:	6e 29       	ld.w	r9,r7[0x8]
80003f0e:	12 38       	cp.w	r8,r9
80003f10:	ce 03       	brcs	80003ed0 <main+0xf4>
		  pwm_async_update_channel(AVR32_PWM_ENA_CHID6, &pwm_channel6);
		  delay_ms(10);
	  }

	// Initialize the timer/counter.
	tc_init_waveform(tc, &WAVEFORM_OPT);         // Initialize the timer/counter waveform.
80003f12:	49 eb       	lddpc	r11,80003f88 <main+0x1ac>
80003f14:	fe 7c 38 00 	mov	r12,-51200
80003f18:	f0 1f 00 1d 	mcall	80003f8c <main+0x1b0>

	// Set the compare triggers.
	// Remember TC counter is 16-bits, so counting second is not possible with fPBA = 12 MHz.
	// We configure it to count ms.
	// We want: (1/(fPBA/8)) * RC = 0.001 s, hence RC = (fPBA/8) / 1000 = 1500 to get an interrupt every 1 ms.
	tc_write_rc(tc, 0,46875);            //Channel 0, Set RC value.
80003f1c:	e0 6a b7 1b 	mov	r10,46875
80003f20:	30 0b       	mov	r11,0
80003f22:	fe 7c 38 00 	mov	r12,-51200
80003f26:	f0 1f 00 1b 	mcall	80003f90 <main+0x1b4>

	tc_configure_interrupts(tc, 0, &TC_INTERRUPT);//Channel 0
80003f2a:	49 ba       	lddpc	r10,80003f94 <main+0x1b8>
80003f2c:	30 0b       	mov	r11,0
80003f2e:	fe 7c 38 00 	mov	r12,-51200
80003f32:	f0 1f 00 1a 	mcall	80003f98 <main+0x1bc>

	// Start the timer/counter.
	tc_start(tc, 0);                    // And start the timer/counter with channel 0.
80003f36:	30 0b       	mov	r11,0
80003f38:	fe 7c 38 00 	mov	r12,-51200
80003f3c:	f0 1f 00 18 	mcall	80003f9c <main+0x1c0>
80003f40:	c0 08       	rjmp	80003f40 <main+0x164>
80003f42:	00 00       	add	r0,r0
80003f44:	80 00       	ld.sh	r0,r0[0x0]
80003f46:	32 70       	mov	r0,39
80003f48:	80 00       	ld.sh	r0,r0[0x0]
80003f4a:	32 20       	mov	r0,34
80003f4c:	80 00       	ld.sh	r0,r0[0x0]
80003f4e:	31 14       	mov	r4,17
80003f50:	80 00       	ld.sh	r0,r0[0x0]
80003f52:	3f a0       	mov	r0,-6
80003f54:	80 00       	ld.sh	r0,r0[0x0]
80003f56:	30 94       	mov	r4,9
80003f58:	80 00       	ld.sh	r0,r0[0x0]
80003f5a:	38 2c       	mov	r12,-126
80003f5c:	80 00       	ld.sh	r0,r0[0x0]
80003f5e:	20 08       	sub	r8,0
80003f60:	80 00       	ld.sh	r0,r0[0x0]
80003f62:	20 d8       	sub	r8,13
80003f64:	80 00       	ld.sh	r0,r0[0x0]
80003f66:	20 e2       	sub	r2,14
80003f68:	80 00       	ld.sh	r0,r0[0x0]
80003f6a:	2f 44       	sub	r4,-12
80003f6c:	80 00       	ld.sh	r0,r0[0x0]
80003f6e:	30 4a       	mov	r10,4
80003f70:	80 00       	ld.sh	r0,r0[0x0]
80003f72:	29 84       	sub	r4,-104
80003f74:	80 00       	ld.sh	r0,r0[0x0]
80003f76:	33 0c       	mov	r12,48
80003f78:	00 00       	add	r0,r0
80003f7a:	00 08       	add	r8,r0
80003f7c:	80 00       	ld.sh	r0,r0[0x0]
80003f7e:	32 9c       	mov	r12,41
80003f80:	80 00       	ld.sh	r0,r0[0x0]
80003f82:	32 d2       	mov	r2,45
80003f84:	80 00       	ld.sh	r0,r0[0x0]
80003f86:	32 e4       	mov	r4,46
80003f88:	80 07       	ld.sh	r7,r0[0x0]
80003f8a:	ad 54       	asr	r4,0xd
80003f8c:	80 00       	ld.sh	r0,r0[0x0]
80003f8e:	21 0e       	sub	lr,16
80003f90:	80 00       	ld.sh	r0,r0[0x0]
80003f92:	21 ce       	sub	lr,28
80003f94:	80 07       	ld.sh	r7,r0[0x0]
80003f96:	ad 50       	asr	r0,0xd
80003f98:	80 00       	ld.sh	r0,r0[0x0]
80003f9a:	22 02       	sub	r2,32
80003f9c:	80 00       	ld.sh	r0,r0[0x0]
80003f9e:	21 aa       	sub	r10,26

80003fa0 <tc_irq>:
		gpio_set_gpio_pin(LED1_GPIO);
	}*/
	eic_clear_interrupt_line(&AVR32_EIC,1);
}
__attribute__((__interrupt__))
static void tc_irq(void){
80003fa0:	d4 01       	pushm	lr
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(&AVR32_TC, 0);
80003fa2:	30 0b       	mov	r11,0
80003fa4:	fe 7c 38 00 	mov	r12,-51200
80003fa8:	f0 1f 00 4e 	mcall	800040e0 <tc_irq+0x140>
	
	
	// Increment the ms seconds counter
	if(time_1s==1){	
80003fac:	4c e8       	lddpc	r8,800040e4 <tc_irq+0x144>
80003fae:	70 08       	ld.w	r8,r8[0x0]
80003fb0:	58 18       	cp.w	r8,1
80003fb2:	e0 81 00 91 	brne	800040d4 <tc_irq+0x134>
		// Toggle a GPIO pin (this pin is used as a regular GPIO pin).
		gpio_tgl_gpio_pin(LED0_GPIO);
80003fb6:	33 bc       	mov	r12,59
80003fb8:	f0 1f 00 4c 	mcall	800040e8 <tc_irq+0x148>
		reloj_segundos++;
80003fbc:	4c c9       	lddpc	r9,800040ec <tc_irq+0x14c>
80003fbe:	72 08       	ld.w	r8,r9[0x0]
80003fc0:	2f f8       	sub	r8,-1
80003fc2:	93 08       	st.w	r9[0x0],r8
		if(reloj_segundos==60){
80003fc4:	e0 48 00 3c 	cp.w	r8,60
80003fc8:	c0 81       	brne	80003fd8 <tc_irq+0x38>
			reloj_minutos++;
80003fca:	4c a8       	lddpc	r8,800040f0 <tc_irq+0x150>
80003fcc:	70 09       	ld.w	r9,r8[0x0]
80003fce:	2f f9       	sub	r9,-1
80003fd0:	91 09       	st.w	r8[0x0],r9
			reloj_segundos=0;
80003fd2:	30 09       	mov	r9,0
80003fd4:	4c 68       	lddpc	r8,800040ec <tc_irq+0x14c>
80003fd6:	91 09       	st.w	r8[0x0],r9
		}
		if(reloj_minutos==60){
80003fd8:	4c 68       	lddpc	r8,800040f0 <tc_irq+0x150>
80003fda:	70 08       	ld.w	r8,r8[0x0]
80003fdc:	e0 48 00 3c 	cp.w	r8,60
80003fe0:	c0 a1       	brne	80003ff4 <tc_irq+0x54>
			reloj_horas++;
80003fe2:	4c 58       	lddpc	r8,800040f4 <tc_irq+0x154>
80003fe4:	70 09       	ld.w	r9,r8[0x0]
80003fe6:	2f f9       	sub	r9,-1
80003fe8:	91 09       	st.w	r8[0x0],r9
			reloj_segundos=0;
80003fea:	30 08       	mov	r8,0
80003fec:	4c 09       	lddpc	r9,800040ec <tc_irq+0x14c>
80003fee:	93 08       	st.w	r9[0x0],r8
			reloj_minutos=0;
80003ff0:	4c 09       	lddpc	r9,800040f0 <tc_irq+0x150>
80003ff2:	93 08       	st.w	r9[0x0],r8
		}
		if(reloj_horas==24){
80003ff4:	4c 08       	lddpc	r8,800040f4 <tc_irq+0x154>
80003ff6:	70 08       	ld.w	r8,r8[0x0]
80003ff8:	59 88       	cp.w	r8,24
80003ffa:	c0 81       	brne	8000400a <tc_irq+0x6a>
			reloj_segundos=0;
80003ffc:	30 08       	mov	r8,0
80003ffe:	4b c9       	lddpc	r9,800040ec <tc_irq+0x14c>
80004000:	93 08       	st.w	r9[0x0],r8
			reloj_minutos=0;
80004002:	4b c9       	lddpc	r9,800040f0 <tc_irq+0x150>
80004004:	93 08       	st.w	r9[0x0],r8
			reloj_horas=0;
80004006:	4b c9       	lddpc	r9,800040f4 <tc_irq+0x154>
80004008:	93 08       	st.w	r9[0x0],r8
		}
		
		if(funcion==3 &&  estado_reloj_cronometro==0){
8000400a:	4b c8       	lddpc	r8,800040f8 <tc_irq+0x158>
8000400c:	70 08       	ld.w	r8,r8[0x0]
8000400e:	58 38       	cp.w	r8,3
80004010:	c3 51       	brne	8000407a <tc_irq+0xda>
80004012:	4b b8       	lddpc	r8,800040fc <tc_irq+0x15c>
80004014:	70 08       	ld.w	r8,r8[0x0]
80004016:	58 08       	cp.w	r8,0
80004018:	c3 11       	brne	8000407a <tc_irq+0xda>
			reloj_segundos_cronometro++;
8000401a:	4b a9       	lddpc	r9,80004100 <tc_irq+0x160>
8000401c:	72 08       	ld.w	r8,r9[0x0]
8000401e:	2f f8       	sub	r8,-1
80004020:	93 08       	st.w	r9[0x0],r8
			if(reloj_segundos_cronometro==60){
80004022:	e0 48 00 3c 	cp.w	r8,60
80004026:	c0 81       	brne	80004036 <tc_irq+0x96>
				reloj_minutos_cronometro++;
80004028:	4b 78       	lddpc	r8,80004104 <tc_irq+0x164>
8000402a:	70 09       	ld.w	r9,r8[0x0]
8000402c:	2f f9       	sub	r9,-1
8000402e:	91 09       	st.w	r8[0x0],r9
				reloj_segundos_cronometro=0;
80004030:	30 09       	mov	r9,0
80004032:	4b 48       	lddpc	r8,80004100 <tc_irq+0x160>
80004034:	91 09       	st.w	r8[0x0],r9
			}
			if(reloj_minutos_cronometro==60){
80004036:	4b 48       	lddpc	r8,80004104 <tc_irq+0x164>
80004038:	70 08       	ld.w	r8,r8[0x0]
8000403a:	e0 48 00 3c 	cp.w	r8,60
8000403e:	c0 a1       	brne	80004052 <tc_irq+0xb2>
				reloj_horas_cronometro++;
80004040:	4b 28       	lddpc	r8,80004108 <tc_irq+0x168>
80004042:	70 09       	ld.w	r9,r8[0x0]
80004044:	2f f9       	sub	r9,-1
80004046:	91 09       	st.w	r8[0x0],r9
				reloj_segundos_cronometro=0;
80004048:	30 08       	mov	r8,0
8000404a:	4a e9       	lddpc	r9,80004100 <tc_irq+0x160>
8000404c:	93 08       	st.w	r9[0x0],r8
				reloj_minutos_cronometro=0;
8000404e:	4a e9       	lddpc	r9,80004104 <tc_irq+0x164>
80004050:	93 08       	st.w	r9[0x0],r8
			}
			if(reloj_horas_cronometro==24){
80004052:	4a e8       	lddpc	r8,80004108 <tc_irq+0x168>
80004054:	70 08       	ld.w	r8,r8[0x0]
80004056:	59 88       	cp.w	r8,24
80004058:	c0 81       	brne	80004068 <tc_irq+0xc8>
				reloj_segundos_cronometro=0;
8000405a:	30 08       	mov	r8,0
8000405c:	4a 99       	lddpc	r9,80004100 <tc_irq+0x160>
8000405e:	93 08       	st.w	r9[0x0],r8
				reloj_minutos_cronometro=0;
80004060:	4a 99       	lddpc	r9,80004104 <tc_irq+0x164>
80004062:	93 08       	st.w	r9[0x0],r8
				reloj_horas_cronometro=0;
80004064:	4a 99       	lddpc	r9,80004108 <tc_irq+0x168>
80004066:	93 08       	st.w	r9[0x0],r8
			}
			showClock(reloj_segundos_cronometro,reloj_minutos_cronometro,reloj_horas_cronometro,3);		
80004068:	30 39       	mov	r9,3
8000406a:	4a 88       	lddpc	r8,80004108 <tc_irq+0x168>
8000406c:	70 0a       	ld.w	r10,r8[0x0]
8000406e:	4a 68       	lddpc	r8,80004104 <tc_irq+0x164>
80004070:	70 0b       	ld.w	r11,r8[0x0]
80004072:	4a 48       	lddpc	r8,80004100 <tc_irq+0x160>
80004074:	70 0c       	ld.w	r12,r8[0x0]
80004076:	f0 1f 00 26 	mcall	8000410c <tc_irq+0x16c>
		}
		
		
		
		
		if(reloj_minutos==reloj_minutos_alarma && reloj_horas==reloj_horas_alarma && (alarma_activa_controlOFF&0b10)==0b10){
8000407a:	49 e8       	lddpc	r8,800040f0 <tc_irq+0x150>
8000407c:	70 09       	ld.w	r9,r8[0x0]
8000407e:	4a 58       	lddpc	r8,80004110 <tc_irq+0x170>
80004080:	70 08       	ld.w	r8,r8[0x0]
80004082:	10 39       	cp.w	r9,r8
80004084:	c1 01       	brne	800040a4 <tc_irq+0x104>
80004086:	49 c8       	lddpc	r8,800040f4 <tc_irq+0x154>
80004088:	70 09       	ld.w	r9,r8[0x0]
8000408a:	4a 38       	lddpc	r8,80004114 <tc_irq+0x174>
8000408c:	70 08       	ld.w	r8,r8[0x0]
8000408e:	10 39       	cp.w	r9,r8
80004090:	c0 a1       	brne	800040a4 <tc_irq+0x104>
80004092:	4a 28       	lddpc	r8,80004118 <tc_irq+0x178>
80004094:	70 08       	ld.w	r8,r8[0x0]
80004096:	10 99       	mov	r9,r8
80004098:	e2 19 00 02 	andl	r9,0x2,COH
8000409c:	c0 40       	breq	800040a4 <tc_irq+0x104>
			alarma_activa_controlOFF=alarma_activa_controlOFF|0b01;
8000409e:	a1 a8       	sbr	r8,0x0
800040a0:	49 e9       	lddpc	r9,80004118 <tc_irq+0x178>
800040a2:	93 08       	st.w	r9[0x0],r8
		}
		if(alarma_activa_controlOFF==0b11){
800040a4:	49 d8       	lddpc	r8,80004118 <tc_irq+0x178>
800040a6:	70 08       	ld.w	r8,r8[0x0]
800040a8:	58 38       	cp.w	r8,3
800040aa:	c0 41       	brne	800040b2 <tc_irq+0x112>
			gpio_tgl_gpio_pin(LED1_GPIO);
800040ac:	33 cc       	mov	r12,60
800040ae:	f0 1f 00 0f 	mcall	800040e8 <tc_irq+0x148>
		}
		
		/*reloj_horas=17;
		reloj_minutos=45;
		reloj_segundos=3;*/
		if(funcion==0)
800040b2:	49 28       	lddpc	r8,800040f8 <tc_irq+0x158>
800040b4:	70 08       	ld.w	r8,r8[0x0]
800040b6:	58 08       	cp.w	r8,0
800040b8:	c0 a1       	brne	800040cc <tc_irq+0x12c>
			showClock(reloj_segundos,reloj_minutos,reloj_horas,0);
800040ba:	30 09       	mov	r9,0
800040bc:	48 e8       	lddpc	r8,800040f4 <tc_irq+0x154>
800040be:	70 0a       	ld.w	r10,r8[0x0]
800040c0:	48 c8       	lddpc	r8,800040f0 <tc_irq+0x150>
800040c2:	70 0b       	ld.w	r11,r8[0x0]
800040c4:	48 a8       	lddpc	r8,800040ec <tc_irq+0x14c>
800040c6:	70 0c       	ld.w	r12,r8[0x0]
800040c8:	f0 1f 00 11 	mcall	8000410c <tc_irq+0x16c>
		time_1s=0;
800040cc:	30 09       	mov	r9,0
800040ce:	48 68       	lddpc	r8,800040e4 <tc_irq+0x144>
800040d0:	91 09       	st.w	r8[0x0],r9
800040d2:	c0 48       	rjmp	800040da <tc_irq+0x13a>
			
	}
	else{
		time_1s=1;
800040d4:	30 19       	mov	r9,1
800040d6:	48 48       	lddpc	r8,800040e4 <tc_irq+0x144>
800040d8:	91 09       	st.w	r8[0x0],r9
	}
}
800040da:	d4 02       	popm	lr
800040dc:	d6 03       	rete
800040de:	00 00       	add	r0,r0
800040e0:	80 00       	ld.sh	r0,r0[0x0]
800040e2:	21 bc       	sub	r12,27
800040e4:	00 00       	add	r0,r0
800040e6:	06 40       	or	r0,r3
800040e8:	80 00       	ld.sh	r0,r0[0x0]
800040ea:	30 2e       	mov	lr,2
800040ec:	00 00       	add	r0,r0
800040ee:	06 3c       	cp.w	r12,r3
800040f0:	00 00       	add	r0,r0
800040f2:	06 44       	or	r4,r3
800040f4:	00 00       	add	r0,r0
800040f6:	06 48       	or	r8,r3
800040f8:	00 00       	add	r0,r0
800040fa:	06 2c       	rsub	r12,r3
800040fc:	00 00       	add	r0,r0
800040fe:	00 28       	rsub	r8,r0
80004100:	00 00       	add	r0,r0
80004102:	06 6c       	and	r12,r3
80004104:	00 00       	add	r0,r0
80004106:	06 4c       	or	r12,r3
80004108:	00 00       	add	r0,r0
8000410a:	06 64       	and	r4,r3
8000410c:	80 00       	ld.sh	r0,r0[0x0]
8000410e:	33 94       	mov	r4,57
80004110:	00 00       	add	r0,r0
80004112:	06 50       	eor	r0,r3
80004114:	00 00       	add	r0,r0
80004116:	06 68       	and	r8,r3
80004118:	00 00       	add	r0,r0
8000411a:	06 60       	and	r0,r3

8000411c <__avr32_udiv64>:
8000411c:	d4 31       	pushm	r0-r7,lr
8000411e:	1a 97       	mov	r7,sp
80004120:	20 3d       	sub	sp,12
80004122:	10 9c       	mov	r12,r8
80004124:	12 9e       	mov	lr,r9
80004126:	14 93       	mov	r3,r10
80004128:	58 09       	cp.w	r9,0
8000412a:	e0 81 00 bd 	brne	800042a4 <__avr32_udiv64+0x188>
8000412e:	16 38       	cp.w	r8,r11
80004130:	e0 88 00 40 	brls	800041b0 <__avr32_udiv64+0x94>
80004134:	f0 08 12 00 	clz	r8,r8
80004138:	c0 d0       	breq	80004152 <__avr32_udiv64+0x36>
8000413a:	f6 08 09 4b 	lsl	r11,r11,r8
8000413e:	f0 09 11 20 	rsub	r9,r8,32
80004142:	f8 08 09 4c 	lsl	r12,r12,r8
80004146:	f4 09 0a 49 	lsr	r9,r10,r9
8000414a:	f4 08 09 43 	lsl	r3,r10,r8
8000414e:	f3 eb 10 0b 	or	r11,r9,r11
80004152:	f8 0e 16 10 	lsr	lr,r12,0x10
80004156:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
8000415a:	f6 0e 0d 00 	divu	r0,r11,lr
8000415e:	e6 0b 16 10 	lsr	r11,r3,0x10
80004162:	00 99       	mov	r9,r0
80004164:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004168:	e0 0a 02 48 	mul	r8,r0,r10
8000416c:	10 3b       	cp.w	r11,r8
8000416e:	c0 a2       	brcc	80004182 <__avr32_udiv64+0x66>
80004170:	20 19       	sub	r9,1
80004172:	18 0b       	add	r11,r12
80004174:	18 3b       	cp.w	r11,r12
80004176:	c0 63       	brcs	80004182 <__avr32_udiv64+0x66>
80004178:	10 3b       	cp.w	r11,r8
8000417a:	f7 b9 03 01 	sublo	r9,1
8000417e:	f7 dc e3 0b 	addcs	r11,r11,r12
80004182:	f6 08 01 01 	sub	r1,r11,r8
80004186:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000418a:	e2 0e 0d 00 	divu	r0,r1,lr
8000418e:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004192:	00 98       	mov	r8,r0
80004194:	e0 0a 02 4a 	mul	r10,r0,r10
80004198:	14 33       	cp.w	r3,r10
8000419a:	c0 82       	brcc	800041aa <__avr32_udiv64+0x8e>
8000419c:	20 18       	sub	r8,1
8000419e:	18 03       	add	r3,r12
800041a0:	18 33       	cp.w	r3,r12
800041a2:	c0 43       	brcs	800041aa <__avr32_udiv64+0x8e>
800041a4:	14 33       	cp.w	r3,r10
800041a6:	f7 b8 03 01 	sublo	r8,1
800041aa:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800041ae:	cd f8       	rjmp	8000436c <__avr32_udiv64+0x250>
800041b0:	58 08       	cp.w	r8,0
800041b2:	c0 51       	brne	800041bc <__avr32_udiv64+0xa0>
800041b4:	30 19       	mov	r9,1
800041b6:	f2 08 0d 08 	divu	r8,r9,r8
800041ba:	10 9c       	mov	r12,r8
800041bc:	f8 06 12 00 	clz	r6,r12
800041c0:	c0 41       	brne	800041c8 <__avr32_udiv64+0xac>
800041c2:	18 1b       	sub	r11,r12
800041c4:	30 19       	mov	r9,1
800041c6:	c4 08       	rjmp	80004246 <__avr32_udiv64+0x12a>
800041c8:	ec 01 11 20 	rsub	r1,r6,32
800041cc:	f4 01 0a 49 	lsr	r9,r10,r1
800041d0:	f8 06 09 4c 	lsl	r12,r12,r6
800041d4:	f6 06 09 48 	lsl	r8,r11,r6
800041d8:	f6 01 0a 41 	lsr	r1,r11,r1
800041dc:	f3 e8 10 08 	or	r8,r9,r8
800041e0:	f8 03 16 10 	lsr	r3,r12,0x10
800041e4:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800041e8:	e2 03 0d 00 	divu	r0,r1,r3
800041ec:	f0 0b 16 10 	lsr	r11,r8,0x10
800041f0:	00 9e       	mov	lr,r0
800041f2:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800041f6:	e0 05 02 49 	mul	r9,r0,r5
800041fa:	12 3b       	cp.w	r11,r9
800041fc:	c0 a2       	brcc	80004210 <__avr32_udiv64+0xf4>
800041fe:	20 1e       	sub	lr,1
80004200:	18 0b       	add	r11,r12
80004202:	18 3b       	cp.w	r11,r12
80004204:	c0 63       	brcs	80004210 <__avr32_udiv64+0xf4>
80004206:	12 3b       	cp.w	r11,r9
80004208:	f7 be 03 01 	sublo	lr,1
8000420c:	f7 dc e3 0b 	addcs	r11,r11,r12
80004210:	12 1b       	sub	r11,r9
80004212:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
80004216:	f6 03 0d 02 	divu	r2,r11,r3
8000421a:	f1 e3 11 08 	or	r8,r8,r3<<0x10
8000421e:	04 99       	mov	r9,r2
80004220:	e4 05 02 4b 	mul	r11,r2,r5
80004224:	16 38       	cp.w	r8,r11
80004226:	c0 a2       	brcc	8000423a <__avr32_udiv64+0x11e>
80004228:	20 19       	sub	r9,1
8000422a:	18 08       	add	r8,r12
8000422c:	18 38       	cp.w	r8,r12
8000422e:	c0 63       	brcs	8000423a <__avr32_udiv64+0x11e>
80004230:	16 38       	cp.w	r8,r11
80004232:	f7 b9 03 01 	sublo	r9,1
80004236:	f1 dc e3 08 	addcs	r8,r8,r12
8000423a:	f4 06 09 43 	lsl	r3,r10,r6
8000423e:	f0 0b 01 0b 	sub	r11,r8,r11
80004242:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80004246:	f8 06 16 10 	lsr	r6,r12,0x10
8000424a:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000424e:	f6 06 0d 00 	divu	r0,r11,r6
80004252:	e6 0b 16 10 	lsr	r11,r3,0x10
80004256:	00 9a       	mov	r10,r0
80004258:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000425c:	e0 0e 02 48 	mul	r8,r0,lr
80004260:	10 3b       	cp.w	r11,r8
80004262:	c0 a2       	brcc	80004276 <__avr32_udiv64+0x15a>
80004264:	20 1a       	sub	r10,1
80004266:	18 0b       	add	r11,r12
80004268:	18 3b       	cp.w	r11,r12
8000426a:	c0 63       	brcs	80004276 <__avr32_udiv64+0x15a>
8000426c:	10 3b       	cp.w	r11,r8
8000426e:	f7 ba 03 01 	sublo	r10,1
80004272:	f7 dc e3 0b 	addcs	r11,r11,r12
80004276:	f6 08 01 01 	sub	r1,r11,r8
8000427a:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
8000427e:	e2 06 0d 00 	divu	r0,r1,r6
80004282:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80004286:	00 98       	mov	r8,r0
80004288:	e0 0e 02 4b 	mul	r11,r0,lr
8000428c:	16 33       	cp.w	r3,r11
8000428e:	c0 82       	brcc	8000429e <__avr32_udiv64+0x182>
80004290:	20 18       	sub	r8,1
80004292:	18 03       	add	r3,r12
80004294:	18 33       	cp.w	r3,r12
80004296:	c0 43       	brcs	8000429e <__avr32_udiv64+0x182>
80004298:	16 33       	cp.w	r3,r11
8000429a:	f7 b8 03 01 	sublo	r8,1
8000429e:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800042a2:	c6 98       	rjmp	80004374 <__avr32_udiv64+0x258>
800042a4:	16 39       	cp.w	r9,r11
800042a6:	e0 8b 00 65 	brhi	80004370 <__avr32_udiv64+0x254>
800042aa:	f2 09 12 00 	clz	r9,r9
800042ae:	c0 b1       	brne	800042c4 <__avr32_udiv64+0x1a8>
800042b0:	10 3a       	cp.w	r10,r8
800042b2:	5f 2a       	srhs	r10
800042b4:	1c 3b       	cp.w	r11,lr
800042b6:	5f b8       	srhi	r8
800042b8:	10 4a       	or	r10,r8
800042ba:	f2 0a 18 00 	cp.b	r10,r9
800042be:	c5 90       	breq	80004370 <__avr32_udiv64+0x254>
800042c0:	30 18       	mov	r8,1
800042c2:	c5 98       	rjmp	80004374 <__avr32_udiv64+0x258>
800042c4:	f0 09 09 46 	lsl	r6,r8,r9
800042c8:	f2 03 11 20 	rsub	r3,r9,32
800042cc:	fc 09 09 4e 	lsl	lr,lr,r9
800042d0:	f0 03 0a 48 	lsr	r8,r8,r3
800042d4:	f6 09 09 4c 	lsl	r12,r11,r9
800042d8:	f4 03 0a 42 	lsr	r2,r10,r3
800042dc:	ef 46 ff f4 	st.w	r7[-12],r6
800042e0:	f6 03 0a 43 	lsr	r3,r11,r3
800042e4:	18 42       	or	r2,r12
800042e6:	f1 ee 10 0c 	or	r12,r8,lr
800042ea:	f8 01 16 10 	lsr	r1,r12,0x10
800042ee:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
800042f2:	e6 01 0d 04 	divu	r4,r3,r1
800042f6:	e4 03 16 10 	lsr	r3,r2,0x10
800042fa:	08 9e       	mov	lr,r4
800042fc:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80004300:	e8 06 02 48 	mul	r8,r4,r6
80004304:	10 33       	cp.w	r3,r8
80004306:	c0 a2       	brcc	8000431a <__avr32_udiv64+0x1fe>
80004308:	20 1e       	sub	lr,1
8000430a:	18 03       	add	r3,r12
8000430c:	18 33       	cp.w	r3,r12
8000430e:	c0 63       	brcs	8000431a <__avr32_udiv64+0x1fe>
80004310:	10 33       	cp.w	r3,r8
80004312:	f7 be 03 01 	sublo	lr,1
80004316:	e7 dc e3 03 	addcs	r3,r3,r12
8000431a:	10 13       	sub	r3,r8
8000431c:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
80004320:	e6 01 0d 00 	divu	r0,r3,r1
80004324:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80004328:	00 98       	mov	r8,r0
8000432a:	e0 06 02 46 	mul	r6,r0,r6
8000432e:	0c 3b       	cp.w	r11,r6
80004330:	c0 a2       	brcc	80004344 <__avr32_udiv64+0x228>
80004332:	20 18       	sub	r8,1
80004334:	18 0b       	add	r11,r12
80004336:	18 3b       	cp.w	r11,r12
80004338:	c0 63       	brcs	80004344 <__avr32_udiv64+0x228>
8000433a:	0c 3b       	cp.w	r11,r6
8000433c:	f7 dc e3 0b 	addcs	r11,r11,r12
80004340:	f7 b8 03 01 	sublo	r8,1
80004344:	f1 ee 11 08 	or	r8,r8,lr<<0x10
80004348:	ee f4 ff f4 	ld.w	r4,r7[-12]
8000434c:	0c 1b       	sub	r11,r6
8000434e:	f0 04 06 42 	mulu.d	r2,r8,r4
80004352:	06 95       	mov	r5,r3
80004354:	16 35       	cp.w	r5,r11
80004356:	e0 8b 00 0a 	brhi	8000436a <__avr32_udiv64+0x24e>
8000435a:	5f 0b       	sreq	r11
8000435c:	f4 09 09 49 	lsl	r9,r10,r9
80004360:	12 32       	cp.w	r2,r9
80004362:	5f b9       	srhi	r9
80004364:	f7 e9 00 09 	and	r9,r11,r9
80004368:	c0 60       	breq	80004374 <__avr32_udiv64+0x258>
8000436a:	20 18       	sub	r8,1
8000436c:	30 09       	mov	r9,0
8000436e:	c0 38       	rjmp	80004374 <__avr32_udiv64+0x258>
80004370:	30 09       	mov	r9,0
80004372:	12 98       	mov	r8,r9
80004374:	10 9a       	mov	r10,r8
80004376:	12 93       	mov	r3,r9
80004378:	10 92       	mov	r2,r8
8000437a:	12 9b       	mov	r11,r9
8000437c:	2f dd       	sub	sp,-12
8000437e:	d8 32       	popm	r0-r7,pc

80004380 <memcpy>:
80004380:	58 8a       	cp.w	r10,8
80004382:	c2 f5       	brlt	800043e0 <memcpy+0x60>
80004384:	f9 eb 10 09 	or	r9,r12,r11
80004388:	e2 19 00 03 	andl	r9,0x3,COH
8000438c:	e0 81 00 97 	brne	800044ba <memcpy+0x13a>
80004390:	e0 4a 00 20 	cp.w	r10,32
80004394:	c3 b4       	brge	8000440a <memcpy+0x8a>
80004396:	f4 08 14 02 	asr	r8,r10,0x2
8000439a:	f0 09 11 08 	rsub	r9,r8,8
8000439e:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800043a2:	76 69       	ld.w	r9,r11[0x18]
800043a4:	99 69       	st.w	r12[0x18],r9
800043a6:	76 59       	ld.w	r9,r11[0x14]
800043a8:	99 59       	st.w	r12[0x14],r9
800043aa:	76 49       	ld.w	r9,r11[0x10]
800043ac:	99 49       	st.w	r12[0x10],r9
800043ae:	76 39       	ld.w	r9,r11[0xc]
800043b0:	99 39       	st.w	r12[0xc],r9
800043b2:	76 29       	ld.w	r9,r11[0x8]
800043b4:	99 29       	st.w	r12[0x8],r9
800043b6:	76 19       	ld.w	r9,r11[0x4]
800043b8:	99 19       	st.w	r12[0x4],r9
800043ba:	76 09       	ld.w	r9,r11[0x0]
800043bc:	99 09       	st.w	r12[0x0],r9
800043be:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800043c2:	f8 08 00 28 	add	r8,r12,r8<<0x2
800043c6:	e0 1a 00 03 	andl	r10,0x3
800043ca:	f4 0a 11 04 	rsub	r10,r10,4
800043ce:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800043d2:	17 a9       	ld.ub	r9,r11[0x2]
800043d4:	b0 a9       	st.b	r8[0x2],r9
800043d6:	17 99       	ld.ub	r9,r11[0x1]
800043d8:	b0 99       	st.b	r8[0x1],r9
800043da:	17 89       	ld.ub	r9,r11[0x0]
800043dc:	b0 89       	st.b	r8[0x0],r9
800043de:	5e fc       	retal	r12
800043e0:	f4 0a 11 09 	rsub	r10,r10,9
800043e4:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800043e8:	17 f9       	ld.ub	r9,r11[0x7]
800043ea:	b8 f9       	st.b	r12[0x7],r9
800043ec:	17 e9       	ld.ub	r9,r11[0x6]
800043ee:	b8 e9       	st.b	r12[0x6],r9
800043f0:	17 d9       	ld.ub	r9,r11[0x5]
800043f2:	b8 d9       	st.b	r12[0x5],r9
800043f4:	17 c9       	ld.ub	r9,r11[0x4]
800043f6:	b8 c9       	st.b	r12[0x4],r9
800043f8:	17 b9       	ld.ub	r9,r11[0x3]
800043fa:	b8 b9       	st.b	r12[0x3],r9
800043fc:	17 a9       	ld.ub	r9,r11[0x2]
800043fe:	b8 a9       	st.b	r12[0x2],r9
80004400:	17 99       	ld.ub	r9,r11[0x1]
80004402:	b8 99       	st.b	r12[0x1],r9
80004404:	17 89       	ld.ub	r9,r11[0x0]
80004406:	b8 89       	st.b	r12[0x0],r9
80004408:	5e fc       	retal	r12
8000440a:	eb cd 40 c0 	pushm	r6-r7,lr
8000440e:	18 99       	mov	r9,r12
80004410:	22 0a       	sub	r10,32
80004412:	b7 07       	ld.d	r6,r11++
80004414:	b3 26       	st.d	r9++,r6
80004416:	b7 07       	ld.d	r6,r11++
80004418:	b3 26       	st.d	r9++,r6
8000441a:	b7 07       	ld.d	r6,r11++
8000441c:	b3 26       	st.d	r9++,r6
8000441e:	b7 07       	ld.d	r6,r11++
80004420:	b3 26       	st.d	r9++,r6
80004422:	22 0a       	sub	r10,32
80004424:	cf 74       	brge	80004412 <memcpy+0x92>
80004426:	2f 0a       	sub	r10,-16
80004428:	c0 65       	brlt	80004434 <memcpy+0xb4>
8000442a:	b7 07       	ld.d	r6,r11++
8000442c:	b3 26       	st.d	r9++,r6
8000442e:	b7 07       	ld.d	r6,r11++
80004430:	b3 26       	st.d	r9++,r6
80004432:	21 0a       	sub	r10,16
80004434:	5c 3a       	neg	r10
80004436:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
8000443a:	d7 03       	nop
8000443c:	d7 03       	nop
8000443e:	f7 36 00 0e 	ld.ub	r6,r11[14]
80004442:	f3 66 00 0e 	st.b	r9[14],r6
80004446:	f7 36 00 0d 	ld.ub	r6,r11[13]
8000444a:	f3 66 00 0d 	st.b	r9[13],r6
8000444e:	f7 36 00 0c 	ld.ub	r6,r11[12]
80004452:	f3 66 00 0c 	st.b	r9[12],r6
80004456:	f7 36 00 0b 	ld.ub	r6,r11[11]
8000445a:	f3 66 00 0b 	st.b	r9[11],r6
8000445e:	f7 36 00 0a 	ld.ub	r6,r11[10]
80004462:	f3 66 00 0a 	st.b	r9[10],r6
80004466:	f7 36 00 09 	ld.ub	r6,r11[9]
8000446a:	f3 66 00 09 	st.b	r9[9],r6
8000446e:	f7 36 00 08 	ld.ub	r6,r11[8]
80004472:	f3 66 00 08 	st.b	r9[8],r6
80004476:	f7 36 00 07 	ld.ub	r6,r11[7]
8000447a:	f3 66 00 07 	st.b	r9[7],r6
8000447e:	f7 36 00 06 	ld.ub	r6,r11[6]
80004482:	f3 66 00 06 	st.b	r9[6],r6
80004486:	f7 36 00 05 	ld.ub	r6,r11[5]
8000448a:	f3 66 00 05 	st.b	r9[5],r6
8000448e:	f7 36 00 04 	ld.ub	r6,r11[4]
80004492:	f3 66 00 04 	st.b	r9[4],r6
80004496:	f7 36 00 03 	ld.ub	r6,r11[3]
8000449a:	f3 66 00 03 	st.b	r9[3],r6
8000449e:	f7 36 00 02 	ld.ub	r6,r11[2]
800044a2:	f3 66 00 02 	st.b	r9[2],r6
800044a6:	f7 36 00 01 	ld.ub	r6,r11[1]
800044aa:	f3 66 00 01 	st.b	r9[1],r6
800044ae:	f7 36 00 00 	ld.ub	r6,r11[0]
800044b2:	f3 66 00 00 	st.b	r9[0],r6
800044b6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800044ba:	20 1a       	sub	r10,1
800044bc:	f6 0a 07 09 	ld.ub	r9,r11[r10]
800044c0:	f8 0a 0b 09 	st.b	r12[r10],r9
800044c4:	cf b1       	brne	800044ba <memcpy+0x13a>
800044c6:	5e fc       	retal	r12

800044c8 <sprintf>:
800044c8:	d4 01       	pushm	lr
800044ca:	21 7d       	sub	sp,92
800044cc:	e0 68 ff ff 	mov	r8,65535
800044d0:	ea 18 7f ff 	orh	r8,0x7fff
800044d4:	50 58       	stdsp	sp[0x14],r8
800044d6:	50 28       	stdsp	sp[0x8],r8
800044d8:	e0 68 02 08 	mov	r8,520
800044dc:	ba 68       	st.h	sp[0xc],r8
800044de:	3f f8       	mov	r8,-1
800044e0:	ba 78       	st.h	sp[0xe],r8
800044e2:	e0 68 01 1c 	mov	r8,284
800044e6:	50 4c       	stdsp	sp[0x10],r12
800044e8:	16 9a       	mov	r10,r11
800044ea:	50 0c       	stdsp	sp[0x0],r12
800044ec:	fa c9 ff a0 	sub	r9,sp,-96
800044f0:	70 0c       	ld.w	r12,r8[0x0]
800044f2:	1a 9b       	mov	r11,sp
800044f4:	ca 4d       	rcall	8000483c <_vfprintf_r>
800044f6:	30 09       	mov	r9,0
800044f8:	40 08       	lddsp	r8,sp[0x0]
800044fa:	b0 89       	st.b	r8[0x0],r9
800044fc:	2e 9d       	sub	sp,-92
800044fe:	d8 02       	popm	pc

80004500 <get_arg>:
80004500:	d4 31       	pushm	r0-r7,lr
80004502:	20 8d       	sub	sp,32
80004504:	fa c4 ff bc 	sub	r4,sp,-68
80004508:	50 4b       	stdsp	sp[0x10],r11
8000450a:	68 2e       	ld.w	lr,r4[0x8]
8000450c:	50 58       	stdsp	sp[0x14],r8
8000450e:	12 96       	mov	r6,r9
80004510:	7c 0b       	ld.w	r11,lr[0x0]
80004512:	70 05       	ld.w	r5,r8[0x0]
80004514:	50 6e       	stdsp	sp[0x18],lr
80004516:	58 0b       	cp.w	r11,0
80004518:	f4 0b 17 00 	moveq	r11,r10
8000451c:	68 03       	ld.w	r3,r4[0x0]
8000451e:	68 11       	ld.w	r1,r4[0x4]
80004520:	40 49       	lddsp	r9,sp[0x10]
80004522:	30 08       	mov	r8,0
80004524:	c2 e9       	rjmp	80004780 <get_arg+0x280>
80004526:	2f fb       	sub	r11,-1
80004528:	32 5c       	mov	r12,37
8000452a:	17 8a       	ld.ub	r10,r11[0x0]
8000452c:	f8 0a 18 00 	cp.b	r10,r12
80004530:	5f 1e       	srne	lr
80004532:	f0 0a 18 00 	cp.b	r10,r8
80004536:	5f 1c       	srne	r12
80004538:	fd ec 00 0c 	and	r12,lr,r12
8000453c:	f0 0c 18 00 	cp.b	r12,r8
80004540:	cf 31       	brne	80004526 <get_arg+0x26>
80004542:	58 0a       	cp.w	r10,0
80004544:	e0 80 01 2b 	breq	8000479a <get_arg+0x29a>
80004548:	30 0c       	mov	r12,0
8000454a:	3f fa       	mov	r10,-1
8000454c:	18 90       	mov	r0,r12
8000454e:	50 3a       	stdsp	sp[0xc],r10
80004550:	18 94       	mov	r4,r12
80004552:	18 92       	mov	r2,r12
80004554:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80004558:	16 97       	mov	r7,r11
8000455a:	50 7c       	stdsp	sp[0x1c],r12
8000455c:	4c ec       	lddpc	r12,80004694 <get_arg+0x194>
8000455e:	0f 3a       	ld.ub	r10,r7++
80004560:	f8 0a 07 0e 	ld.ub	lr,r12[r10]
80004564:	40 7c       	lddsp	r12,sp[0x1c]
80004566:	1c 0c       	add	r12,lr
80004568:	4c ce       	lddpc	lr,80004698 <get_arg+0x198>
8000456a:	fc 0c 07 0e 	ld.ub	lr,lr[r12]
8000456e:	20 1e       	sub	lr,1
80004570:	50 0e       	stdsp	sp[0x0],lr
80004572:	4c be       	lddpc	lr,8000469c <get_arg+0x19c>
80004574:	fc 0c 07 0c 	ld.ub	r12,lr[r12]
80004578:	50 7c       	stdsp	sp[0x1c],r12
8000457a:	40 0c       	lddsp	r12,sp[0x0]
8000457c:	58 7c       	cp.w	r12,7
8000457e:	e0 8b 00 fa 	brhi	80004772 <get_arg+0x272>
80004582:	4c 8e       	lddpc	lr,800046a0 <get_arg+0x1a0>
80004584:	fc 0c 03 2f 	ld.w	pc,lr[r12<<0x2]
80004588:	36 8b       	mov	r11,104
8000458a:	f6 0a 18 00 	cp.b	r10,r11
8000458e:	e0 80 00 f2 	breq	80004772 <get_arg+0x272>
80004592:	37 1b       	mov	r11,113
80004594:	f6 0a 18 00 	cp.b	r10,r11
80004598:	c0 70       	breq	800045a6 <get_arg+0xa6>
8000459a:	34 cb       	mov	r11,76
8000459c:	f6 0a 18 00 	cp.b	r10,r11
800045a0:	c0 51       	brne	800045aa <get_arg+0xaa>
800045a2:	a3 b4       	sbr	r4,0x3
800045a4:	ce 78       	rjmp	80004772 <get_arg+0x272>
800045a6:	a5 b4       	sbr	r4,0x5
800045a8:	ce 58       	rjmp	80004772 <get_arg+0x272>
800045aa:	08 9a       	mov	r10,r4
800045ac:	0e 9b       	mov	r11,r7
800045ae:	a5 aa       	sbr	r10,0x4
800045b0:	17 3c       	ld.ub	r12,r11++
800045b2:	a5 b4       	sbr	r4,0x5
800045b4:	36 ce       	mov	lr,108
800045b6:	fc 0c 18 00 	cp.b	r12,lr
800045ba:	e0 80 00 dd 	breq	80004774 <get_arg+0x274>
800045be:	14 94       	mov	r4,r10
800045c0:	cd 98       	rjmp	80004772 <get_arg+0x272>
800045c2:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
800045c6:	36 7c       	mov	r12,103
800045c8:	f8 0a 18 00 	cp.b	r10,r12
800045cc:	e0 8b 00 27 	brhi	8000461a <get_arg+0x11a>
800045d0:	36 5b       	mov	r11,101
800045d2:	f6 0a 18 00 	cp.b	r10,r11
800045d6:	c4 82       	brcc	80004666 <get_arg+0x166>
800045d8:	34 fb       	mov	r11,79
800045da:	f6 0a 18 00 	cp.b	r10,r11
800045de:	c4 80       	breq	8000466e <get_arg+0x16e>
800045e0:	e0 8b 00 0c 	brhi	800045f8 <get_arg+0xf8>
800045e4:	34 5b       	mov	r11,69
800045e6:	f6 0a 18 00 	cp.b	r10,r11
800045ea:	c3 e0       	breq	80004666 <get_arg+0x166>
800045ec:	34 7b       	mov	r11,71
800045ee:	f6 0a 18 00 	cp.b	r10,r11
800045f2:	c3 a0       	breq	80004666 <get_arg+0x166>
800045f4:	34 4b       	mov	r11,68
800045f6:	c0 88       	rjmp	80004606 <get_arg+0x106>
800045f8:	35 8b       	mov	r11,88
800045fa:	f6 0a 18 00 	cp.b	r10,r11
800045fe:	c2 c0       	breq	80004656 <get_arg+0x156>
80004600:	e0 8b 00 07 	brhi	8000460e <get_arg+0x10e>
80004604:	35 5b       	mov	r11,85
80004606:	f6 0a 18 00 	cp.b	r10,r11
8000460a:	c3 51       	brne	80004674 <get_arg+0x174>
8000460c:	c3 18       	rjmp	8000466e <get_arg+0x16e>
8000460e:	36 3b       	mov	r11,99
80004610:	f6 0a 18 00 	cp.b	r10,r11
80004614:	c2 f0       	breq	80004672 <get_arg+0x172>
80004616:	36 4b       	mov	r11,100
80004618:	c0 e8       	rjmp	80004634 <get_arg+0x134>
8000461a:	37 0b       	mov	r11,112
8000461c:	f6 0a 18 00 	cp.b	r10,r11
80004620:	c2 50       	breq	8000466a <get_arg+0x16a>
80004622:	e0 8b 00 0d 	brhi	8000463c <get_arg+0x13c>
80004626:	36 eb       	mov	r11,110
80004628:	f6 0a 18 00 	cp.b	r10,r11
8000462c:	c1 f0       	breq	8000466a <get_arg+0x16a>
8000462e:	e0 8b 00 14 	brhi	80004656 <get_arg+0x156>
80004632:	36 9b       	mov	r11,105
80004634:	f6 0a 18 00 	cp.b	r10,r11
80004638:	c1 e1       	brne	80004674 <get_arg+0x174>
8000463a:	c0 e8       	rjmp	80004656 <get_arg+0x156>
8000463c:	37 5b       	mov	r11,117
8000463e:	f6 0a 18 00 	cp.b	r10,r11
80004642:	c0 a0       	breq	80004656 <get_arg+0x156>
80004644:	37 8b       	mov	r11,120
80004646:	f6 0a 18 00 	cp.b	r10,r11
8000464a:	c0 60       	breq	80004656 <get_arg+0x156>
8000464c:	37 3b       	mov	r11,115
8000464e:	f6 0a 18 00 	cp.b	r10,r11
80004652:	c1 11       	brne	80004674 <get_arg+0x174>
80004654:	c0 b8       	rjmp	8000466a <get_arg+0x16a>
80004656:	ed b4 00 04 	bld	r4,0x4
8000465a:	c0 a0       	breq	8000466e <get_arg+0x16e>
8000465c:	ed b4 00 05 	bld	r4,0x5
80004660:	c0 91       	brne	80004672 <get_arg+0x172>
80004662:	30 20       	mov	r0,2
80004664:	c0 88       	rjmp	80004674 <get_arg+0x174>
80004666:	30 40       	mov	r0,4
80004668:	c0 68       	rjmp	80004674 <get_arg+0x174>
8000466a:	30 30       	mov	r0,3
8000466c:	c0 48       	rjmp	80004674 <get_arg+0x174>
8000466e:	30 10       	mov	r0,1
80004670:	c0 28       	rjmp	80004674 <get_arg+0x174>
80004672:	30 00       	mov	r0,0
80004674:	40 3b       	lddsp	r11,sp[0xc]
80004676:	5b fb       	cp.w	r11,-1
80004678:	c0 40       	breq	80004680 <get_arg+0x180>
8000467a:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
8000467e:	c7 a8       	rjmp	80004772 <get_arg+0x272>
80004680:	58 60       	cp.w	r0,6
80004682:	e0 8b 00 78 	brhi	80004772 <get_arg+0x272>
80004686:	6c 0a       	ld.w	r10,r6[0x0]
80004688:	ea cc ff ff 	sub	r12,r5,-1
8000468c:	48 6e       	lddpc	lr,800046a4 <get_arg+0x1a4>
8000468e:	fc 00 03 2f 	ld.w	pc,lr[r0<<0x2]
80004692:	d7 03       	nop
80004694:	80 07       	ld.sh	r7,r0[0x0]
80004696:	b1 2c       	st.d	r8++,r12
80004698:	80 07       	ld.sh	r7,r0[0x0]
8000469a:	b0 64       	st.h	r8[0xc],r4
8000469c:	80 07       	ld.sh	r7,r0[0x0]
8000469e:	af f8       	*unknown*
800046a0:	80 07       	ld.sh	r7,r0[0x0]
800046a2:	ae 58       	st.h	r7[0xa],r8
800046a4:	80 07       	ld.sh	r7,r0[0x0]
800046a6:	ae 78       	st.h	r7[0xe],r8
800046a8:	f4 cb ff f8 	sub	r11,r10,-8
800046ac:	8d 0b       	st.w	r6[0x0],r11
800046ae:	f4 ea 00 00 	ld.d	r10,r10[0]
800046b2:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800046b6:	c0 f8       	rjmp	800046d4 <get_arg+0x1d4>
800046b8:	f4 cb ff fc 	sub	r11,r10,-4
800046bc:	8d 0b       	st.w	r6[0x0],r11
800046be:	74 0a       	ld.w	r10,r10[0x0]
800046c0:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
800046c4:	c0 88       	rjmp	800046d4 <get_arg+0x1d4>
800046c6:	f4 cb ff f8 	sub	r11,r10,-8
800046ca:	8d 0b       	st.w	r6[0x0],r11
800046cc:	f4 ea 00 00 	ld.d	r10,r10[0]
800046d0:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
800046d4:	0e 9b       	mov	r11,r7
800046d6:	18 95       	mov	r5,r12
800046d8:	c4 e8       	rjmp	80004774 <get_arg+0x274>
800046da:	62 0a       	ld.w	r10,r1[0x0]
800046dc:	5b fa       	cp.w	r10,-1
800046de:	c0 b1       	brne	800046f4 <get_arg+0x1f4>
800046e0:	50 19       	stdsp	sp[0x4],r9
800046e2:	50 28       	stdsp	sp[0x8],r8
800046e4:	e0 6a 00 80 	mov	r10,128
800046e8:	30 0b       	mov	r11,0
800046ea:	02 9c       	mov	r12,r1
800046ec:	e0 a0 1d 8c 	rcall	80008204 <memset>
800046f0:	40 28       	lddsp	r8,sp[0x8]
800046f2:	40 19       	lddsp	r9,sp[0x4]
800046f4:	e4 cc 00 01 	sub	r12,r2,1
800046f8:	0e 9b       	mov	r11,r7
800046fa:	50 3c       	stdsp	sp[0xc],r12
800046fc:	f2 0c 0c 49 	max	r9,r9,r12
80004700:	c3 a8       	rjmp	80004774 <get_arg+0x274>
80004702:	62 0a       	ld.w	r10,r1[0x0]
80004704:	5b fa       	cp.w	r10,-1
80004706:	c0 b1       	brne	8000471c <get_arg+0x21c>
80004708:	50 19       	stdsp	sp[0x4],r9
8000470a:	50 28       	stdsp	sp[0x8],r8
8000470c:	e0 6a 00 80 	mov	r10,128
80004710:	30 0b       	mov	r11,0
80004712:	02 9c       	mov	r12,r1
80004714:	e0 a0 1d 78 	rcall	80008204 <memset>
80004718:	40 28       	lddsp	r8,sp[0x8]
8000471a:	40 19       	lddsp	r9,sp[0x4]
8000471c:	20 12       	sub	r2,1
8000471e:	30 0a       	mov	r10,0
80004720:	0e 9b       	mov	r11,r7
80004722:	e2 02 09 2a 	st.w	r1[r2<<0x2],r10
80004726:	f2 02 0c 49 	max	r9,r9,r2
8000472a:	c2 58       	rjmp	80004774 <get_arg+0x274>
8000472c:	16 97       	mov	r7,r11
8000472e:	6c 0a       	ld.w	r10,r6[0x0]
80004730:	f4 cb ff fc 	sub	r11,r10,-4
80004734:	8d 0b       	st.w	r6[0x0],r11
80004736:	74 0a       	ld.w	r10,r10[0x0]
80004738:	0e 9b       	mov	r11,r7
8000473a:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
8000473e:	2f f5       	sub	r5,-1
80004740:	c1 a8       	rjmp	80004774 <get_arg+0x274>
80004742:	f4 c2 00 30 	sub	r2,r10,48
80004746:	c0 68       	rjmp	80004752 <get_arg+0x252>
80004748:	e4 02 00 22 	add	r2,r2,r2<<0x2
8000474c:	2f f7       	sub	r7,-1
8000474e:	f4 02 00 12 	add	r2,r10,r2<<0x1
80004752:	0f 8a       	ld.ub	r10,r7[0x0]
80004754:	58 0a       	cp.w	r10,0
80004756:	c0 e0       	breq	80004772 <get_arg+0x272>
80004758:	23 0a       	sub	r10,48
8000475a:	58 9a       	cp.w	r10,9
8000475c:	fe 98 ff f6 	brls	80004748 <get_arg+0x248>
80004760:	c0 98       	rjmp	80004772 <get_arg+0x272>
80004762:	2f f7       	sub	r7,-1
80004764:	0f 8a       	ld.ub	r10,r7[0x0]
80004766:	58 0a       	cp.w	r10,0
80004768:	c0 50       	breq	80004772 <get_arg+0x272>
8000476a:	23 0a       	sub	r10,48
8000476c:	58 9a       	cp.w	r10,9
8000476e:	fe 98 ff fa 	brls	80004762 <get_arg+0x262>
80004772:	0e 9b       	mov	r11,r7
80004774:	40 7c       	lddsp	r12,sp[0x1c]
80004776:	30 ba       	mov	r10,11
80004778:	f4 0c 18 00 	cp.b	r12,r10
8000477c:	fe 91 fe ec 	brne	80004554 <get_arg+0x54>
80004780:	40 42       	lddsp	r2,sp[0x10]
80004782:	17 8c       	ld.ub	r12,r11[0x0]
80004784:	0a 32       	cp.w	r2,r5
80004786:	5f 4a       	srge	r10
80004788:	f0 0c 18 00 	cp.b	r12,r8
8000478c:	5f 1c       	srne	r12
8000478e:	f9 ea 00 0a 	and	r10,r12,r10
80004792:	f0 0a 18 00 	cp.b	r10,r8
80004796:	fe 91 fe c9 	brne	80004528 <get_arg+0x28>
8000479a:	30 08       	mov	r8,0
8000479c:	40 4e       	lddsp	lr,sp[0x10]
8000479e:	17 8a       	ld.ub	r10,r11[0x0]
800047a0:	e2 05 00 21 	add	r1,r1,r5<<0x2
800047a4:	f0 0a 18 00 	cp.b	r10,r8
800047a8:	fc 09 17 10 	movne	r9,lr
800047ac:	e6 05 00 38 	add	r8,r3,r5<<0x3
800047b0:	06 9e       	mov	lr,r3
800047b2:	c2 a8       	rjmp	80004806 <get_arg+0x306>
800047b4:	62 0a       	ld.w	r10,r1[0x0]
800047b6:	58 3a       	cp.w	r10,3
800047b8:	c1 e0       	breq	800047f4 <get_arg+0x2f4>
800047ba:	e0 89 00 07 	brgt	800047c8 <get_arg+0x2c8>
800047be:	58 1a       	cp.w	r10,1
800047c0:	c1 a0       	breq	800047f4 <get_arg+0x2f4>
800047c2:	58 2a       	cp.w	r10,2
800047c4:	c1 81       	brne	800047f4 <get_arg+0x2f4>
800047c6:	c0 58       	rjmp	800047d0 <get_arg+0x2d0>
800047c8:	58 5a       	cp.w	r10,5
800047ca:	c0 c0       	breq	800047e2 <get_arg+0x2e2>
800047cc:	c0 b5       	brlt	800047e2 <get_arg+0x2e2>
800047ce:	c1 38       	rjmp	800047f4 <get_arg+0x2f4>
800047d0:	6c 0a       	ld.w	r10,r6[0x0]
800047d2:	f4 cc ff f8 	sub	r12,r10,-8
800047d6:	8d 0c       	st.w	r6[0x0],r12
800047d8:	f4 e2 00 00 	ld.d	r2,r10[0]
800047dc:	f0 e3 00 00 	st.d	r8[0],r2
800047e0:	c1 08       	rjmp	80004800 <get_arg+0x300>
800047e2:	6c 0a       	ld.w	r10,r6[0x0]
800047e4:	f4 cc ff f8 	sub	r12,r10,-8
800047e8:	8d 0c       	st.w	r6[0x0],r12
800047ea:	f4 e2 00 00 	ld.d	r2,r10[0]
800047ee:	f0 e3 00 00 	st.d	r8[0],r2
800047f2:	c0 78       	rjmp	80004800 <get_arg+0x300>
800047f4:	6c 0a       	ld.w	r10,r6[0x0]
800047f6:	f4 cc ff fc 	sub	r12,r10,-4
800047fa:	8d 0c       	st.w	r6[0x0],r12
800047fc:	74 0a       	ld.w	r10,r10[0x0]
800047fe:	91 0a       	st.w	r8[0x0],r10
80004800:	2f f5       	sub	r5,-1
80004802:	2f 88       	sub	r8,-8
80004804:	2f c1       	sub	r1,-4
80004806:	12 35       	cp.w	r5,r9
80004808:	fe 9a ff d6 	brle	800047b4 <get_arg+0x2b4>
8000480c:	1c 93       	mov	r3,lr
8000480e:	40 52       	lddsp	r2,sp[0x14]
80004810:	40 6e       	lddsp	lr,sp[0x18]
80004812:	85 05       	st.w	r2[0x0],r5
80004814:	9d 0b       	st.w	lr[0x0],r11
80004816:	40 4b       	lddsp	r11,sp[0x10]
80004818:	e6 0b 00 3c 	add	r12,r3,r11<<0x3
8000481c:	2f 8d       	sub	sp,-32
8000481e:	d8 32       	popm	r0-r7,pc

80004820 <__sprint_r>:
80004820:	d4 21       	pushm	r4-r7,lr
80004822:	14 97       	mov	r7,r10
80004824:	74 28       	ld.w	r8,r10[0x8]
80004826:	58 08       	cp.w	r8,0
80004828:	c0 41       	brne	80004830 <__sprint_r+0x10>
8000482a:	95 18       	st.w	r10[0x4],r8
8000482c:	10 9c       	mov	r12,r8
8000482e:	d8 22       	popm	r4-r7,pc
80004830:	e0 a0 18 c8 	rcall	800079c0 <__sfvwrite_r>
80004834:	30 08       	mov	r8,0
80004836:	8f 18       	st.w	r7[0x4],r8
80004838:	8f 28       	st.w	r7[0x8],r8
8000483a:	d8 22       	popm	r4-r7,pc

8000483c <_vfprintf_r>:
8000483c:	d4 31       	pushm	r0-r7,lr
8000483e:	fa cd 06 bc 	sub	sp,sp,1724
80004842:	51 09       	stdsp	sp[0x40],r9
80004844:	16 91       	mov	r1,r11
80004846:	14 97       	mov	r7,r10
80004848:	18 95       	mov	r5,r12
8000484a:	e0 a0 1a 31 	rcall	80007cac <_localeconv_r>
8000484e:	78 0c       	ld.w	r12,r12[0x0]
80004850:	50 cc       	stdsp	sp[0x30],r12
80004852:	58 05       	cp.w	r5,0
80004854:	c0 70       	breq	80004862 <_vfprintf_r+0x26>
80004856:	6a 68       	ld.w	r8,r5[0x18]
80004858:	58 08       	cp.w	r8,0
8000485a:	c0 41       	brne	80004862 <_vfprintf_r+0x26>
8000485c:	0a 9c       	mov	r12,r5
8000485e:	e0 a0 17 51 	rcall	80007700 <__sinit>
80004862:	4d 08       	lddpc	r8,800049a0 <_vfprintf_r+0x164>
80004864:	10 31       	cp.w	r1,r8
80004866:	c0 31       	brne	8000486c <_vfprintf_r+0x30>
80004868:	6a 01       	ld.w	r1,r5[0x0]
8000486a:	c0 a8       	rjmp	8000487e <_vfprintf_r+0x42>
8000486c:	4c e8       	lddpc	r8,800049a4 <_vfprintf_r+0x168>
8000486e:	10 31       	cp.w	r1,r8
80004870:	c0 31       	brne	80004876 <_vfprintf_r+0x3a>
80004872:	6a 11       	ld.w	r1,r5[0x4]
80004874:	c0 58       	rjmp	8000487e <_vfprintf_r+0x42>
80004876:	4c d8       	lddpc	r8,800049a8 <_vfprintf_r+0x16c>
80004878:	10 31       	cp.w	r1,r8
8000487a:	eb f1 00 02 	ld.weq	r1,r5[0x8]
8000487e:	82 68       	ld.sh	r8,r1[0xc]
80004880:	ed b8 00 03 	bld	r8,0x3
80004884:	c0 41       	brne	8000488c <_vfprintf_r+0x50>
80004886:	62 48       	ld.w	r8,r1[0x10]
80004888:	58 08       	cp.w	r8,0
8000488a:	c0 71       	brne	80004898 <_vfprintf_r+0x5c>
8000488c:	02 9b       	mov	r11,r1
8000488e:	0a 9c       	mov	r12,r5
80004890:	e0 a0 0f 6c 	rcall	80006768 <__swsetup_r>
80004894:	e0 81 0f 63 	brne	8000675a <_vfprintf_r+0x1f1e>
80004898:	82 68       	ld.sh	r8,r1[0xc]
8000489a:	10 99       	mov	r9,r8
8000489c:	e2 19 00 1a 	andl	r9,0x1a,COH
800048a0:	58 a9       	cp.w	r9,10
800048a2:	c3 c1       	brne	8000491a <_vfprintf_r+0xde>
800048a4:	82 79       	ld.sh	r9,r1[0xe]
800048a6:	30 0a       	mov	r10,0
800048a8:	f4 09 19 00 	cp.h	r9,r10
800048ac:	c3 75       	brlt	8000491a <_vfprintf_r+0xde>
800048ae:	a1 d8       	cbr	r8,0x1
800048b0:	fb 58 05 d0 	st.h	sp[1488],r8
800048b4:	62 88       	ld.w	r8,r1[0x20]
800048b6:	fb 48 05 e4 	st.w	sp[1508],r8
800048ba:	62 a8       	ld.w	r8,r1[0x28]
800048bc:	fb 48 05 ec 	st.w	sp[1516],r8
800048c0:	fa c8 ff bc 	sub	r8,sp,-68
800048c4:	fb 48 05 d4 	st.w	sp[1492],r8
800048c8:	fb 48 05 c4 	st.w	sp[1476],r8
800048cc:	e0 68 04 00 	mov	r8,1024
800048d0:	fb 48 05 d8 	st.w	sp[1496],r8
800048d4:	fb 48 05 cc 	st.w	sp[1484],r8
800048d8:	30 08       	mov	r8,0
800048da:	fb 59 05 d2 	st.h	sp[1490],r9
800048de:	0e 9a       	mov	r10,r7
800048e0:	41 09       	lddsp	r9,sp[0x40]
800048e2:	fa c7 fa 3c 	sub	r7,sp,-1476
800048e6:	fb 48 05 dc 	st.w	sp[1500],r8
800048ea:	0a 9c       	mov	r12,r5
800048ec:	0e 9b       	mov	r11,r7
800048ee:	ca 7f       	rcall	8000483c <_vfprintf_r>
800048f0:	50 bc       	stdsp	sp[0x2c],r12
800048f2:	c0 95       	brlt	80004904 <_vfprintf_r+0xc8>
800048f4:	0e 9b       	mov	r11,r7
800048f6:	0a 9c       	mov	r12,r5
800048f8:	e0 a0 16 28 	rcall	80007548 <_fflush_r>
800048fc:	40 be       	lddsp	lr,sp[0x2c]
800048fe:	f9 be 01 ff 	movne	lr,-1
80004902:	50 be       	stdsp	sp[0x2c],lr
80004904:	fb 08 05 d0 	ld.sh	r8,sp[1488]
80004908:	ed b8 00 06 	bld	r8,0x6
8000490c:	e0 81 0f 29 	brne	8000675e <_vfprintf_r+0x1f22>
80004910:	82 68       	ld.sh	r8,r1[0xc]
80004912:	a7 a8       	sbr	r8,0x6
80004914:	a2 68       	st.h	r1[0xc],r8
80004916:	e0 8f 0f 24 	bral	8000675e <_vfprintf_r+0x1f22>
8000491a:	30 08       	mov	r8,0
8000491c:	fb 48 06 b4 	st.w	sp[1716],r8
80004920:	fb 48 06 90 	st.w	sp[1680],r8
80004924:	fb 48 06 8c 	st.w	sp[1676],r8
80004928:	fb 48 06 b0 	st.w	sp[1712],r8
8000492c:	30 08       	mov	r8,0
8000492e:	30 09       	mov	r9,0
80004930:	50 a7       	stdsp	sp[0x28],r7
80004932:	50 78       	stdsp	sp[0x1c],r8
80004934:	fa c3 f9 e0 	sub	r3,sp,-1568
80004938:	3f f8       	mov	r8,-1
8000493a:	50 59       	stdsp	sp[0x14],r9
8000493c:	fb 43 06 88 	st.w	sp[1672],r3
80004940:	fb 48 05 44 	st.w	sp[1348],r8
80004944:	12 9c       	mov	r12,r9
80004946:	50 69       	stdsp	sp[0x18],r9
80004948:	50 d9       	stdsp	sp[0x34],r9
8000494a:	50 e9       	stdsp	sp[0x38],r9
8000494c:	50 b9       	stdsp	sp[0x2c],r9
8000494e:	12 97       	mov	r7,r9
80004950:	0a 94       	mov	r4,r5
80004952:	40 a2       	lddsp	r2,sp[0x28]
80004954:	32 5a       	mov	r10,37
80004956:	30 08       	mov	r8,0
80004958:	c0 28       	rjmp	8000495c <_vfprintf_r+0x120>
8000495a:	2f f2       	sub	r2,-1
8000495c:	05 89       	ld.ub	r9,r2[0x0]
8000495e:	f0 09 18 00 	cp.b	r9,r8
80004962:	5f 1b       	srne	r11
80004964:	f4 09 18 00 	cp.b	r9,r10
80004968:	5f 19       	srne	r9
8000496a:	f3 eb 00 0b 	and	r11,r9,r11
8000496e:	f0 0b 18 00 	cp.b	r11,r8
80004972:	cf 41       	brne	8000495a <_vfprintf_r+0x11e>
80004974:	40 ab       	lddsp	r11,sp[0x28]
80004976:	e4 0b 01 06 	sub	r6,r2,r11
8000497a:	c2 50       	breq	800049c4 <_vfprintf_r+0x188>
8000497c:	fa f8 06 90 	ld.w	r8,sp[1680]
80004980:	0c 08       	add	r8,r6
80004982:	87 0b       	st.w	r3[0x0],r11
80004984:	fb 48 06 90 	st.w	sp[1680],r8
80004988:	87 16       	st.w	r3[0x4],r6
8000498a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000498e:	2f f8       	sub	r8,-1
80004990:	fb 48 06 8c 	st.w	sp[1676],r8
80004994:	58 78       	cp.w	r8,7
80004996:	e0 89 00 0b 	brgt	800049ac <_vfprintf_r+0x170>
8000499a:	2f 83       	sub	r3,-8
8000499c:	c1 18       	rjmp	800049be <_vfprintf_r+0x182>
8000499e:	d7 03       	nop
800049a0:	80 07       	ld.sh	r7,r0[0x0]
800049a2:	b2 3c       	st.h	r9[0x6],r12
800049a4:	80 07       	ld.sh	r7,r0[0x0]
800049a6:	b2 5c       	st.h	r9[0xa],r12
800049a8:	80 07       	ld.sh	r7,r0[0x0]
800049aa:	b2 7c       	st.h	r9[0xe],r12
800049ac:	fa ca f9 78 	sub	r10,sp,-1672
800049b0:	02 9b       	mov	r11,r1
800049b2:	08 9c       	mov	r12,r4
800049b4:	c3 6f       	rcall	80004820 <__sprint_r>
800049b6:	e0 81 0e ce 	brne	80006752 <_vfprintf_r+0x1f16>
800049ba:	fa c3 f9 e0 	sub	r3,sp,-1568
800049be:	40 ba       	lddsp	r10,sp[0x2c]
800049c0:	0c 0a       	add	r10,r6
800049c2:	50 ba       	stdsp	sp[0x2c],r10
800049c4:	05 89       	ld.ub	r9,r2[0x0]
800049c6:	30 08       	mov	r8,0
800049c8:	f0 09 18 00 	cp.b	r9,r8
800049cc:	e0 80 0e b2 	breq	80006730 <_vfprintf_r+0x1ef4>
800049d0:	30 09       	mov	r9,0
800049d2:	fb 68 06 bb 	st.b	sp[1723],r8
800049d6:	0e 96       	mov	r6,r7
800049d8:	e4 c8 ff ff 	sub	r8,r2,-1
800049dc:	3f fe       	mov	lr,-1
800049de:	50 93       	stdsp	sp[0x24],r3
800049e0:	50 41       	stdsp	sp[0x10],r1
800049e2:	0e 93       	mov	r3,r7
800049e4:	04 91       	mov	r1,r2
800049e6:	50 89       	stdsp	sp[0x20],r9
800049e8:	50 a8       	stdsp	sp[0x28],r8
800049ea:	50 2e       	stdsp	sp[0x8],lr
800049ec:	50 39       	stdsp	sp[0xc],r9
800049ee:	12 95       	mov	r5,r9
800049f0:	12 90       	mov	r0,r9
800049f2:	10 97       	mov	r7,r8
800049f4:	08 92       	mov	r2,r4
800049f6:	c0 78       	rjmp	80004a04 <_vfprintf_r+0x1c8>
800049f8:	3f fc       	mov	r12,-1
800049fa:	08 97       	mov	r7,r4
800049fc:	50 2c       	stdsp	sp[0x8],r12
800049fe:	c0 38       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004a00:	30 0b       	mov	r11,0
80004a02:	50 3b       	stdsp	sp[0xc],r11
80004a04:	0f 38       	ld.ub	r8,r7++
80004a06:	c0 28       	rjmp	80004a0a <_vfprintf_r+0x1ce>
80004a08:	12 90       	mov	r0,r9
80004a0a:	f0 c9 00 20 	sub	r9,r8,32
80004a0e:	e0 49 00 58 	cp.w	r9,88
80004a12:	e0 8b 0a 36 	brhi	80005e7e <_vfprintf_r+0x1642>
80004a16:	4d 9a       	lddpc	r10,80004b78 <_vfprintf_r+0x33c>
80004a18:	f4 09 03 2f 	ld.w	pc,r10[r9<<0x2]
80004a1c:	50 a7       	stdsp	sp[0x28],r7
80004a1e:	50 80       	stdsp	sp[0x20],r0
80004a20:	0c 97       	mov	r7,r6
80004a22:	04 94       	mov	r4,r2
80004a24:	06 96       	mov	r6,r3
80004a26:	02 92       	mov	r2,r1
80004a28:	4d 59       	lddpc	r9,80004b7c <_vfprintf_r+0x340>
80004a2a:	40 93       	lddsp	r3,sp[0x24]
80004a2c:	10 90       	mov	r0,r8
80004a2e:	40 41       	lddsp	r1,sp[0x10]
80004a30:	50 d9       	stdsp	sp[0x34],r9
80004a32:	e0 8f 08 95 	bral	80005b5c <_vfprintf_r+0x1320>
80004a36:	30 08       	mov	r8,0
80004a38:	fb 39 06 bb 	ld.ub	r9,sp[1723]
80004a3c:	f0 09 18 00 	cp.b	r9,r8
80004a40:	ce 21       	brne	80004a04 <_vfprintf_r+0x1c8>
80004a42:	32 08       	mov	r8,32
80004a44:	c6 e8       	rjmp	80004b20 <_vfprintf_r+0x2e4>
80004a46:	a1 a5       	sbr	r5,0x0
80004a48:	cd eb       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004a4a:	0f 89       	ld.ub	r9,r7[0x0]
80004a4c:	f2 c8 00 30 	sub	r8,r9,48
80004a50:	58 98       	cp.w	r8,9
80004a52:	e0 8b 00 1d 	brhi	80004a8c <_vfprintf_r+0x250>
80004a56:	ee c8 ff ff 	sub	r8,r7,-1
80004a5a:	30 0b       	mov	r11,0
80004a5c:	23 09       	sub	r9,48
80004a5e:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004a62:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
80004a66:	11 39       	ld.ub	r9,r8++
80004a68:	f2 ca 00 30 	sub	r10,r9,48
80004a6c:	58 9a       	cp.w	r10,9
80004a6e:	fe 98 ff f7 	brls	80004a5c <_vfprintf_r+0x220>
80004a72:	e0 49 00 24 	cp.w	r9,36
80004a76:	cc 51       	brne	80004a00 <_vfprintf_r+0x1c4>
80004a78:	e0 4b 00 20 	cp.w	r11,32
80004a7c:	e0 89 0e 6a 	brgt	80006750 <_vfprintf_r+0x1f14>
80004a80:	20 1b       	sub	r11,1
80004a82:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004a86:	12 3b       	cp.w	r11,r9
80004a88:	c0 95       	brlt	80004a9a <_vfprintf_r+0x25e>
80004a8a:	c1 08       	rjmp	80004aaa <_vfprintf_r+0x26e>
80004a8c:	fa f9 06 b4 	ld.w	r9,sp[1716]
80004a90:	ec ca ff ff 	sub	r10,r6,-1
80004a94:	12 36       	cp.w	r6,r9
80004a96:	c1 f5       	brlt	80004ad4 <_vfprintf_r+0x298>
80004a98:	c2 68       	rjmp	80004ae4 <_vfprintf_r+0x2a8>
80004a9a:	fa ce f9 44 	sub	lr,sp,-1724
80004a9e:	10 97       	mov	r7,r8
80004aa0:	fc 0b 00 3b 	add	r11,lr,r11<<0x3
80004aa4:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80004aa8:	c3 58       	rjmp	80004b12 <_vfprintf_r+0x2d6>
80004aaa:	10 97       	mov	r7,r8
80004aac:	fa c8 f9 50 	sub	r8,sp,-1712
80004ab0:	1a d8       	st.w	--sp,r8
80004ab2:	fa c8 fa b8 	sub	r8,sp,-1352
80004ab6:	1a d8       	st.w	--sp,r8
80004ab8:	fa c8 fb b4 	sub	r8,sp,-1100
80004abc:	02 9a       	mov	r10,r1
80004abe:	1a d8       	st.w	--sp,r8
80004ac0:	04 9c       	mov	r12,r2
80004ac2:	fa c8 f9 40 	sub	r8,sp,-1728
80004ac6:	fa c9 ff b4 	sub	r9,sp,-76
80004aca:	fe b0 fd 1b 	rcall	80004500 <get_arg>
80004ace:	2f dd       	sub	sp,-12
80004ad0:	78 00       	ld.w	r0,r12[0x0]
80004ad2:	c2 08       	rjmp	80004b12 <_vfprintf_r+0x2d6>
80004ad4:	fa cc f9 44 	sub	r12,sp,-1724
80004ad8:	14 96       	mov	r6,r10
80004ada:	f8 03 00 38 	add	r8,r12,r3<<0x3
80004ade:	f0 f0 fd 88 	ld.w	r0,r8[-632]
80004ae2:	c1 88       	rjmp	80004b12 <_vfprintf_r+0x2d6>
80004ae4:	41 08       	lddsp	r8,sp[0x40]
80004ae6:	59 f9       	cp.w	r9,31
80004ae8:	e0 89 00 11 	brgt	80004b0a <_vfprintf_r+0x2ce>
80004aec:	f0 cb ff fc 	sub	r11,r8,-4
80004af0:	51 0b       	stdsp	sp[0x40],r11
80004af2:	70 00       	ld.w	r0,r8[0x0]
80004af4:	fa cb f9 44 	sub	r11,sp,-1724
80004af8:	f6 09 00 38 	add	r8,r11,r9<<0x3
80004afc:	f1 40 fd 88 	st.w	r8[-632],r0
80004b00:	2f f9       	sub	r9,-1
80004b02:	14 96       	mov	r6,r10
80004b04:	fb 49 06 b4 	st.w	sp[1716],r9
80004b08:	c0 58       	rjmp	80004b12 <_vfprintf_r+0x2d6>
80004b0a:	70 00       	ld.w	r0,r8[0x0]
80004b0c:	14 96       	mov	r6,r10
80004b0e:	2f c8       	sub	r8,-4
80004b10:	51 08       	stdsp	sp[0x40],r8
80004b12:	58 00       	cp.w	r0,0
80004b14:	fe 94 ff 78 	brge	80004a04 <_vfprintf_r+0x1c8>
80004b18:	5c 30       	neg	r0
80004b1a:	a3 a5       	sbr	r5,0x2
80004b1c:	c7 4b       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004b1e:	32 b8       	mov	r8,43
80004b20:	fb 68 06 bb 	st.b	sp[1723],r8
80004b24:	c7 0b       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004b26:	0f 38       	ld.ub	r8,r7++
80004b28:	e0 48 00 2a 	cp.w	r8,42
80004b2c:	c0 30       	breq	80004b32 <_vfprintf_r+0x2f6>
80004b2e:	30 09       	mov	r9,0
80004b30:	c7 d8       	rjmp	80004c2a <_vfprintf_r+0x3ee>
80004b32:	0f 88       	ld.ub	r8,r7[0x0]
80004b34:	f0 c9 00 30 	sub	r9,r8,48
80004b38:	58 99       	cp.w	r9,9
80004b3a:	e0 8b 00 23 	brhi	80004b80 <_vfprintf_r+0x344>
80004b3e:	ee c4 ff ff 	sub	r4,r7,-1
80004b42:	30 0b       	mov	r11,0
80004b44:	23 08       	sub	r8,48
80004b46:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
80004b4a:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
80004b4e:	09 38       	ld.ub	r8,r4++
80004b50:	f0 c9 00 30 	sub	r9,r8,48
80004b54:	58 99       	cp.w	r9,9
80004b56:	fe 98 ff f7 	brls	80004b44 <_vfprintf_r+0x308>
80004b5a:	e0 48 00 24 	cp.w	r8,36
80004b5e:	fe 91 ff 51 	brne	80004a00 <_vfprintf_r+0x1c4>
80004b62:	e0 4b 00 20 	cp.w	r11,32
80004b66:	e0 89 0d f5 	brgt	80006750 <_vfprintf_r+0x1f14>
80004b6a:	20 1b       	sub	r11,1
80004b6c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004b70:	10 3b       	cp.w	r11,r8
80004b72:	c0 e5       	brlt	80004b8e <_vfprintf_r+0x352>
80004b74:	c1 58       	rjmp	80004b9e <_vfprintf_r+0x362>
80004b76:	d7 03       	nop
80004b78:	80 07       	ld.sh	r7,r0[0x0]
80004b7a:	ae 94       	st.b	r7[0x1],r4
80004b7c:	80 07       	ld.sh	r7,r0[0x0]
80004b7e:	b0 d0       	st.b	r8[0x5],r0
80004b80:	fa fa 06 b4 	ld.w	r10,sp[1716]
80004b84:	ec c9 ff ff 	sub	r9,r6,-1
80004b88:	14 36       	cp.w	r6,r10
80004b8a:	c1 f5       	brlt	80004bc8 <_vfprintf_r+0x38c>
80004b8c:	c2 88       	rjmp	80004bdc <_vfprintf_r+0x3a0>
80004b8e:	fa ca f9 44 	sub	r10,sp,-1724
80004b92:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
80004b96:	f6 fb fd 88 	ld.w	r11,r11[-632]
80004b9a:	50 2b       	stdsp	sp[0x8],r11
80004b9c:	c3 c8       	rjmp	80004c14 <_vfprintf_r+0x3d8>
80004b9e:	fa c8 f9 50 	sub	r8,sp,-1712
80004ba2:	1a d8       	st.w	--sp,r8
80004ba4:	fa c8 fa b8 	sub	r8,sp,-1352
80004ba8:	1a d8       	st.w	--sp,r8
80004baa:	fa c8 fb b4 	sub	r8,sp,-1100
80004bae:	02 9a       	mov	r10,r1
80004bb0:	1a d8       	st.w	--sp,r8
80004bb2:	04 9c       	mov	r12,r2
80004bb4:	fa c8 f9 40 	sub	r8,sp,-1728
80004bb8:	fa c9 ff b4 	sub	r9,sp,-76
80004bbc:	fe b0 fc a2 	rcall	80004500 <get_arg>
80004bc0:	2f dd       	sub	sp,-12
80004bc2:	78 0c       	ld.w	r12,r12[0x0]
80004bc4:	50 2c       	stdsp	sp[0x8],r12
80004bc6:	c2 78       	rjmp	80004c14 <_vfprintf_r+0x3d8>
80004bc8:	12 96       	mov	r6,r9
80004bca:	0e 94       	mov	r4,r7
80004bcc:	fa c9 f9 44 	sub	r9,sp,-1724
80004bd0:	f2 03 00 38 	add	r8,r9,r3<<0x3
80004bd4:	f0 f8 fd 88 	ld.w	r8,r8[-632]
80004bd8:	50 28       	stdsp	sp[0x8],r8
80004bda:	c1 d8       	rjmp	80004c14 <_vfprintf_r+0x3d8>
80004bdc:	41 08       	lddsp	r8,sp[0x40]
80004bde:	59 fa       	cp.w	r10,31
80004be0:	e0 89 00 14 	brgt	80004c08 <_vfprintf_r+0x3cc>
80004be4:	f0 cb ff fc 	sub	r11,r8,-4
80004be8:	70 08       	ld.w	r8,r8[0x0]
80004bea:	51 0b       	stdsp	sp[0x40],r11
80004bec:	50 28       	stdsp	sp[0x8],r8
80004bee:	fa c6 f9 44 	sub	r6,sp,-1724
80004bf2:	40 2e       	lddsp	lr,sp[0x8]
80004bf4:	ec 0a 00 38 	add	r8,r6,r10<<0x3
80004bf8:	f1 4e fd 88 	st.w	r8[-632],lr
80004bfc:	2f fa       	sub	r10,-1
80004bfe:	0e 94       	mov	r4,r7
80004c00:	fb 4a 06 b4 	st.w	sp[1716],r10
80004c04:	12 96       	mov	r6,r9
80004c06:	c0 78       	rjmp	80004c14 <_vfprintf_r+0x3d8>
80004c08:	70 0c       	ld.w	r12,r8[0x0]
80004c0a:	0e 94       	mov	r4,r7
80004c0c:	2f c8       	sub	r8,-4
80004c0e:	50 2c       	stdsp	sp[0x8],r12
80004c10:	12 96       	mov	r6,r9
80004c12:	51 08       	stdsp	sp[0x40],r8
80004c14:	40 2b       	lddsp	r11,sp[0x8]
80004c16:	58 0b       	cp.w	r11,0
80004c18:	fe 95 fe f0 	brlt	800049f8 <_vfprintf_r+0x1bc>
80004c1c:	08 97       	mov	r7,r4
80004c1e:	cf 3a       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004c20:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004c24:	0f 38       	ld.ub	r8,r7++
80004c26:	f4 09 00 19 	add	r9,r10,r9<<0x1
80004c2a:	f0 ca 00 30 	sub	r10,r8,48
80004c2e:	58 9a       	cp.w	r10,9
80004c30:	fe 98 ff f8 	brls	80004c20 <_vfprintf_r+0x3e4>
80004c34:	3f fa       	mov	r10,-1
80004c36:	f2 0a 0c 49 	max	r9,r9,r10
80004c3a:	50 29       	stdsp	sp[0x8],r9
80004c3c:	ce 7a       	rjmp	80004a0a <_vfprintf_r+0x1ce>
80004c3e:	a7 b5       	sbr	r5,0x7
80004c40:	ce 2a       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004c42:	30 09       	mov	r9,0
80004c44:	23 08       	sub	r8,48
80004c46:	f2 09 00 29 	add	r9,r9,r9<<0x2
80004c4a:	f0 09 00 19 	add	r9,r8,r9<<0x1
80004c4e:	0f 38       	ld.ub	r8,r7++
80004c50:	f0 ca 00 30 	sub	r10,r8,48
80004c54:	58 9a       	cp.w	r10,9
80004c56:	fe 98 ff f7 	brls	80004c44 <_vfprintf_r+0x408>
80004c5a:	e0 48 00 24 	cp.w	r8,36
80004c5e:	fe 91 fe d5 	brne	80004a08 <_vfprintf_r+0x1cc>
80004c62:	e0 49 00 20 	cp.w	r9,32
80004c66:	e0 89 0d 75 	brgt	80006750 <_vfprintf_r+0x1f14>
80004c6a:	f2 c3 00 01 	sub	r3,r9,1
80004c6e:	30 19       	mov	r9,1
80004c70:	50 39       	stdsp	sp[0xc],r9
80004c72:	cc 9a       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004c74:	a3 b5       	sbr	r5,0x3
80004c76:	cc 7a       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004c78:	a7 a5       	sbr	r5,0x6
80004c7a:	cc 5a       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004c7c:	0a 98       	mov	r8,r5
80004c7e:	a5 b5       	sbr	r5,0x5
80004c80:	a5 a8       	sbr	r8,0x4
80004c82:	0f 89       	ld.ub	r9,r7[0x0]
80004c84:	36 ce       	mov	lr,108
80004c86:	fc 09 18 00 	cp.b	r9,lr
80004c8a:	f7 b7 00 ff 	subeq	r7,-1
80004c8e:	f0 05 17 10 	movne	r5,r8
80004c92:	cb 9a       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004c94:	a5 b5       	sbr	r5,0x5
80004c96:	cb 7a       	rjmp	80004a04 <_vfprintf_r+0x1c8>
80004c98:	50 a7       	stdsp	sp[0x28],r7
80004c9a:	50 80       	stdsp	sp[0x20],r0
80004c9c:	0c 97       	mov	r7,r6
80004c9e:	10 90       	mov	r0,r8
80004ca0:	06 96       	mov	r6,r3
80004ca2:	04 94       	mov	r4,r2
80004ca4:	40 93       	lddsp	r3,sp[0x24]
80004ca6:	02 92       	mov	r2,r1
80004ca8:	0e 99       	mov	r9,r7
80004caa:	40 41       	lddsp	r1,sp[0x10]
80004cac:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004cb0:	40 3c       	lddsp	r12,sp[0xc]
80004cb2:	58 0c       	cp.w	r12,0
80004cb4:	c1 d0       	breq	80004cee <_vfprintf_r+0x4b2>
80004cb6:	10 36       	cp.w	r6,r8
80004cb8:	c0 64       	brge	80004cc4 <_vfprintf_r+0x488>
80004cba:	fa cb f9 44 	sub	r11,sp,-1724
80004cbe:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004cc2:	c1 d8       	rjmp	80004cfc <_vfprintf_r+0x4c0>
80004cc4:	fa c8 f9 50 	sub	r8,sp,-1712
80004cc8:	1a d8       	st.w	--sp,r8
80004cca:	fa c8 fa b8 	sub	r8,sp,-1352
80004cce:	1a d8       	st.w	--sp,r8
80004cd0:	fa c8 fb b4 	sub	r8,sp,-1100
80004cd4:	1a d8       	st.w	--sp,r8
80004cd6:	fa c8 f9 40 	sub	r8,sp,-1728
80004cda:	fa c9 ff b4 	sub	r9,sp,-76
80004cde:	04 9a       	mov	r10,r2
80004ce0:	0c 9b       	mov	r11,r6
80004ce2:	08 9c       	mov	r12,r4
80004ce4:	fe b0 fc 0e 	rcall	80004500 <get_arg>
80004ce8:	2f dd       	sub	sp,-12
80004cea:	19 b8       	ld.ub	r8,r12[0x3]
80004cec:	c2 28       	rjmp	80004d30 <_vfprintf_r+0x4f4>
80004cee:	2f f7       	sub	r7,-1
80004cf0:	10 39       	cp.w	r9,r8
80004cf2:	c0 84       	brge	80004d02 <_vfprintf_r+0x4c6>
80004cf4:	fa ca f9 44 	sub	r10,sp,-1724
80004cf8:	f4 06 00 36 	add	r6,r10,r6<<0x3
80004cfc:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80004d00:	c1 88       	rjmp	80004d30 <_vfprintf_r+0x4f4>
80004d02:	41 09       	lddsp	r9,sp[0x40]
80004d04:	59 f8       	cp.w	r8,31
80004d06:	e0 89 00 12 	brgt	80004d2a <_vfprintf_r+0x4ee>
80004d0a:	f2 ca ff fc 	sub	r10,r9,-4
80004d0e:	51 0a       	stdsp	sp[0x40],r10
80004d10:	72 09       	ld.w	r9,r9[0x0]
80004d12:	fa c6 f9 44 	sub	r6,sp,-1724
80004d16:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80004d1a:	2f f8       	sub	r8,-1
80004d1c:	f5 49 fd 88 	st.w	r10[-632],r9
80004d20:	fb 48 06 b4 	st.w	sp[1716],r8
80004d24:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
80004d28:	c0 48       	rjmp	80004d30 <_vfprintf_r+0x4f4>
80004d2a:	13 b8       	ld.ub	r8,r9[0x3]
80004d2c:	2f c9       	sub	r9,-4
80004d2e:	51 09       	stdsp	sp[0x40],r9
80004d30:	fb 68 06 60 	st.b	sp[1632],r8
80004d34:	30 0e       	mov	lr,0
80004d36:	30 08       	mov	r8,0
80004d38:	30 12       	mov	r2,1
80004d3a:	fb 68 06 bb 	st.b	sp[1723],r8
80004d3e:	50 2e       	stdsp	sp[0x8],lr
80004d40:	e0 8f 08 b1 	bral	80005ea2 <_vfprintf_r+0x1666>
80004d44:	50 a7       	stdsp	sp[0x28],r7
80004d46:	50 80       	stdsp	sp[0x20],r0
80004d48:	0c 97       	mov	r7,r6
80004d4a:	04 94       	mov	r4,r2
80004d4c:	06 96       	mov	r6,r3
80004d4e:	02 92       	mov	r2,r1
80004d50:	40 93       	lddsp	r3,sp[0x24]
80004d52:	10 90       	mov	r0,r8
80004d54:	40 41       	lddsp	r1,sp[0x10]
80004d56:	a5 a5       	sbr	r5,0x4
80004d58:	c0 a8       	rjmp	80004d6c <_vfprintf_r+0x530>
80004d5a:	50 a7       	stdsp	sp[0x28],r7
80004d5c:	50 80       	stdsp	sp[0x20],r0
80004d5e:	0c 97       	mov	r7,r6
80004d60:	04 94       	mov	r4,r2
80004d62:	06 96       	mov	r6,r3
80004d64:	02 92       	mov	r2,r1
80004d66:	40 93       	lddsp	r3,sp[0x24]
80004d68:	10 90       	mov	r0,r8
80004d6a:	40 41       	lddsp	r1,sp[0x10]
80004d6c:	ed b5 00 05 	bld	r5,0x5
80004d70:	c5 11       	brne	80004e12 <_vfprintf_r+0x5d6>
80004d72:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004d76:	40 3c       	lddsp	r12,sp[0xc]
80004d78:	58 0c       	cp.w	r12,0
80004d7a:	c1 e0       	breq	80004db6 <_vfprintf_r+0x57a>
80004d7c:	10 36       	cp.w	r6,r8
80004d7e:	c0 64       	brge	80004d8a <_vfprintf_r+0x54e>
80004d80:	fa cb f9 44 	sub	r11,sp,-1724
80004d84:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004d88:	c2 08       	rjmp	80004dc8 <_vfprintf_r+0x58c>
80004d8a:	fa c8 f9 50 	sub	r8,sp,-1712
80004d8e:	1a d8       	st.w	--sp,r8
80004d90:	fa c8 fa b8 	sub	r8,sp,-1352
80004d94:	0c 9b       	mov	r11,r6
80004d96:	1a d8       	st.w	--sp,r8
80004d98:	fa c8 fb b4 	sub	r8,sp,-1100
80004d9c:	1a d8       	st.w	--sp,r8
80004d9e:	fa c9 ff b4 	sub	r9,sp,-76
80004da2:	fa c8 f9 40 	sub	r8,sp,-1728
80004da6:	04 9a       	mov	r10,r2
80004da8:	08 9c       	mov	r12,r4
80004daa:	fe b0 fb ab 	rcall	80004500 <get_arg>
80004dae:	2f dd       	sub	sp,-12
80004db0:	78 1b       	ld.w	r11,r12[0x4]
80004db2:	78 09       	ld.w	r9,r12[0x0]
80004db4:	c2 b8       	rjmp	80004e0a <_vfprintf_r+0x5ce>
80004db6:	ee ca ff ff 	sub	r10,r7,-1
80004dba:	10 37       	cp.w	r7,r8
80004dbc:	c0 b4       	brge	80004dd2 <_vfprintf_r+0x596>
80004dbe:	fa c9 f9 44 	sub	r9,sp,-1724
80004dc2:	14 97       	mov	r7,r10
80004dc4:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004dc8:	ec fb fd 8c 	ld.w	r11,r6[-628]
80004dcc:	ec f9 fd 88 	ld.w	r9,r6[-632]
80004dd0:	c1 d8       	rjmp	80004e0a <_vfprintf_r+0x5ce>
80004dd2:	41 09       	lddsp	r9,sp[0x40]
80004dd4:	59 f8       	cp.w	r8,31
80004dd6:	e0 89 00 14 	brgt	80004dfe <_vfprintf_r+0x5c2>
80004dda:	f2 cb ff f8 	sub	r11,r9,-8
80004dde:	51 0b       	stdsp	sp[0x40],r11
80004de0:	fa c6 f9 44 	sub	r6,sp,-1724
80004de4:	72 1b       	ld.w	r11,r9[0x4]
80004de6:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80004dea:	72 09       	ld.w	r9,r9[0x0]
80004dec:	f9 4b fd 8c 	st.w	r12[-628],r11
80004df0:	f9 49 fd 88 	st.w	r12[-632],r9
80004df4:	2f f8       	sub	r8,-1
80004df6:	14 97       	mov	r7,r10
80004df8:	fb 48 06 b4 	st.w	sp[1716],r8
80004dfc:	c0 78       	rjmp	80004e0a <_vfprintf_r+0x5ce>
80004dfe:	f2 c8 ff f8 	sub	r8,r9,-8
80004e02:	72 1b       	ld.w	r11,r9[0x4]
80004e04:	14 97       	mov	r7,r10
80004e06:	51 08       	stdsp	sp[0x40],r8
80004e08:	72 09       	ld.w	r9,r9[0x0]
80004e0a:	16 98       	mov	r8,r11
80004e0c:	fa e9 00 00 	st.d	sp[0],r8
80004e10:	ca e8       	rjmp	80004f6c <_vfprintf_r+0x730>
80004e12:	ed b5 00 04 	bld	r5,0x4
80004e16:	c1 71       	brne	80004e44 <_vfprintf_r+0x608>
80004e18:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004e1c:	40 3e       	lddsp	lr,sp[0xc]
80004e1e:	58 0e       	cp.w	lr,0
80004e20:	c0 80       	breq	80004e30 <_vfprintf_r+0x5f4>
80004e22:	10 36       	cp.w	r6,r8
80004e24:	c6 94       	brge	80004ef6 <_vfprintf_r+0x6ba>
80004e26:	fa cc f9 44 	sub	r12,sp,-1724
80004e2a:	f8 06 00 36 	add	r6,r12,r6<<0x3
80004e2e:	c8 28       	rjmp	80004f32 <_vfprintf_r+0x6f6>
80004e30:	ee ca ff ff 	sub	r10,r7,-1
80004e34:	10 37       	cp.w	r7,r8
80004e36:	e0 84 00 81 	brge	80004f38 <_vfprintf_r+0x6fc>
80004e3a:	fa cb f9 44 	sub	r11,sp,-1724
80004e3e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004e42:	c7 78       	rjmp	80004f30 <_vfprintf_r+0x6f4>
80004e44:	ed b5 00 06 	bld	r5,0x6
80004e48:	c4 b1       	brne	80004ede <_vfprintf_r+0x6a2>
80004e4a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004e4e:	40 3c       	lddsp	r12,sp[0xc]
80004e50:	58 0c       	cp.w	r12,0
80004e52:	c1 d0       	breq	80004e8c <_vfprintf_r+0x650>
80004e54:	10 36       	cp.w	r6,r8
80004e56:	c0 64       	brge	80004e62 <_vfprintf_r+0x626>
80004e58:	fa cb f9 44 	sub	r11,sp,-1724
80004e5c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004e60:	c1 f8       	rjmp	80004e9e <_vfprintf_r+0x662>
80004e62:	fa c8 f9 50 	sub	r8,sp,-1712
80004e66:	1a d8       	st.w	--sp,r8
80004e68:	fa c8 fa b8 	sub	r8,sp,-1352
80004e6c:	1a d8       	st.w	--sp,r8
80004e6e:	fa c8 fb b4 	sub	r8,sp,-1100
80004e72:	1a d8       	st.w	--sp,r8
80004e74:	fa c8 f9 40 	sub	r8,sp,-1728
80004e78:	fa c9 ff b4 	sub	r9,sp,-76
80004e7c:	04 9a       	mov	r10,r2
80004e7e:	0c 9b       	mov	r11,r6
80004e80:	08 9c       	mov	r12,r4
80004e82:	fe b0 fb 3f 	rcall	80004500 <get_arg>
80004e86:	2f dd       	sub	sp,-12
80004e88:	98 18       	ld.sh	r8,r12[0x2]
80004e8a:	c2 68       	rjmp	80004ed6 <_vfprintf_r+0x69a>
80004e8c:	ee ca ff ff 	sub	r10,r7,-1
80004e90:	10 37       	cp.w	r7,r8
80004e92:	c0 94       	brge	80004ea4 <_vfprintf_r+0x668>
80004e94:	fa c9 f9 44 	sub	r9,sp,-1724
80004e98:	14 97       	mov	r7,r10
80004e9a:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004e9e:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80004ea2:	c1 a8       	rjmp	80004ed6 <_vfprintf_r+0x69a>
80004ea4:	41 09       	lddsp	r9,sp[0x40]
80004ea6:	59 f8       	cp.w	r8,31
80004ea8:	e0 89 00 13 	brgt	80004ece <_vfprintf_r+0x692>
80004eac:	f2 cb ff fc 	sub	r11,r9,-4
80004eb0:	51 0b       	stdsp	sp[0x40],r11
80004eb2:	72 09       	ld.w	r9,r9[0x0]
80004eb4:	fa c6 f9 44 	sub	r6,sp,-1724
80004eb8:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80004ebc:	2f f8       	sub	r8,-1
80004ebe:	f7 49 fd 88 	st.w	r11[-632],r9
80004ec2:	fb 48 06 b4 	st.w	sp[1716],r8
80004ec6:	14 97       	mov	r7,r10
80004ec8:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80004ecc:	c0 58       	rjmp	80004ed6 <_vfprintf_r+0x69a>
80004ece:	92 18       	ld.sh	r8,r9[0x2]
80004ed0:	14 97       	mov	r7,r10
80004ed2:	2f c9       	sub	r9,-4
80004ed4:	51 09       	stdsp	sp[0x40],r9
80004ed6:	50 18       	stdsp	sp[0x4],r8
80004ed8:	bf 58       	asr	r8,0x1f
80004eda:	50 08       	stdsp	sp[0x0],r8
80004edc:	c4 88       	rjmp	80004f6c <_vfprintf_r+0x730>
80004ede:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004ee2:	40 3c       	lddsp	r12,sp[0xc]
80004ee4:	58 0c       	cp.w	r12,0
80004ee6:	c1 d0       	breq	80004f20 <_vfprintf_r+0x6e4>
80004ee8:	10 36       	cp.w	r6,r8
80004eea:	c0 64       	brge	80004ef6 <_vfprintf_r+0x6ba>
80004eec:	fa cb f9 44 	sub	r11,sp,-1724
80004ef0:	f6 06 00 36 	add	r6,r11,r6<<0x3
80004ef4:	c1 f8       	rjmp	80004f32 <_vfprintf_r+0x6f6>
80004ef6:	fa c8 f9 50 	sub	r8,sp,-1712
80004efa:	1a d8       	st.w	--sp,r8
80004efc:	fa c8 fa b8 	sub	r8,sp,-1352
80004f00:	0c 9b       	mov	r11,r6
80004f02:	1a d8       	st.w	--sp,r8
80004f04:	fa c8 fb b4 	sub	r8,sp,-1100
80004f08:	04 9a       	mov	r10,r2
80004f0a:	1a d8       	st.w	--sp,r8
80004f0c:	08 9c       	mov	r12,r4
80004f0e:	fa c8 f9 40 	sub	r8,sp,-1728
80004f12:	fa c9 ff b4 	sub	r9,sp,-76
80004f16:	fe b0 fa f5 	rcall	80004500 <get_arg>
80004f1a:	2f dd       	sub	sp,-12
80004f1c:	78 0b       	ld.w	r11,r12[0x0]
80004f1e:	c2 48       	rjmp	80004f66 <_vfprintf_r+0x72a>
80004f20:	ee ca ff ff 	sub	r10,r7,-1
80004f24:	10 37       	cp.w	r7,r8
80004f26:	c0 94       	brge	80004f38 <_vfprintf_r+0x6fc>
80004f28:	fa c9 f9 44 	sub	r9,sp,-1724
80004f2c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80004f30:	14 97       	mov	r7,r10
80004f32:	ec fb fd 88 	ld.w	r11,r6[-632]
80004f36:	c1 88       	rjmp	80004f66 <_vfprintf_r+0x72a>
80004f38:	41 09       	lddsp	r9,sp[0x40]
80004f3a:	59 f8       	cp.w	r8,31
80004f3c:	e0 89 00 11 	brgt	80004f5e <_vfprintf_r+0x722>
80004f40:	f2 cb ff fc 	sub	r11,r9,-4
80004f44:	51 0b       	stdsp	sp[0x40],r11
80004f46:	fa c6 f9 44 	sub	r6,sp,-1724
80004f4a:	72 0b       	ld.w	r11,r9[0x0]
80004f4c:	ec 08 00 39 	add	r9,r6,r8<<0x3
80004f50:	f3 4b fd 88 	st.w	r9[-632],r11
80004f54:	2f f8       	sub	r8,-1
80004f56:	14 97       	mov	r7,r10
80004f58:	fb 48 06 b4 	st.w	sp[1716],r8
80004f5c:	c0 58       	rjmp	80004f66 <_vfprintf_r+0x72a>
80004f5e:	72 0b       	ld.w	r11,r9[0x0]
80004f60:	14 97       	mov	r7,r10
80004f62:	2f c9       	sub	r9,-4
80004f64:	51 09       	stdsp	sp[0x40],r9
80004f66:	50 1b       	stdsp	sp[0x4],r11
80004f68:	bf 5b       	asr	r11,0x1f
80004f6a:	50 0b       	stdsp	sp[0x0],r11
80004f6c:	fa ea 00 00 	ld.d	r10,sp[0]
80004f70:	58 0a       	cp.w	r10,0
80004f72:	5c 2b       	cpc	r11
80004f74:	c0 e4       	brge	80004f90 <_vfprintf_r+0x754>
80004f76:	30 08       	mov	r8,0
80004f78:	fa ea 00 00 	ld.d	r10,sp[0]
80004f7c:	30 09       	mov	r9,0
80004f7e:	f0 0a 01 0a 	sub	r10,r8,r10
80004f82:	f2 0b 01 4b 	sbc	r11,r9,r11
80004f86:	32 d8       	mov	r8,45
80004f88:	fa eb 00 00 	st.d	sp[0],r10
80004f8c:	fb 68 06 bb 	st.b	sp[1723],r8
80004f90:	30 18       	mov	r8,1
80004f92:	e0 8f 06 fe 	bral	80005d8e <_vfprintf_r+0x1552>
80004f96:	50 a7       	stdsp	sp[0x28],r7
80004f98:	50 80       	stdsp	sp[0x20],r0
80004f9a:	0c 97       	mov	r7,r6
80004f9c:	04 94       	mov	r4,r2
80004f9e:	06 96       	mov	r6,r3
80004fa0:	02 92       	mov	r2,r1
80004fa2:	40 93       	lddsp	r3,sp[0x24]
80004fa4:	10 90       	mov	r0,r8
80004fa6:	40 41       	lddsp	r1,sp[0x10]
80004fa8:	0e 99       	mov	r9,r7
80004faa:	ed b5 00 03 	bld	r5,0x3
80004fae:	c4 11       	brne	80005030 <_vfprintf_r+0x7f4>
80004fb0:	fa f8 06 b4 	ld.w	r8,sp[1716]
80004fb4:	40 3a       	lddsp	r10,sp[0xc]
80004fb6:	58 0a       	cp.w	r10,0
80004fb8:	c1 90       	breq	80004fea <_vfprintf_r+0x7ae>
80004fba:	10 36       	cp.w	r6,r8
80004fbc:	c6 45       	brlt	80005084 <_vfprintf_r+0x848>
80004fbe:	fa c8 f9 50 	sub	r8,sp,-1712
80004fc2:	1a d8       	st.w	--sp,r8
80004fc4:	fa c8 fa b8 	sub	r8,sp,-1352
80004fc8:	1a d8       	st.w	--sp,r8
80004fca:	fa c8 fb b4 	sub	r8,sp,-1100
80004fce:	0c 9b       	mov	r11,r6
80004fd0:	1a d8       	st.w	--sp,r8
80004fd2:	04 9a       	mov	r10,r2
80004fd4:	fa c8 f9 40 	sub	r8,sp,-1728
80004fd8:	fa c9 ff b4 	sub	r9,sp,-76
80004fdc:	08 9c       	mov	r12,r4
80004fde:	fe b0 fa 91 	rcall	80004500 <get_arg>
80004fe2:	2f dd       	sub	sp,-12
80004fe4:	78 16       	ld.w	r6,r12[0x4]
80004fe6:	50 76       	stdsp	sp[0x1c],r6
80004fe8:	c4 88       	rjmp	80005078 <_vfprintf_r+0x83c>
80004fea:	2f f7       	sub	r7,-1
80004fec:	10 39       	cp.w	r9,r8
80004fee:	c0 c4       	brge	80005006 <_vfprintf_r+0x7ca>
80004ff0:	fa ce f9 44 	sub	lr,sp,-1724
80004ff4:	fc 06 00 36 	add	r6,lr,r6<<0x3
80004ff8:	ec fc fd 8c 	ld.w	r12,r6[-628]
80004ffc:	50 7c       	stdsp	sp[0x1c],r12
80004ffe:	ec f6 fd 88 	ld.w	r6,r6[-632]
80005002:	50 56       	stdsp	sp[0x14],r6
80005004:	c6 68       	rjmp	800050d0 <_vfprintf_r+0x894>
80005006:	41 09       	lddsp	r9,sp[0x40]
80005008:	59 f8       	cp.w	r8,31
8000500a:	e0 89 00 10 	brgt	8000502a <_vfprintf_r+0x7ee>
8000500e:	f2 ca ff f8 	sub	r10,r9,-8
80005012:	72 1b       	ld.w	r11,r9[0x4]
80005014:	51 0a       	stdsp	sp[0x40],r10
80005016:	72 09       	ld.w	r9,r9[0x0]
80005018:	fa ca f9 44 	sub	r10,sp,-1724
8000501c:	50 7b       	stdsp	sp[0x1c],r11
8000501e:	50 59       	stdsp	sp[0x14],r9
80005020:	f4 08 00 39 	add	r9,r10,r8<<0x3
80005024:	40 5b       	lddsp	r11,sp[0x14]
80005026:	40 7a       	lddsp	r10,sp[0x1c]
80005028:	c4 78       	rjmp	800050b6 <_vfprintf_r+0x87a>
8000502a:	72 18       	ld.w	r8,r9[0x4]
8000502c:	50 78       	stdsp	sp[0x1c],r8
8000502e:	c4 c8       	rjmp	800050c6 <_vfprintf_r+0x88a>
80005030:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005034:	40 3e       	lddsp	lr,sp[0xc]
80005036:	58 0e       	cp.w	lr,0
80005038:	c2 30       	breq	8000507e <_vfprintf_r+0x842>
8000503a:	10 36       	cp.w	r6,r8
8000503c:	c0 94       	brge	8000504e <_vfprintf_r+0x812>
8000503e:	fa cc f9 44 	sub	r12,sp,-1724
80005042:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005046:	ec fb fd 8c 	ld.w	r11,r6[-628]
8000504a:	50 7b       	stdsp	sp[0x1c],r11
8000504c:	cd 9b       	rjmp	80004ffe <_vfprintf_r+0x7c2>
8000504e:	fa c8 f9 50 	sub	r8,sp,-1712
80005052:	1a d8       	st.w	--sp,r8
80005054:	fa c8 fa b8 	sub	r8,sp,-1352
80005058:	04 9a       	mov	r10,r2
8000505a:	1a d8       	st.w	--sp,r8
8000505c:	fa c8 fb b4 	sub	r8,sp,-1100
80005060:	0c 9b       	mov	r11,r6
80005062:	1a d8       	st.w	--sp,r8
80005064:	08 9c       	mov	r12,r4
80005066:	fa c8 f9 40 	sub	r8,sp,-1728
8000506a:	fa c9 ff b4 	sub	r9,sp,-76
8000506e:	fe b0 fa 49 	rcall	80004500 <get_arg>
80005072:	2f dd       	sub	sp,-12
80005074:	78 1a       	ld.w	r10,r12[0x4]
80005076:	50 7a       	stdsp	sp[0x1c],r10
80005078:	78 0c       	ld.w	r12,r12[0x0]
8000507a:	50 5c       	stdsp	sp[0x14],r12
8000507c:	c2 a8       	rjmp	800050d0 <_vfprintf_r+0x894>
8000507e:	2f f7       	sub	r7,-1
80005080:	10 39       	cp.w	r9,r8
80005082:	c0 94       	brge	80005094 <_vfprintf_r+0x858>
80005084:	fa c9 f9 44 	sub	r9,sp,-1724
80005088:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000508c:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80005090:	50 78       	stdsp	sp[0x1c],r8
80005092:	cb 6b       	rjmp	80004ffe <_vfprintf_r+0x7c2>
80005094:	41 09       	lddsp	r9,sp[0x40]
80005096:	59 f8       	cp.w	r8,31
80005098:	e0 89 00 15 	brgt	800050c2 <_vfprintf_r+0x886>
8000509c:	f2 ca ff f8 	sub	r10,r9,-8
800050a0:	72 16       	ld.w	r6,r9[0x4]
800050a2:	72 09       	ld.w	r9,r9[0x0]
800050a4:	51 0a       	stdsp	sp[0x40],r10
800050a6:	50 59       	stdsp	sp[0x14],r9
800050a8:	fa ce f9 44 	sub	lr,sp,-1724
800050ac:	50 76       	stdsp	sp[0x1c],r6
800050ae:	fc 08 00 39 	add	r9,lr,r8<<0x3
800050b2:	40 5b       	lddsp	r11,sp[0x14]
800050b4:	0c 9a       	mov	r10,r6
800050b6:	f2 eb fd 88 	st.d	r9[-632],r10
800050ba:	2f f8       	sub	r8,-1
800050bc:	fb 48 06 b4 	st.w	sp[1716],r8
800050c0:	c0 88       	rjmp	800050d0 <_vfprintf_r+0x894>
800050c2:	72 1c       	ld.w	r12,r9[0x4]
800050c4:	50 7c       	stdsp	sp[0x1c],r12
800050c6:	f2 c8 ff f8 	sub	r8,r9,-8
800050ca:	51 08       	stdsp	sp[0x40],r8
800050cc:	72 09       	ld.w	r9,r9[0x0]
800050ce:	50 59       	stdsp	sp[0x14],r9
800050d0:	40 5b       	lddsp	r11,sp[0x14]
800050d2:	40 7a       	lddsp	r10,sp[0x1c]
800050d4:	e0 a0 1c ee 	rcall	80008ab0 <__isinfd>
800050d8:	18 96       	mov	r6,r12
800050da:	c1 50       	breq	80005104 <_vfprintf_r+0x8c8>
800050dc:	30 08       	mov	r8,0
800050de:	30 09       	mov	r9,0
800050e0:	40 5b       	lddsp	r11,sp[0x14]
800050e2:	40 7a       	lddsp	r10,sp[0x1c]
800050e4:	e0 a0 21 de 	rcall	800094a0 <__avr32_f64_cmp_lt>
800050e8:	c0 40       	breq	800050f0 <_vfprintf_r+0x8b4>
800050ea:	32 d8       	mov	r8,45
800050ec:	fb 68 06 bb 	st.b	sp[1723],r8
800050f0:	4d 18       	lddpc	r8,80005234 <_vfprintf_r+0x9f8>
800050f2:	4d 26       	lddpc	r6,80005238 <_vfprintf_r+0x9fc>
800050f4:	a7 d5       	cbr	r5,0x7
800050f6:	e0 40 00 47 	cp.w	r0,71
800050fa:	f0 06 17 a0 	movle	r6,r8
800050fe:	30 32       	mov	r2,3
80005100:	e0 8f 06 d4 	bral	80005ea8 <_vfprintf_r+0x166c>
80005104:	40 5b       	lddsp	r11,sp[0x14]
80005106:	40 7a       	lddsp	r10,sp[0x1c]
80005108:	e0 a0 1c e9 	rcall	80008ada <__isnand>
8000510c:	c0 c0       	breq	80005124 <_vfprintf_r+0x8e8>
8000510e:	50 26       	stdsp	sp[0x8],r6
80005110:	4c b8       	lddpc	r8,8000523c <_vfprintf_r+0xa00>
80005112:	4c c6       	lddpc	r6,80005240 <_vfprintf_r+0xa04>
80005114:	a7 d5       	cbr	r5,0x7
80005116:	e0 40 00 47 	cp.w	r0,71
8000511a:	f0 06 17 a0 	movle	r6,r8
8000511e:	30 32       	mov	r2,3
80005120:	e0 8f 06 ca 	bral	80005eb4 <_vfprintf_r+0x1678>
80005124:	40 2a       	lddsp	r10,sp[0x8]
80005126:	5b fa       	cp.w	r10,-1
80005128:	c0 41       	brne	80005130 <_vfprintf_r+0x8f4>
8000512a:	30 69       	mov	r9,6
8000512c:	50 29       	stdsp	sp[0x8],r9
8000512e:	c1 18       	rjmp	80005150 <_vfprintf_r+0x914>
80005130:	e0 40 00 47 	cp.w	r0,71
80005134:	5f 09       	sreq	r9
80005136:	e0 40 00 67 	cp.w	r0,103
8000513a:	5f 08       	sreq	r8
8000513c:	f3 e8 10 08 	or	r8,r9,r8
80005140:	f8 08 18 00 	cp.b	r8,r12
80005144:	c0 60       	breq	80005150 <_vfprintf_r+0x914>
80005146:	40 28       	lddsp	r8,sp[0x8]
80005148:	58 08       	cp.w	r8,0
8000514a:	f9 b8 00 01 	moveq	r8,1
8000514e:	50 28       	stdsp	sp[0x8],r8
80005150:	40 78       	lddsp	r8,sp[0x1c]
80005152:	40 59       	lddsp	r9,sp[0x14]
80005154:	fa e9 06 94 	st.d	sp[1684],r8
80005158:	a9 a5       	sbr	r5,0x8
8000515a:	fa f8 06 94 	ld.w	r8,sp[1684]
8000515e:	58 08       	cp.w	r8,0
80005160:	c0 65       	brlt	8000516c <_vfprintf_r+0x930>
80005162:	40 5e       	lddsp	lr,sp[0x14]
80005164:	30 0c       	mov	r12,0
80005166:	50 6e       	stdsp	sp[0x18],lr
80005168:	50 9c       	stdsp	sp[0x24],r12
8000516a:	c0 78       	rjmp	80005178 <_vfprintf_r+0x93c>
8000516c:	40 5b       	lddsp	r11,sp[0x14]
8000516e:	32 da       	mov	r10,45
80005170:	ee 1b 80 00 	eorh	r11,0x8000
80005174:	50 9a       	stdsp	sp[0x24],r10
80005176:	50 6b       	stdsp	sp[0x18],r11
80005178:	e0 40 00 46 	cp.w	r0,70
8000517c:	5f 09       	sreq	r9
8000517e:	e0 40 00 66 	cp.w	r0,102
80005182:	5f 08       	sreq	r8
80005184:	f3 e8 10 08 	or	r8,r9,r8
80005188:	50 48       	stdsp	sp[0x10],r8
8000518a:	c0 40       	breq	80005192 <_vfprintf_r+0x956>
8000518c:	40 22       	lddsp	r2,sp[0x8]
8000518e:	30 39       	mov	r9,3
80005190:	c1 08       	rjmp	800051b0 <_vfprintf_r+0x974>
80005192:	e0 40 00 45 	cp.w	r0,69
80005196:	5f 09       	sreq	r9
80005198:	e0 40 00 65 	cp.w	r0,101
8000519c:	5f 08       	sreq	r8
8000519e:	40 22       	lddsp	r2,sp[0x8]
800051a0:	10 49       	or	r9,r8
800051a2:	2f f2       	sub	r2,-1
800051a4:	40 46       	lddsp	r6,sp[0x10]
800051a6:	ec 09 18 00 	cp.b	r9,r6
800051aa:	fb f2 00 02 	ld.weq	r2,sp[0x8]
800051ae:	30 29       	mov	r9,2
800051b0:	fa c8 f9 5c 	sub	r8,sp,-1700
800051b4:	1a d8       	st.w	--sp,r8
800051b6:	fa c8 f9 54 	sub	r8,sp,-1708
800051ba:	1a d8       	st.w	--sp,r8
800051bc:	fa c8 f9 4c 	sub	r8,sp,-1716
800051c0:	08 9c       	mov	r12,r4
800051c2:	1a d8       	st.w	--sp,r8
800051c4:	04 98       	mov	r8,r2
800051c6:	40 9b       	lddsp	r11,sp[0x24]
800051c8:	40 aa       	lddsp	r10,sp[0x28]
800051ca:	e0 a0 0b cf 	rcall	80006968 <_dtoa_r>
800051ce:	e0 40 00 47 	cp.w	r0,71
800051d2:	5f 19       	srne	r9
800051d4:	e0 40 00 67 	cp.w	r0,103
800051d8:	5f 18       	srne	r8
800051da:	18 96       	mov	r6,r12
800051dc:	2f dd       	sub	sp,-12
800051de:	f3 e8 00 08 	and	r8,r9,r8
800051e2:	c0 41       	brne	800051ea <_vfprintf_r+0x9ae>
800051e4:	ed b5 00 00 	bld	r5,0x0
800051e8:	c3 81       	brne	80005258 <_vfprintf_r+0xa1c>
800051ea:	ec 02 00 0e 	add	lr,r6,r2
800051ee:	50 3e       	stdsp	sp[0xc],lr
800051f0:	40 4c       	lddsp	r12,sp[0x10]
800051f2:	58 0c       	cp.w	r12,0
800051f4:	c1 50       	breq	8000521e <_vfprintf_r+0x9e2>
800051f6:	0d 89       	ld.ub	r9,r6[0x0]
800051f8:	33 08       	mov	r8,48
800051fa:	f0 09 18 00 	cp.b	r9,r8
800051fe:	c0 b1       	brne	80005214 <_vfprintf_r+0x9d8>
80005200:	30 08       	mov	r8,0
80005202:	30 09       	mov	r9,0
80005204:	40 6b       	lddsp	r11,sp[0x18]
80005206:	40 7a       	lddsp	r10,sp[0x1c]
80005208:	e0 a0 21 05 	rcall	80009412 <__avr32_f64_cmp_eq>
8000520c:	fb b2 00 01 	rsubeq	r2,1
80005210:	fb f2 0b ab 	st.weq	sp[0x6ac],r2
80005214:	40 3b       	lddsp	r11,sp[0xc]
80005216:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000521a:	10 0b       	add	r11,r8
8000521c:	50 3b       	stdsp	sp[0xc],r11
8000521e:	40 6b       	lddsp	r11,sp[0x18]
80005220:	30 08       	mov	r8,0
80005222:	30 09       	mov	r9,0
80005224:	40 7a       	lddsp	r10,sp[0x1c]
80005226:	e0 a0 20 f6 	rcall	80009412 <__avr32_f64_cmp_eq>
8000522a:	c1 10       	breq	8000524c <_vfprintf_r+0xa10>
8000522c:	40 3a       	lddsp	r10,sp[0xc]
8000522e:	fb 4a 06 a4 	st.w	sp[1700],r10
80005232:	c0 d8       	rjmp	8000524c <_vfprintf_r+0xa10>
80005234:	80 07       	ld.sh	r7,r0[0x0]
80005236:	b0 e4       	st.b	r8[0x6],r4
80005238:	80 07       	ld.sh	r7,r0[0x0]
8000523a:	b0 e8       	st.b	r8[0x6],r8
8000523c:	80 07       	ld.sh	r7,r0[0x0]
8000523e:	b0 ec       	st.b	r8[0x6],r12
80005240:	80 07       	ld.sh	r7,r0[0x0]
80005242:	b0 f0       	st.b	r8[0x7],r0
80005244:	10 c9       	st.b	r8++,r9
80005246:	fb 48 06 a4 	st.w	sp[1700],r8
8000524a:	c0 28       	rjmp	8000524e <_vfprintf_r+0xa12>
8000524c:	33 09       	mov	r9,48
8000524e:	fa f8 06 a4 	ld.w	r8,sp[1700]
80005252:	40 3e       	lddsp	lr,sp[0xc]
80005254:	1c 38       	cp.w	r8,lr
80005256:	cf 73       	brcs	80005244 <_vfprintf_r+0xa08>
80005258:	e0 40 00 47 	cp.w	r0,71
8000525c:	5f 09       	sreq	r9
8000525e:	e0 40 00 67 	cp.w	r0,103
80005262:	5f 08       	sreq	r8
80005264:	f3 e8 10 08 	or	r8,r9,r8
80005268:	fa f9 06 a4 	ld.w	r9,sp[1700]
8000526c:	0c 19       	sub	r9,r6
8000526e:	50 69       	stdsp	sp[0x18],r9
80005270:	58 08       	cp.w	r8,0
80005272:	c0 b0       	breq	80005288 <_vfprintf_r+0xa4c>
80005274:	fa f8 06 ac 	ld.w	r8,sp[1708]
80005278:	5b d8       	cp.w	r8,-3
8000527a:	c0 55       	brlt	80005284 <_vfprintf_r+0xa48>
8000527c:	40 2c       	lddsp	r12,sp[0x8]
8000527e:	18 38       	cp.w	r8,r12
80005280:	e0 8a 00 6a 	brle	80005354 <_vfprintf_r+0xb18>
80005284:	20 20       	sub	r0,2
80005286:	c0 58       	rjmp	80005290 <_vfprintf_r+0xa54>
80005288:	e0 40 00 65 	cp.w	r0,101
8000528c:	e0 89 00 46 	brgt	80005318 <_vfprintf_r+0xadc>
80005290:	fa fb 06 ac 	ld.w	r11,sp[1708]
80005294:	fb 60 06 9c 	st.b	sp[1692],r0
80005298:	20 1b       	sub	r11,1
8000529a:	fb 4b 06 ac 	st.w	sp[1708],r11
8000529e:	c0 47       	brpl	800052a6 <_vfprintf_r+0xa6a>
800052a0:	5c 3b       	neg	r11
800052a2:	32 d8       	mov	r8,45
800052a4:	c0 28       	rjmp	800052a8 <_vfprintf_r+0xa6c>
800052a6:	32 b8       	mov	r8,43
800052a8:	fb 68 06 9d 	st.b	sp[1693],r8
800052ac:	58 9b       	cp.w	r11,9
800052ae:	e0 8a 00 1d 	brle	800052e8 <_vfprintf_r+0xaac>
800052b2:	fa c9 fa 35 	sub	r9,sp,-1483
800052b6:	30 aa       	mov	r10,10
800052b8:	12 98       	mov	r8,r9
800052ba:	0e 9c       	mov	r12,r7
800052bc:	0c 92       	mov	r2,r6
800052be:	f6 0a 0c 06 	divs	r6,r11,r10
800052c2:	0e 9b       	mov	r11,r7
800052c4:	2d 0b       	sub	r11,-48
800052c6:	10 fb       	st.b	--r8,r11
800052c8:	0c 9b       	mov	r11,r6
800052ca:	58 96       	cp.w	r6,9
800052cc:	fe 99 ff f9 	brgt	800052be <_vfprintf_r+0xa82>
800052d0:	2d 0b       	sub	r11,-48
800052d2:	18 97       	mov	r7,r12
800052d4:	04 96       	mov	r6,r2
800052d6:	10 fb       	st.b	--r8,r11
800052d8:	fa ca f9 62 	sub	r10,sp,-1694
800052dc:	c0 38       	rjmp	800052e2 <_vfprintf_r+0xaa6>
800052de:	11 3b       	ld.ub	r11,r8++
800052e0:	14 cb       	st.b	r10++,r11
800052e2:	12 38       	cp.w	r8,r9
800052e4:	cf d3       	brcs	800052de <_vfprintf_r+0xaa2>
800052e6:	c0 98       	rjmp	800052f8 <_vfprintf_r+0xabc>
800052e8:	2d 0b       	sub	r11,-48
800052ea:	33 08       	mov	r8,48
800052ec:	fb 6b 06 9f 	st.b	sp[1695],r11
800052f0:	fb 68 06 9e 	st.b	sp[1694],r8
800052f4:	fa ca f9 60 	sub	r10,sp,-1696
800052f8:	fa c8 f9 64 	sub	r8,sp,-1692
800052fc:	f4 08 01 08 	sub	r8,r10,r8
80005300:	50 e8       	stdsp	sp[0x38],r8
80005302:	10 92       	mov	r2,r8
80005304:	40 6b       	lddsp	r11,sp[0x18]
80005306:	16 02       	add	r2,r11
80005308:	58 1b       	cp.w	r11,1
8000530a:	e0 89 00 05 	brgt	80005314 <_vfprintf_r+0xad8>
8000530e:	ed b5 00 00 	bld	r5,0x0
80005312:	c3 51       	brne	8000537c <_vfprintf_r+0xb40>
80005314:	2f f2       	sub	r2,-1
80005316:	c3 38       	rjmp	8000537c <_vfprintf_r+0xb40>
80005318:	e0 40 00 66 	cp.w	r0,102
8000531c:	c1 c1       	brne	80005354 <_vfprintf_r+0xb18>
8000531e:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005322:	58 02       	cp.w	r2,0
80005324:	e0 8a 00 0c 	brle	8000533c <_vfprintf_r+0xb00>
80005328:	40 2a       	lddsp	r10,sp[0x8]
8000532a:	58 0a       	cp.w	r10,0
8000532c:	c0 41       	brne	80005334 <_vfprintf_r+0xaf8>
8000532e:	ed b5 00 00 	bld	r5,0x0
80005332:	c2 51       	brne	8000537c <_vfprintf_r+0xb40>
80005334:	2f f2       	sub	r2,-1
80005336:	40 29       	lddsp	r9,sp[0x8]
80005338:	12 02       	add	r2,r9
8000533a:	c0 b8       	rjmp	80005350 <_vfprintf_r+0xb14>
8000533c:	40 28       	lddsp	r8,sp[0x8]
8000533e:	58 08       	cp.w	r8,0
80005340:	c0 61       	brne	8000534c <_vfprintf_r+0xb10>
80005342:	ed b5 00 00 	bld	r5,0x0
80005346:	c0 30       	breq	8000534c <_vfprintf_r+0xb10>
80005348:	30 12       	mov	r2,1
8000534a:	c1 98       	rjmp	8000537c <_vfprintf_r+0xb40>
8000534c:	40 22       	lddsp	r2,sp[0x8]
8000534e:	2f e2       	sub	r2,-2
80005350:	36 60       	mov	r0,102
80005352:	c1 58       	rjmp	8000537c <_vfprintf_r+0xb40>
80005354:	fa f2 06 ac 	ld.w	r2,sp[1708]
80005358:	40 6e       	lddsp	lr,sp[0x18]
8000535a:	1c 32       	cp.w	r2,lr
8000535c:	c0 65       	brlt	80005368 <_vfprintf_r+0xb2c>
8000535e:	ed b5 00 00 	bld	r5,0x0
80005362:	f7 b2 00 ff 	subeq	r2,-1
80005366:	c0 a8       	rjmp	8000537a <_vfprintf_r+0xb3e>
80005368:	e4 08 11 02 	rsub	r8,r2,2
8000536c:	40 6c       	lddsp	r12,sp[0x18]
8000536e:	58 02       	cp.w	r2,0
80005370:	f0 02 17 a0 	movle	r2,r8
80005374:	f9 b2 09 01 	movgt	r2,1
80005378:	18 02       	add	r2,r12
8000537a:	36 70       	mov	r0,103
8000537c:	40 9b       	lddsp	r11,sp[0x24]
8000537e:	58 0b       	cp.w	r11,0
80005380:	e0 80 05 94 	breq	80005ea8 <_vfprintf_r+0x166c>
80005384:	32 d8       	mov	r8,45
80005386:	fb 68 06 bb 	st.b	sp[1723],r8
8000538a:	e0 8f 05 93 	bral	80005eb0 <_vfprintf_r+0x1674>
8000538e:	50 a7       	stdsp	sp[0x28],r7
80005390:	04 94       	mov	r4,r2
80005392:	0c 97       	mov	r7,r6
80005394:	02 92       	mov	r2,r1
80005396:	06 96       	mov	r6,r3
80005398:	40 41       	lddsp	r1,sp[0x10]
8000539a:	40 93       	lddsp	r3,sp[0x24]
8000539c:	0e 99       	mov	r9,r7
8000539e:	ed b5 00 05 	bld	r5,0x5
800053a2:	c4 81       	brne	80005432 <_vfprintf_r+0xbf6>
800053a4:	fa f8 06 b4 	ld.w	r8,sp[1716]
800053a8:	40 3e       	lddsp	lr,sp[0xc]
800053aa:	58 0e       	cp.w	lr,0
800053ac:	c1 d0       	breq	800053e6 <_vfprintf_r+0xbaa>
800053ae:	10 36       	cp.w	r6,r8
800053b0:	c0 64       	brge	800053bc <_vfprintf_r+0xb80>
800053b2:	fa cc f9 44 	sub	r12,sp,-1724
800053b6:	f8 06 00 36 	add	r6,r12,r6<<0x3
800053ba:	c1 d8       	rjmp	800053f4 <_vfprintf_r+0xbb8>
800053bc:	fa c8 f9 50 	sub	r8,sp,-1712
800053c0:	1a d8       	st.w	--sp,r8
800053c2:	fa c8 fa b8 	sub	r8,sp,-1352
800053c6:	04 9a       	mov	r10,r2
800053c8:	1a d8       	st.w	--sp,r8
800053ca:	fa c8 fb b4 	sub	r8,sp,-1100
800053ce:	0c 9b       	mov	r11,r6
800053d0:	1a d8       	st.w	--sp,r8
800053d2:	08 9c       	mov	r12,r4
800053d4:	fa c8 f9 40 	sub	r8,sp,-1728
800053d8:	fa c9 ff b4 	sub	r9,sp,-76
800053dc:	fe b0 f8 92 	rcall	80004500 <get_arg>
800053e0:	2f dd       	sub	sp,-12
800053e2:	78 0a       	ld.w	r10,r12[0x0]
800053e4:	c2 08       	rjmp	80005424 <_vfprintf_r+0xbe8>
800053e6:	2f f7       	sub	r7,-1
800053e8:	10 39       	cp.w	r9,r8
800053ea:	c0 84       	brge	800053fa <_vfprintf_r+0xbbe>
800053ec:	fa cb f9 44 	sub	r11,sp,-1724
800053f0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800053f4:	ec fa fd 88 	ld.w	r10,r6[-632]
800053f8:	c1 68       	rjmp	80005424 <_vfprintf_r+0xbe8>
800053fa:	41 09       	lddsp	r9,sp[0x40]
800053fc:	59 f8       	cp.w	r8,31
800053fe:	e0 89 00 10 	brgt	8000541e <_vfprintf_r+0xbe2>
80005402:	f2 ca ff fc 	sub	r10,r9,-4
80005406:	51 0a       	stdsp	sp[0x40],r10
80005408:	fa c6 f9 44 	sub	r6,sp,-1724
8000540c:	72 0a       	ld.w	r10,r9[0x0]
8000540e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005412:	f3 4a fd 88 	st.w	r9[-632],r10
80005416:	2f f8       	sub	r8,-1
80005418:	fb 48 06 b4 	st.w	sp[1716],r8
8000541c:	c0 48       	rjmp	80005424 <_vfprintf_r+0xbe8>
8000541e:	72 0a       	ld.w	r10,r9[0x0]
80005420:	2f c9       	sub	r9,-4
80005422:	51 09       	stdsp	sp[0x40],r9
80005424:	40 be       	lddsp	lr,sp[0x2c]
80005426:	1c 98       	mov	r8,lr
80005428:	95 1e       	st.w	r10[0x4],lr
8000542a:	bf 58       	asr	r8,0x1f
8000542c:	95 08       	st.w	r10[0x0],r8
8000542e:	fe 9f fa 92 	bral	80004952 <_vfprintf_r+0x116>
80005432:	ed b5 00 04 	bld	r5,0x4
80005436:	c4 80       	breq	800054c6 <_vfprintf_r+0xc8a>
80005438:	e2 15 00 40 	andl	r5,0x40,COH
8000543c:	c4 50       	breq	800054c6 <_vfprintf_r+0xc8a>
8000543e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005442:	40 3c       	lddsp	r12,sp[0xc]
80005444:	58 0c       	cp.w	r12,0
80005446:	c1 d0       	breq	80005480 <_vfprintf_r+0xc44>
80005448:	10 36       	cp.w	r6,r8
8000544a:	c0 64       	brge	80005456 <_vfprintf_r+0xc1a>
8000544c:	fa cb f9 44 	sub	r11,sp,-1724
80005450:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005454:	c1 d8       	rjmp	8000548e <_vfprintf_r+0xc52>
80005456:	fa c8 f9 50 	sub	r8,sp,-1712
8000545a:	1a d8       	st.w	--sp,r8
8000545c:	fa c8 fa b8 	sub	r8,sp,-1352
80005460:	04 9a       	mov	r10,r2
80005462:	1a d8       	st.w	--sp,r8
80005464:	fa c8 fb b4 	sub	r8,sp,-1100
80005468:	0c 9b       	mov	r11,r6
8000546a:	1a d8       	st.w	--sp,r8
8000546c:	08 9c       	mov	r12,r4
8000546e:	fa c8 f9 40 	sub	r8,sp,-1728
80005472:	fa c9 ff b4 	sub	r9,sp,-76
80005476:	fe b0 f8 45 	rcall	80004500 <get_arg>
8000547a:	2f dd       	sub	sp,-12
8000547c:	78 0a       	ld.w	r10,r12[0x0]
8000547e:	c2 08       	rjmp	800054be <_vfprintf_r+0xc82>
80005480:	2f f7       	sub	r7,-1
80005482:	10 39       	cp.w	r9,r8
80005484:	c0 84       	brge	80005494 <_vfprintf_r+0xc58>
80005486:	fa ca f9 44 	sub	r10,sp,-1724
8000548a:	f4 06 00 36 	add	r6,r10,r6<<0x3
8000548e:	ec fa fd 88 	ld.w	r10,r6[-632]
80005492:	c1 68       	rjmp	800054be <_vfprintf_r+0xc82>
80005494:	41 09       	lddsp	r9,sp[0x40]
80005496:	59 f8       	cp.w	r8,31
80005498:	e0 89 00 10 	brgt	800054b8 <_vfprintf_r+0xc7c>
8000549c:	f2 ca ff fc 	sub	r10,r9,-4
800054a0:	51 0a       	stdsp	sp[0x40],r10
800054a2:	fa c6 f9 44 	sub	r6,sp,-1724
800054a6:	72 0a       	ld.w	r10,r9[0x0]
800054a8:	ec 08 00 39 	add	r9,r6,r8<<0x3
800054ac:	f3 4a fd 88 	st.w	r9[-632],r10
800054b0:	2f f8       	sub	r8,-1
800054b2:	fb 48 06 b4 	st.w	sp[1716],r8
800054b6:	c0 48       	rjmp	800054be <_vfprintf_r+0xc82>
800054b8:	72 0a       	ld.w	r10,r9[0x0]
800054ba:	2f c9       	sub	r9,-4
800054bc:	51 09       	stdsp	sp[0x40],r9
800054be:	40 be       	lddsp	lr,sp[0x2c]
800054c0:	b4 0e       	st.h	r10[0x0],lr
800054c2:	fe 9f fa 48 	bral	80004952 <_vfprintf_r+0x116>
800054c6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800054ca:	40 3c       	lddsp	r12,sp[0xc]
800054cc:	58 0c       	cp.w	r12,0
800054ce:	c1 d0       	breq	80005508 <_vfprintf_r+0xccc>
800054d0:	10 36       	cp.w	r6,r8
800054d2:	c0 64       	brge	800054de <_vfprintf_r+0xca2>
800054d4:	fa cb f9 44 	sub	r11,sp,-1724
800054d8:	f6 06 00 36 	add	r6,r11,r6<<0x3
800054dc:	c1 d8       	rjmp	80005516 <_vfprintf_r+0xcda>
800054de:	fa c8 f9 50 	sub	r8,sp,-1712
800054e2:	1a d8       	st.w	--sp,r8
800054e4:	fa c8 fa b8 	sub	r8,sp,-1352
800054e8:	04 9a       	mov	r10,r2
800054ea:	1a d8       	st.w	--sp,r8
800054ec:	fa c8 fb b4 	sub	r8,sp,-1100
800054f0:	0c 9b       	mov	r11,r6
800054f2:	1a d8       	st.w	--sp,r8
800054f4:	08 9c       	mov	r12,r4
800054f6:	fa c8 f9 40 	sub	r8,sp,-1728
800054fa:	fa c9 ff b4 	sub	r9,sp,-76
800054fe:	fe b0 f8 01 	rcall	80004500 <get_arg>
80005502:	2f dd       	sub	sp,-12
80005504:	78 0a       	ld.w	r10,r12[0x0]
80005506:	c2 08       	rjmp	80005546 <_vfprintf_r+0xd0a>
80005508:	2f f7       	sub	r7,-1
8000550a:	10 39       	cp.w	r9,r8
8000550c:	c0 84       	brge	8000551c <_vfprintf_r+0xce0>
8000550e:	fa ca f9 44 	sub	r10,sp,-1724
80005512:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005516:	ec fa fd 88 	ld.w	r10,r6[-632]
8000551a:	c1 68       	rjmp	80005546 <_vfprintf_r+0xd0a>
8000551c:	41 09       	lddsp	r9,sp[0x40]
8000551e:	59 f8       	cp.w	r8,31
80005520:	e0 89 00 10 	brgt	80005540 <_vfprintf_r+0xd04>
80005524:	f2 ca ff fc 	sub	r10,r9,-4
80005528:	51 0a       	stdsp	sp[0x40],r10
8000552a:	fa c6 f9 44 	sub	r6,sp,-1724
8000552e:	72 0a       	ld.w	r10,r9[0x0]
80005530:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005534:	f3 4a fd 88 	st.w	r9[-632],r10
80005538:	2f f8       	sub	r8,-1
8000553a:	fb 48 06 b4 	st.w	sp[1716],r8
8000553e:	c0 48       	rjmp	80005546 <_vfprintf_r+0xd0a>
80005540:	72 0a       	ld.w	r10,r9[0x0]
80005542:	2f c9       	sub	r9,-4
80005544:	51 09       	stdsp	sp[0x40],r9
80005546:	40 be       	lddsp	lr,sp[0x2c]
80005548:	95 0e       	st.w	r10[0x0],lr
8000554a:	fe 9f fa 04 	bral	80004952 <_vfprintf_r+0x116>
8000554e:	50 a7       	stdsp	sp[0x28],r7
80005550:	50 80       	stdsp	sp[0x20],r0
80005552:	0c 97       	mov	r7,r6
80005554:	04 94       	mov	r4,r2
80005556:	06 96       	mov	r6,r3
80005558:	02 92       	mov	r2,r1
8000555a:	40 93       	lddsp	r3,sp[0x24]
8000555c:	10 90       	mov	r0,r8
8000555e:	40 41       	lddsp	r1,sp[0x10]
80005560:	a5 a5       	sbr	r5,0x4
80005562:	c0 a8       	rjmp	80005576 <_vfprintf_r+0xd3a>
80005564:	50 a7       	stdsp	sp[0x28],r7
80005566:	50 80       	stdsp	sp[0x20],r0
80005568:	0c 97       	mov	r7,r6
8000556a:	04 94       	mov	r4,r2
8000556c:	06 96       	mov	r6,r3
8000556e:	02 92       	mov	r2,r1
80005570:	40 93       	lddsp	r3,sp[0x24]
80005572:	10 90       	mov	r0,r8
80005574:	40 41       	lddsp	r1,sp[0x10]
80005576:	ed b5 00 05 	bld	r5,0x5
8000557a:	c5 d1       	brne	80005634 <_vfprintf_r+0xdf8>
8000557c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005580:	40 3c       	lddsp	r12,sp[0xc]
80005582:	58 0c       	cp.w	r12,0
80005584:	c2 60       	breq	800055d0 <_vfprintf_r+0xd94>
80005586:	10 36       	cp.w	r6,r8
80005588:	c0 a4       	brge	8000559c <_vfprintf_r+0xd60>
8000558a:	fa cb f9 44 	sub	r11,sp,-1724
8000558e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005592:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005596:	fa e9 00 00 	st.d	sp[0],r8
8000559a:	c1 88       	rjmp	800055ca <_vfprintf_r+0xd8e>
8000559c:	fa c8 f9 50 	sub	r8,sp,-1712
800055a0:	1a d8       	st.w	--sp,r8
800055a2:	fa c8 fa b8 	sub	r8,sp,-1352
800055a6:	04 9a       	mov	r10,r2
800055a8:	1a d8       	st.w	--sp,r8
800055aa:	0c 9b       	mov	r11,r6
800055ac:	fa c8 fb b4 	sub	r8,sp,-1100
800055b0:	08 9c       	mov	r12,r4
800055b2:	1a d8       	st.w	--sp,r8
800055b4:	fa c8 f9 40 	sub	r8,sp,-1728
800055b8:	fa c9 ff b4 	sub	r9,sp,-76
800055bc:	fe b0 f7 a2 	rcall	80004500 <get_arg>
800055c0:	2f dd       	sub	sp,-12
800055c2:	f8 ea 00 00 	ld.d	r10,r12[0]
800055c6:	fa eb 00 00 	st.d	sp[0],r10
800055ca:	30 08       	mov	r8,0
800055cc:	e0 8f 03 de 	bral	80005d88 <_vfprintf_r+0x154c>
800055d0:	ee ca ff ff 	sub	r10,r7,-1
800055d4:	10 37       	cp.w	r7,r8
800055d6:	c0 b4       	brge	800055ec <_vfprintf_r+0xdb0>
800055d8:	fa c9 f9 44 	sub	r9,sp,-1724
800055dc:	14 97       	mov	r7,r10
800055de:	f2 06 00 36 	add	r6,r9,r6<<0x3
800055e2:	ec ea fd 88 	ld.d	r10,r6[-632]
800055e6:	fa eb 00 00 	st.d	sp[0],r10
800055ea:	c1 88       	rjmp	8000561a <_vfprintf_r+0xdde>
800055ec:	41 09       	lddsp	r9,sp[0x40]
800055ee:	59 f8       	cp.w	r8,31
800055f0:	e0 89 00 18 	brgt	80005620 <_vfprintf_r+0xde4>
800055f4:	f2 e6 00 00 	ld.d	r6,r9[0]
800055f8:	f2 cb ff f8 	sub	r11,r9,-8
800055fc:	fa e7 00 00 	st.d	sp[0],r6
80005600:	51 0b       	stdsp	sp[0x40],r11
80005602:	fa c6 f9 44 	sub	r6,sp,-1724
80005606:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000560a:	fa e6 00 00 	ld.d	r6,sp[0]
8000560e:	f2 e7 fd 88 	st.d	r9[-632],r6
80005612:	2f f8       	sub	r8,-1
80005614:	14 97       	mov	r7,r10
80005616:	fb 48 06 b4 	st.w	sp[1716],r8
8000561a:	40 38       	lddsp	r8,sp[0xc]
8000561c:	e0 8f 03 b6 	bral	80005d88 <_vfprintf_r+0x154c>
80005620:	f2 e6 00 00 	ld.d	r6,r9[0]
80005624:	40 38       	lddsp	r8,sp[0xc]
80005626:	fa e7 00 00 	st.d	sp[0],r6
8000562a:	2f 89       	sub	r9,-8
8000562c:	14 97       	mov	r7,r10
8000562e:	51 09       	stdsp	sp[0x40],r9
80005630:	e0 8f 03 ac 	bral	80005d88 <_vfprintf_r+0x154c>
80005634:	ed b5 00 04 	bld	r5,0x4
80005638:	c1 61       	brne	80005664 <_vfprintf_r+0xe28>
8000563a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000563e:	40 3e       	lddsp	lr,sp[0xc]
80005640:	58 0e       	cp.w	lr,0
80005642:	c0 80       	breq	80005652 <_vfprintf_r+0xe16>
80005644:	10 36       	cp.w	r6,r8
80005646:	c6 74       	brge	80005714 <_vfprintf_r+0xed8>
80005648:	fa cc f9 44 	sub	r12,sp,-1724
8000564c:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005650:	c8 08       	rjmp	80005750 <_vfprintf_r+0xf14>
80005652:	ee ca ff ff 	sub	r10,r7,-1
80005656:	10 37       	cp.w	r7,r8
80005658:	c7 f4       	brge	80005756 <_vfprintf_r+0xf1a>
8000565a:	fa cb f9 44 	sub	r11,sp,-1724
8000565e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005662:	c7 68       	rjmp	8000574e <_vfprintf_r+0xf12>
80005664:	ed b5 00 06 	bld	r5,0x6
80005668:	c4 a1       	brne	800056fc <_vfprintf_r+0xec0>
8000566a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000566e:	40 3c       	lddsp	r12,sp[0xc]
80005670:	58 0c       	cp.w	r12,0
80005672:	c1 d0       	breq	800056ac <_vfprintf_r+0xe70>
80005674:	10 36       	cp.w	r6,r8
80005676:	c0 64       	brge	80005682 <_vfprintf_r+0xe46>
80005678:	fa cb f9 44 	sub	r11,sp,-1724
8000567c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005680:	c1 f8       	rjmp	800056be <_vfprintf_r+0xe82>
80005682:	fa c8 f9 50 	sub	r8,sp,-1712
80005686:	1a d8       	st.w	--sp,r8
80005688:	fa c8 fa b8 	sub	r8,sp,-1352
8000568c:	1a d8       	st.w	--sp,r8
8000568e:	fa c8 fb b4 	sub	r8,sp,-1100
80005692:	1a d8       	st.w	--sp,r8
80005694:	fa c8 f9 40 	sub	r8,sp,-1728
80005698:	fa c9 ff b4 	sub	r9,sp,-76
8000569c:	04 9a       	mov	r10,r2
8000569e:	0c 9b       	mov	r11,r6
800056a0:	08 9c       	mov	r12,r4
800056a2:	fe b0 f7 2f 	rcall	80004500 <get_arg>
800056a6:	2f dd       	sub	sp,-12
800056a8:	98 18       	ld.sh	r8,r12[0x2]
800056aa:	c2 68       	rjmp	800056f6 <_vfprintf_r+0xeba>
800056ac:	ee ca ff ff 	sub	r10,r7,-1
800056b0:	10 37       	cp.w	r7,r8
800056b2:	c0 94       	brge	800056c4 <_vfprintf_r+0xe88>
800056b4:	fa c9 f9 44 	sub	r9,sp,-1724
800056b8:	14 97       	mov	r7,r10
800056ba:	f2 06 00 36 	add	r6,r9,r6<<0x3
800056be:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
800056c2:	c1 a8       	rjmp	800056f6 <_vfprintf_r+0xeba>
800056c4:	41 09       	lddsp	r9,sp[0x40]
800056c6:	59 f8       	cp.w	r8,31
800056c8:	e0 89 00 13 	brgt	800056ee <_vfprintf_r+0xeb2>
800056cc:	f2 cb ff fc 	sub	r11,r9,-4
800056d0:	51 0b       	stdsp	sp[0x40],r11
800056d2:	72 09       	ld.w	r9,r9[0x0]
800056d4:	fa c6 f9 44 	sub	r6,sp,-1724
800056d8:	ec 08 00 3b 	add	r11,r6,r8<<0x3
800056dc:	2f f8       	sub	r8,-1
800056de:	f7 49 fd 88 	st.w	r11[-632],r9
800056e2:	fb 48 06 b4 	st.w	sp[1716],r8
800056e6:	14 97       	mov	r7,r10
800056e8:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
800056ec:	c0 58       	rjmp	800056f6 <_vfprintf_r+0xeba>
800056ee:	92 18       	ld.sh	r8,r9[0x2]
800056f0:	14 97       	mov	r7,r10
800056f2:	2f c9       	sub	r9,-4
800056f4:	51 09       	stdsp	sp[0x40],r9
800056f6:	5c 78       	castu.h	r8
800056f8:	50 18       	stdsp	sp[0x4],r8
800056fa:	c4 68       	rjmp	80005786 <_vfprintf_r+0xf4a>
800056fc:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005700:	40 3c       	lddsp	r12,sp[0xc]
80005702:	58 0c       	cp.w	r12,0
80005704:	c1 d0       	breq	8000573e <_vfprintf_r+0xf02>
80005706:	10 36       	cp.w	r6,r8
80005708:	c0 64       	brge	80005714 <_vfprintf_r+0xed8>
8000570a:	fa cb f9 44 	sub	r11,sp,-1724
8000570e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005712:	c1 f8       	rjmp	80005750 <_vfprintf_r+0xf14>
80005714:	fa c8 f9 50 	sub	r8,sp,-1712
80005718:	1a d8       	st.w	--sp,r8
8000571a:	fa c8 fa b8 	sub	r8,sp,-1352
8000571e:	0c 9b       	mov	r11,r6
80005720:	1a d8       	st.w	--sp,r8
80005722:	fa c8 fb b4 	sub	r8,sp,-1100
80005726:	04 9a       	mov	r10,r2
80005728:	1a d8       	st.w	--sp,r8
8000572a:	08 9c       	mov	r12,r4
8000572c:	fa c8 f9 40 	sub	r8,sp,-1728
80005730:	fa c9 ff b4 	sub	r9,sp,-76
80005734:	fe b0 f6 e6 	rcall	80004500 <get_arg>
80005738:	2f dd       	sub	sp,-12
8000573a:	78 0b       	ld.w	r11,r12[0x0]
8000573c:	c2 48       	rjmp	80005784 <_vfprintf_r+0xf48>
8000573e:	ee ca ff ff 	sub	r10,r7,-1
80005742:	10 37       	cp.w	r7,r8
80005744:	c0 94       	brge	80005756 <_vfprintf_r+0xf1a>
80005746:	fa c9 f9 44 	sub	r9,sp,-1724
8000574a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000574e:	14 97       	mov	r7,r10
80005750:	ec fb fd 88 	ld.w	r11,r6[-632]
80005754:	c1 88       	rjmp	80005784 <_vfprintf_r+0xf48>
80005756:	41 09       	lddsp	r9,sp[0x40]
80005758:	59 f8       	cp.w	r8,31
8000575a:	e0 89 00 11 	brgt	8000577c <_vfprintf_r+0xf40>
8000575e:	f2 cb ff fc 	sub	r11,r9,-4
80005762:	51 0b       	stdsp	sp[0x40],r11
80005764:	fa c6 f9 44 	sub	r6,sp,-1724
80005768:	72 0b       	ld.w	r11,r9[0x0]
8000576a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000576e:	f3 4b fd 88 	st.w	r9[-632],r11
80005772:	2f f8       	sub	r8,-1
80005774:	14 97       	mov	r7,r10
80005776:	fb 48 06 b4 	st.w	sp[1716],r8
8000577a:	c0 58       	rjmp	80005784 <_vfprintf_r+0xf48>
8000577c:	72 0b       	ld.w	r11,r9[0x0]
8000577e:	14 97       	mov	r7,r10
80005780:	2f c9       	sub	r9,-4
80005782:	51 09       	stdsp	sp[0x40],r9
80005784:	50 1b       	stdsp	sp[0x4],r11
80005786:	30 0e       	mov	lr,0
80005788:	50 0e       	stdsp	sp[0x0],lr
8000578a:	1c 98       	mov	r8,lr
8000578c:	e0 8f 02 fe 	bral	80005d88 <_vfprintf_r+0x154c>
80005790:	50 a7       	stdsp	sp[0x28],r7
80005792:	50 80       	stdsp	sp[0x20],r0
80005794:	0c 97       	mov	r7,r6
80005796:	04 94       	mov	r4,r2
80005798:	06 96       	mov	r6,r3
8000579a:	02 92       	mov	r2,r1
8000579c:	40 93       	lddsp	r3,sp[0x24]
8000579e:	40 41       	lddsp	r1,sp[0x10]
800057a0:	0e 99       	mov	r9,r7
800057a2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800057a6:	40 3c       	lddsp	r12,sp[0xc]
800057a8:	58 0c       	cp.w	r12,0
800057aa:	c1 d0       	breq	800057e4 <_vfprintf_r+0xfa8>
800057ac:	10 36       	cp.w	r6,r8
800057ae:	c0 64       	brge	800057ba <_vfprintf_r+0xf7e>
800057b0:	fa cb f9 44 	sub	r11,sp,-1724
800057b4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800057b8:	c1 d8       	rjmp	800057f2 <_vfprintf_r+0xfb6>
800057ba:	fa c8 f9 50 	sub	r8,sp,-1712
800057be:	1a d8       	st.w	--sp,r8
800057c0:	fa c8 fa b8 	sub	r8,sp,-1352
800057c4:	1a d8       	st.w	--sp,r8
800057c6:	fa c8 fb b4 	sub	r8,sp,-1100
800057ca:	1a d8       	st.w	--sp,r8
800057cc:	fa c9 ff b4 	sub	r9,sp,-76
800057d0:	fa c8 f9 40 	sub	r8,sp,-1728
800057d4:	04 9a       	mov	r10,r2
800057d6:	0c 9b       	mov	r11,r6
800057d8:	08 9c       	mov	r12,r4
800057da:	fe b0 f6 93 	rcall	80004500 <get_arg>
800057de:	2f dd       	sub	sp,-12
800057e0:	78 09       	ld.w	r9,r12[0x0]
800057e2:	c2 18       	rjmp	80005824 <_vfprintf_r+0xfe8>
800057e4:	2f f7       	sub	r7,-1
800057e6:	10 39       	cp.w	r9,r8
800057e8:	c0 84       	brge	800057f8 <_vfprintf_r+0xfbc>
800057ea:	fa ca f9 44 	sub	r10,sp,-1724
800057ee:	f4 06 00 36 	add	r6,r10,r6<<0x3
800057f2:	ec f9 fd 88 	ld.w	r9,r6[-632]
800057f6:	c1 78       	rjmp	80005824 <_vfprintf_r+0xfe8>
800057f8:	41 09       	lddsp	r9,sp[0x40]
800057fa:	59 f8       	cp.w	r8,31
800057fc:	e0 89 00 10 	brgt	8000581c <_vfprintf_r+0xfe0>
80005800:	f2 ca ff fc 	sub	r10,r9,-4
80005804:	51 0a       	stdsp	sp[0x40],r10
80005806:	fa c6 f9 44 	sub	r6,sp,-1724
8000580a:	72 09       	ld.w	r9,r9[0x0]
8000580c:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80005810:	f5 49 fd 88 	st.w	r10[-632],r9
80005814:	2f f8       	sub	r8,-1
80005816:	fb 48 06 b4 	st.w	sp[1716],r8
8000581a:	c0 58       	rjmp	80005824 <_vfprintf_r+0xfe8>
8000581c:	f2 c8 ff fc 	sub	r8,r9,-4
80005820:	51 08       	stdsp	sp[0x40],r8
80005822:	72 09       	ld.w	r9,r9[0x0]
80005824:	33 08       	mov	r8,48
80005826:	fb 68 06 b8 	st.b	sp[1720],r8
8000582a:	37 88       	mov	r8,120
8000582c:	30 0e       	mov	lr,0
8000582e:	fb 68 06 b9 	st.b	sp[1721],r8
80005832:	4c ac       	lddpc	r12,80005958 <_vfprintf_r+0x111c>
80005834:	50 19       	stdsp	sp[0x4],r9
80005836:	a1 b5       	sbr	r5,0x1
80005838:	50 0e       	stdsp	sp[0x0],lr
8000583a:	50 dc       	stdsp	sp[0x34],r12
8000583c:	30 28       	mov	r8,2
8000583e:	37 80       	mov	r0,120
80005840:	e0 8f 02 a4 	bral	80005d88 <_vfprintf_r+0x154c>
80005844:	50 a7       	stdsp	sp[0x28],r7
80005846:	50 80       	stdsp	sp[0x20],r0
80005848:	10 90       	mov	r0,r8
8000584a:	30 08       	mov	r8,0
8000584c:	fb 68 06 bb 	st.b	sp[1723],r8
80005850:	0c 97       	mov	r7,r6
80005852:	04 94       	mov	r4,r2
80005854:	06 96       	mov	r6,r3
80005856:	02 92       	mov	r2,r1
80005858:	40 93       	lddsp	r3,sp[0x24]
8000585a:	40 41       	lddsp	r1,sp[0x10]
8000585c:	0e 99       	mov	r9,r7
8000585e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005862:	40 3b       	lddsp	r11,sp[0xc]
80005864:	58 0b       	cp.w	r11,0
80005866:	c1 d0       	breq	800058a0 <_vfprintf_r+0x1064>
80005868:	10 36       	cp.w	r6,r8
8000586a:	c0 64       	brge	80005876 <_vfprintf_r+0x103a>
8000586c:	fa ca f9 44 	sub	r10,sp,-1724
80005870:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005874:	c1 d8       	rjmp	800058ae <_vfprintf_r+0x1072>
80005876:	fa c8 f9 50 	sub	r8,sp,-1712
8000587a:	1a d8       	st.w	--sp,r8
8000587c:	fa c8 fa b8 	sub	r8,sp,-1352
80005880:	1a d8       	st.w	--sp,r8
80005882:	fa c8 fb b4 	sub	r8,sp,-1100
80005886:	0c 9b       	mov	r11,r6
80005888:	1a d8       	st.w	--sp,r8
8000588a:	04 9a       	mov	r10,r2
8000588c:	fa c8 f9 40 	sub	r8,sp,-1728
80005890:	fa c9 ff b4 	sub	r9,sp,-76
80005894:	08 9c       	mov	r12,r4
80005896:	fe b0 f6 35 	rcall	80004500 <get_arg>
8000589a:	2f dd       	sub	sp,-12
8000589c:	78 06       	ld.w	r6,r12[0x0]
8000589e:	c2 08       	rjmp	800058de <_vfprintf_r+0x10a2>
800058a0:	2f f7       	sub	r7,-1
800058a2:	10 39       	cp.w	r9,r8
800058a4:	c0 84       	brge	800058b4 <_vfprintf_r+0x1078>
800058a6:	fa c9 f9 44 	sub	r9,sp,-1724
800058aa:	f2 06 00 36 	add	r6,r9,r6<<0x3
800058ae:	ec f6 fd 88 	ld.w	r6,r6[-632]
800058b2:	c1 68       	rjmp	800058de <_vfprintf_r+0x10a2>
800058b4:	41 09       	lddsp	r9,sp[0x40]
800058b6:	59 f8       	cp.w	r8,31
800058b8:	e0 89 00 10 	brgt	800058d8 <_vfprintf_r+0x109c>
800058bc:	f2 ca ff fc 	sub	r10,r9,-4
800058c0:	51 0a       	stdsp	sp[0x40],r10
800058c2:	72 06       	ld.w	r6,r9[0x0]
800058c4:	fa ce f9 44 	sub	lr,sp,-1724
800058c8:	fc 08 00 39 	add	r9,lr,r8<<0x3
800058cc:	f3 46 fd 88 	st.w	r9[-632],r6
800058d0:	2f f8       	sub	r8,-1
800058d2:	fb 48 06 b4 	st.w	sp[1716],r8
800058d6:	c0 48       	rjmp	800058de <_vfprintf_r+0x10a2>
800058d8:	72 06       	ld.w	r6,r9[0x0]
800058da:	2f c9       	sub	r9,-4
800058dc:	51 09       	stdsp	sp[0x40],r9
800058de:	40 2c       	lddsp	r12,sp[0x8]
800058e0:	58 0c       	cp.w	r12,0
800058e2:	c1 05       	brlt	80005902 <_vfprintf_r+0x10c6>
800058e4:	18 9a       	mov	r10,r12
800058e6:	30 0b       	mov	r11,0
800058e8:	0c 9c       	mov	r12,r6
800058ea:	e0 a0 14 63 	rcall	800081b0 <memchr>
800058ee:	e0 80 02 e0 	breq	80005eae <_vfprintf_r+0x1672>
800058f2:	f8 06 01 02 	sub	r2,r12,r6
800058f6:	40 2b       	lddsp	r11,sp[0x8]
800058f8:	16 32       	cp.w	r2,r11
800058fa:	e0 89 02 da 	brgt	80005eae <_vfprintf_r+0x1672>
800058fe:	e0 8f 02 d5 	bral	80005ea8 <_vfprintf_r+0x166c>
80005902:	30 0a       	mov	r10,0
80005904:	0c 9c       	mov	r12,r6
80005906:	50 2a       	stdsp	sp[0x8],r10
80005908:	e0 a0 19 40 	rcall	80008b88 <strlen>
8000590c:	18 92       	mov	r2,r12
8000590e:	e0 8f 02 d3 	bral	80005eb4 <_vfprintf_r+0x1678>
80005912:	50 a7       	stdsp	sp[0x28],r7
80005914:	50 80       	stdsp	sp[0x20],r0
80005916:	0c 97       	mov	r7,r6
80005918:	04 94       	mov	r4,r2
8000591a:	06 96       	mov	r6,r3
8000591c:	02 92       	mov	r2,r1
8000591e:	40 93       	lddsp	r3,sp[0x24]
80005920:	10 90       	mov	r0,r8
80005922:	40 41       	lddsp	r1,sp[0x10]
80005924:	a5 a5       	sbr	r5,0x4
80005926:	c0 a8       	rjmp	8000593a <_vfprintf_r+0x10fe>
80005928:	50 a7       	stdsp	sp[0x28],r7
8000592a:	50 80       	stdsp	sp[0x20],r0
8000592c:	0c 97       	mov	r7,r6
8000592e:	04 94       	mov	r4,r2
80005930:	06 96       	mov	r6,r3
80005932:	02 92       	mov	r2,r1
80005934:	40 93       	lddsp	r3,sp[0x24]
80005936:	10 90       	mov	r0,r8
80005938:	40 41       	lddsp	r1,sp[0x10]
8000593a:	ed b5 00 05 	bld	r5,0x5
8000593e:	c5 71       	brne	800059ec <_vfprintf_r+0x11b0>
80005940:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005944:	40 39       	lddsp	r9,sp[0xc]
80005946:	58 09       	cp.w	r9,0
80005948:	c2 20       	breq	8000598c <_vfprintf_r+0x1150>
8000594a:	10 36       	cp.w	r6,r8
8000594c:	c0 84       	brge	8000595c <_vfprintf_r+0x1120>
8000594e:	fa c8 f9 44 	sub	r8,sp,-1724
80005952:	f0 06 00 36 	add	r6,r8,r6<<0x3
80005956:	c2 48       	rjmp	8000599e <_vfprintf_r+0x1162>
80005958:	80 07       	ld.sh	r7,r0[0x0]
8000595a:	b0 f4       	st.b	r8[0x7],r4
8000595c:	fa c8 f9 50 	sub	r8,sp,-1712
80005960:	1a d8       	st.w	--sp,r8
80005962:	fa c8 fa b8 	sub	r8,sp,-1352
80005966:	1a d8       	st.w	--sp,r8
80005968:	fa c8 fb b4 	sub	r8,sp,-1100
8000596c:	1a d8       	st.w	--sp,r8
8000596e:	fa c8 f9 40 	sub	r8,sp,-1728
80005972:	fa c9 ff b4 	sub	r9,sp,-76
80005976:	04 9a       	mov	r10,r2
80005978:	0c 9b       	mov	r11,r6
8000597a:	08 9c       	mov	r12,r4
8000597c:	fe b0 f5 c2 	rcall	80004500 <get_arg>
80005980:	2f dd       	sub	sp,-12
80005982:	f8 e8 00 00 	ld.d	r8,r12[0]
80005986:	fa e9 00 00 	st.d	sp[0],r8
8000598a:	c2 e8       	rjmp	800059e6 <_vfprintf_r+0x11aa>
8000598c:	ee ca ff ff 	sub	r10,r7,-1
80005990:	10 37       	cp.w	r7,r8
80005992:	c0 b4       	brge	800059a8 <_vfprintf_r+0x116c>
80005994:	fa c8 f9 44 	sub	r8,sp,-1724
80005998:	14 97       	mov	r7,r10
8000599a:	f0 06 00 36 	add	r6,r8,r6<<0x3
8000599e:	ec ea fd 88 	ld.d	r10,r6[-632]
800059a2:	fa eb 00 00 	st.d	sp[0],r10
800059a6:	c2 08       	rjmp	800059e6 <_vfprintf_r+0x11aa>
800059a8:	41 09       	lddsp	r9,sp[0x40]
800059aa:	59 f8       	cp.w	r8,31
800059ac:	e0 89 00 16 	brgt	800059d8 <_vfprintf_r+0x119c>
800059b0:	f2 e6 00 00 	ld.d	r6,r9[0]
800059b4:	f2 cb ff f8 	sub	r11,r9,-8
800059b8:	fa e7 00 00 	st.d	sp[0],r6
800059bc:	51 0b       	stdsp	sp[0x40],r11
800059be:	fa c6 f9 44 	sub	r6,sp,-1724
800059c2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800059c6:	fa e6 00 00 	ld.d	r6,sp[0]
800059ca:	f2 e7 fd 88 	st.d	r9[-632],r6
800059ce:	2f f8       	sub	r8,-1
800059d0:	14 97       	mov	r7,r10
800059d2:	fb 48 06 b4 	st.w	sp[1716],r8
800059d6:	c0 88       	rjmp	800059e6 <_vfprintf_r+0x11aa>
800059d8:	f2 e6 00 00 	ld.d	r6,r9[0]
800059dc:	2f 89       	sub	r9,-8
800059de:	fa e7 00 00 	st.d	sp[0],r6
800059e2:	51 09       	stdsp	sp[0x40],r9
800059e4:	14 97       	mov	r7,r10
800059e6:	30 18       	mov	r8,1
800059e8:	e0 8f 01 d0 	bral	80005d88 <_vfprintf_r+0x154c>
800059ec:	ed b5 00 04 	bld	r5,0x4
800059f0:	c1 61       	brne	80005a1c <_vfprintf_r+0x11e0>
800059f2:	fa f8 06 b4 	ld.w	r8,sp[1716]
800059f6:	40 3e       	lddsp	lr,sp[0xc]
800059f8:	58 0e       	cp.w	lr,0
800059fa:	c0 80       	breq	80005a0a <_vfprintf_r+0x11ce>
800059fc:	10 36       	cp.w	r6,r8
800059fe:	c6 74       	brge	80005acc <_vfprintf_r+0x1290>
80005a00:	fa cc f9 44 	sub	r12,sp,-1724
80005a04:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005a08:	c8 08       	rjmp	80005b08 <_vfprintf_r+0x12cc>
80005a0a:	ee ca ff ff 	sub	r10,r7,-1
80005a0e:	10 37       	cp.w	r7,r8
80005a10:	c7 f4       	brge	80005b0e <_vfprintf_r+0x12d2>
80005a12:	fa cb f9 44 	sub	r11,sp,-1724
80005a16:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a1a:	c7 68       	rjmp	80005b06 <_vfprintf_r+0x12ca>
80005a1c:	ed b5 00 06 	bld	r5,0x6
80005a20:	c4 a1       	brne	80005ab4 <_vfprintf_r+0x1278>
80005a22:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005a26:	40 3c       	lddsp	r12,sp[0xc]
80005a28:	58 0c       	cp.w	r12,0
80005a2a:	c1 d0       	breq	80005a64 <_vfprintf_r+0x1228>
80005a2c:	10 36       	cp.w	r6,r8
80005a2e:	c0 64       	brge	80005a3a <_vfprintf_r+0x11fe>
80005a30:	fa cb f9 44 	sub	r11,sp,-1724
80005a34:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005a38:	c1 f8       	rjmp	80005a76 <_vfprintf_r+0x123a>
80005a3a:	fa c8 f9 50 	sub	r8,sp,-1712
80005a3e:	1a d8       	st.w	--sp,r8
80005a40:	fa c8 fa b8 	sub	r8,sp,-1352
80005a44:	1a d8       	st.w	--sp,r8
80005a46:	fa c8 fb b4 	sub	r8,sp,-1100
80005a4a:	1a d8       	st.w	--sp,r8
80005a4c:	fa c8 f9 40 	sub	r8,sp,-1728
80005a50:	fa c9 ff b4 	sub	r9,sp,-76
80005a54:	04 9a       	mov	r10,r2
80005a56:	0c 9b       	mov	r11,r6
80005a58:	08 9c       	mov	r12,r4
80005a5a:	fe b0 f5 53 	rcall	80004500 <get_arg>
80005a5e:	2f dd       	sub	sp,-12
80005a60:	98 18       	ld.sh	r8,r12[0x2]
80005a62:	c2 68       	rjmp	80005aae <_vfprintf_r+0x1272>
80005a64:	ee ca ff ff 	sub	r10,r7,-1
80005a68:	10 37       	cp.w	r7,r8
80005a6a:	c0 94       	brge	80005a7c <_vfprintf_r+0x1240>
80005a6c:	fa c9 f9 44 	sub	r9,sp,-1724
80005a70:	14 97       	mov	r7,r10
80005a72:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005a76:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005a7a:	c1 a8       	rjmp	80005aae <_vfprintf_r+0x1272>
80005a7c:	41 09       	lddsp	r9,sp[0x40]
80005a7e:	59 f8       	cp.w	r8,31
80005a80:	e0 89 00 13 	brgt	80005aa6 <_vfprintf_r+0x126a>
80005a84:	f2 cb ff fc 	sub	r11,r9,-4
80005a88:	51 0b       	stdsp	sp[0x40],r11
80005a8a:	72 09       	ld.w	r9,r9[0x0]
80005a8c:	fa c6 f9 44 	sub	r6,sp,-1724
80005a90:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005a94:	2f f8       	sub	r8,-1
80005a96:	f7 49 fd 88 	st.w	r11[-632],r9
80005a9a:	fb 48 06 b4 	st.w	sp[1716],r8
80005a9e:	14 97       	mov	r7,r10
80005aa0:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005aa4:	c0 58       	rjmp	80005aae <_vfprintf_r+0x1272>
80005aa6:	92 18       	ld.sh	r8,r9[0x2]
80005aa8:	14 97       	mov	r7,r10
80005aaa:	2f c9       	sub	r9,-4
80005aac:	51 09       	stdsp	sp[0x40],r9
80005aae:	5c 78       	castu.h	r8
80005ab0:	50 18       	stdsp	sp[0x4],r8
80005ab2:	c4 68       	rjmp	80005b3e <_vfprintf_r+0x1302>
80005ab4:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005ab8:	40 3c       	lddsp	r12,sp[0xc]
80005aba:	58 0c       	cp.w	r12,0
80005abc:	c1 d0       	breq	80005af6 <_vfprintf_r+0x12ba>
80005abe:	10 36       	cp.w	r6,r8
80005ac0:	c0 64       	brge	80005acc <_vfprintf_r+0x1290>
80005ac2:	fa cb f9 44 	sub	r11,sp,-1724
80005ac6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005aca:	c1 f8       	rjmp	80005b08 <_vfprintf_r+0x12cc>
80005acc:	fa c8 f9 50 	sub	r8,sp,-1712
80005ad0:	1a d8       	st.w	--sp,r8
80005ad2:	fa c8 fa b8 	sub	r8,sp,-1352
80005ad6:	0c 9b       	mov	r11,r6
80005ad8:	1a d8       	st.w	--sp,r8
80005ada:	fa c8 fb b4 	sub	r8,sp,-1100
80005ade:	04 9a       	mov	r10,r2
80005ae0:	1a d8       	st.w	--sp,r8
80005ae2:	08 9c       	mov	r12,r4
80005ae4:	fa c8 f9 40 	sub	r8,sp,-1728
80005ae8:	fa c9 ff b4 	sub	r9,sp,-76
80005aec:	fe b0 f5 0a 	rcall	80004500 <get_arg>
80005af0:	2f dd       	sub	sp,-12
80005af2:	78 0b       	ld.w	r11,r12[0x0]
80005af4:	c2 48       	rjmp	80005b3c <_vfprintf_r+0x1300>
80005af6:	ee ca ff ff 	sub	r10,r7,-1
80005afa:	10 37       	cp.w	r7,r8
80005afc:	c0 94       	brge	80005b0e <_vfprintf_r+0x12d2>
80005afe:	fa c9 f9 44 	sub	r9,sp,-1724
80005b02:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005b06:	14 97       	mov	r7,r10
80005b08:	ec fb fd 88 	ld.w	r11,r6[-632]
80005b0c:	c1 88       	rjmp	80005b3c <_vfprintf_r+0x1300>
80005b0e:	41 09       	lddsp	r9,sp[0x40]
80005b10:	59 f8       	cp.w	r8,31
80005b12:	e0 89 00 11 	brgt	80005b34 <_vfprintf_r+0x12f8>
80005b16:	f2 cb ff fc 	sub	r11,r9,-4
80005b1a:	51 0b       	stdsp	sp[0x40],r11
80005b1c:	fa c6 f9 44 	sub	r6,sp,-1724
80005b20:	72 0b       	ld.w	r11,r9[0x0]
80005b22:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005b26:	f3 4b fd 88 	st.w	r9[-632],r11
80005b2a:	2f f8       	sub	r8,-1
80005b2c:	14 97       	mov	r7,r10
80005b2e:	fb 48 06 b4 	st.w	sp[1716],r8
80005b32:	c0 58       	rjmp	80005b3c <_vfprintf_r+0x1300>
80005b34:	72 0b       	ld.w	r11,r9[0x0]
80005b36:	14 97       	mov	r7,r10
80005b38:	2f c9       	sub	r9,-4
80005b3a:	51 09       	stdsp	sp[0x40],r9
80005b3c:	50 1b       	stdsp	sp[0x4],r11
80005b3e:	30 0e       	mov	lr,0
80005b40:	30 18       	mov	r8,1
80005b42:	50 0e       	stdsp	sp[0x0],lr
80005b44:	c2 29       	rjmp	80005d88 <_vfprintf_r+0x154c>
80005b46:	50 a7       	stdsp	sp[0x28],r7
80005b48:	50 80       	stdsp	sp[0x20],r0
80005b4a:	0c 97       	mov	r7,r6
80005b4c:	04 94       	mov	r4,r2
80005b4e:	06 96       	mov	r6,r3
80005b50:	02 92       	mov	r2,r1
80005b52:	4d 3c       	lddpc	r12,80005c9c <_vfprintf_r+0x1460>
80005b54:	40 93       	lddsp	r3,sp[0x24]
80005b56:	10 90       	mov	r0,r8
80005b58:	40 41       	lddsp	r1,sp[0x10]
80005b5a:	50 dc       	stdsp	sp[0x34],r12
80005b5c:	ed b5 00 05 	bld	r5,0x5
80005b60:	c5 51       	brne	80005c0a <_vfprintf_r+0x13ce>
80005b62:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005b66:	40 3b       	lddsp	r11,sp[0xc]
80005b68:	58 0b       	cp.w	r11,0
80005b6a:	c2 20       	breq	80005bae <_vfprintf_r+0x1372>
80005b6c:	10 36       	cp.w	r6,r8
80005b6e:	c0 a4       	brge	80005b82 <_vfprintf_r+0x1346>
80005b70:	fa ca f9 44 	sub	r10,sp,-1724
80005b74:	f4 06 00 36 	add	r6,r10,r6<<0x3
80005b78:	ec e8 fd 88 	ld.d	r8,r6[-632]
80005b7c:	fa e9 00 00 	st.d	sp[0],r8
80005b80:	cf 38       	rjmp	80005d66 <_vfprintf_r+0x152a>
80005b82:	fa c8 f9 50 	sub	r8,sp,-1712
80005b86:	1a d8       	st.w	--sp,r8
80005b88:	fa c8 fa b8 	sub	r8,sp,-1352
80005b8c:	04 9a       	mov	r10,r2
80005b8e:	1a d8       	st.w	--sp,r8
80005b90:	0c 9b       	mov	r11,r6
80005b92:	fa c8 fb b4 	sub	r8,sp,-1100
80005b96:	08 9c       	mov	r12,r4
80005b98:	1a d8       	st.w	--sp,r8
80005b9a:	fa c8 f9 40 	sub	r8,sp,-1728
80005b9e:	fa c9 ff b4 	sub	r9,sp,-76
80005ba2:	fe b0 f4 af 	rcall	80004500 <get_arg>
80005ba6:	2f dd       	sub	sp,-12
80005ba8:	f8 ea 00 00 	ld.d	r10,r12[0]
80005bac:	c0 c8       	rjmp	80005bc4 <_vfprintf_r+0x1388>
80005bae:	ee ca ff ff 	sub	r10,r7,-1
80005bb2:	10 37       	cp.w	r7,r8
80005bb4:	c0 b4       	brge	80005bca <_vfprintf_r+0x138e>
80005bb6:	fa c9 f9 44 	sub	r9,sp,-1724
80005bba:	14 97       	mov	r7,r10
80005bbc:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005bc0:	ec ea fd 88 	ld.d	r10,r6[-632]
80005bc4:	fa eb 00 00 	st.d	sp[0],r10
80005bc8:	cc f8       	rjmp	80005d66 <_vfprintf_r+0x152a>
80005bca:	41 09       	lddsp	r9,sp[0x40]
80005bcc:	59 f8       	cp.w	r8,31
80005bce:	e0 89 00 16 	brgt	80005bfa <_vfprintf_r+0x13be>
80005bd2:	f2 e6 00 00 	ld.d	r6,r9[0]
80005bd6:	f2 cb ff f8 	sub	r11,r9,-8
80005bda:	fa e7 00 00 	st.d	sp[0],r6
80005bde:	51 0b       	stdsp	sp[0x40],r11
80005be0:	fa c6 f9 44 	sub	r6,sp,-1724
80005be4:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005be8:	fa e6 00 00 	ld.d	r6,sp[0]
80005bec:	f2 e7 fd 88 	st.d	r9[-632],r6
80005bf0:	2f f8       	sub	r8,-1
80005bf2:	14 97       	mov	r7,r10
80005bf4:	fb 48 06 b4 	st.w	sp[1716],r8
80005bf8:	cb 78       	rjmp	80005d66 <_vfprintf_r+0x152a>
80005bfa:	f2 e6 00 00 	ld.d	r6,r9[0]
80005bfe:	2f 89       	sub	r9,-8
80005c00:	fa e7 00 00 	st.d	sp[0],r6
80005c04:	51 09       	stdsp	sp[0x40],r9
80005c06:	14 97       	mov	r7,r10
80005c08:	ca f8       	rjmp	80005d66 <_vfprintf_r+0x152a>
80005c0a:	ed b5 00 04 	bld	r5,0x4
80005c0e:	c1 71       	brne	80005c3c <_vfprintf_r+0x1400>
80005c10:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c14:	40 3e       	lddsp	lr,sp[0xc]
80005c16:	58 0e       	cp.w	lr,0
80005c18:	c0 80       	breq	80005c28 <_vfprintf_r+0x13ec>
80005c1a:	10 36       	cp.w	r6,r8
80005c1c:	c6 a4       	brge	80005cf0 <_vfprintf_r+0x14b4>
80005c1e:	fa cc f9 44 	sub	r12,sp,-1724
80005c22:	f8 06 00 36 	add	r6,r12,r6<<0x3
80005c26:	c8 38       	rjmp	80005d2c <_vfprintf_r+0x14f0>
80005c28:	ee ca ff ff 	sub	r10,r7,-1
80005c2c:	10 37       	cp.w	r7,r8
80005c2e:	e0 84 00 82 	brge	80005d32 <_vfprintf_r+0x14f6>
80005c32:	fa cb f9 44 	sub	r11,sp,-1724
80005c36:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005c3a:	c7 88       	rjmp	80005d2a <_vfprintf_r+0x14ee>
80005c3c:	ed b5 00 06 	bld	r5,0x6
80005c40:	c4 c1       	brne	80005cd8 <_vfprintf_r+0x149c>
80005c42:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005c46:	40 3c       	lddsp	r12,sp[0xc]
80005c48:	58 0c       	cp.w	r12,0
80005c4a:	c1 d0       	breq	80005c84 <_vfprintf_r+0x1448>
80005c4c:	10 36       	cp.w	r6,r8
80005c4e:	c0 64       	brge	80005c5a <_vfprintf_r+0x141e>
80005c50:	fa cb f9 44 	sub	r11,sp,-1724
80005c54:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005c58:	c1 f8       	rjmp	80005c96 <_vfprintf_r+0x145a>
80005c5a:	fa c8 f9 50 	sub	r8,sp,-1712
80005c5e:	1a d8       	st.w	--sp,r8
80005c60:	fa c8 fa b8 	sub	r8,sp,-1352
80005c64:	1a d8       	st.w	--sp,r8
80005c66:	fa c8 fb b4 	sub	r8,sp,-1100
80005c6a:	1a d8       	st.w	--sp,r8
80005c6c:	fa c8 f9 40 	sub	r8,sp,-1728
80005c70:	fa c9 ff b4 	sub	r9,sp,-76
80005c74:	04 9a       	mov	r10,r2
80005c76:	0c 9b       	mov	r11,r6
80005c78:	08 9c       	mov	r12,r4
80005c7a:	fe b0 f4 43 	rcall	80004500 <get_arg>
80005c7e:	2f dd       	sub	sp,-12
80005c80:	98 18       	ld.sh	r8,r12[0x2]
80005c82:	c2 88       	rjmp	80005cd2 <_vfprintf_r+0x1496>
80005c84:	ee ca ff ff 	sub	r10,r7,-1
80005c88:	10 37       	cp.w	r7,r8
80005c8a:	c0 b4       	brge	80005ca0 <_vfprintf_r+0x1464>
80005c8c:	fa c9 f9 44 	sub	r9,sp,-1724
80005c90:	14 97       	mov	r7,r10
80005c92:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005c96:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80005c9a:	c1 c8       	rjmp	80005cd2 <_vfprintf_r+0x1496>
80005c9c:	80 07       	ld.sh	r7,r0[0x0]
80005c9e:	b0 f4       	st.b	r8[0x7],r4
80005ca0:	41 09       	lddsp	r9,sp[0x40]
80005ca2:	59 f8       	cp.w	r8,31
80005ca4:	e0 89 00 13 	brgt	80005cca <_vfprintf_r+0x148e>
80005ca8:	f2 cb ff fc 	sub	r11,r9,-4
80005cac:	51 0b       	stdsp	sp[0x40],r11
80005cae:	72 09       	ld.w	r9,r9[0x0]
80005cb0:	fa c6 f9 44 	sub	r6,sp,-1724
80005cb4:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80005cb8:	2f f8       	sub	r8,-1
80005cba:	f7 49 fd 88 	st.w	r11[-632],r9
80005cbe:	fb 48 06 b4 	st.w	sp[1716],r8
80005cc2:	14 97       	mov	r7,r10
80005cc4:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80005cc8:	c0 58       	rjmp	80005cd2 <_vfprintf_r+0x1496>
80005cca:	92 18       	ld.sh	r8,r9[0x2]
80005ccc:	14 97       	mov	r7,r10
80005cce:	2f c9       	sub	r9,-4
80005cd0:	51 09       	stdsp	sp[0x40],r9
80005cd2:	5c 78       	castu.h	r8
80005cd4:	50 18       	stdsp	sp[0x4],r8
80005cd6:	c4 68       	rjmp	80005d62 <_vfprintf_r+0x1526>
80005cd8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80005cdc:	40 3c       	lddsp	r12,sp[0xc]
80005cde:	58 0c       	cp.w	r12,0
80005ce0:	c1 d0       	breq	80005d1a <_vfprintf_r+0x14de>
80005ce2:	10 36       	cp.w	r6,r8
80005ce4:	c0 64       	brge	80005cf0 <_vfprintf_r+0x14b4>
80005ce6:	fa cb f9 44 	sub	r11,sp,-1724
80005cea:	f6 06 00 36 	add	r6,r11,r6<<0x3
80005cee:	c1 f8       	rjmp	80005d2c <_vfprintf_r+0x14f0>
80005cf0:	fa c8 f9 50 	sub	r8,sp,-1712
80005cf4:	1a d8       	st.w	--sp,r8
80005cf6:	fa c8 fa b8 	sub	r8,sp,-1352
80005cfa:	0c 9b       	mov	r11,r6
80005cfc:	1a d8       	st.w	--sp,r8
80005cfe:	fa c8 fb b4 	sub	r8,sp,-1100
80005d02:	04 9a       	mov	r10,r2
80005d04:	1a d8       	st.w	--sp,r8
80005d06:	08 9c       	mov	r12,r4
80005d08:	fa c8 f9 40 	sub	r8,sp,-1728
80005d0c:	fa c9 ff b4 	sub	r9,sp,-76
80005d10:	fe b0 f3 f8 	rcall	80004500 <get_arg>
80005d14:	2f dd       	sub	sp,-12
80005d16:	78 0b       	ld.w	r11,r12[0x0]
80005d18:	c2 48       	rjmp	80005d60 <_vfprintf_r+0x1524>
80005d1a:	ee ca ff ff 	sub	r10,r7,-1
80005d1e:	10 37       	cp.w	r7,r8
80005d20:	c0 94       	brge	80005d32 <_vfprintf_r+0x14f6>
80005d22:	fa c9 f9 44 	sub	r9,sp,-1724
80005d26:	f2 06 00 36 	add	r6,r9,r6<<0x3
80005d2a:	14 97       	mov	r7,r10
80005d2c:	ec fb fd 88 	ld.w	r11,r6[-632]
80005d30:	c1 88       	rjmp	80005d60 <_vfprintf_r+0x1524>
80005d32:	41 09       	lddsp	r9,sp[0x40]
80005d34:	59 f8       	cp.w	r8,31
80005d36:	e0 89 00 11 	brgt	80005d58 <_vfprintf_r+0x151c>
80005d3a:	f2 cb ff fc 	sub	r11,r9,-4
80005d3e:	51 0b       	stdsp	sp[0x40],r11
80005d40:	fa c6 f9 44 	sub	r6,sp,-1724
80005d44:	72 0b       	ld.w	r11,r9[0x0]
80005d46:	ec 08 00 39 	add	r9,r6,r8<<0x3
80005d4a:	f3 4b fd 88 	st.w	r9[-632],r11
80005d4e:	2f f8       	sub	r8,-1
80005d50:	14 97       	mov	r7,r10
80005d52:	fb 48 06 b4 	st.w	sp[1716],r8
80005d56:	c0 58       	rjmp	80005d60 <_vfprintf_r+0x1524>
80005d58:	72 0b       	ld.w	r11,r9[0x0]
80005d5a:	14 97       	mov	r7,r10
80005d5c:	2f c9       	sub	r9,-4
80005d5e:	51 09       	stdsp	sp[0x40],r9
80005d60:	50 1b       	stdsp	sp[0x4],r11
80005d62:	30 0e       	mov	lr,0
80005d64:	50 0e       	stdsp	sp[0x0],lr
80005d66:	40 08       	lddsp	r8,sp[0x0]
80005d68:	40 1c       	lddsp	r12,sp[0x4]
80005d6a:	18 48       	or	r8,r12
80005d6c:	5f 19       	srne	r9
80005d6e:	0a 98       	mov	r8,r5
80005d70:	eb e9 00 09 	and	r9,r5,r9
80005d74:	a1 b8       	sbr	r8,0x1
80005d76:	58 09       	cp.w	r9,0
80005d78:	c0 70       	breq	80005d86 <_vfprintf_r+0x154a>
80005d7a:	10 95       	mov	r5,r8
80005d7c:	fb 60 06 b9 	st.b	sp[1721],r0
80005d80:	33 08       	mov	r8,48
80005d82:	fb 68 06 b8 	st.b	sp[1720],r8
80005d86:	30 28       	mov	r8,2
80005d88:	30 09       	mov	r9,0
80005d8a:	fb 69 06 bb 	st.b	sp[1723],r9
80005d8e:	0a 99       	mov	r9,r5
80005d90:	a7 d9       	cbr	r9,0x7
80005d92:	40 2b       	lddsp	r11,sp[0x8]
80005d94:	40 16       	lddsp	r6,sp[0x4]
80005d96:	58 0b       	cp.w	r11,0
80005d98:	5f 1a       	srne	r10
80005d9a:	f2 05 17 40 	movge	r5,r9
80005d9e:	fa c2 f9 78 	sub	r2,sp,-1672
80005da2:	40 09       	lddsp	r9,sp[0x0]
80005da4:	0c 49       	or	r9,r6
80005da6:	5f 19       	srne	r9
80005da8:	f5 e9 10 09 	or	r9,r10,r9
80005dac:	c5 c0       	breq	80005e64 <_vfprintf_r+0x1628>
80005dae:	30 19       	mov	r9,1
80005db0:	f2 08 18 00 	cp.b	r8,r9
80005db4:	c0 60       	breq	80005dc0 <_vfprintf_r+0x1584>
80005db6:	30 29       	mov	r9,2
80005db8:	f2 08 18 00 	cp.b	r8,r9
80005dbc:	c0 41       	brne	80005dc4 <_vfprintf_r+0x1588>
80005dbe:	c3 c8       	rjmp	80005e36 <_vfprintf_r+0x15fa>
80005dc0:	04 96       	mov	r6,r2
80005dc2:	c3 08       	rjmp	80005e22 <_vfprintf_r+0x15e6>
80005dc4:	04 96       	mov	r6,r2
80005dc6:	fa e8 00 00 	ld.d	r8,sp[0]
80005dca:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80005dce:	2d 0a       	sub	r10,-48
80005dd0:	0c fa       	st.b	--r6,r10
80005dd2:	f0 0b 16 03 	lsr	r11,r8,0x3
80005dd6:	f2 0c 16 03 	lsr	r12,r9,0x3
80005dda:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80005dde:	18 99       	mov	r9,r12
80005de0:	16 98       	mov	r8,r11
80005de2:	58 08       	cp.w	r8,0
80005de4:	5c 29       	cpc	r9
80005de6:	cf 21       	brne	80005dca <_vfprintf_r+0x158e>
80005de8:	fa e9 00 00 	st.d	sp[0],r8
80005dec:	ed b5 00 00 	bld	r5,0x0
80005df0:	c4 51       	brne	80005e7a <_vfprintf_r+0x163e>
80005df2:	33 09       	mov	r9,48
80005df4:	f2 0a 18 00 	cp.b	r10,r9
80005df8:	c4 10       	breq	80005e7a <_vfprintf_r+0x163e>
80005dfa:	0c f9       	st.b	--r6,r9
80005dfc:	c3 f8       	rjmp	80005e7a <_vfprintf_r+0x163e>
80005dfe:	fa ea 00 00 	ld.d	r10,sp[0]
80005e02:	30 a8       	mov	r8,10
80005e04:	30 09       	mov	r9,0
80005e06:	e0 a0 1d 0d 	rcall	80009820 <__avr32_umod64>
80005e0a:	30 a8       	mov	r8,10
80005e0c:	2d 0a       	sub	r10,-48
80005e0e:	30 09       	mov	r9,0
80005e10:	ac 8a       	st.b	r6[0x0],r10
80005e12:	fa ea 00 00 	ld.d	r10,sp[0]
80005e16:	fe b0 f1 83 	rcall	8000411c <__avr32_udiv64>
80005e1a:	16 99       	mov	r9,r11
80005e1c:	14 98       	mov	r8,r10
80005e1e:	fa e9 00 00 	st.d	sp[0],r8
80005e22:	20 16       	sub	r6,1
80005e24:	fa ea 00 00 	ld.d	r10,sp[0]
80005e28:	58 9a       	cp.w	r10,9
80005e2a:	5c 2b       	cpc	r11
80005e2c:	fe 9b ff e9 	brhi	80005dfe <_vfprintf_r+0x15c2>
80005e30:	1b f8       	ld.ub	r8,sp[0x7]
80005e32:	2d 08       	sub	r8,-48
80005e34:	c2 08       	rjmp	80005e74 <_vfprintf_r+0x1638>
80005e36:	04 96       	mov	r6,r2
80005e38:	fa e8 00 00 	ld.d	r8,sp[0]
80005e3c:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80005e40:	40 de       	lddsp	lr,sp[0x34]
80005e42:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
80005e46:	0c fa       	st.b	--r6,r10
80005e48:	f2 0b 16 04 	lsr	r11,r9,0x4
80005e4c:	f0 0a 16 04 	lsr	r10,r8,0x4
80005e50:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
80005e54:	16 99       	mov	r9,r11
80005e56:	14 98       	mov	r8,r10
80005e58:	58 08       	cp.w	r8,0
80005e5a:	5c 29       	cpc	r9
80005e5c:	cf 01       	brne	80005e3c <_vfprintf_r+0x1600>
80005e5e:	fa e9 00 00 	st.d	sp[0],r8
80005e62:	c0 c8       	rjmp	80005e7a <_vfprintf_r+0x163e>
80005e64:	58 08       	cp.w	r8,0
80005e66:	c0 91       	brne	80005e78 <_vfprintf_r+0x163c>
80005e68:	ed b5 00 00 	bld	r5,0x0
80005e6c:	c0 61       	brne	80005e78 <_vfprintf_r+0x163c>
80005e6e:	fa c6 f9 79 	sub	r6,sp,-1671
80005e72:	33 08       	mov	r8,48
80005e74:	ac 88       	st.b	r6[0x0],r8
80005e76:	c0 28       	rjmp	80005e7a <_vfprintf_r+0x163e>
80005e78:	04 96       	mov	r6,r2
80005e7a:	0c 12       	sub	r2,r6
80005e7c:	c1 c8       	rjmp	80005eb4 <_vfprintf_r+0x1678>
80005e7e:	50 a7       	stdsp	sp[0x28],r7
80005e80:	50 80       	stdsp	sp[0x20],r0
80005e82:	40 93       	lddsp	r3,sp[0x24]
80005e84:	0c 97       	mov	r7,r6
80005e86:	10 90       	mov	r0,r8
80005e88:	04 94       	mov	r4,r2
80005e8a:	40 41       	lddsp	r1,sp[0x10]
80005e8c:	58 08       	cp.w	r8,0
80005e8e:	e0 80 04 51 	breq	80006730 <_vfprintf_r+0x1ef4>
80005e92:	fb 68 06 60 	st.b	sp[1632],r8
80005e96:	30 0c       	mov	r12,0
80005e98:	30 08       	mov	r8,0
80005e9a:	30 12       	mov	r2,1
80005e9c:	fb 68 06 bb 	st.b	sp[1723],r8
80005ea0:	50 2c       	stdsp	sp[0x8],r12
80005ea2:	fa c6 f9 a0 	sub	r6,sp,-1632
80005ea6:	c0 78       	rjmp	80005eb4 <_vfprintf_r+0x1678>
80005ea8:	30 0b       	mov	r11,0
80005eaa:	50 2b       	stdsp	sp[0x8],r11
80005eac:	c0 48       	rjmp	80005eb4 <_vfprintf_r+0x1678>
80005eae:	40 22       	lddsp	r2,sp[0x8]
80005eb0:	30 0a       	mov	r10,0
80005eb2:	50 2a       	stdsp	sp[0x8],r10
80005eb4:	40 29       	lddsp	r9,sp[0x8]
80005eb6:	e4 09 0c 49 	max	r9,r2,r9
80005eba:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005ebe:	50 39       	stdsp	sp[0xc],r9
80005ec0:	0a 9e       	mov	lr,r5
80005ec2:	30 09       	mov	r9,0
80005ec4:	e2 1e 00 02 	andl	lr,0x2,COH
80005ec8:	f2 08 18 00 	cp.b	r8,r9
80005ecc:	fb f8 10 03 	ld.wne	r8,sp[0xc]
80005ed0:	f7 b8 01 ff 	subne	r8,-1
80005ed4:	fb f8 1a 03 	st.wne	sp[0xc],r8
80005ed8:	0a 9b       	mov	r11,r5
80005eda:	58 0e       	cp.w	lr,0
80005edc:	fb fc 10 03 	ld.wne	r12,sp[0xc]
80005ee0:	f7 bc 01 fe 	subne	r12,-2
80005ee4:	fb fc 1a 03 	st.wne	sp[0xc],r12
80005ee8:	e2 1b 00 84 	andl	r11,0x84,COH
80005eec:	50 fe       	stdsp	sp[0x3c],lr
80005eee:	50 9b       	stdsp	sp[0x24],r11
80005ef0:	c4 51       	brne	80005f7a <_vfprintf_r+0x173e>
80005ef2:	40 8a       	lddsp	r10,sp[0x20]
80005ef4:	40 39       	lddsp	r9,sp[0xc]
80005ef6:	12 1a       	sub	r10,r9
80005ef8:	50 4a       	stdsp	sp[0x10],r10
80005efa:	58 0a       	cp.w	r10,0
80005efc:	e0 89 00 1f 	brgt	80005f3a <_vfprintf_r+0x16fe>
80005f00:	c3 d8       	rjmp	80005f7a <_vfprintf_r+0x173e>
80005f02:	2f 09       	sub	r9,-16
80005f04:	2f f8       	sub	r8,-1
80005f06:	4c ee       	lddpc	lr,8000603c <_vfprintf_r+0x1800>
80005f08:	31 0c       	mov	r12,16
80005f0a:	fb 49 06 90 	st.w	sp[1680],r9
80005f0e:	87 0e       	st.w	r3[0x0],lr
80005f10:	87 1c       	st.w	r3[0x4],r12
80005f12:	fb 48 06 8c 	st.w	sp[1676],r8
80005f16:	58 78       	cp.w	r8,7
80005f18:	e0 89 00 04 	brgt	80005f20 <_vfprintf_r+0x16e4>
80005f1c:	2f 83       	sub	r3,-8
80005f1e:	c0 b8       	rjmp	80005f34 <_vfprintf_r+0x16f8>
80005f20:	fa ca f9 78 	sub	r10,sp,-1672
80005f24:	02 9b       	mov	r11,r1
80005f26:	08 9c       	mov	r12,r4
80005f28:	fe b0 f4 7c 	rcall	80004820 <__sprint_r>
80005f2c:	e0 81 04 13 	brne	80006752 <_vfprintf_r+0x1f16>
80005f30:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f34:	40 4b       	lddsp	r11,sp[0x10]
80005f36:	21 0b       	sub	r11,16
80005f38:	50 4b       	stdsp	sp[0x10],r11
80005f3a:	fa f9 06 90 	ld.w	r9,sp[1680]
80005f3e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f42:	4b fa       	lddpc	r10,8000603c <_vfprintf_r+0x1800>
80005f44:	40 4e       	lddsp	lr,sp[0x10]
80005f46:	59 0e       	cp.w	lr,16
80005f48:	fe 99 ff dd 	brgt	80005f02 <_vfprintf_r+0x16c6>
80005f4c:	1c 09       	add	r9,lr
80005f4e:	2f f8       	sub	r8,-1
80005f50:	87 0a       	st.w	r3[0x0],r10
80005f52:	fb 49 06 90 	st.w	sp[1680],r9
80005f56:	87 1e       	st.w	r3[0x4],lr
80005f58:	fb 48 06 8c 	st.w	sp[1676],r8
80005f5c:	58 78       	cp.w	r8,7
80005f5e:	e0 89 00 04 	brgt	80005f66 <_vfprintf_r+0x172a>
80005f62:	2f 83       	sub	r3,-8
80005f64:	c0 b8       	rjmp	80005f7a <_vfprintf_r+0x173e>
80005f66:	fa ca f9 78 	sub	r10,sp,-1672
80005f6a:	02 9b       	mov	r11,r1
80005f6c:	08 9c       	mov	r12,r4
80005f6e:	fe b0 f4 59 	rcall	80004820 <__sprint_r>
80005f72:	e0 81 03 f0 	brne	80006752 <_vfprintf_r+0x1f16>
80005f76:	fa c3 f9 e0 	sub	r3,sp,-1568
80005f7a:	30 09       	mov	r9,0
80005f7c:	fb 38 06 bb 	ld.ub	r8,sp[1723]
80005f80:	f2 08 18 00 	cp.b	r8,r9
80005f84:	c1 f0       	breq	80005fc2 <_vfprintf_r+0x1786>
80005f86:	fa f8 06 90 	ld.w	r8,sp[1680]
80005f8a:	fa c9 f9 45 	sub	r9,sp,-1723
80005f8e:	2f f8       	sub	r8,-1
80005f90:	87 09       	st.w	r3[0x0],r9
80005f92:	fb 48 06 90 	st.w	sp[1680],r8
80005f96:	30 19       	mov	r9,1
80005f98:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005f9c:	87 19       	st.w	r3[0x4],r9
80005f9e:	2f f8       	sub	r8,-1
80005fa0:	fb 48 06 8c 	st.w	sp[1676],r8
80005fa4:	58 78       	cp.w	r8,7
80005fa6:	e0 89 00 04 	brgt	80005fae <_vfprintf_r+0x1772>
80005faa:	2f 83       	sub	r3,-8
80005fac:	c0 b8       	rjmp	80005fc2 <_vfprintf_r+0x1786>
80005fae:	fa ca f9 78 	sub	r10,sp,-1672
80005fb2:	02 9b       	mov	r11,r1
80005fb4:	08 9c       	mov	r12,r4
80005fb6:	fe b0 f4 35 	rcall	80004820 <__sprint_r>
80005fba:	e0 81 03 cc 	brne	80006752 <_vfprintf_r+0x1f16>
80005fbe:	fa c3 f9 e0 	sub	r3,sp,-1568
80005fc2:	40 fc       	lddsp	r12,sp[0x3c]
80005fc4:	58 0c       	cp.w	r12,0
80005fc6:	c1 f0       	breq	80006004 <_vfprintf_r+0x17c8>
80005fc8:	fa f8 06 90 	ld.w	r8,sp[1680]
80005fcc:	fa c9 f9 48 	sub	r9,sp,-1720
80005fd0:	2f e8       	sub	r8,-2
80005fd2:	87 09       	st.w	r3[0x0],r9
80005fd4:	fb 48 06 90 	st.w	sp[1680],r8
80005fd8:	30 29       	mov	r9,2
80005fda:	fa f8 06 8c 	ld.w	r8,sp[1676]
80005fde:	87 19       	st.w	r3[0x4],r9
80005fe0:	2f f8       	sub	r8,-1
80005fe2:	fb 48 06 8c 	st.w	sp[1676],r8
80005fe6:	58 78       	cp.w	r8,7
80005fe8:	e0 89 00 04 	brgt	80005ff0 <_vfprintf_r+0x17b4>
80005fec:	2f 83       	sub	r3,-8
80005fee:	c0 b8       	rjmp	80006004 <_vfprintf_r+0x17c8>
80005ff0:	fa ca f9 78 	sub	r10,sp,-1672
80005ff4:	02 9b       	mov	r11,r1
80005ff6:	08 9c       	mov	r12,r4
80005ff8:	fe b0 f4 14 	rcall	80004820 <__sprint_r>
80005ffc:	e0 81 03 ab 	brne	80006752 <_vfprintf_r+0x1f16>
80006000:	fa c3 f9 e0 	sub	r3,sp,-1568
80006004:	40 9b       	lddsp	r11,sp[0x24]
80006006:	e0 4b 00 80 	cp.w	r11,128
8000600a:	c4 a1       	brne	8000609e <_vfprintf_r+0x1862>
8000600c:	40 8a       	lddsp	r10,sp[0x20]
8000600e:	40 39       	lddsp	r9,sp[0xc]
80006010:	12 1a       	sub	r10,r9
80006012:	50 4a       	stdsp	sp[0x10],r10
80006014:	58 0a       	cp.w	r10,0
80006016:	e0 89 00 24 	brgt	8000605e <_vfprintf_r+0x1822>
8000601a:	c4 28       	rjmp	8000609e <_vfprintf_r+0x1862>
8000601c:	2f 09       	sub	r9,-16
8000601e:	2f f8       	sub	r8,-1
80006020:	48 8e       	lddpc	lr,80006040 <_vfprintf_r+0x1804>
80006022:	31 0c       	mov	r12,16
80006024:	fb 49 06 90 	st.w	sp[1680],r9
80006028:	87 0e       	st.w	r3[0x0],lr
8000602a:	87 1c       	st.w	r3[0x4],r12
8000602c:	fb 48 06 8c 	st.w	sp[1676],r8
80006030:	58 78       	cp.w	r8,7
80006032:	e0 89 00 09 	brgt	80006044 <_vfprintf_r+0x1808>
80006036:	2f 83       	sub	r3,-8
80006038:	c1 08       	rjmp	80006058 <_vfprintf_r+0x181c>
8000603a:	d7 03       	nop
8000603c:	80 07       	ld.sh	r7,r0[0x0]
8000603e:	b1 0c       	ld.d	r12,r8
80006040:	80 07       	ld.sh	r7,r0[0x0]
80006042:	b1 1c       	ld.d	r12,--r8
80006044:	fa ca f9 78 	sub	r10,sp,-1672
80006048:	02 9b       	mov	r11,r1
8000604a:	08 9c       	mov	r12,r4
8000604c:	fe b0 f3 ea 	rcall	80004820 <__sprint_r>
80006050:	e0 81 03 81 	brne	80006752 <_vfprintf_r+0x1f16>
80006054:	fa c3 f9 e0 	sub	r3,sp,-1568
80006058:	40 4b       	lddsp	r11,sp[0x10]
8000605a:	21 0b       	sub	r11,16
8000605c:	50 4b       	stdsp	sp[0x10],r11
8000605e:	fa f9 06 90 	ld.w	r9,sp[1680]
80006062:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006066:	4c 6a       	lddpc	r10,8000617c <_vfprintf_r+0x1940>
80006068:	40 4e       	lddsp	lr,sp[0x10]
8000606a:	59 0e       	cp.w	lr,16
8000606c:	fe 99 ff d8 	brgt	8000601c <_vfprintf_r+0x17e0>
80006070:	1c 09       	add	r9,lr
80006072:	2f f8       	sub	r8,-1
80006074:	87 0a       	st.w	r3[0x0],r10
80006076:	fb 49 06 90 	st.w	sp[1680],r9
8000607a:	87 1e       	st.w	r3[0x4],lr
8000607c:	fb 48 06 8c 	st.w	sp[1676],r8
80006080:	58 78       	cp.w	r8,7
80006082:	e0 89 00 04 	brgt	8000608a <_vfprintf_r+0x184e>
80006086:	2f 83       	sub	r3,-8
80006088:	c0 b8       	rjmp	8000609e <_vfprintf_r+0x1862>
8000608a:	fa ca f9 78 	sub	r10,sp,-1672
8000608e:	02 9b       	mov	r11,r1
80006090:	08 9c       	mov	r12,r4
80006092:	fe b0 f3 c7 	rcall	80004820 <__sprint_r>
80006096:	e0 81 03 5e 	brne	80006752 <_vfprintf_r+0x1f16>
8000609a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000609e:	40 2c       	lddsp	r12,sp[0x8]
800060a0:	04 1c       	sub	r12,r2
800060a2:	50 2c       	stdsp	sp[0x8],r12
800060a4:	58 0c       	cp.w	r12,0
800060a6:	e0 89 00 1f 	brgt	800060e4 <_vfprintf_r+0x18a8>
800060aa:	c3 d8       	rjmp	80006124 <_vfprintf_r+0x18e8>
800060ac:	2f 09       	sub	r9,-16
800060ae:	2f f8       	sub	r8,-1
800060b0:	4b 3b       	lddpc	r11,8000617c <_vfprintf_r+0x1940>
800060b2:	31 0a       	mov	r10,16
800060b4:	fb 49 06 90 	st.w	sp[1680],r9
800060b8:	87 0b       	st.w	r3[0x0],r11
800060ba:	87 1a       	st.w	r3[0x4],r10
800060bc:	fb 48 06 8c 	st.w	sp[1676],r8
800060c0:	58 78       	cp.w	r8,7
800060c2:	e0 89 00 04 	brgt	800060ca <_vfprintf_r+0x188e>
800060c6:	2f 83       	sub	r3,-8
800060c8:	c0 b8       	rjmp	800060de <_vfprintf_r+0x18a2>
800060ca:	fa ca f9 78 	sub	r10,sp,-1672
800060ce:	02 9b       	mov	r11,r1
800060d0:	08 9c       	mov	r12,r4
800060d2:	fe b0 f3 a7 	rcall	80004820 <__sprint_r>
800060d6:	e0 81 03 3e 	brne	80006752 <_vfprintf_r+0x1f16>
800060da:	fa c3 f9 e0 	sub	r3,sp,-1568
800060de:	40 29       	lddsp	r9,sp[0x8]
800060e0:	21 09       	sub	r9,16
800060e2:	50 29       	stdsp	sp[0x8],r9
800060e4:	fa f9 06 90 	ld.w	r9,sp[1680]
800060e8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800060ec:	4a 4a       	lddpc	r10,8000617c <_vfprintf_r+0x1940>
800060ee:	40 2e       	lddsp	lr,sp[0x8]
800060f0:	59 0e       	cp.w	lr,16
800060f2:	fe 99 ff dd 	brgt	800060ac <_vfprintf_r+0x1870>
800060f6:	1c 09       	add	r9,lr
800060f8:	2f f8       	sub	r8,-1
800060fa:	87 0a       	st.w	r3[0x0],r10
800060fc:	fb 49 06 90 	st.w	sp[1680],r9
80006100:	87 1e       	st.w	r3[0x4],lr
80006102:	fb 48 06 8c 	st.w	sp[1676],r8
80006106:	58 78       	cp.w	r8,7
80006108:	e0 89 00 04 	brgt	80006110 <_vfprintf_r+0x18d4>
8000610c:	2f 83       	sub	r3,-8
8000610e:	c0 b8       	rjmp	80006124 <_vfprintf_r+0x18e8>
80006110:	fa ca f9 78 	sub	r10,sp,-1672
80006114:	02 9b       	mov	r11,r1
80006116:	08 9c       	mov	r12,r4
80006118:	fe b0 f3 84 	rcall	80004820 <__sprint_r>
8000611c:	e0 81 03 1b 	brne	80006752 <_vfprintf_r+0x1f16>
80006120:	fa c3 f9 e0 	sub	r3,sp,-1568
80006124:	ed b5 00 08 	bld	r5,0x8
80006128:	c0 b0       	breq	8000613e <_vfprintf_r+0x1902>
8000612a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000612e:	87 12       	st.w	r3[0x4],r2
80006130:	87 06       	st.w	r3[0x0],r6
80006132:	f0 02 00 02 	add	r2,r8,r2
80006136:	fb 42 06 90 	st.w	sp[1680],r2
8000613a:	e0 8f 01 d5 	bral	800064e4 <_vfprintf_r+0x1ca8>
8000613e:	e0 40 00 65 	cp.w	r0,101
80006142:	e0 8a 01 d7 	brle	800064f0 <_vfprintf_r+0x1cb4>
80006146:	30 08       	mov	r8,0
80006148:	30 09       	mov	r9,0
8000614a:	40 5b       	lddsp	r11,sp[0x14]
8000614c:	40 7a       	lddsp	r10,sp[0x1c]
8000614e:	e0 a0 19 62 	rcall	80009412 <__avr32_f64_cmp_eq>
80006152:	c7 a0       	breq	80006246 <_vfprintf_r+0x1a0a>
80006154:	fa f8 06 90 	ld.w	r8,sp[1680]
80006158:	48 a9       	lddpc	r9,80006180 <_vfprintf_r+0x1944>
8000615a:	2f f8       	sub	r8,-1
8000615c:	87 09       	st.w	r3[0x0],r9
8000615e:	fb 48 06 90 	st.w	sp[1680],r8
80006162:	30 19       	mov	r9,1
80006164:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006168:	87 19       	st.w	r3[0x4],r9
8000616a:	2f f8       	sub	r8,-1
8000616c:	fb 48 06 8c 	st.w	sp[1676],r8
80006170:	58 78       	cp.w	r8,7
80006172:	e0 89 00 09 	brgt	80006184 <_vfprintf_r+0x1948>
80006176:	2f 83       	sub	r3,-8
80006178:	c1 08       	rjmp	80006198 <_vfprintf_r+0x195c>
8000617a:	d7 03       	nop
8000617c:	80 07       	ld.sh	r7,r0[0x0]
8000617e:	b1 1c       	ld.d	r12,--r8
80006180:	80 07       	ld.sh	r7,r0[0x0]
80006182:	b1 08       	ld.d	r8,r8
80006184:	fa ca f9 78 	sub	r10,sp,-1672
80006188:	02 9b       	mov	r11,r1
8000618a:	08 9c       	mov	r12,r4
8000618c:	fe b0 f3 4a 	rcall	80004820 <__sprint_r>
80006190:	e0 81 02 e1 	brne	80006752 <_vfprintf_r+0x1f16>
80006194:	fa c3 f9 e0 	sub	r3,sp,-1568
80006198:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000619c:	40 6c       	lddsp	r12,sp[0x18]
8000619e:	18 38       	cp.w	r8,r12
800061a0:	c0 55       	brlt	800061aa <_vfprintf_r+0x196e>
800061a2:	ed b5 00 00 	bld	r5,0x0
800061a6:	e0 81 02 69 	brne	80006678 <_vfprintf_r+0x1e3c>
800061aa:	fa f8 06 90 	ld.w	r8,sp[1680]
800061ae:	2f f8       	sub	r8,-1
800061b0:	40 cb       	lddsp	r11,sp[0x30]
800061b2:	fb 48 06 90 	st.w	sp[1680],r8
800061b6:	30 19       	mov	r9,1
800061b8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800061bc:	87 0b       	st.w	r3[0x0],r11
800061be:	2f f8       	sub	r8,-1
800061c0:	87 19       	st.w	r3[0x4],r9
800061c2:	fb 48 06 8c 	st.w	sp[1676],r8
800061c6:	58 78       	cp.w	r8,7
800061c8:	e0 89 00 04 	brgt	800061d0 <_vfprintf_r+0x1994>
800061cc:	2f 83       	sub	r3,-8
800061ce:	c0 b8       	rjmp	800061e4 <_vfprintf_r+0x19a8>
800061d0:	fa ca f9 78 	sub	r10,sp,-1672
800061d4:	02 9b       	mov	r11,r1
800061d6:	08 9c       	mov	r12,r4
800061d8:	fe b0 f3 24 	rcall	80004820 <__sprint_r>
800061dc:	e0 81 02 bb 	brne	80006752 <_vfprintf_r+0x1f16>
800061e0:	fa c3 f9 e0 	sub	r3,sp,-1568
800061e4:	40 66       	lddsp	r6,sp[0x18]
800061e6:	20 16       	sub	r6,1
800061e8:	58 06       	cp.w	r6,0
800061ea:	e0 89 00 1d 	brgt	80006224 <_vfprintf_r+0x19e8>
800061ee:	e0 8f 02 45 	bral	80006678 <_vfprintf_r+0x1e3c>
800061f2:	2f 09       	sub	r9,-16
800061f4:	2f f8       	sub	r8,-1
800061f6:	fb 49 06 90 	st.w	sp[1680],r9
800061fa:	87 02       	st.w	r3[0x0],r2
800061fc:	87 10       	st.w	r3[0x4],r0
800061fe:	fb 48 06 8c 	st.w	sp[1676],r8
80006202:	58 78       	cp.w	r8,7
80006204:	e0 89 00 04 	brgt	8000620c <_vfprintf_r+0x19d0>
80006208:	2f 83       	sub	r3,-8
8000620a:	c0 b8       	rjmp	80006220 <_vfprintf_r+0x19e4>
8000620c:	fa ca f9 78 	sub	r10,sp,-1672
80006210:	02 9b       	mov	r11,r1
80006212:	08 9c       	mov	r12,r4
80006214:	fe b0 f3 06 	rcall	80004820 <__sprint_r>
80006218:	e0 81 02 9d 	brne	80006752 <_vfprintf_r+0x1f16>
8000621c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006220:	21 06       	sub	r6,16
80006222:	c0 38       	rjmp	80006228 <_vfprintf_r+0x19ec>
80006224:	4d 22       	lddpc	r2,8000636c <_vfprintf_r+0x1b30>
80006226:	31 00       	mov	r0,16
80006228:	fa f9 06 90 	ld.w	r9,sp[1680]
8000622c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006230:	4c fa       	lddpc	r10,8000636c <_vfprintf_r+0x1b30>
80006232:	59 06       	cp.w	r6,16
80006234:	fe 99 ff df 	brgt	800061f2 <_vfprintf_r+0x19b6>
80006238:	0c 09       	add	r9,r6
8000623a:	87 0a       	st.w	r3[0x0],r10
8000623c:	fb 49 06 90 	st.w	sp[1680],r9
80006240:	2f f8       	sub	r8,-1
80006242:	87 16       	st.w	r3[0x4],r6
80006244:	c5 39       	rjmp	800064ea <_vfprintf_r+0x1cae>
80006246:	fa fa 06 ac 	ld.w	r10,sp[1708]
8000624a:	58 0a       	cp.w	r10,0
8000624c:	e0 89 00 94 	brgt	80006374 <_vfprintf_r+0x1b38>
80006250:	fa f8 06 90 	ld.w	r8,sp[1680]
80006254:	4c 79       	lddpc	r9,80006370 <_vfprintf_r+0x1b34>
80006256:	2f f8       	sub	r8,-1
80006258:	87 09       	st.w	r3[0x0],r9
8000625a:	fb 48 06 90 	st.w	sp[1680],r8
8000625e:	30 19       	mov	r9,1
80006260:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006264:	87 19       	st.w	r3[0x4],r9
80006266:	2f f8       	sub	r8,-1
80006268:	fb 48 06 8c 	st.w	sp[1676],r8
8000626c:	58 78       	cp.w	r8,7
8000626e:	e0 89 00 04 	brgt	80006276 <_vfprintf_r+0x1a3a>
80006272:	2f 83       	sub	r3,-8
80006274:	c0 b8       	rjmp	8000628a <_vfprintf_r+0x1a4e>
80006276:	fa ca f9 78 	sub	r10,sp,-1672
8000627a:	02 9b       	mov	r11,r1
8000627c:	08 9c       	mov	r12,r4
8000627e:	fe b0 f2 d1 	rcall	80004820 <__sprint_r>
80006282:	e0 81 02 68 	brne	80006752 <_vfprintf_r+0x1f16>
80006286:	fa c3 f9 e0 	sub	r3,sp,-1568
8000628a:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000628e:	58 08       	cp.w	r8,0
80006290:	c0 81       	brne	800062a0 <_vfprintf_r+0x1a64>
80006292:	40 6a       	lddsp	r10,sp[0x18]
80006294:	58 0a       	cp.w	r10,0
80006296:	c0 51       	brne	800062a0 <_vfprintf_r+0x1a64>
80006298:	ed b5 00 00 	bld	r5,0x0
8000629c:	e0 81 01 ee 	brne	80006678 <_vfprintf_r+0x1e3c>
800062a0:	40 c9       	lddsp	r9,sp[0x30]
800062a2:	fa f8 06 90 	ld.w	r8,sp[1680]
800062a6:	2f f8       	sub	r8,-1
800062a8:	87 09       	st.w	r3[0x0],r9
800062aa:	fb 48 06 90 	st.w	sp[1680],r8
800062ae:	30 19       	mov	r9,1
800062b0:	fa f8 06 8c 	ld.w	r8,sp[1676]
800062b4:	87 19       	st.w	r3[0x4],r9
800062b6:	2f f8       	sub	r8,-1
800062b8:	fb 48 06 8c 	st.w	sp[1676],r8
800062bc:	58 78       	cp.w	r8,7
800062be:	e0 89 00 04 	brgt	800062c6 <_vfprintf_r+0x1a8a>
800062c2:	2f 83       	sub	r3,-8
800062c4:	c0 b8       	rjmp	800062da <_vfprintf_r+0x1a9e>
800062c6:	fa ca f9 78 	sub	r10,sp,-1672
800062ca:	02 9b       	mov	r11,r1
800062cc:	08 9c       	mov	r12,r4
800062ce:	fe b0 f2 a9 	rcall	80004820 <__sprint_r>
800062d2:	e0 81 02 40 	brne	80006752 <_vfprintf_r+0x1f16>
800062d6:	fa c3 f9 e0 	sub	r3,sp,-1568
800062da:	fa f2 06 ac 	ld.w	r2,sp[1708]
800062de:	5c 32       	neg	r2
800062e0:	58 02       	cp.w	r2,0
800062e2:	e0 89 00 1d 	brgt	8000631c <_vfprintf_r+0x1ae0>
800062e6:	c3 b8       	rjmp	8000635c <_vfprintf_r+0x1b20>
800062e8:	2f 09       	sub	r9,-16
800062ea:	2f f8       	sub	r8,-1
800062ec:	31 0e       	mov	lr,16
800062ee:	fb 49 06 90 	st.w	sp[1680],r9
800062f2:	87 00       	st.w	r3[0x0],r0
800062f4:	87 1e       	st.w	r3[0x4],lr
800062f6:	fb 48 06 8c 	st.w	sp[1676],r8
800062fa:	58 78       	cp.w	r8,7
800062fc:	e0 89 00 04 	brgt	80006304 <_vfprintf_r+0x1ac8>
80006300:	2f 83       	sub	r3,-8
80006302:	c0 b8       	rjmp	80006318 <_vfprintf_r+0x1adc>
80006304:	fa ca f9 78 	sub	r10,sp,-1672
80006308:	02 9b       	mov	r11,r1
8000630a:	08 9c       	mov	r12,r4
8000630c:	fe b0 f2 8a 	rcall	80004820 <__sprint_r>
80006310:	e0 81 02 21 	brne	80006752 <_vfprintf_r+0x1f16>
80006314:	fa c3 f9 e0 	sub	r3,sp,-1568
80006318:	21 02       	sub	r2,16
8000631a:	c0 28       	rjmp	8000631e <_vfprintf_r+0x1ae2>
8000631c:	49 40       	lddpc	r0,8000636c <_vfprintf_r+0x1b30>
8000631e:	fa f9 06 90 	ld.w	r9,sp[1680]
80006322:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006326:	49 2a       	lddpc	r10,8000636c <_vfprintf_r+0x1b30>
80006328:	59 02       	cp.w	r2,16
8000632a:	fe 99 ff df 	brgt	800062e8 <_vfprintf_r+0x1aac>
8000632e:	04 09       	add	r9,r2
80006330:	2f f8       	sub	r8,-1
80006332:	87 0a       	st.w	r3[0x0],r10
80006334:	fb 49 06 90 	st.w	sp[1680],r9
80006338:	87 12       	st.w	r3[0x4],r2
8000633a:	fb 48 06 8c 	st.w	sp[1676],r8
8000633e:	58 78       	cp.w	r8,7
80006340:	e0 89 00 04 	brgt	80006348 <_vfprintf_r+0x1b0c>
80006344:	2f 83       	sub	r3,-8
80006346:	c0 b8       	rjmp	8000635c <_vfprintf_r+0x1b20>
80006348:	fa ca f9 78 	sub	r10,sp,-1672
8000634c:	02 9b       	mov	r11,r1
8000634e:	08 9c       	mov	r12,r4
80006350:	fe b0 f2 68 	rcall	80004820 <__sprint_r>
80006354:	e0 81 01 ff 	brne	80006752 <_vfprintf_r+0x1f16>
80006358:	fa c3 f9 e0 	sub	r3,sp,-1568
8000635c:	40 6c       	lddsp	r12,sp[0x18]
8000635e:	fa f8 06 90 	ld.w	r8,sp[1680]
80006362:	87 06       	st.w	r3[0x0],r6
80006364:	87 1c       	st.w	r3[0x4],r12
80006366:	18 08       	add	r8,r12
80006368:	cb c8       	rjmp	800064e0 <_vfprintf_r+0x1ca4>
8000636a:	d7 03       	nop
8000636c:	80 07       	ld.sh	r7,r0[0x0]
8000636e:	b1 1c       	ld.d	r12,--r8
80006370:	80 07       	ld.sh	r7,r0[0x0]
80006372:	b1 08       	ld.d	r8,r8
80006374:	fa f9 06 90 	ld.w	r9,sp[1680]
80006378:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000637c:	40 6b       	lddsp	r11,sp[0x18]
8000637e:	16 3a       	cp.w	r10,r11
80006380:	c6 d5       	brlt	8000645a <_vfprintf_r+0x1c1e>
80006382:	16 09       	add	r9,r11
80006384:	2f f8       	sub	r8,-1
80006386:	87 06       	st.w	r3[0x0],r6
80006388:	fb 49 06 90 	st.w	sp[1680],r9
8000638c:	87 1b       	st.w	r3[0x4],r11
8000638e:	fb 48 06 8c 	st.w	sp[1676],r8
80006392:	58 78       	cp.w	r8,7
80006394:	e0 89 00 04 	brgt	8000639c <_vfprintf_r+0x1b60>
80006398:	2f 83       	sub	r3,-8
8000639a:	c0 b8       	rjmp	800063b0 <_vfprintf_r+0x1b74>
8000639c:	fa ca f9 78 	sub	r10,sp,-1672
800063a0:	02 9b       	mov	r11,r1
800063a2:	08 9c       	mov	r12,r4
800063a4:	fe b0 f2 3e 	rcall	80004820 <__sprint_r>
800063a8:	e0 81 01 d5 	brne	80006752 <_vfprintf_r+0x1f16>
800063ac:	fa c3 f9 e0 	sub	r3,sp,-1568
800063b0:	fa f6 06 ac 	ld.w	r6,sp[1708]
800063b4:	40 6a       	lddsp	r10,sp[0x18]
800063b6:	14 16       	sub	r6,r10
800063b8:	58 06       	cp.w	r6,0
800063ba:	e0 89 00 1c 	brgt	800063f2 <_vfprintf_r+0x1bb6>
800063be:	c3 b8       	rjmp	80006434 <_vfprintf_r+0x1bf8>
800063c0:	2f 09       	sub	r9,-16
800063c2:	2f f8       	sub	r8,-1
800063c4:	fb 49 06 90 	st.w	sp[1680],r9
800063c8:	87 02       	st.w	r3[0x0],r2
800063ca:	87 10       	st.w	r3[0x4],r0
800063cc:	fb 48 06 8c 	st.w	sp[1676],r8
800063d0:	58 78       	cp.w	r8,7
800063d2:	e0 89 00 04 	brgt	800063da <_vfprintf_r+0x1b9e>
800063d6:	2f 83       	sub	r3,-8
800063d8:	c0 b8       	rjmp	800063ee <_vfprintf_r+0x1bb2>
800063da:	fa ca f9 78 	sub	r10,sp,-1672
800063de:	02 9b       	mov	r11,r1
800063e0:	08 9c       	mov	r12,r4
800063e2:	fe b0 f2 1f 	rcall	80004820 <__sprint_r>
800063e6:	e0 81 01 b6 	brne	80006752 <_vfprintf_r+0x1f16>
800063ea:	fa c3 f9 e0 	sub	r3,sp,-1568
800063ee:	21 06       	sub	r6,16
800063f0:	c0 38       	rjmp	800063f6 <_vfprintf_r+0x1bba>
800063f2:	4d c2       	lddpc	r2,80006560 <_vfprintf_r+0x1d24>
800063f4:	31 00       	mov	r0,16
800063f6:	fa f9 06 90 	ld.w	r9,sp[1680]
800063fa:	fa f8 06 8c 	ld.w	r8,sp[1676]
800063fe:	4d 9a       	lddpc	r10,80006560 <_vfprintf_r+0x1d24>
80006400:	59 06       	cp.w	r6,16
80006402:	fe 99 ff df 	brgt	800063c0 <_vfprintf_r+0x1b84>
80006406:	0c 09       	add	r9,r6
80006408:	2f f8       	sub	r8,-1
8000640a:	87 0a       	st.w	r3[0x0],r10
8000640c:	fb 49 06 90 	st.w	sp[1680],r9
80006410:	87 16       	st.w	r3[0x4],r6
80006412:	fb 48 06 8c 	st.w	sp[1676],r8
80006416:	58 78       	cp.w	r8,7
80006418:	e0 89 00 04 	brgt	80006420 <_vfprintf_r+0x1be4>
8000641c:	2f 83       	sub	r3,-8
8000641e:	c0 b8       	rjmp	80006434 <_vfprintf_r+0x1bf8>
80006420:	fa ca f9 78 	sub	r10,sp,-1672
80006424:	02 9b       	mov	r11,r1
80006426:	08 9c       	mov	r12,r4
80006428:	fe b0 f1 fc 	rcall	80004820 <__sprint_r>
8000642c:	e0 81 01 93 	brne	80006752 <_vfprintf_r+0x1f16>
80006430:	fa c3 f9 e0 	sub	r3,sp,-1568
80006434:	ed b5 00 00 	bld	r5,0x0
80006438:	e0 81 01 20 	brne	80006678 <_vfprintf_r+0x1e3c>
8000643c:	40 c9       	lddsp	r9,sp[0x30]
8000643e:	fa f8 06 90 	ld.w	r8,sp[1680]
80006442:	2f f8       	sub	r8,-1
80006444:	87 09       	st.w	r3[0x0],r9
80006446:	fb 48 06 90 	st.w	sp[1680],r8
8000644a:	30 19       	mov	r9,1
8000644c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006450:	87 19       	st.w	r3[0x4],r9
80006452:	2f f8       	sub	r8,-1
80006454:	fb 48 06 8c 	st.w	sp[1676],r8
80006458:	c0 29       	rjmp	8000665c <_vfprintf_r+0x1e20>
8000645a:	14 09       	add	r9,r10
8000645c:	2f f8       	sub	r8,-1
8000645e:	fb 49 06 90 	st.w	sp[1680],r9
80006462:	87 06       	st.w	r3[0x0],r6
80006464:	87 1a       	st.w	r3[0x4],r10
80006466:	fb 48 06 8c 	st.w	sp[1676],r8
8000646a:	58 78       	cp.w	r8,7
8000646c:	e0 89 00 04 	brgt	80006474 <_vfprintf_r+0x1c38>
80006470:	2f 83       	sub	r3,-8
80006472:	c0 b8       	rjmp	80006488 <_vfprintf_r+0x1c4c>
80006474:	fa ca f9 78 	sub	r10,sp,-1672
80006478:	02 9b       	mov	r11,r1
8000647a:	08 9c       	mov	r12,r4
8000647c:	fe b0 f1 d2 	rcall	80004820 <__sprint_r>
80006480:	e0 81 01 69 	brne	80006752 <_vfprintf_r+0x1f16>
80006484:	fa c3 f9 e0 	sub	r3,sp,-1568
80006488:	40 c8       	lddsp	r8,sp[0x30]
8000648a:	87 08       	st.w	r3[0x0],r8
8000648c:	fa f8 06 90 	ld.w	r8,sp[1680]
80006490:	2f f8       	sub	r8,-1
80006492:	30 19       	mov	r9,1
80006494:	fb 48 06 90 	st.w	sp[1680],r8
80006498:	87 19       	st.w	r3[0x4],r9
8000649a:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000649e:	2f f8       	sub	r8,-1
800064a0:	fb 48 06 8c 	st.w	sp[1676],r8
800064a4:	fa f2 06 ac 	ld.w	r2,sp[1708]
800064a8:	58 78       	cp.w	r8,7
800064aa:	e0 89 00 04 	brgt	800064b2 <_vfprintf_r+0x1c76>
800064ae:	2f 83       	sub	r3,-8
800064b0:	c0 b8       	rjmp	800064c6 <_vfprintf_r+0x1c8a>
800064b2:	fa ca f9 78 	sub	r10,sp,-1672
800064b6:	02 9b       	mov	r11,r1
800064b8:	08 9c       	mov	r12,r4
800064ba:	fe b0 f1 b3 	rcall	80004820 <__sprint_r>
800064be:	e0 81 01 4a 	brne	80006752 <_vfprintf_r+0x1f16>
800064c2:	fa c3 f9 e0 	sub	r3,sp,-1568
800064c6:	04 06       	add	r6,r2
800064c8:	fa f8 06 ac 	ld.w	r8,sp[1708]
800064cc:	87 06       	st.w	r3[0x0],r6
800064ce:	fa f9 06 90 	ld.w	r9,sp[1680]
800064d2:	40 66       	lddsp	r6,sp[0x18]
800064d4:	40 6e       	lddsp	lr,sp[0x18]
800064d6:	10 16       	sub	r6,r8
800064d8:	f2 08 01 08 	sub	r8,r9,r8
800064dc:	87 16       	st.w	r3[0x4],r6
800064de:	1c 08       	add	r8,lr
800064e0:	fb 48 06 90 	st.w	sp[1680],r8
800064e4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800064e8:	2f f8       	sub	r8,-1
800064ea:	fb 48 06 8c 	st.w	sp[1676],r8
800064ee:	cb 78       	rjmp	8000665c <_vfprintf_r+0x1e20>
800064f0:	40 6c       	lddsp	r12,sp[0x18]
800064f2:	58 1c       	cp.w	r12,1
800064f4:	e0 89 00 06 	brgt	80006500 <_vfprintf_r+0x1cc4>
800064f8:	ed b5 00 00 	bld	r5,0x0
800064fc:	e0 81 00 85 	brne	80006606 <_vfprintf_r+0x1dca>
80006500:	fa f8 06 90 	ld.w	r8,sp[1680]
80006504:	2f f8       	sub	r8,-1
80006506:	30 19       	mov	r9,1
80006508:	fb 48 06 90 	st.w	sp[1680],r8
8000650c:	87 06       	st.w	r3[0x0],r6
8000650e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006512:	87 19       	st.w	r3[0x4],r9
80006514:	2f f8       	sub	r8,-1
80006516:	fb 48 06 8c 	st.w	sp[1676],r8
8000651a:	58 78       	cp.w	r8,7
8000651c:	e0 89 00 04 	brgt	80006524 <_vfprintf_r+0x1ce8>
80006520:	2f 83       	sub	r3,-8
80006522:	c0 b8       	rjmp	80006538 <_vfprintf_r+0x1cfc>
80006524:	fa ca f9 78 	sub	r10,sp,-1672
80006528:	02 9b       	mov	r11,r1
8000652a:	08 9c       	mov	r12,r4
8000652c:	fe b0 f1 7a 	rcall	80004820 <__sprint_r>
80006530:	e0 81 01 11 	brne	80006752 <_vfprintf_r+0x1f16>
80006534:	fa c3 f9 e0 	sub	r3,sp,-1568
80006538:	fa f8 06 90 	ld.w	r8,sp[1680]
8000653c:	2f f8       	sub	r8,-1
8000653e:	40 cb       	lddsp	r11,sp[0x30]
80006540:	fb 48 06 90 	st.w	sp[1680],r8
80006544:	30 19       	mov	r9,1
80006546:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000654a:	87 0b       	st.w	r3[0x0],r11
8000654c:	2f f8       	sub	r8,-1
8000654e:	87 19       	st.w	r3[0x4],r9
80006550:	fb 48 06 8c 	st.w	sp[1676],r8
80006554:	58 78       	cp.w	r8,7
80006556:	e0 89 00 07 	brgt	80006564 <_vfprintf_r+0x1d28>
8000655a:	2f 83       	sub	r3,-8
8000655c:	c0 e8       	rjmp	80006578 <_vfprintf_r+0x1d3c>
8000655e:	d7 03       	nop
80006560:	80 07       	ld.sh	r7,r0[0x0]
80006562:	b1 1c       	ld.d	r12,--r8
80006564:	fa ca f9 78 	sub	r10,sp,-1672
80006568:	02 9b       	mov	r11,r1
8000656a:	08 9c       	mov	r12,r4
8000656c:	fe b0 f1 5a 	rcall	80004820 <__sprint_r>
80006570:	e0 81 00 f1 	brne	80006752 <_vfprintf_r+0x1f16>
80006574:	fa c3 f9 e0 	sub	r3,sp,-1568
80006578:	30 08       	mov	r8,0
8000657a:	30 09       	mov	r9,0
8000657c:	40 5b       	lddsp	r11,sp[0x14]
8000657e:	40 7a       	lddsp	r10,sp[0x1c]
80006580:	e0 a0 17 49 	rcall	80009412 <__avr32_f64_cmp_eq>
80006584:	40 68       	lddsp	r8,sp[0x18]
80006586:	20 18       	sub	r8,1
80006588:	58 0c       	cp.w	r12,0
8000658a:	c0 d1       	brne	800065a4 <_vfprintf_r+0x1d68>
8000658c:	2f f6       	sub	r6,-1
8000658e:	87 18       	st.w	r3[0x4],r8
80006590:	87 06       	st.w	r3[0x0],r6
80006592:	fa f6 06 90 	ld.w	r6,sp[1680]
80006596:	10 06       	add	r6,r8
80006598:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000659c:	fb 46 06 90 	st.w	sp[1680],r6
800065a0:	2f f8       	sub	r8,-1
800065a2:	c2 f8       	rjmp	80006600 <_vfprintf_r+0x1dc4>
800065a4:	10 96       	mov	r6,r8
800065a6:	58 08       	cp.w	r8,0
800065a8:	e0 89 00 1c 	brgt	800065e0 <_vfprintf_r+0x1da4>
800065ac:	c4 98       	rjmp	8000663e <_vfprintf_r+0x1e02>
800065ae:	2f 09       	sub	r9,-16
800065b0:	2f f8       	sub	r8,-1
800065b2:	fb 49 06 90 	st.w	sp[1680],r9
800065b6:	87 02       	st.w	r3[0x0],r2
800065b8:	87 10       	st.w	r3[0x4],r0
800065ba:	fb 48 06 8c 	st.w	sp[1676],r8
800065be:	58 78       	cp.w	r8,7
800065c0:	e0 89 00 04 	brgt	800065c8 <_vfprintf_r+0x1d8c>
800065c4:	2f 83       	sub	r3,-8
800065c6:	c0 b8       	rjmp	800065dc <_vfprintf_r+0x1da0>
800065c8:	fa ca f9 78 	sub	r10,sp,-1672
800065cc:	02 9b       	mov	r11,r1
800065ce:	08 9c       	mov	r12,r4
800065d0:	fe b0 f1 28 	rcall	80004820 <__sprint_r>
800065d4:	e0 81 00 bf 	brne	80006752 <_vfprintf_r+0x1f16>
800065d8:	fa c3 f9 e0 	sub	r3,sp,-1568
800065dc:	21 06       	sub	r6,16
800065de:	c0 38       	rjmp	800065e4 <_vfprintf_r+0x1da8>
800065e0:	4d 22       	lddpc	r2,80006728 <_vfprintf_r+0x1eec>
800065e2:	31 00       	mov	r0,16
800065e4:	fa f9 06 90 	ld.w	r9,sp[1680]
800065e8:	fa f8 06 8c 	ld.w	r8,sp[1676]
800065ec:	4c fa       	lddpc	r10,80006728 <_vfprintf_r+0x1eec>
800065ee:	59 06       	cp.w	r6,16
800065f0:	fe 99 ff df 	brgt	800065ae <_vfprintf_r+0x1d72>
800065f4:	0c 09       	add	r9,r6
800065f6:	87 0a       	st.w	r3[0x0],r10
800065f8:	fb 49 06 90 	st.w	sp[1680],r9
800065fc:	2f f8       	sub	r8,-1
800065fe:	87 16       	st.w	r3[0x4],r6
80006600:	fb 48 06 8c 	st.w	sp[1676],r8
80006604:	c0 e8       	rjmp	80006620 <_vfprintf_r+0x1de4>
80006606:	fa f8 06 90 	ld.w	r8,sp[1680]
8000660a:	2f f8       	sub	r8,-1
8000660c:	30 19       	mov	r9,1
8000660e:	fb 48 06 90 	st.w	sp[1680],r8
80006612:	87 06       	st.w	r3[0x0],r6
80006614:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006618:	87 19       	st.w	r3[0x4],r9
8000661a:	2f f8       	sub	r8,-1
8000661c:	fb 48 06 8c 	st.w	sp[1676],r8
80006620:	58 78       	cp.w	r8,7
80006622:	e0 89 00 04 	brgt	8000662a <_vfprintf_r+0x1dee>
80006626:	2f 83       	sub	r3,-8
80006628:	c0 b8       	rjmp	8000663e <_vfprintf_r+0x1e02>
8000662a:	fa ca f9 78 	sub	r10,sp,-1672
8000662e:	02 9b       	mov	r11,r1
80006630:	08 9c       	mov	r12,r4
80006632:	fe b0 f0 f7 	rcall	80004820 <__sprint_r>
80006636:	e0 81 00 8e 	brne	80006752 <_vfprintf_r+0x1f16>
8000663a:	fa c3 f9 e0 	sub	r3,sp,-1568
8000663e:	40 ea       	lddsp	r10,sp[0x38]
80006640:	fa f8 06 90 	ld.w	r8,sp[1680]
80006644:	14 08       	add	r8,r10
80006646:	fa c9 f9 64 	sub	r9,sp,-1692
8000664a:	fb 48 06 90 	st.w	sp[1680],r8
8000664e:	87 1a       	st.w	r3[0x4],r10
80006650:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006654:	87 09       	st.w	r3[0x0],r9
80006656:	2f f8       	sub	r8,-1
80006658:	fb 48 06 8c 	st.w	sp[1676],r8
8000665c:	58 78       	cp.w	r8,7
8000665e:	e0 89 00 04 	brgt	80006666 <_vfprintf_r+0x1e2a>
80006662:	2f 83       	sub	r3,-8
80006664:	c0 a8       	rjmp	80006678 <_vfprintf_r+0x1e3c>
80006666:	fa ca f9 78 	sub	r10,sp,-1672
8000666a:	02 9b       	mov	r11,r1
8000666c:	08 9c       	mov	r12,r4
8000666e:	fe b0 f0 d9 	rcall	80004820 <__sprint_r>
80006672:	c7 01       	brne	80006752 <_vfprintf_r+0x1f16>
80006674:	fa c3 f9 e0 	sub	r3,sp,-1568
80006678:	e2 15 00 04 	andl	r5,0x4,COH
8000667c:	c3 d0       	breq	800066f6 <_vfprintf_r+0x1eba>
8000667e:	40 86       	lddsp	r6,sp[0x20]
80006680:	40 39       	lddsp	r9,sp[0xc]
80006682:	12 16       	sub	r6,r9
80006684:	58 06       	cp.w	r6,0
80006686:	e0 89 00 1a 	brgt	800066ba <_vfprintf_r+0x1e7e>
8000668a:	c3 68       	rjmp	800066f6 <_vfprintf_r+0x1eba>
8000668c:	2f 09       	sub	r9,-16
8000668e:	2f f8       	sub	r8,-1
80006690:	fb 49 06 90 	st.w	sp[1680],r9
80006694:	87 05       	st.w	r3[0x0],r5
80006696:	87 12       	st.w	r3[0x4],r2
80006698:	fb 48 06 8c 	st.w	sp[1676],r8
8000669c:	58 78       	cp.w	r8,7
8000669e:	e0 89 00 04 	brgt	800066a6 <_vfprintf_r+0x1e6a>
800066a2:	2f 83       	sub	r3,-8
800066a4:	c0 98       	rjmp	800066b6 <_vfprintf_r+0x1e7a>
800066a6:	00 9a       	mov	r10,r0
800066a8:	02 9b       	mov	r11,r1
800066aa:	08 9c       	mov	r12,r4
800066ac:	fe b0 f0 ba 	rcall	80004820 <__sprint_r>
800066b0:	c5 11       	brne	80006752 <_vfprintf_r+0x1f16>
800066b2:	fa c3 f9 e0 	sub	r3,sp,-1568
800066b6:	21 06       	sub	r6,16
800066b8:	c0 58       	rjmp	800066c2 <_vfprintf_r+0x1e86>
800066ba:	49 d5       	lddpc	r5,8000672c <_vfprintf_r+0x1ef0>
800066bc:	31 02       	mov	r2,16
800066be:	fa c0 f9 78 	sub	r0,sp,-1672
800066c2:	fa f9 06 90 	ld.w	r9,sp[1680]
800066c6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800066ca:	49 9a       	lddpc	r10,8000672c <_vfprintf_r+0x1ef0>
800066cc:	59 06       	cp.w	r6,16
800066ce:	fe 99 ff df 	brgt	8000668c <_vfprintf_r+0x1e50>
800066d2:	0c 09       	add	r9,r6
800066d4:	2f f8       	sub	r8,-1
800066d6:	87 0a       	st.w	r3[0x0],r10
800066d8:	87 16       	st.w	r3[0x4],r6
800066da:	fb 49 06 90 	st.w	sp[1680],r9
800066de:	fb 48 06 8c 	st.w	sp[1676],r8
800066e2:	58 78       	cp.w	r8,7
800066e4:	e0 8a 00 09 	brle	800066f6 <_vfprintf_r+0x1eba>
800066e8:	fa ca f9 78 	sub	r10,sp,-1672
800066ec:	02 9b       	mov	r11,r1
800066ee:	08 9c       	mov	r12,r4
800066f0:	fe b0 f0 98 	rcall	80004820 <__sprint_r>
800066f4:	c2 f1       	brne	80006752 <_vfprintf_r+0x1f16>
800066f6:	40 bc       	lddsp	r12,sp[0x2c]
800066f8:	40 36       	lddsp	r6,sp[0xc]
800066fa:	40 8e       	lddsp	lr,sp[0x20]
800066fc:	ec 0e 0c 48 	max	r8,r6,lr
80006700:	10 0c       	add	r12,r8
80006702:	50 bc       	stdsp	sp[0x2c],r12
80006704:	fa f8 06 90 	ld.w	r8,sp[1680]
80006708:	58 08       	cp.w	r8,0
8000670a:	c0 80       	breq	8000671a <_vfprintf_r+0x1ede>
8000670c:	fa ca f9 78 	sub	r10,sp,-1672
80006710:	02 9b       	mov	r11,r1
80006712:	08 9c       	mov	r12,r4
80006714:	fe b0 f0 86 	rcall	80004820 <__sprint_r>
80006718:	c1 d1       	brne	80006752 <_vfprintf_r+0x1f16>
8000671a:	30 0b       	mov	r11,0
8000671c:	fa c3 f9 e0 	sub	r3,sp,-1568
80006720:	fb 4b 06 8c 	st.w	sp[1676],r11
80006724:	fe 9f f1 17 	bral	80004952 <_vfprintf_r+0x116>
80006728:	80 07       	ld.sh	r7,r0[0x0]
8000672a:	b1 1c       	ld.d	r12,--r8
8000672c:	80 07       	ld.sh	r7,r0[0x0]
8000672e:	b1 0c       	ld.d	r12,r8
80006730:	08 95       	mov	r5,r4
80006732:	fa f8 06 90 	ld.w	r8,sp[1680]
80006736:	58 08       	cp.w	r8,0
80006738:	c0 80       	breq	80006748 <_vfprintf_r+0x1f0c>
8000673a:	08 9c       	mov	r12,r4
8000673c:	fa ca f9 78 	sub	r10,sp,-1672
80006740:	02 9b       	mov	r11,r1
80006742:	fe b0 f0 6f 	rcall	80004820 <__sprint_r>
80006746:	c0 61       	brne	80006752 <_vfprintf_r+0x1f16>
80006748:	30 08       	mov	r8,0
8000674a:	fb 48 06 8c 	st.w	sp[1676],r8
8000674e:	c0 28       	rjmp	80006752 <_vfprintf_r+0x1f16>
80006750:	40 41       	lddsp	r1,sp[0x10]
80006752:	82 68       	ld.sh	r8,r1[0xc]
80006754:	ed b8 00 06 	bld	r8,0x6
80006758:	c0 31       	brne	8000675e <_vfprintf_r+0x1f22>
8000675a:	3f fa       	mov	r10,-1
8000675c:	50 ba       	stdsp	sp[0x2c],r10
8000675e:	40 bc       	lddsp	r12,sp[0x2c]
80006760:	fe 3d f9 44 	sub	sp,-1724
80006764:	d8 32       	popm	r0-r7,pc
80006766:	d7 03       	nop

80006768 <__swsetup_r>:
80006768:	d4 21       	pushm	r4-r7,lr
8000676a:	e0 68 01 1c 	mov	r8,284
8000676e:	18 96       	mov	r6,r12
80006770:	16 97       	mov	r7,r11
80006772:	70 0c       	ld.w	r12,r8[0x0]
80006774:	58 0c       	cp.w	r12,0
80006776:	c0 60       	breq	80006782 <__swsetup_r+0x1a>
80006778:	78 68       	ld.w	r8,r12[0x18]
8000677a:	58 08       	cp.w	r8,0
8000677c:	c0 31       	brne	80006782 <__swsetup_r+0x1a>
8000677e:	e0 a0 07 c1 	rcall	80007700 <__sinit>
80006782:	4a f8       	lddpc	r8,8000683c <__swsetup_r+0xd4>
80006784:	10 37       	cp.w	r7,r8
80006786:	c0 61       	brne	80006792 <__swsetup_r+0x2a>
80006788:	e0 68 01 1c 	mov	r8,284
8000678c:	70 08       	ld.w	r8,r8[0x0]
8000678e:	70 07       	ld.w	r7,r8[0x0]
80006790:	c1 08       	rjmp	800067b0 <__swsetup_r+0x48>
80006792:	4a c8       	lddpc	r8,80006840 <__swsetup_r+0xd8>
80006794:	10 37       	cp.w	r7,r8
80006796:	c0 61       	brne	800067a2 <__swsetup_r+0x3a>
80006798:	e0 68 01 1c 	mov	r8,284
8000679c:	70 08       	ld.w	r8,r8[0x0]
8000679e:	70 17       	ld.w	r7,r8[0x4]
800067a0:	c0 88       	rjmp	800067b0 <__swsetup_r+0x48>
800067a2:	4a 98       	lddpc	r8,80006844 <__swsetup_r+0xdc>
800067a4:	10 37       	cp.w	r7,r8
800067a6:	c0 51       	brne	800067b0 <__swsetup_r+0x48>
800067a8:	e0 68 01 1c 	mov	r8,284
800067ac:	70 08       	ld.w	r8,r8[0x0]
800067ae:	70 27       	ld.w	r7,r8[0x8]
800067b0:	8e 68       	ld.sh	r8,r7[0xc]
800067b2:	ed b8 00 03 	bld	r8,0x3
800067b6:	c1 e0       	breq	800067f2 <__swsetup_r+0x8a>
800067b8:	ed b8 00 04 	bld	r8,0x4
800067bc:	c3 e1       	brne	80006838 <__swsetup_r+0xd0>
800067be:	ed b8 00 02 	bld	r8,0x2
800067c2:	c1 51       	brne	800067ec <__swsetup_r+0x84>
800067c4:	6e db       	ld.w	r11,r7[0x34]
800067c6:	58 0b       	cp.w	r11,0
800067c8:	c0 a0       	breq	800067dc <__swsetup_r+0x74>
800067ca:	ee c8 ff bc 	sub	r8,r7,-68
800067ce:	10 3b       	cp.w	r11,r8
800067d0:	c0 40       	breq	800067d8 <__swsetup_r+0x70>
800067d2:	0c 9c       	mov	r12,r6
800067d4:	e0 a0 08 30 	rcall	80007834 <_free_r>
800067d8:	30 08       	mov	r8,0
800067da:	8f d8       	st.w	r7[0x34],r8
800067dc:	8e 68       	ld.sh	r8,r7[0xc]
800067de:	e0 18 ff db 	andl	r8,0xffdb
800067e2:	ae 68       	st.h	r7[0xc],r8
800067e4:	30 08       	mov	r8,0
800067e6:	8f 18       	st.w	r7[0x4],r8
800067e8:	6e 48       	ld.w	r8,r7[0x10]
800067ea:	8f 08       	st.w	r7[0x0],r8
800067ec:	8e 68       	ld.sh	r8,r7[0xc]
800067ee:	a3 b8       	sbr	r8,0x3
800067f0:	ae 68       	st.h	r7[0xc],r8
800067f2:	6e 48       	ld.w	r8,r7[0x10]
800067f4:	58 08       	cp.w	r8,0
800067f6:	c0 b1       	brne	8000680c <__swsetup_r+0xa4>
800067f8:	8e 68       	ld.sh	r8,r7[0xc]
800067fa:	e2 18 02 80 	andl	r8,0x280,COH
800067fe:	e0 48 02 00 	cp.w	r8,512
80006802:	c0 50       	breq	8000680c <__swsetup_r+0xa4>
80006804:	0c 9c       	mov	r12,r6
80006806:	0e 9b       	mov	r11,r7
80006808:	e0 a0 0a 56 	rcall	80007cb4 <__smakebuf_r>
8000680c:	8e 69       	ld.sh	r9,r7[0xc]
8000680e:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80006812:	c0 70       	breq	80006820 <__swsetup_r+0xb8>
80006814:	30 08       	mov	r8,0
80006816:	8f 28       	st.w	r7[0x8],r8
80006818:	6e 58       	ld.w	r8,r7[0x14]
8000681a:	5c 38       	neg	r8
8000681c:	8f 68       	st.w	r7[0x18],r8
8000681e:	c0 68       	rjmp	8000682a <__swsetup_r+0xc2>
80006820:	ed b9 00 01 	bld	r9,0x1
80006824:	ef f8 10 05 	ld.wne	r8,r7[0x14]
80006828:	8f 28       	st.w	r7[0x8],r8
8000682a:	6e 48       	ld.w	r8,r7[0x10]
8000682c:	58 08       	cp.w	r8,0
8000682e:	c0 61       	brne	8000683a <__swsetup_r+0xd2>
80006830:	8e 68       	ld.sh	r8,r7[0xc]
80006832:	ed b8 00 07 	bld	r8,0x7
80006836:	c0 21       	brne	8000683a <__swsetup_r+0xd2>
80006838:	dc 2a       	popm	r4-r7,pc,r12=-1
8000683a:	d8 2a       	popm	r4-r7,pc,r12=0
8000683c:	80 07       	ld.sh	r7,r0[0x0]
8000683e:	b2 3c       	st.h	r9[0x6],r12
80006840:	80 07       	ld.sh	r7,r0[0x0]
80006842:	b2 5c       	st.h	r9[0xa],r12
80006844:	80 07       	ld.sh	r7,r0[0x0]
80006846:	b2 7c       	st.h	r9[0xe],r12

80006848 <quorem>:
80006848:	d4 31       	pushm	r0-r7,lr
8000684a:	20 2d       	sub	sp,8
8000684c:	18 97       	mov	r7,r12
8000684e:	78 48       	ld.w	r8,r12[0x10]
80006850:	76 46       	ld.w	r6,r11[0x10]
80006852:	0c 38       	cp.w	r8,r6
80006854:	c0 34       	brge	8000685a <quorem+0x12>
80006856:	30 0c       	mov	r12,0
80006858:	c8 58       	rjmp	80006962 <quorem+0x11a>
8000685a:	ec c2 ff fc 	sub	r2,r6,-4
8000685e:	f6 c3 ff ec 	sub	r3,r11,-20
80006862:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80006866:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
8000686a:	2f f9       	sub	r9,-1
8000686c:	20 16       	sub	r6,1
8000686e:	f8 09 0d 08 	divu	r8,r12,r9
80006872:	f6 02 00 22 	add	r2,r11,r2<<0x2
80006876:	ee c4 ff ec 	sub	r4,r7,-20
8000687a:	10 95       	mov	r5,r8
8000687c:	58 08       	cp.w	r8,0
8000687e:	c4 10       	breq	80006900 <quorem+0xb8>
80006880:	30 09       	mov	r9,0
80006882:	06 9a       	mov	r10,r3
80006884:	08 98       	mov	r8,r4
80006886:	12 91       	mov	r1,r9
80006888:	50 0b       	stdsp	sp[0x0],r11
8000688a:	70 0e       	ld.w	lr,r8[0x0]
8000688c:	b1 8e       	lsr	lr,0x10
8000688e:	50 1e       	stdsp	sp[0x4],lr
80006890:	15 0e       	ld.w	lr,r10++
80006892:	fc 00 16 10 	lsr	r0,lr,0x10
80006896:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000689a:	ea 0e 03 41 	mac	r1,r5,lr
8000689e:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
800068a2:	b1 81       	lsr	r1,0x10
800068a4:	40 1b       	lddsp	r11,sp[0x4]
800068a6:	ea 00 02 40 	mul	r0,r5,r0
800068aa:	e2 00 00 00 	add	r0,r1,r0
800068ae:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
800068b2:	02 1b       	sub	r11,r1
800068b4:	50 1b       	stdsp	sp[0x4],r11
800068b6:	70 0b       	ld.w	r11,r8[0x0]
800068b8:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
800068bc:	02 09       	add	r9,r1
800068be:	f2 0e 01 0e 	sub	lr,r9,lr
800068c2:	b0 1e       	st.h	r8[0x2],lr
800068c4:	fc 09 14 10 	asr	r9,lr,0x10
800068c8:	40 1e       	lddsp	lr,sp[0x4]
800068ca:	fc 09 00 09 	add	r9,lr,r9
800068ce:	b0 09       	st.h	r8[0x0],r9
800068d0:	e0 01 16 10 	lsr	r1,r0,0x10
800068d4:	2f c8       	sub	r8,-4
800068d6:	b1 49       	asr	r9,0x10
800068d8:	04 3a       	cp.w	r10,r2
800068da:	fe 98 ff d8 	brls	8000688a <quorem+0x42>
800068de:	40 0b       	lddsp	r11,sp[0x0]
800068e0:	58 0c       	cp.w	r12,0
800068e2:	c0 f1       	brne	80006900 <quorem+0xb8>
800068e4:	ec c8 ff fb 	sub	r8,r6,-5
800068e8:	ee 08 00 28 	add	r8,r7,r8<<0x2
800068ec:	c0 28       	rjmp	800068f0 <quorem+0xa8>
800068ee:	20 16       	sub	r6,1
800068f0:	20 48       	sub	r8,4
800068f2:	08 38       	cp.w	r8,r4
800068f4:	e0 88 00 05 	brls	800068fe <quorem+0xb6>
800068f8:	70 09       	ld.w	r9,r8[0x0]
800068fa:	58 09       	cp.w	r9,0
800068fc:	cf 90       	breq	800068ee <quorem+0xa6>
800068fe:	8f 46       	st.w	r7[0x10],r6
80006900:	0e 9c       	mov	r12,r7
80006902:	e0 a0 0d 01 	rcall	80008304 <__mcmp>
80006906:	c2 d5       	brlt	80006960 <quorem+0x118>
80006908:	2f f5       	sub	r5,-1
8000690a:	08 98       	mov	r8,r4
8000690c:	30 09       	mov	r9,0
8000690e:	07 0b       	ld.w	r11,r3++
80006910:	f6 0a 16 10 	lsr	r10,r11,0x10
80006914:	70 0c       	ld.w	r12,r8[0x0]
80006916:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000691a:	f8 0e 16 10 	lsr	lr,r12,0x10
8000691e:	14 1e       	sub	lr,r10
80006920:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80006924:	16 1a       	sub	r10,r11
80006926:	12 0a       	add	r10,r9
80006928:	b0 1a       	st.h	r8[0x2],r10
8000692a:	b1 4a       	asr	r10,0x10
8000692c:	fc 0a 00 09 	add	r9,lr,r10
80006930:	b0 09       	st.h	r8[0x0],r9
80006932:	2f c8       	sub	r8,-4
80006934:	b1 49       	asr	r9,0x10
80006936:	04 33       	cp.w	r3,r2
80006938:	fe 98 ff eb 	brls	8000690e <quorem+0xc6>
8000693c:	ec c8 ff fb 	sub	r8,r6,-5
80006940:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
80006944:	58 09       	cp.w	r9,0
80006946:	c0 d1       	brne	80006960 <quorem+0x118>
80006948:	ee 08 00 28 	add	r8,r7,r8<<0x2
8000694c:	c0 28       	rjmp	80006950 <quorem+0x108>
8000694e:	20 16       	sub	r6,1
80006950:	20 48       	sub	r8,4
80006952:	08 38       	cp.w	r8,r4
80006954:	e0 88 00 05 	brls	8000695e <quorem+0x116>
80006958:	70 09       	ld.w	r9,r8[0x0]
8000695a:	58 09       	cp.w	r9,0
8000695c:	cf 90       	breq	8000694e <quorem+0x106>
8000695e:	8f 46       	st.w	r7[0x10],r6
80006960:	0a 9c       	mov	r12,r5
80006962:	2f ed       	sub	sp,-8
80006964:	d8 32       	popm	r0-r7,pc
80006966:	d7 03       	nop

80006968 <_dtoa_r>:
80006968:	d4 31       	pushm	r0-r7,lr
8000696a:	21 ad       	sub	sp,104
8000696c:	fa c4 ff 74 	sub	r4,sp,-140
80006970:	18 97       	mov	r7,r12
80006972:	16 95       	mov	r5,r11
80006974:	68 2c       	ld.w	r12,r4[0x8]
80006976:	50 c9       	stdsp	sp[0x30],r9
80006978:	68 16       	ld.w	r6,r4[0x4]
8000697a:	68 09       	ld.w	r9,r4[0x0]
8000697c:	50 e8       	stdsp	sp[0x38],r8
8000697e:	14 94       	mov	r4,r10
80006980:	51 2c       	stdsp	sp[0x48],r12
80006982:	fa e5 00 08 	st.d	sp[8],r4
80006986:	51 59       	stdsp	sp[0x54],r9
80006988:	6e 95       	ld.w	r5,r7[0x24]
8000698a:	58 05       	cp.w	r5,0
8000698c:	c0 91       	brne	8000699e <_dtoa_r+0x36>
8000698e:	31 0c       	mov	r12,16
80006990:	e0 a0 09 f0 	rcall	80007d70 <malloc>
80006994:	99 35       	st.w	r12[0xc],r5
80006996:	8f 9c       	st.w	r7[0x24],r12
80006998:	99 15       	st.w	r12[0x4],r5
8000699a:	99 25       	st.w	r12[0x8],r5
8000699c:	99 05       	st.w	r12[0x0],r5
8000699e:	6e 99       	ld.w	r9,r7[0x24]
800069a0:	72 08       	ld.w	r8,r9[0x0]
800069a2:	58 08       	cp.w	r8,0
800069a4:	c0 f0       	breq	800069c2 <_dtoa_r+0x5a>
800069a6:	72 1a       	ld.w	r10,r9[0x4]
800069a8:	91 1a       	st.w	r8[0x4],r10
800069aa:	30 1a       	mov	r10,1
800069ac:	72 19       	ld.w	r9,r9[0x4]
800069ae:	f4 09 09 49 	lsl	r9,r10,r9
800069b2:	10 9b       	mov	r11,r8
800069b4:	91 29       	st.w	r8[0x8],r9
800069b6:	0e 9c       	mov	r12,r7
800069b8:	e0 a0 0c c0 	rcall	80008338 <_Bfree>
800069bc:	6e 98       	ld.w	r8,r7[0x24]
800069be:	30 09       	mov	r9,0
800069c0:	91 09       	st.w	r8[0x0],r9
800069c2:	40 28       	lddsp	r8,sp[0x8]
800069c4:	10 94       	mov	r4,r8
800069c6:	58 08       	cp.w	r8,0
800069c8:	c0 64       	brge	800069d4 <_dtoa_r+0x6c>
800069ca:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
800069ce:	50 28       	stdsp	sp[0x8],r8
800069d0:	30 18       	mov	r8,1
800069d2:	c0 28       	rjmp	800069d6 <_dtoa_r+0x6e>
800069d4:	30 08       	mov	r8,0
800069d6:	8d 08       	st.w	r6[0x0],r8
800069d8:	fc 1c 7f f0 	movh	r12,0x7ff0
800069dc:	40 26       	lddsp	r6,sp[0x8]
800069de:	0c 98       	mov	r8,r6
800069e0:	e6 18 7f f0 	andh	r8,0x7ff0,COH
800069e4:	18 38       	cp.w	r8,r12
800069e6:	c1 e1       	brne	80006a22 <_dtoa_r+0xba>
800069e8:	e0 68 27 0f 	mov	r8,9999
800069ec:	41 5b       	lddsp	r11,sp[0x54]
800069ee:	97 08       	st.w	r11[0x0],r8
800069f0:	40 3a       	lddsp	r10,sp[0xc]
800069f2:	58 0a       	cp.w	r10,0
800069f4:	c0 61       	brne	80006a00 <_dtoa_r+0x98>
800069f6:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
800069fa:	c0 31       	brne	80006a00 <_dtoa_r+0x98>
800069fc:	4a cc       	lddpc	r12,80006aac <_dtoa_r+0x144>
800069fe:	c0 28       	rjmp	80006a02 <_dtoa_r+0x9a>
80006a00:	4a cc       	lddpc	r12,80006ab0 <_dtoa_r+0x148>
80006a02:	41 29       	lddsp	r9,sp[0x48]
80006a04:	58 09       	cp.w	r9,0
80006a06:	e0 80 05 9e 	breq	80007542 <_dtoa_r+0xbda>
80006a0a:	f8 c8 ff fd 	sub	r8,r12,-3
80006a0e:	f8 c9 ff f8 	sub	r9,r12,-8
80006a12:	11 8b       	ld.ub	r11,r8[0x0]
80006a14:	30 0a       	mov	r10,0
80006a16:	41 25       	lddsp	r5,sp[0x48]
80006a18:	f4 0b 18 00 	cp.b	r11,r10
80006a1c:	f2 08 17 10 	movne	r8,r9
80006a20:	c1 58       	rjmp	80006a4a <_dtoa_r+0xe2>
80006a22:	fa ea 00 08 	ld.d	r10,sp[8]
80006a26:	30 08       	mov	r8,0
80006a28:	fa eb 00 3c 	st.d	sp[60],r10
80006a2c:	30 09       	mov	r9,0
80006a2e:	e0 a0 14 f2 	rcall	80009412 <__avr32_f64_cmp_eq>
80006a32:	c0 f0       	breq	80006a50 <_dtoa_r+0xe8>
80006a34:	30 18       	mov	r8,1
80006a36:	41 5a       	lddsp	r10,sp[0x54]
80006a38:	95 08       	st.w	r10[0x0],r8
80006a3a:	49 fc       	lddpc	r12,80006ab4 <_dtoa_r+0x14c>
80006a3c:	41 29       	lddsp	r9,sp[0x48]
80006a3e:	f8 08 00 08 	add	r8,r12,r8
80006a42:	58 09       	cp.w	r9,0
80006a44:	e0 80 05 7f 	breq	80007542 <_dtoa_r+0xbda>
80006a48:	12 95       	mov	r5,r9
80006a4a:	8b 08       	st.w	r5[0x0],r8
80006a4c:	e0 8f 05 7b 	bral	80007542 <_dtoa_r+0xbda>
80006a50:	fa c8 ff 9c 	sub	r8,sp,-100
80006a54:	fa c9 ff a0 	sub	r9,sp,-96
80006a58:	fa ea 00 3c 	ld.d	r10,sp[60]
80006a5c:	0e 9c       	mov	r12,r7
80006a5e:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
80006a62:	e0 a0 0c bd 	rcall	800083dc <__d2b>
80006a66:	18 93       	mov	r3,r12
80006a68:	58 05       	cp.w	r5,0
80006a6a:	c0 d0       	breq	80006a84 <_dtoa_r+0x11c>
80006a6c:	fa ea 00 3c 	ld.d	r10,sp[60]
80006a70:	30 04       	mov	r4,0
80006a72:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
80006a76:	ea c5 03 ff 	sub	r5,r5,1023
80006a7a:	10 9b       	mov	r11,r8
80006a7c:	51 74       	stdsp	sp[0x5c],r4
80006a7e:	ea 1b 3f f0 	orh	r11,0x3ff0
80006a82:	c2 a8       	rjmp	80006ad6 <_dtoa_r+0x16e>
80006a84:	41 88       	lddsp	r8,sp[0x60]
80006a86:	41 9c       	lddsp	r12,sp[0x64]
80006a88:	10 0c       	add	r12,r8
80006a8a:	f8 c5 fb ce 	sub	r5,r12,-1074
80006a8e:	e0 45 00 20 	cp.w	r5,32
80006a92:	e0 8a 00 13 	brle	80006ab8 <_dtoa_r+0x150>
80006a96:	f8 cc fb ee 	sub	r12,r12,-1042
80006a9a:	40 3b       	lddsp	r11,sp[0xc]
80006a9c:	ea 08 11 40 	rsub	r8,r5,64
80006aa0:	f6 0c 0a 4c 	lsr	r12,r11,r12
80006aa4:	ec 08 09 46 	lsl	r6,r6,r8
80006aa8:	0c 4c       	or	r12,r6
80006aaa:	c0 c8       	rjmp	80006ac2 <_dtoa_r+0x15a>
80006aac:	80 07       	ld.sh	r7,r0[0x0]
80006aae:	b2 2c       	st.h	r9[0x4],r12
80006ab0:	80 07       	ld.sh	r7,r0[0x0]
80006ab2:	b2 38       	st.h	r9[0x6],r8
80006ab4:	80 07       	ld.sh	r7,r0[0x0]
80006ab6:	b1 08       	ld.d	r8,r8
80006ab8:	ea 0c 11 20 	rsub	r12,r5,32
80006abc:	40 3a       	lddsp	r10,sp[0xc]
80006abe:	f4 0c 09 4c 	lsl	r12,r10,r12
80006ac2:	e0 a0 14 34 	rcall	8000932a <__avr32_u32_to_f64>
80006ac6:	fc 18 fe 10 	movh	r8,0xfe10
80006aca:	30 19       	mov	r9,1
80006acc:	ea c5 04 33 	sub	r5,r5,1075
80006ad0:	f0 0b 00 0b 	add	r11,r8,r11
80006ad4:	51 79       	stdsp	sp[0x5c],r9
80006ad6:	30 08       	mov	r8,0
80006ad8:	fc 19 3f f8 	movh	r9,0x3ff8
80006adc:	e0 a0 12 bc 	rcall	80009054 <__avr32_f64_sub>
80006ae0:	e0 68 43 61 	mov	r8,17249
80006ae4:	ea 18 63 6f 	orh	r8,0x636f
80006ae8:	e0 69 87 a7 	mov	r9,34727
80006aec:	ea 19 3f d2 	orh	r9,0x3fd2
80006af0:	e0 a0 11 c6 	rcall	80008e7c <__avr32_f64_mul>
80006af4:	e0 68 c8 b3 	mov	r8,51379
80006af8:	ea 18 8b 60 	orh	r8,0x8b60
80006afc:	e0 69 8a 28 	mov	r9,35368
80006b00:	ea 19 3f c6 	orh	r9,0x3fc6
80006b04:	e0 a0 13 76 	rcall	800091f0 <__avr32_f64_add>
80006b08:	0a 9c       	mov	r12,r5
80006b0a:	14 90       	mov	r0,r10
80006b0c:	16 91       	mov	r1,r11
80006b0e:	e0 a0 14 12 	rcall	80009332 <__avr32_s32_to_f64>
80006b12:	e0 68 79 fb 	mov	r8,31227
80006b16:	ea 18 50 9f 	orh	r8,0x509f
80006b1a:	e0 69 44 13 	mov	r9,17427
80006b1e:	ea 19 3f d3 	orh	r9,0x3fd3
80006b22:	e0 a0 11 ad 	rcall	80008e7c <__avr32_f64_mul>
80006b26:	14 98       	mov	r8,r10
80006b28:	16 99       	mov	r9,r11
80006b2a:	00 9a       	mov	r10,r0
80006b2c:	02 9b       	mov	r11,r1
80006b2e:	e0 a0 13 61 	rcall	800091f0 <__avr32_f64_add>
80006b32:	14 90       	mov	r0,r10
80006b34:	16 91       	mov	r1,r11
80006b36:	e0 a0 13 e7 	rcall	80009304 <__avr32_f64_to_s32>
80006b3a:	30 08       	mov	r8,0
80006b3c:	18 96       	mov	r6,r12
80006b3e:	30 09       	mov	r9,0
80006b40:	00 9a       	mov	r10,r0
80006b42:	02 9b       	mov	r11,r1
80006b44:	e0 a0 14 ae 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006b48:	c0 c0       	breq	80006b60 <_dtoa_r+0x1f8>
80006b4a:	0c 9c       	mov	r12,r6
80006b4c:	e0 a0 13 f3 	rcall	80009332 <__avr32_s32_to_f64>
80006b50:	14 98       	mov	r8,r10
80006b52:	16 99       	mov	r9,r11
80006b54:	00 9a       	mov	r10,r0
80006b56:	02 9b       	mov	r11,r1
80006b58:	e0 a0 14 5d 	rcall	80009412 <__avr32_f64_cmp_eq>
80006b5c:	f7 b6 00 01 	subeq	r6,1
80006b60:	59 66       	cp.w	r6,22
80006b62:	e0 88 00 05 	brls	80006b6c <_dtoa_r+0x204>
80006b66:	30 18       	mov	r8,1
80006b68:	51 48       	stdsp	sp[0x50],r8
80006b6a:	c1 28       	rjmp	80006b8e <_dtoa_r+0x226>
80006b6c:	4c 08       	lddpc	r8,80006c6c <_dtoa_r+0x304>
80006b6e:	fa ea 00 3c 	ld.d	r10,sp[60]
80006b72:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
80006b76:	e0 a0 14 95 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006b7a:	f9 b4 00 00 	moveq	r4,0
80006b7e:	fb f4 0a 14 	st.weq	sp[0x50],r4
80006b82:	f7 b6 01 01 	subne	r6,1
80006b86:	f9 bc 01 00 	movne	r12,0
80006b8a:	fb fc 1a 14 	st.wne	sp[0x50],r12
80006b8e:	41 90       	lddsp	r0,sp[0x64]
80006b90:	20 10       	sub	r0,1
80006b92:	0a 10       	sub	r0,r5
80006b94:	c0 46       	brmi	80006b9c <_dtoa_r+0x234>
80006b96:	50 40       	stdsp	sp[0x10],r0
80006b98:	30 00       	mov	r0,0
80006b9a:	c0 48       	rjmp	80006ba2 <_dtoa_r+0x23a>
80006b9c:	30 0b       	mov	r11,0
80006b9e:	5c 30       	neg	r0
80006ba0:	50 4b       	stdsp	sp[0x10],r11
80006ba2:	ec 02 11 00 	rsub	r2,r6,0
80006ba6:	58 06       	cp.w	r6,0
80006ba8:	fb fa 40 04 	ld.wge	r10,sp[0x10]
80006bac:	f5 d6 e4 0a 	addge	r10,r10,r6
80006bb0:	fb fa 4a 04 	st.wge	sp[0x10],r10
80006bb4:	fb f6 4a 11 	st.wge	sp[0x44],r6
80006bb8:	f9 b2 04 00 	movge	r2,0
80006bbc:	e1 d6 e5 10 	sublt	r0,r0,r6
80006bc0:	f9 b9 05 00 	movlt	r9,0
80006bc4:	fb f9 5a 11 	st.wlt	sp[0x44],r9
80006bc8:	40 c8       	lddsp	r8,sp[0x30]
80006bca:	58 98       	cp.w	r8,9
80006bcc:	e0 8b 00 20 	brhi	80006c0c <_dtoa_r+0x2a4>
80006bd0:	58 58       	cp.w	r8,5
80006bd2:	f9 b4 0a 01 	movle	r4,1
80006bd6:	fb f5 90 0c 	ld.wgt	r5,sp[0x30]
80006bda:	f7 b5 09 04 	subgt	r5,4
80006bde:	fb f5 9a 0c 	st.wgt	sp[0x30],r5
80006be2:	f9 b4 09 00 	movgt	r4,0
80006be6:	40 cc       	lddsp	r12,sp[0x30]
80006be8:	58 3c       	cp.w	r12,3
80006bea:	c2 d0       	breq	80006c44 <_dtoa_r+0x2dc>
80006bec:	e0 89 00 05 	brgt	80006bf6 <_dtoa_r+0x28e>
80006bf0:	58 2c       	cp.w	r12,2
80006bf2:	c1 01       	brne	80006c12 <_dtoa_r+0x2aa>
80006bf4:	c1 88       	rjmp	80006c24 <_dtoa_r+0x2bc>
80006bf6:	40 cb       	lddsp	r11,sp[0x30]
80006bf8:	58 4b       	cp.w	r11,4
80006bfa:	c0 60       	breq	80006c06 <_dtoa_r+0x29e>
80006bfc:	58 5b       	cp.w	r11,5
80006bfe:	c0 a1       	brne	80006c12 <_dtoa_r+0x2aa>
80006c00:	30 1a       	mov	r10,1
80006c02:	50 da       	stdsp	sp[0x34],r10
80006c04:	c2 28       	rjmp	80006c48 <_dtoa_r+0x2e0>
80006c06:	30 19       	mov	r9,1
80006c08:	50 d9       	stdsp	sp[0x34],r9
80006c0a:	c0 f8       	rjmp	80006c28 <_dtoa_r+0x2c0>
80006c0c:	30 08       	mov	r8,0
80006c0e:	30 14       	mov	r4,1
80006c10:	50 c8       	stdsp	sp[0x30],r8
80006c12:	3f f5       	mov	r5,-1
80006c14:	30 1c       	mov	r12,1
80006c16:	30 0b       	mov	r11,0
80006c18:	50 95       	stdsp	sp[0x24],r5
80006c1a:	50 dc       	stdsp	sp[0x34],r12
80006c1c:	0a 91       	mov	r1,r5
80006c1e:	31 28       	mov	r8,18
80006c20:	50 eb       	stdsp	sp[0x38],r11
80006c22:	c2 08       	rjmp	80006c62 <_dtoa_r+0x2fa>
80006c24:	30 0a       	mov	r10,0
80006c26:	50 da       	stdsp	sp[0x34],r10
80006c28:	40 e9       	lddsp	r9,sp[0x38]
80006c2a:	58 09       	cp.w	r9,0
80006c2c:	e0 89 00 07 	brgt	80006c3a <_dtoa_r+0x2d2>
80006c30:	30 18       	mov	r8,1
80006c32:	50 98       	stdsp	sp[0x24],r8
80006c34:	10 91       	mov	r1,r8
80006c36:	50 e8       	stdsp	sp[0x38],r8
80006c38:	c1 58       	rjmp	80006c62 <_dtoa_r+0x2fa>
80006c3a:	40 e5       	lddsp	r5,sp[0x38]
80006c3c:	50 95       	stdsp	sp[0x24],r5
80006c3e:	0a 91       	mov	r1,r5
80006c40:	0a 98       	mov	r8,r5
80006c42:	c1 08       	rjmp	80006c62 <_dtoa_r+0x2fa>
80006c44:	30 0c       	mov	r12,0
80006c46:	50 dc       	stdsp	sp[0x34],r12
80006c48:	40 eb       	lddsp	r11,sp[0x38]
80006c4a:	ec 0b 00 0b 	add	r11,r6,r11
80006c4e:	50 9b       	stdsp	sp[0x24],r11
80006c50:	16 98       	mov	r8,r11
80006c52:	2f f8       	sub	r8,-1
80006c54:	58 08       	cp.w	r8,0
80006c56:	e0 89 00 05 	brgt	80006c60 <_dtoa_r+0x2f8>
80006c5a:	10 91       	mov	r1,r8
80006c5c:	30 18       	mov	r8,1
80006c5e:	c0 28       	rjmp	80006c62 <_dtoa_r+0x2fa>
80006c60:	10 91       	mov	r1,r8
80006c62:	30 09       	mov	r9,0
80006c64:	6e 9a       	ld.w	r10,r7[0x24]
80006c66:	95 19       	st.w	r10[0x4],r9
80006c68:	30 49       	mov	r9,4
80006c6a:	c0 78       	rjmp	80006c78 <_dtoa_r+0x310>
80006c6c:	80 07       	ld.sh	r7,r0[0x0]
80006c6e:	b2 f0       	st.b	r9[0x7],r0
80006c70:	6a 1a       	ld.w	r10,r5[0x4]
80006c72:	a1 79       	lsl	r9,0x1
80006c74:	2f fa       	sub	r10,-1
80006c76:	8b 1a       	st.w	r5[0x4],r10
80006c78:	6e 95       	ld.w	r5,r7[0x24]
80006c7a:	f2 ca ff ec 	sub	r10,r9,-20
80006c7e:	10 3a       	cp.w	r10,r8
80006c80:	fe 98 ff f8 	brls	80006c70 <_dtoa_r+0x308>
80006c84:	6a 1b       	ld.w	r11,r5[0x4]
80006c86:	0e 9c       	mov	r12,r7
80006c88:	e0 a0 0b 72 	rcall	8000836c <_Balloc>
80006c8c:	58 e1       	cp.w	r1,14
80006c8e:	5f 88       	srls	r8
80006c90:	8b 0c       	st.w	r5[0x0],r12
80006c92:	f1 e4 00 04 	and	r4,r8,r4
80006c96:	6e 98       	ld.w	r8,r7[0x24]
80006c98:	70 08       	ld.w	r8,r8[0x0]
80006c9a:	50 88       	stdsp	sp[0x20],r8
80006c9c:	e0 80 01 82 	breq	80006fa0 <_dtoa_r+0x638>
80006ca0:	58 06       	cp.w	r6,0
80006ca2:	e0 8a 00 40 	brle	80006d22 <_dtoa_r+0x3ba>
80006ca6:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80006caa:	4c b8       	lddpc	r8,80006dd4 <_dtoa_r+0x46c>
80006cac:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
80006cb0:	fa e5 00 18 	st.d	sp[24],r4
80006cb4:	ec 04 14 04 	asr	r4,r6,0x4
80006cb8:	ed b4 00 04 	bld	r4,0x4
80006cbc:	c0 30       	breq	80006cc2 <_dtoa_r+0x35a>
80006cbe:	30 25       	mov	r5,2
80006cc0:	c0 f8       	rjmp	80006cde <_dtoa_r+0x376>
80006cc2:	4c 68       	lddpc	r8,80006dd8 <_dtoa_r+0x470>
80006cc4:	f0 e8 00 20 	ld.d	r8,r8[32]
80006cc8:	fa ea 00 3c 	ld.d	r10,sp[60]
80006ccc:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
80006cd0:	e0 a0 14 1c 	rcall	80009508 <__avr32_f64_div>
80006cd4:	30 35       	mov	r5,3
80006cd6:	14 98       	mov	r8,r10
80006cd8:	16 99       	mov	r9,r11
80006cda:	fa e9 00 08 	st.d	sp[8],r8
80006cde:	4b fc       	lddpc	r12,80006dd8 <_dtoa_r+0x470>
80006ce0:	50 a3       	stdsp	sp[0x28],r3
80006ce2:	0c 93       	mov	r3,r6
80006ce4:	18 96       	mov	r6,r12
80006ce6:	c0 f8       	rjmp	80006d04 <_dtoa_r+0x39c>
80006ce8:	fa ea 00 18 	ld.d	r10,sp[24]
80006cec:	ed b4 00 00 	bld	r4,0x0
80006cf0:	c0 81       	brne	80006d00 <_dtoa_r+0x398>
80006cf2:	ec e8 00 00 	ld.d	r8,r6[0]
80006cf6:	2f f5       	sub	r5,-1
80006cf8:	e0 a0 10 c2 	rcall	80008e7c <__avr32_f64_mul>
80006cfc:	fa eb 00 18 	st.d	sp[24],r10
80006d00:	a1 54       	asr	r4,0x1
80006d02:	2f 86       	sub	r6,-8
80006d04:	58 04       	cp.w	r4,0
80006d06:	cf 11       	brne	80006ce8 <_dtoa_r+0x380>
80006d08:	fa e8 00 18 	ld.d	r8,sp[24]
80006d0c:	fa ea 00 08 	ld.d	r10,sp[8]
80006d10:	06 96       	mov	r6,r3
80006d12:	e0 a0 13 fb 	rcall	80009508 <__avr32_f64_div>
80006d16:	40 a3       	lddsp	r3,sp[0x28]
80006d18:	14 98       	mov	r8,r10
80006d1a:	16 99       	mov	r9,r11
80006d1c:	fa e9 00 08 	st.d	sp[8],r8
80006d20:	c2 d8       	rjmp	80006d7a <_dtoa_r+0x412>
80006d22:	ec 08 11 00 	rsub	r8,r6,0
80006d26:	c0 31       	brne	80006d2c <_dtoa_r+0x3c4>
80006d28:	30 25       	mov	r5,2
80006d2a:	c2 88       	rjmp	80006d7a <_dtoa_r+0x412>
80006d2c:	4a bc       	lddpc	r12,80006dd8 <_dtoa_r+0x470>
80006d2e:	f0 04 14 04 	asr	r4,r8,0x4
80006d32:	50 1c       	stdsp	sp[0x4],r12
80006d34:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
80006d38:	4a 79       	lddpc	r9,80006dd4 <_dtoa_r+0x46c>
80006d3a:	fa ea 00 3c 	ld.d	r10,sp[60]
80006d3e:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006d42:	e0 a0 10 9d 	rcall	80008e7c <__avr32_f64_mul>
80006d46:	40 1c       	lddsp	r12,sp[0x4]
80006d48:	50 63       	stdsp	sp[0x18],r3
80006d4a:	30 25       	mov	r5,2
80006d4c:	0c 93       	mov	r3,r6
80006d4e:	fa eb 00 08 	st.d	sp[8],r10
80006d52:	18 96       	mov	r6,r12
80006d54:	c0 f8       	rjmp	80006d72 <_dtoa_r+0x40a>
80006d56:	fa ea 00 08 	ld.d	r10,sp[8]
80006d5a:	ed b4 00 00 	bld	r4,0x0
80006d5e:	c0 81       	brne	80006d6e <_dtoa_r+0x406>
80006d60:	ec e8 00 00 	ld.d	r8,r6[0]
80006d64:	2f f5       	sub	r5,-1
80006d66:	e0 a0 10 8b 	rcall	80008e7c <__avr32_f64_mul>
80006d6a:	fa eb 00 08 	st.d	sp[8],r10
80006d6e:	a1 54       	asr	r4,0x1
80006d70:	2f 86       	sub	r6,-8
80006d72:	58 04       	cp.w	r4,0
80006d74:	cf 11       	brne	80006d56 <_dtoa_r+0x3ee>
80006d76:	06 96       	mov	r6,r3
80006d78:	40 63       	lddsp	r3,sp[0x18]
80006d7a:	41 4a       	lddsp	r10,sp[0x50]
80006d7c:	58 0a       	cp.w	r10,0
80006d7e:	c2 f0       	breq	80006ddc <_dtoa_r+0x474>
80006d80:	fa e8 00 08 	ld.d	r8,sp[8]
80006d84:	58 01       	cp.w	r1,0
80006d86:	5f 94       	srgt	r4
80006d88:	fa e9 00 18 	st.d	sp[24],r8
80006d8c:	30 08       	mov	r8,0
80006d8e:	fc 19 3f f0 	movh	r9,0x3ff0
80006d92:	fa ea 00 18 	ld.d	r10,sp[24]
80006d96:	e0 a0 13 85 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006d9a:	f9 bc 00 00 	moveq	r12,0
80006d9e:	f9 bc 01 01 	movne	r12,1
80006da2:	e9 ec 00 0c 	and	r12,r4,r12
80006da6:	c1 b0       	breq	80006ddc <_dtoa_r+0x474>
80006da8:	40 98       	lddsp	r8,sp[0x24]
80006daa:	58 08       	cp.w	r8,0
80006dac:	e0 8a 00 f6 	brle	80006f98 <_dtoa_r+0x630>
80006db0:	30 08       	mov	r8,0
80006db2:	fc 19 40 24 	movh	r9,0x4024
80006db6:	ec c4 00 01 	sub	r4,r6,1
80006dba:	fa ea 00 18 	ld.d	r10,sp[24]
80006dbe:	2f f5       	sub	r5,-1
80006dc0:	50 64       	stdsp	sp[0x18],r4
80006dc2:	e0 a0 10 5d 	rcall	80008e7c <__avr32_f64_mul>
80006dc6:	40 94       	lddsp	r4,sp[0x24]
80006dc8:	14 98       	mov	r8,r10
80006dca:	16 99       	mov	r9,r11
80006dcc:	fa e9 00 08 	st.d	sp[8],r8
80006dd0:	c0 88       	rjmp	80006de0 <_dtoa_r+0x478>
80006dd2:	d7 03       	nop
80006dd4:	80 07       	ld.sh	r7,r0[0x0]
80006dd6:	b2 f0       	st.b	r9[0x7],r0
80006dd8:	80 07       	ld.sh	r7,r0[0x0]
80006dda:	b3 b8       	sbr	r8,0x13
80006ddc:	50 66       	stdsp	sp[0x18],r6
80006dde:	02 94       	mov	r4,r1
80006de0:	0a 9c       	mov	r12,r5
80006de2:	e0 a0 12 a8 	rcall	80009332 <__avr32_s32_to_f64>
80006de6:	fa e8 00 08 	ld.d	r8,sp[8]
80006dea:	e0 a0 10 49 	rcall	80008e7c <__avr32_f64_mul>
80006dee:	30 08       	mov	r8,0
80006df0:	fc 19 40 1c 	movh	r9,0x401c
80006df4:	e0 a0 11 fe 	rcall	800091f0 <__avr32_f64_add>
80006df8:	14 98       	mov	r8,r10
80006dfa:	16 99       	mov	r9,r11
80006dfc:	fa e9 00 28 	st.d	sp[40],r8
80006e00:	fc 18 fc c0 	movh	r8,0xfcc0
80006e04:	40 a5       	lddsp	r5,sp[0x28]
80006e06:	10 05       	add	r5,r8
80006e08:	50 a5       	stdsp	sp[0x28],r5
80006e0a:	58 04       	cp.w	r4,0
80006e0c:	c2 11       	brne	80006e4e <_dtoa_r+0x4e6>
80006e0e:	fa ea 00 08 	ld.d	r10,sp[8]
80006e12:	30 08       	mov	r8,0
80006e14:	fc 19 40 14 	movh	r9,0x4014
80006e18:	e0 a0 11 1e 	rcall	80009054 <__avr32_f64_sub>
80006e1c:	40 bc       	lddsp	r12,sp[0x2c]
80006e1e:	fa eb 00 08 	st.d	sp[8],r10
80006e22:	14 98       	mov	r8,r10
80006e24:	16 99       	mov	r9,r11
80006e26:	18 9a       	mov	r10,r12
80006e28:	0a 9b       	mov	r11,r5
80006e2a:	e0 a0 13 3b 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006e2e:	e0 81 02 54 	brne	800072d6 <_dtoa_r+0x96e>
80006e32:	0a 98       	mov	r8,r5
80006e34:	40 b9       	lddsp	r9,sp[0x2c]
80006e36:	ee 18 80 00 	eorh	r8,0x8000
80006e3a:	fa ea 00 08 	ld.d	r10,sp[8]
80006e3e:	10 95       	mov	r5,r8
80006e40:	12 98       	mov	r8,r9
80006e42:	0a 99       	mov	r9,r5
80006e44:	e0 a0 13 2e 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006e48:	e0 81 02 3e 	brne	800072c4 <_dtoa_r+0x95c>
80006e4c:	ca 68       	rjmp	80006f98 <_dtoa_r+0x630>
80006e4e:	4c e9       	lddpc	r9,80006f84 <_dtoa_r+0x61c>
80006e50:	e8 c8 00 01 	sub	r8,r4,1
80006e54:	40 d5       	lddsp	r5,sp[0x34]
80006e56:	58 05       	cp.w	r5,0
80006e58:	c4 f0       	breq	80006ef6 <_dtoa_r+0x58e>
80006e5a:	30 0c       	mov	r12,0
80006e5c:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
80006e60:	51 3c       	stdsp	sp[0x4c],r12
80006e62:	30 0a       	mov	r10,0
80006e64:	fc 1b 3f e0 	movh	r11,0x3fe0
80006e68:	e0 a0 13 50 	rcall	80009508 <__avr32_f64_div>
80006e6c:	fa e8 00 28 	ld.d	r8,sp[40]
80006e70:	40 85       	lddsp	r5,sp[0x20]
80006e72:	e0 a0 10 f1 	rcall	80009054 <__avr32_f64_sub>
80006e76:	fa eb 00 28 	st.d	sp[40],r10
80006e7a:	fa ea 00 08 	ld.d	r10,sp[8]
80006e7e:	e0 a0 12 43 	rcall	80009304 <__avr32_f64_to_s32>
80006e82:	51 6c       	stdsp	sp[0x58],r12
80006e84:	e0 a0 12 57 	rcall	80009332 <__avr32_s32_to_f64>
80006e88:	14 98       	mov	r8,r10
80006e8a:	16 99       	mov	r9,r11
80006e8c:	fa ea 00 08 	ld.d	r10,sp[8]
80006e90:	e0 a0 10 e2 	rcall	80009054 <__avr32_f64_sub>
80006e94:	fa eb 00 08 	st.d	sp[8],r10
80006e98:	41 68       	lddsp	r8,sp[0x58]
80006e9a:	2d 08       	sub	r8,-48
80006e9c:	0a c8       	st.b	r5++,r8
80006e9e:	41 39       	lddsp	r9,sp[0x4c]
80006ea0:	2f f9       	sub	r9,-1
80006ea2:	51 39       	stdsp	sp[0x4c],r9
80006ea4:	fa e8 00 28 	ld.d	r8,sp[40]
80006ea8:	e0 a0 12 fc 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006eac:	e0 81 03 3a 	brne	80007520 <_dtoa_r+0xbb8>
80006eb0:	fa e8 00 08 	ld.d	r8,sp[8]
80006eb4:	30 0a       	mov	r10,0
80006eb6:	fc 1b 3f f0 	movh	r11,0x3ff0
80006eba:	e0 a0 10 cd 	rcall	80009054 <__avr32_f64_sub>
80006ebe:	fa e8 00 28 	ld.d	r8,sp[40]
80006ec2:	e0 a0 12 ef 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006ec6:	fa ea 00 28 	ld.d	r10,sp[40]
80006eca:	30 08       	mov	r8,0
80006ecc:	fc 19 40 24 	movh	r9,0x4024
80006ed0:	e0 81 00 da 	brne	80007084 <_dtoa_r+0x71c>
80006ed4:	41 3c       	lddsp	r12,sp[0x4c]
80006ed6:	08 3c       	cp.w	r12,r4
80006ed8:	c6 04       	brge	80006f98 <_dtoa_r+0x630>
80006eda:	e0 a0 0f d1 	rcall	80008e7c <__avr32_f64_mul>
80006ede:	30 08       	mov	r8,0
80006ee0:	fa eb 00 28 	st.d	sp[40],r10
80006ee4:	fc 19 40 24 	movh	r9,0x4024
80006ee8:	fa ea 00 08 	ld.d	r10,sp[8]
80006eec:	e0 a0 0f c8 	rcall	80008e7c <__avr32_f64_mul>
80006ef0:	fa eb 00 08 	st.d	sp[8],r10
80006ef4:	cc 3b       	rjmp	80006e7a <_dtoa_r+0x512>
80006ef6:	40 85       	lddsp	r5,sp[0x20]
80006ef8:	08 05       	add	r5,r4
80006efa:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
80006efe:	51 35       	stdsp	sp[0x4c],r5
80006f00:	fa e8 00 28 	ld.d	r8,sp[40]
80006f04:	40 85       	lddsp	r5,sp[0x20]
80006f06:	e0 a0 0f bb 	rcall	80008e7c <__avr32_f64_mul>
80006f0a:	fa eb 00 28 	st.d	sp[40],r10
80006f0e:	fa ea 00 08 	ld.d	r10,sp[8]
80006f12:	e0 a0 11 f9 	rcall	80009304 <__avr32_f64_to_s32>
80006f16:	51 6c       	stdsp	sp[0x58],r12
80006f18:	e0 a0 12 0d 	rcall	80009332 <__avr32_s32_to_f64>
80006f1c:	14 98       	mov	r8,r10
80006f1e:	16 99       	mov	r9,r11
80006f20:	fa ea 00 08 	ld.d	r10,sp[8]
80006f24:	e0 a0 10 98 	rcall	80009054 <__avr32_f64_sub>
80006f28:	fa eb 00 08 	st.d	sp[8],r10
80006f2c:	41 68       	lddsp	r8,sp[0x58]
80006f2e:	2d 08       	sub	r8,-48
80006f30:	0a c8       	st.b	r5++,r8
80006f32:	41 3c       	lddsp	r12,sp[0x4c]
80006f34:	18 35       	cp.w	r5,r12
80006f36:	c2 91       	brne	80006f88 <_dtoa_r+0x620>
80006f38:	30 08       	mov	r8,0
80006f3a:	fc 19 3f e0 	movh	r9,0x3fe0
80006f3e:	fa ea 00 28 	ld.d	r10,sp[40]
80006f42:	e0 a0 11 57 	rcall	800091f0 <__avr32_f64_add>
80006f46:	40 85       	lddsp	r5,sp[0x20]
80006f48:	fa e8 00 08 	ld.d	r8,sp[8]
80006f4c:	08 05       	add	r5,r4
80006f4e:	e0 a0 12 a9 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006f52:	e0 81 00 99 	brne	80007084 <_dtoa_r+0x71c>
80006f56:	fa e8 00 28 	ld.d	r8,sp[40]
80006f5a:	30 0a       	mov	r10,0
80006f5c:	fc 1b 3f e0 	movh	r11,0x3fe0
80006f60:	e0 a0 10 7a 	rcall	80009054 <__avr32_f64_sub>
80006f64:	14 98       	mov	r8,r10
80006f66:	16 99       	mov	r9,r11
80006f68:	fa ea 00 08 	ld.d	r10,sp[8]
80006f6c:	e0 a0 12 9a 	rcall	800094a0 <__avr32_f64_cmp_lt>
80006f70:	c1 40       	breq	80006f98 <_dtoa_r+0x630>
80006f72:	33 09       	mov	r9,48
80006f74:	0a 98       	mov	r8,r5
80006f76:	11 7a       	ld.ub	r10,--r8
80006f78:	f2 0a 18 00 	cp.b	r10,r9
80006f7c:	e0 81 02 d2 	brne	80007520 <_dtoa_r+0xbb8>
80006f80:	10 95       	mov	r5,r8
80006f82:	cf 9b       	rjmp	80006f74 <_dtoa_r+0x60c>
80006f84:	80 07       	ld.sh	r7,r0[0x0]
80006f86:	b2 f0       	st.b	r9[0x7],r0
80006f88:	30 08       	mov	r8,0
80006f8a:	fc 19 40 24 	movh	r9,0x4024
80006f8e:	e0 a0 0f 77 	rcall	80008e7c <__avr32_f64_mul>
80006f92:	fa eb 00 08 	st.d	sp[8],r10
80006f96:	cb cb       	rjmp	80006f0e <_dtoa_r+0x5a6>
80006f98:	fa ea 00 3c 	ld.d	r10,sp[60]
80006f9c:	fa eb 00 08 	st.d	sp[8],r10
80006fa0:	58 e6       	cp.w	r6,14
80006fa2:	5f ab       	srle	r11
80006fa4:	41 8a       	lddsp	r10,sp[0x60]
80006fa6:	30 08       	mov	r8,0
80006fa8:	f4 09 11 ff 	rsub	r9,r10,-1
80006fac:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80006fb0:	f0 09 18 00 	cp.b	r9,r8
80006fb4:	e0 80 00 81 	breq	800070b6 <_dtoa_r+0x74e>
80006fb8:	40 ea       	lddsp	r10,sp[0x38]
80006fba:	58 01       	cp.w	r1,0
80006fbc:	5f a9       	srle	r9
80006fbe:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80006fc2:	4c 9a       	lddpc	r10,800070e4 <_dtoa_r+0x77c>
80006fc4:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
80006fc8:	fa e5 00 10 	st.d	sp[16],r4
80006fcc:	f0 09 18 00 	cp.b	r9,r8
80006fd0:	c1 40       	breq	80006ff8 <_dtoa_r+0x690>
80006fd2:	58 01       	cp.w	r1,0
80006fd4:	e0 81 01 78 	brne	800072c4 <_dtoa_r+0x95c>
80006fd8:	30 08       	mov	r8,0
80006fda:	fc 19 40 14 	movh	r9,0x4014
80006fde:	08 9a       	mov	r10,r4
80006fe0:	0a 9b       	mov	r11,r5
80006fe2:	e0 a0 0f 4d 	rcall	80008e7c <__avr32_f64_mul>
80006fe6:	fa e8 00 08 	ld.d	r8,sp[8]
80006fea:	e0 a0 12 27 	rcall	80009438 <__avr32_f64_cmp_ge>
80006fee:	e0 81 01 6b 	brne	800072c4 <_dtoa_r+0x95c>
80006ff2:	02 92       	mov	r2,r1
80006ff4:	e0 8f 01 73 	bral	800072da <_dtoa_r+0x972>
80006ff8:	40 85       	lddsp	r5,sp[0x20]
80006ffa:	30 14       	mov	r4,1
80006ffc:	fa e8 00 10 	ld.d	r8,sp[16]
80007000:	fa ea 00 08 	ld.d	r10,sp[8]
80007004:	e0 a0 12 82 	rcall	80009508 <__avr32_f64_div>
80007008:	e0 a0 11 7e 	rcall	80009304 <__avr32_f64_to_s32>
8000700c:	18 92       	mov	r2,r12
8000700e:	e0 a0 11 92 	rcall	80009332 <__avr32_s32_to_f64>
80007012:	fa e8 00 10 	ld.d	r8,sp[16]
80007016:	e0 a0 0f 33 	rcall	80008e7c <__avr32_f64_mul>
8000701a:	14 98       	mov	r8,r10
8000701c:	16 99       	mov	r9,r11
8000701e:	fa ea 00 08 	ld.d	r10,sp[8]
80007022:	e0 a0 10 19 	rcall	80009054 <__avr32_f64_sub>
80007026:	fa eb 00 08 	st.d	sp[8],r10
8000702a:	e4 c8 ff d0 	sub	r8,r2,-48
8000702e:	0a c8       	st.b	r5++,r8
80007030:	fc 19 40 24 	movh	r9,0x4024
80007034:	30 08       	mov	r8,0
80007036:	02 34       	cp.w	r4,r1
80007038:	c3 31       	brne	8000709e <_dtoa_r+0x736>
8000703a:	fa e8 00 08 	ld.d	r8,sp[8]
8000703e:	e0 a0 10 d9 	rcall	800091f0 <__avr32_f64_add>
80007042:	16 91       	mov	r1,r11
80007044:	14 90       	mov	r0,r10
80007046:	14 98       	mov	r8,r10
80007048:	02 99       	mov	r9,r1
8000704a:	fa ea 00 10 	ld.d	r10,sp[16]
8000704e:	e0 a0 12 29 	rcall	800094a0 <__avr32_f64_cmp_lt>
80007052:	c1 a1       	brne	80007086 <_dtoa_r+0x71e>
80007054:	fa e8 00 10 	ld.d	r8,sp[16]
80007058:	00 9a       	mov	r10,r0
8000705a:	02 9b       	mov	r11,r1
8000705c:	e0 a0 11 db 	rcall	80009412 <__avr32_f64_cmp_eq>
80007060:	e0 80 02 5f 	breq	8000751e <_dtoa_r+0xbb6>
80007064:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80007068:	c0 f1       	brne	80007086 <_dtoa_r+0x71e>
8000706a:	e0 8f 02 5a 	bral	8000751e <_dtoa_r+0xbb6>
8000706e:	40 8a       	lddsp	r10,sp[0x20]
80007070:	14 38       	cp.w	r8,r10
80007072:	c0 30       	breq	80007078 <_dtoa_r+0x710>
80007074:	10 95       	mov	r5,r8
80007076:	c0 98       	rjmp	80007088 <_dtoa_r+0x720>
80007078:	33 08       	mov	r8,48
8000707a:	40 89       	lddsp	r9,sp[0x20]
8000707c:	2f f6       	sub	r6,-1
8000707e:	b2 88       	st.b	r9[0x0],r8
80007080:	40 88       	lddsp	r8,sp[0x20]
80007082:	c0 88       	rjmp	80007092 <_dtoa_r+0x72a>
80007084:	40 66       	lddsp	r6,sp[0x18]
80007086:	33 99       	mov	r9,57
80007088:	0a 98       	mov	r8,r5
8000708a:	11 7a       	ld.ub	r10,--r8
8000708c:	f2 0a 18 00 	cp.b	r10,r9
80007090:	ce f0       	breq	8000706e <_dtoa_r+0x706>
80007092:	50 66       	stdsp	sp[0x18],r6
80007094:	11 89       	ld.ub	r9,r8[0x0]
80007096:	2f f9       	sub	r9,-1
80007098:	b0 89       	st.b	r8[0x0],r9
8000709a:	e0 8f 02 43 	bral	80007520 <_dtoa_r+0xbb8>
8000709e:	e0 a0 0e ef 	rcall	80008e7c <__avr32_f64_mul>
800070a2:	2f f4       	sub	r4,-1
800070a4:	fa eb 00 08 	st.d	sp[8],r10
800070a8:	30 08       	mov	r8,0
800070aa:	30 09       	mov	r9,0
800070ac:	e0 a0 11 b3 	rcall	80009412 <__avr32_f64_cmp_eq>
800070b0:	ca 60       	breq	80006ffc <_dtoa_r+0x694>
800070b2:	e0 8f 02 36 	bral	8000751e <_dtoa_r+0xbb6>
800070b6:	40 d8       	lddsp	r8,sp[0x34]
800070b8:	58 08       	cp.w	r8,0
800070ba:	c0 51       	brne	800070c4 <_dtoa_r+0x75c>
800070bc:	04 98       	mov	r8,r2
800070be:	00 95       	mov	r5,r0
800070c0:	40 d4       	lddsp	r4,sp[0x34]
800070c2:	c3 88       	rjmp	80007132 <_dtoa_r+0x7ca>
800070c4:	40 c5       	lddsp	r5,sp[0x30]
800070c6:	58 15       	cp.w	r5,1
800070c8:	e0 89 00 10 	brgt	800070e8 <_dtoa_r+0x780>
800070cc:	41 74       	lddsp	r4,sp[0x5c]
800070ce:	58 04       	cp.w	r4,0
800070d0:	c0 40       	breq	800070d8 <_dtoa_r+0x770>
800070d2:	f4 c9 fb cd 	sub	r9,r10,-1075
800070d6:	c0 48       	rjmp	800070de <_dtoa_r+0x776>
800070d8:	41 99       	lddsp	r9,sp[0x64]
800070da:	f2 09 11 36 	rsub	r9,r9,54
800070de:	04 98       	mov	r8,r2
800070e0:	00 95       	mov	r5,r0
800070e2:	c1 d8       	rjmp	8000711c <_dtoa_r+0x7b4>
800070e4:	80 07       	ld.sh	r7,r0[0x0]
800070e6:	b2 f0       	st.b	r9[0x7],r0
800070e8:	e2 c8 00 01 	sub	r8,r1,1
800070ec:	58 01       	cp.w	r1,0
800070ee:	e0 05 17 40 	movge	r5,r0
800070f2:	e2 09 17 40 	movge	r9,r1
800070f6:	e1 d1 e5 15 	sublt	r5,r0,r1
800070fa:	f9 b9 05 00 	movlt	r9,0
800070fe:	10 32       	cp.w	r2,r8
80007100:	e5 d8 e4 18 	subge	r8,r2,r8
80007104:	f1 d2 e5 18 	sublt	r8,r8,r2
80007108:	e5 d8 e5 02 	addlt	r2,r2,r8
8000710c:	fb fc 50 11 	ld.wlt	r12,sp[0x44]
80007110:	f9 d8 e5 0c 	addlt	r12,r12,r8
80007114:	fb fc 5a 11 	st.wlt	sp[0x44],r12
80007118:	f9 b8 05 00 	movlt	r8,0
8000711c:	40 4b       	lddsp	r11,sp[0x10]
8000711e:	12 0b       	add	r11,r9
80007120:	50 08       	stdsp	sp[0x0],r8
80007122:	50 4b       	stdsp	sp[0x10],r11
80007124:	12 00       	add	r0,r9
80007126:	30 1b       	mov	r11,1
80007128:	0e 9c       	mov	r12,r7
8000712a:	e0 a0 0a d5 	rcall	800086d4 <__i2b>
8000712e:	40 08       	lddsp	r8,sp[0x0]
80007130:	18 94       	mov	r4,r12
80007132:	40 4a       	lddsp	r10,sp[0x10]
80007134:	58 05       	cp.w	r5,0
80007136:	5f 99       	srgt	r9
80007138:	58 0a       	cp.w	r10,0
8000713a:	5f 9a       	srgt	r10
8000713c:	f5 e9 00 09 	and	r9,r10,r9
80007140:	c0 80       	breq	80007150 <_dtoa_r+0x7e8>
80007142:	40 4c       	lddsp	r12,sp[0x10]
80007144:	f8 05 0d 49 	min	r9,r12,r5
80007148:	12 1c       	sub	r12,r9
8000714a:	12 10       	sub	r0,r9
8000714c:	50 4c       	stdsp	sp[0x10],r12
8000714e:	12 15       	sub	r5,r9
80007150:	58 02       	cp.w	r2,0
80007152:	e0 8a 00 27 	brle	800071a0 <_dtoa_r+0x838>
80007156:	40 db       	lddsp	r11,sp[0x34]
80007158:	58 0b       	cp.w	r11,0
8000715a:	c1 d0       	breq	80007194 <_dtoa_r+0x82c>
8000715c:	58 08       	cp.w	r8,0
8000715e:	e0 8a 00 17 	brle	8000718c <_dtoa_r+0x824>
80007162:	10 9a       	mov	r10,r8
80007164:	50 08       	stdsp	sp[0x0],r8
80007166:	08 9b       	mov	r11,r4
80007168:	0e 9c       	mov	r12,r7
8000716a:	e0 a0 0a fb 	rcall	80008760 <__pow5mult>
8000716e:	06 9a       	mov	r10,r3
80007170:	18 9b       	mov	r11,r12
80007172:	18 94       	mov	r4,r12
80007174:	0e 9c       	mov	r12,r7
80007176:	e0 a0 0a 2f 	rcall	800085d4 <__multiply>
8000717a:	18 99       	mov	r9,r12
8000717c:	06 9b       	mov	r11,r3
8000717e:	50 19       	stdsp	sp[0x4],r9
80007180:	0e 9c       	mov	r12,r7
80007182:	e0 a0 08 db 	rcall	80008338 <_Bfree>
80007186:	40 19       	lddsp	r9,sp[0x4]
80007188:	40 08       	lddsp	r8,sp[0x0]
8000718a:	12 93       	mov	r3,r9
8000718c:	e4 08 01 0a 	sub	r10,r2,r8
80007190:	c0 80       	breq	800071a0 <_dtoa_r+0x838>
80007192:	c0 28       	rjmp	80007196 <_dtoa_r+0x82e>
80007194:	04 9a       	mov	r10,r2
80007196:	06 9b       	mov	r11,r3
80007198:	0e 9c       	mov	r12,r7
8000719a:	e0 a0 0a e3 	rcall	80008760 <__pow5mult>
8000719e:	18 93       	mov	r3,r12
800071a0:	30 1b       	mov	r11,1
800071a2:	0e 9c       	mov	r12,r7
800071a4:	e0 a0 0a 98 	rcall	800086d4 <__i2b>
800071a8:	41 1a       	lddsp	r10,sp[0x44]
800071aa:	18 92       	mov	r2,r12
800071ac:	58 0a       	cp.w	r10,0
800071ae:	e0 8a 00 07 	brle	800071bc <_dtoa_r+0x854>
800071b2:	18 9b       	mov	r11,r12
800071b4:	0e 9c       	mov	r12,r7
800071b6:	e0 a0 0a d5 	rcall	80008760 <__pow5mult>
800071ba:	18 92       	mov	r2,r12
800071bc:	40 c9       	lddsp	r9,sp[0x30]
800071be:	58 19       	cp.w	r9,1
800071c0:	e0 89 00 14 	brgt	800071e8 <_dtoa_r+0x880>
800071c4:	40 38       	lddsp	r8,sp[0xc]
800071c6:	58 08       	cp.w	r8,0
800071c8:	c1 01       	brne	800071e8 <_dtoa_r+0x880>
800071ca:	40 29       	lddsp	r9,sp[0x8]
800071cc:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
800071d0:	c0 c1       	brne	800071e8 <_dtoa_r+0x880>
800071d2:	12 98       	mov	r8,r9
800071d4:	e6 18 7f f0 	andh	r8,0x7ff0,COH
800071d8:	c0 80       	breq	800071e8 <_dtoa_r+0x880>
800071da:	40 4c       	lddsp	r12,sp[0x10]
800071dc:	30 1b       	mov	r11,1
800071de:	2f fc       	sub	r12,-1
800071e0:	2f f0       	sub	r0,-1
800071e2:	50 4c       	stdsp	sp[0x10],r12
800071e4:	50 6b       	stdsp	sp[0x18],r11
800071e6:	c0 38       	rjmp	800071ec <_dtoa_r+0x884>
800071e8:	30 0a       	mov	r10,0
800071ea:	50 6a       	stdsp	sp[0x18],r10
800071ec:	41 19       	lddsp	r9,sp[0x44]
800071ee:	58 09       	cp.w	r9,0
800071f0:	c0 31       	brne	800071f6 <_dtoa_r+0x88e>
800071f2:	30 1c       	mov	r12,1
800071f4:	c0 98       	rjmp	80007206 <_dtoa_r+0x89e>
800071f6:	64 48       	ld.w	r8,r2[0x10]
800071f8:	2f c8       	sub	r8,-4
800071fa:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
800071fe:	e0 a0 08 0c 	rcall	80008216 <__hi0bits>
80007202:	f8 0c 11 20 	rsub	r12,r12,32
80007206:	40 4b       	lddsp	r11,sp[0x10]
80007208:	f8 0b 00 08 	add	r8,r12,r11
8000720c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80007210:	c0 c0       	breq	80007228 <_dtoa_r+0x8c0>
80007212:	f0 08 11 20 	rsub	r8,r8,32
80007216:	58 48       	cp.w	r8,4
80007218:	e0 8a 00 06 	brle	80007224 <_dtoa_r+0x8bc>
8000721c:	20 48       	sub	r8,4
8000721e:	10 0b       	add	r11,r8
80007220:	50 4b       	stdsp	sp[0x10],r11
80007222:	c0 78       	rjmp	80007230 <_dtoa_r+0x8c8>
80007224:	58 48       	cp.w	r8,4
80007226:	c0 70       	breq	80007234 <_dtoa_r+0x8cc>
80007228:	40 4a       	lddsp	r10,sp[0x10]
8000722a:	2e 48       	sub	r8,-28
8000722c:	10 0a       	add	r10,r8
8000722e:	50 4a       	stdsp	sp[0x10],r10
80007230:	10 00       	add	r0,r8
80007232:	10 05       	add	r5,r8
80007234:	58 00       	cp.w	r0,0
80007236:	e0 8a 00 08 	brle	80007246 <_dtoa_r+0x8de>
8000723a:	06 9b       	mov	r11,r3
8000723c:	00 9a       	mov	r10,r0
8000723e:	0e 9c       	mov	r12,r7
80007240:	e0 a0 09 86 	rcall	8000854c <__lshift>
80007244:	18 93       	mov	r3,r12
80007246:	40 49       	lddsp	r9,sp[0x10]
80007248:	58 09       	cp.w	r9,0
8000724a:	e0 8a 00 08 	brle	8000725a <_dtoa_r+0x8f2>
8000724e:	04 9b       	mov	r11,r2
80007250:	12 9a       	mov	r10,r9
80007252:	0e 9c       	mov	r12,r7
80007254:	e0 a0 09 7c 	rcall	8000854c <__lshift>
80007258:	18 92       	mov	r2,r12
8000725a:	41 48       	lddsp	r8,sp[0x50]
8000725c:	58 08       	cp.w	r8,0
8000725e:	c1 b0       	breq	80007294 <_dtoa_r+0x92c>
80007260:	04 9b       	mov	r11,r2
80007262:	06 9c       	mov	r12,r3
80007264:	e0 a0 08 50 	rcall	80008304 <__mcmp>
80007268:	c1 64       	brge	80007294 <_dtoa_r+0x92c>
8000726a:	06 9b       	mov	r11,r3
8000726c:	30 09       	mov	r9,0
8000726e:	30 aa       	mov	r10,10
80007270:	0e 9c       	mov	r12,r7
80007272:	e0 a0 0a 39 	rcall	800086e4 <__multadd>
80007276:	20 16       	sub	r6,1
80007278:	18 93       	mov	r3,r12
8000727a:	40 dc       	lddsp	r12,sp[0x34]
8000727c:	58 0c       	cp.w	r12,0
8000727e:	c0 31       	brne	80007284 <_dtoa_r+0x91c>
80007280:	40 91       	lddsp	r1,sp[0x24]
80007282:	c0 98       	rjmp	80007294 <_dtoa_r+0x92c>
80007284:	08 9b       	mov	r11,r4
80007286:	40 91       	lddsp	r1,sp[0x24]
80007288:	30 09       	mov	r9,0
8000728a:	30 aa       	mov	r10,10
8000728c:	0e 9c       	mov	r12,r7
8000728e:	e0 a0 0a 2b 	rcall	800086e4 <__multadd>
80007292:	18 94       	mov	r4,r12
80007294:	58 01       	cp.w	r1,0
80007296:	5f a9       	srle	r9
80007298:	40 cb       	lddsp	r11,sp[0x30]
8000729a:	58 2b       	cp.w	r11,2
8000729c:	5f 98       	srgt	r8
8000729e:	f3 e8 00 08 	and	r8,r9,r8
800072a2:	c2 50       	breq	800072ec <_dtoa_r+0x984>
800072a4:	58 01       	cp.w	r1,0
800072a6:	c1 11       	brne	800072c8 <_dtoa_r+0x960>
800072a8:	04 9b       	mov	r11,r2
800072aa:	02 99       	mov	r9,r1
800072ac:	30 5a       	mov	r10,5
800072ae:	0e 9c       	mov	r12,r7
800072b0:	e0 a0 0a 1a 	rcall	800086e4 <__multadd>
800072b4:	18 92       	mov	r2,r12
800072b6:	18 9b       	mov	r11,r12
800072b8:	06 9c       	mov	r12,r3
800072ba:	e0 a0 08 25 	rcall	80008304 <__mcmp>
800072be:	e0 89 00 0f 	brgt	800072dc <_dtoa_r+0x974>
800072c2:	c0 38       	rjmp	800072c8 <_dtoa_r+0x960>
800072c4:	30 02       	mov	r2,0
800072c6:	04 94       	mov	r4,r2
800072c8:	40 ea       	lddsp	r10,sp[0x38]
800072ca:	30 09       	mov	r9,0
800072cc:	5c da       	com	r10
800072ce:	40 85       	lddsp	r5,sp[0x20]
800072d0:	50 6a       	stdsp	sp[0x18],r10
800072d2:	50 49       	stdsp	sp[0x10],r9
800072d4:	c0 f9       	rjmp	800074f2 <_dtoa_r+0xb8a>
800072d6:	08 92       	mov	r2,r4
800072d8:	40 66       	lddsp	r6,sp[0x18]
800072da:	04 94       	mov	r4,r2
800072dc:	2f f6       	sub	r6,-1
800072de:	50 66       	stdsp	sp[0x18],r6
800072e0:	33 18       	mov	r8,49
800072e2:	40 85       	lddsp	r5,sp[0x20]
800072e4:	0a c8       	st.b	r5++,r8
800072e6:	30 08       	mov	r8,0
800072e8:	50 48       	stdsp	sp[0x10],r8
800072ea:	c0 49       	rjmp	800074f2 <_dtoa_r+0xb8a>
800072ec:	40 dc       	lddsp	r12,sp[0x34]
800072ee:	58 0c       	cp.w	r12,0
800072f0:	e0 80 00 b5 	breq	8000745a <_dtoa_r+0xaf2>
800072f4:	58 05       	cp.w	r5,0
800072f6:	e0 8a 00 08 	brle	80007306 <_dtoa_r+0x99e>
800072fa:	08 9b       	mov	r11,r4
800072fc:	0a 9a       	mov	r10,r5
800072fe:	0e 9c       	mov	r12,r7
80007300:	e0 a0 09 26 	rcall	8000854c <__lshift>
80007304:	18 94       	mov	r4,r12
80007306:	40 6b       	lddsp	r11,sp[0x18]
80007308:	58 0b       	cp.w	r11,0
8000730a:	c0 31       	brne	80007310 <_dtoa_r+0x9a8>
8000730c:	08 9c       	mov	r12,r4
8000730e:	c1 38       	rjmp	80007334 <_dtoa_r+0x9cc>
80007310:	68 1b       	ld.w	r11,r4[0x4]
80007312:	0e 9c       	mov	r12,r7
80007314:	e0 a0 08 2c 	rcall	8000836c <_Balloc>
80007318:	68 4a       	ld.w	r10,r4[0x10]
8000731a:	18 95       	mov	r5,r12
8000731c:	e8 cb ff f4 	sub	r11,r4,-12
80007320:	2f ea       	sub	r10,-2
80007322:	2f 4c       	sub	r12,-12
80007324:	a3 6a       	lsl	r10,0x2
80007326:	fe b0 e8 2d 	rcall	80004380 <memcpy>
8000732a:	0a 9b       	mov	r11,r5
8000732c:	30 1a       	mov	r10,1
8000732e:	0e 9c       	mov	r12,r7
80007330:	e0 a0 09 0e 	rcall	8000854c <__lshift>
80007334:	50 44       	stdsp	sp[0x10],r4
80007336:	40 3a       	lddsp	r10,sp[0xc]
80007338:	30 19       	mov	r9,1
8000733a:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
8000733e:	18 94       	mov	r4,r12
80007340:	50 da       	stdsp	sp[0x34],r10
80007342:	40 85       	lddsp	r5,sp[0x20]
80007344:	50 99       	stdsp	sp[0x24],r9
80007346:	50 26       	stdsp	sp[0x8],r6
80007348:	50 e1       	stdsp	sp[0x38],r1
8000734a:	04 9b       	mov	r11,r2
8000734c:	06 9c       	mov	r12,r3
8000734e:	fe b0 fa 7d 	rcall	80006848 <quorem>
80007352:	40 4b       	lddsp	r11,sp[0x10]
80007354:	f8 c0 ff d0 	sub	r0,r12,-48
80007358:	06 9c       	mov	r12,r3
8000735a:	e0 a0 07 d5 	rcall	80008304 <__mcmp>
8000735e:	08 9a       	mov	r10,r4
80007360:	50 6c       	stdsp	sp[0x18],r12
80007362:	04 9b       	mov	r11,r2
80007364:	0e 9c       	mov	r12,r7
80007366:	e0 a0 08 8b 	rcall	8000847c <__mdiff>
8000736a:	18 91       	mov	r1,r12
8000736c:	78 38       	ld.w	r8,r12[0xc]
8000736e:	58 08       	cp.w	r8,0
80007370:	c0 30       	breq	80007376 <_dtoa_r+0xa0e>
80007372:	30 16       	mov	r6,1
80007374:	c0 68       	rjmp	80007380 <_dtoa_r+0xa18>
80007376:	18 9b       	mov	r11,r12
80007378:	06 9c       	mov	r12,r3
8000737a:	e0 a0 07 c5 	rcall	80008304 <__mcmp>
8000737e:	18 96       	mov	r6,r12
80007380:	0e 9c       	mov	r12,r7
80007382:	02 9b       	mov	r11,r1
80007384:	e0 a0 07 da 	rcall	80008338 <_Bfree>
80007388:	40 cc       	lddsp	r12,sp[0x30]
8000738a:	ed ec 10 08 	or	r8,r6,r12
8000738e:	c0 d1       	brne	800073a8 <_dtoa_r+0xa40>
80007390:	40 db       	lddsp	r11,sp[0x34]
80007392:	58 0b       	cp.w	r11,0
80007394:	c0 a1       	brne	800073a8 <_dtoa_r+0xa40>
80007396:	40 26       	lddsp	r6,sp[0x8]
80007398:	e0 40 00 39 	cp.w	r0,57
8000739c:	c3 00       	breq	800073fc <_dtoa_r+0xa94>
8000739e:	40 6a       	lddsp	r10,sp[0x18]
800073a0:	58 0a       	cp.w	r10,0
800073a2:	e0 89 00 24 	brgt	800073ea <_dtoa_r+0xa82>
800073a6:	c2 f8       	rjmp	80007404 <_dtoa_r+0xa9c>
800073a8:	40 69       	lddsp	r9,sp[0x18]
800073aa:	58 09       	cp.w	r9,0
800073ac:	c0 85       	brlt	800073bc <_dtoa_r+0xa54>
800073ae:	12 98       	mov	r8,r9
800073b0:	40 cc       	lddsp	r12,sp[0x30]
800073b2:	18 48       	or	r8,r12
800073b4:	c1 d1       	brne	800073ee <_dtoa_r+0xa86>
800073b6:	40 db       	lddsp	r11,sp[0x34]
800073b8:	58 0b       	cp.w	r11,0
800073ba:	c1 a1       	brne	800073ee <_dtoa_r+0xa86>
800073bc:	0c 99       	mov	r9,r6
800073be:	40 26       	lddsp	r6,sp[0x8]
800073c0:	58 09       	cp.w	r9,0
800073c2:	e0 8a 00 21 	brle	80007404 <_dtoa_r+0xa9c>
800073c6:	06 9b       	mov	r11,r3
800073c8:	30 1a       	mov	r10,1
800073ca:	0e 9c       	mov	r12,r7
800073cc:	e0 a0 08 c0 	rcall	8000854c <__lshift>
800073d0:	04 9b       	mov	r11,r2
800073d2:	18 93       	mov	r3,r12
800073d4:	e0 a0 07 98 	rcall	80008304 <__mcmp>
800073d8:	e0 89 00 06 	brgt	800073e4 <_dtoa_r+0xa7c>
800073dc:	c1 41       	brne	80007404 <_dtoa_r+0xa9c>
800073de:	ed b0 00 00 	bld	r0,0x0
800073e2:	c1 11       	brne	80007404 <_dtoa_r+0xa9c>
800073e4:	e0 40 00 39 	cp.w	r0,57
800073e8:	c0 a0       	breq	800073fc <_dtoa_r+0xa94>
800073ea:	2f f0       	sub	r0,-1
800073ec:	c0 c8       	rjmp	80007404 <_dtoa_r+0xa9c>
800073ee:	58 06       	cp.w	r6,0
800073f0:	e0 8a 00 0c 	brle	80007408 <_dtoa_r+0xaa0>
800073f4:	40 26       	lddsp	r6,sp[0x8]
800073f6:	e0 40 00 39 	cp.w	r0,57
800073fa:	c0 41       	brne	80007402 <_dtoa_r+0xa9a>
800073fc:	33 98       	mov	r8,57
800073fe:	0a c8       	st.b	r5++,r8
80007400:	c6 78       	rjmp	800074ce <_dtoa_r+0xb66>
80007402:	2f f0       	sub	r0,-1
80007404:	0a c0       	st.b	r5++,r0
80007406:	c7 58       	rjmp	800074f0 <_dtoa_r+0xb88>
80007408:	0a c0       	st.b	r5++,r0
8000740a:	40 9a       	lddsp	r10,sp[0x24]
8000740c:	40 e9       	lddsp	r9,sp[0x38]
8000740e:	12 3a       	cp.w	r10,r9
80007410:	c4 30       	breq	80007496 <_dtoa_r+0xb2e>
80007412:	06 9b       	mov	r11,r3
80007414:	30 09       	mov	r9,0
80007416:	30 aa       	mov	r10,10
80007418:	0e 9c       	mov	r12,r7
8000741a:	e0 a0 09 65 	rcall	800086e4 <__multadd>
8000741e:	40 48       	lddsp	r8,sp[0x10]
80007420:	18 93       	mov	r3,r12
80007422:	08 38       	cp.w	r8,r4
80007424:	c0 91       	brne	80007436 <_dtoa_r+0xace>
80007426:	10 9b       	mov	r11,r8
80007428:	30 09       	mov	r9,0
8000742a:	30 aa       	mov	r10,10
8000742c:	0e 9c       	mov	r12,r7
8000742e:	e0 a0 09 5b 	rcall	800086e4 <__multadd>
80007432:	50 4c       	stdsp	sp[0x10],r12
80007434:	c0 e8       	rjmp	80007450 <_dtoa_r+0xae8>
80007436:	40 4b       	lddsp	r11,sp[0x10]
80007438:	30 09       	mov	r9,0
8000743a:	30 aa       	mov	r10,10
8000743c:	0e 9c       	mov	r12,r7
8000743e:	e0 a0 09 53 	rcall	800086e4 <__multadd>
80007442:	08 9b       	mov	r11,r4
80007444:	50 4c       	stdsp	sp[0x10],r12
80007446:	30 09       	mov	r9,0
80007448:	30 aa       	mov	r10,10
8000744a:	0e 9c       	mov	r12,r7
8000744c:	e0 a0 09 4c 	rcall	800086e4 <__multadd>
80007450:	18 94       	mov	r4,r12
80007452:	40 9c       	lddsp	r12,sp[0x24]
80007454:	2f fc       	sub	r12,-1
80007456:	50 9c       	stdsp	sp[0x24],r12
80007458:	c7 9b       	rjmp	8000734a <_dtoa_r+0x9e2>
8000745a:	30 18       	mov	r8,1
8000745c:	06 90       	mov	r0,r3
8000745e:	40 85       	lddsp	r5,sp[0x20]
80007460:	08 93       	mov	r3,r4
80007462:	0c 94       	mov	r4,r6
80007464:	10 96       	mov	r6,r8
80007466:	04 9b       	mov	r11,r2
80007468:	00 9c       	mov	r12,r0
8000746a:	fe b0 f9 ef 	rcall	80006848 <quorem>
8000746e:	2d 0c       	sub	r12,-48
80007470:	0a cc       	st.b	r5++,r12
80007472:	02 36       	cp.w	r6,r1
80007474:	c0 a4       	brge	80007488 <_dtoa_r+0xb20>
80007476:	00 9b       	mov	r11,r0
80007478:	30 09       	mov	r9,0
8000747a:	30 aa       	mov	r10,10
8000747c:	0e 9c       	mov	r12,r7
8000747e:	2f f6       	sub	r6,-1
80007480:	e0 a0 09 32 	rcall	800086e4 <__multadd>
80007484:	18 90       	mov	r0,r12
80007486:	cf 0b       	rjmp	80007466 <_dtoa_r+0xafe>
80007488:	08 96       	mov	r6,r4
8000748a:	30 0b       	mov	r11,0
8000748c:	06 94       	mov	r4,r3
8000748e:	50 4b       	stdsp	sp[0x10],r11
80007490:	00 93       	mov	r3,r0
80007492:	18 90       	mov	r0,r12
80007494:	c0 28       	rjmp	80007498 <_dtoa_r+0xb30>
80007496:	40 26       	lddsp	r6,sp[0x8]
80007498:	06 9b       	mov	r11,r3
8000749a:	30 1a       	mov	r10,1
8000749c:	0e 9c       	mov	r12,r7
8000749e:	e0 a0 08 57 	rcall	8000854c <__lshift>
800074a2:	04 9b       	mov	r11,r2
800074a4:	18 93       	mov	r3,r12
800074a6:	e0 a0 07 2f 	rcall	80008304 <__mcmp>
800074aa:	e0 89 00 12 	brgt	800074ce <_dtoa_r+0xb66>
800074ae:	c1 b1       	brne	800074e4 <_dtoa_r+0xb7c>
800074b0:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
800074b4:	c0 d1       	brne	800074ce <_dtoa_r+0xb66>
800074b6:	c1 78       	rjmp	800074e4 <_dtoa_r+0xb7c>
800074b8:	40 89       	lddsp	r9,sp[0x20]
800074ba:	12 38       	cp.w	r8,r9
800074bc:	c0 30       	breq	800074c2 <_dtoa_r+0xb5a>
800074be:	10 95       	mov	r5,r8
800074c0:	c0 88       	rjmp	800074d0 <_dtoa_r+0xb68>
800074c2:	2f f6       	sub	r6,-1
800074c4:	50 66       	stdsp	sp[0x18],r6
800074c6:	33 18       	mov	r8,49
800074c8:	40 8c       	lddsp	r12,sp[0x20]
800074ca:	b8 88       	st.b	r12[0x0],r8
800074cc:	c1 38       	rjmp	800074f2 <_dtoa_r+0xb8a>
800074ce:	33 9a       	mov	r10,57
800074d0:	0a 98       	mov	r8,r5
800074d2:	11 79       	ld.ub	r9,--r8
800074d4:	f4 09 18 00 	cp.b	r9,r10
800074d8:	cf 00       	breq	800074b8 <_dtoa_r+0xb50>
800074da:	2f f9       	sub	r9,-1
800074dc:	b0 89       	st.b	r8[0x0],r9
800074de:	c0 98       	rjmp	800074f0 <_dtoa_r+0xb88>
800074e0:	10 95       	mov	r5,r8
800074e2:	c0 28       	rjmp	800074e6 <_dtoa_r+0xb7e>
800074e4:	33 09       	mov	r9,48
800074e6:	0a 98       	mov	r8,r5
800074e8:	11 7a       	ld.ub	r10,--r8
800074ea:	f2 0a 18 00 	cp.b	r10,r9
800074ee:	cf 90       	breq	800074e0 <_dtoa_r+0xb78>
800074f0:	50 66       	stdsp	sp[0x18],r6
800074f2:	04 9b       	mov	r11,r2
800074f4:	0e 9c       	mov	r12,r7
800074f6:	e0 a0 07 21 	rcall	80008338 <_Bfree>
800074fa:	58 04       	cp.w	r4,0
800074fc:	c1 20       	breq	80007520 <_dtoa_r+0xbb8>
800074fe:	40 4b       	lddsp	r11,sp[0x10]
80007500:	08 3b       	cp.w	r11,r4
80007502:	5f 19       	srne	r9
80007504:	58 0b       	cp.w	r11,0
80007506:	5f 18       	srne	r8
80007508:	f3 e8 00 08 	and	r8,r9,r8
8000750c:	c0 40       	breq	80007514 <_dtoa_r+0xbac>
8000750e:	0e 9c       	mov	r12,r7
80007510:	e0 a0 07 14 	rcall	80008338 <_Bfree>
80007514:	08 9b       	mov	r11,r4
80007516:	0e 9c       	mov	r12,r7
80007518:	e0 a0 07 10 	rcall	80008338 <_Bfree>
8000751c:	c0 28       	rjmp	80007520 <_dtoa_r+0xbb8>
8000751e:	50 66       	stdsp	sp[0x18],r6
80007520:	0e 9c       	mov	r12,r7
80007522:	06 9b       	mov	r11,r3
80007524:	e0 a0 07 0a 	rcall	80008338 <_Bfree>
80007528:	30 08       	mov	r8,0
8000752a:	aa 88       	st.b	r5[0x0],r8
8000752c:	40 68       	lddsp	r8,sp[0x18]
8000752e:	41 5a       	lddsp	r10,sp[0x54]
80007530:	2f f8       	sub	r8,-1
80007532:	41 29       	lddsp	r9,sp[0x48]
80007534:	95 08       	st.w	r10[0x0],r8
80007536:	40 8c       	lddsp	r12,sp[0x20]
80007538:	58 09       	cp.w	r9,0
8000753a:	fb f8 10 12 	ld.wne	r8,sp[0x48]
8000753e:	f1 f5 1a 00 	st.wne	r8[0x0],r5
80007542:	2e 6d       	sub	sp,-104
80007544:	d8 32       	popm	r0-r7,pc
80007546:	d7 03       	nop

80007548 <_fflush_r>:
80007548:	d4 21       	pushm	r4-r7,lr
8000754a:	16 97       	mov	r7,r11
8000754c:	18 96       	mov	r6,r12
8000754e:	76 48       	ld.w	r8,r11[0x10]
80007550:	58 08       	cp.w	r8,0
80007552:	c7 c0       	breq	8000764a <_fflush_r+0x102>
80007554:	58 0c       	cp.w	r12,0
80007556:	c0 50       	breq	80007560 <_fflush_r+0x18>
80007558:	78 68       	ld.w	r8,r12[0x18]
8000755a:	58 08       	cp.w	r8,0
8000755c:	c0 21       	brne	80007560 <_fflush_r+0x18>
8000755e:	cd 1c       	rcall	80007700 <__sinit>
80007560:	4b b8       	lddpc	r8,8000764c <_fflush_r+0x104>
80007562:	10 37       	cp.w	r7,r8
80007564:	c0 31       	brne	8000756a <_fflush_r+0x22>
80007566:	6c 07       	ld.w	r7,r6[0x0]
80007568:	c0 a8       	rjmp	8000757c <_fflush_r+0x34>
8000756a:	4b a8       	lddpc	r8,80007650 <_fflush_r+0x108>
8000756c:	10 37       	cp.w	r7,r8
8000756e:	c0 31       	brne	80007574 <_fflush_r+0x2c>
80007570:	6c 17       	ld.w	r7,r6[0x4]
80007572:	c0 58       	rjmp	8000757c <_fflush_r+0x34>
80007574:	4b 88       	lddpc	r8,80007654 <_fflush_r+0x10c>
80007576:	10 37       	cp.w	r7,r8
80007578:	ed f7 00 02 	ld.weq	r7,r6[0x8]
8000757c:	8e 6a       	ld.sh	r10,r7[0xc]
8000757e:	14 98       	mov	r8,r10
80007580:	ed ba 00 03 	bld	r10,0x3
80007584:	c4 20       	breq	80007608 <_fflush_r+0xc0>
80007586:	ab ba       	sbr	r10,0xb
80007588:	ae 6a       	st.h	r7[0xc],r10
8000758a:	6e 18       	ld.w	r8,r7[0x4]
8000758c:	58 08       	cp.w	r8,0
8000758e:	e0 89 00 06 	brgt	8000759a <_fflush_r+0x52>
80007592:	6f 08       	ld.w	r8,r7[0x40]
80007594:	58 08       	cp.w	r8,0
80007596:	e0 8a 00 5a 	brle	8000764a <_fflush_r+0x102>
8000759a:	6e b8       	ld.w	r8,r7[0x2c]
8000759c:	58 08       	cp.w	r8,0
8000759e:	c5 60       	breq	8000764a <_fflush_r+0x102>
800075a0:	e2 1a 10 00 	andl	r10,0x1000,COH
800075a4:	c0 30       	breq	800075aa <_fflush_r+0x62>
800075a6:	6f 55       	ld.w	r5,r7[0x54]
800075a8:	c0 f8       	rjmp	800075c6 <_fflush_r+0x7e>
800075aa:	30 19       	mov	r9,1
800075ac:	6e 8b       	ld.w	r11,r7[0x20]
800075ae:	0c 9c       	mov	r12,r6
800075b0:	5d 18       	icall	r8
800075b2:	18 95       	mov	r5,r12
800075b4:	5b fc       	cp.w	r12,-1
800075b6:	c0 81       	brne	800075c6 <_fflush_r+0x7e>
800075b8:	6c 38       	ld.w	r8,r6[0xc]
800075ba:	59 d8       	cp.w	r8,29
800075bc:	c4 70       	breq	8000764a <_fflush_r+0x102>
800075be:	8e 68       	ld.sh	r8,r7[0xc]
800075c0:	a7 a8       	sbr	r8,0x6
800075c2:	ae 68       	st.h	r7[0xc],r8
800075c4:	d8 22       	popm	r4-r7,pc
800075c6:	8e 68       	ld.sh	r8,r7[0xc]
800075c8:	ed b8 00 02 	bld	r8,0x2
800075cc:	c0 91       	brne	800075de <_fflush_r+0x96>
800075ce:	6e 18       	ld.w	r8,r7[0x4]
800075d0:	10 15       	sub	r5,r8
800075d2:	6e d8       	ld.w	r8,r7[0x34]
800075d4:	58 08       	cp.w	r8,0
800075d6:	ef f8 10 10 	ld.wne	r8,r7[0x40]
800075da:	eb d8 e1 15 	subne	r5,r5,r8
800075de:	6e b8       	ld.w	r8,r7[0x2c]
800075e0:	0c 9c       	mov	r12,r6
800075e2:	30 09       	mov	r9,0
800075e4:	0a 9a       	mov	r10,r5
800075e6:	6e 8b       	ld.w	r11,r7[0x20]
800075e8:	5d 18       	icall	r8
800075ea:	8e 68       	ld.sh	r8,r7[0xc]
800075ec:	0a 3c       	cp.w	r12,r5
800075ee:	c2 61       	brne	8000763a <_fflush_r+0xf2>
800075f0:	ab d8       	cbr	r8,0xb
800075f2:	30 0c       	mov	r12,0
800075f4:	6e 49       	ld.w	r9,r7[0x10]
800075f6:	ae 68       	st.h	r7[0xc],r8
800075f8:	8f 1c       	st.w	r7[0x4],r12
800075fa:	8f 09       	st.w	r7[0x0],r9
800075fc:	ed b8 00 0c 	bld	r8,0xc
80007600:	c2 51       	brne	8000764a <_fflush_r+0x102>
80007602:	ef 45 00 54 	st.w	r7[84],r5
80007606:	d8 22       	popm	r4-r7,pc
80007608:	6e 45       	ld.w	r5,r7[0x10]
8000760a:	58 05       	cp.w	r5,0
8000760c:	c1 f0       	breq	8000764a <_fflush_r+0x102>
8000760e:	6e 04       	ld.w	r4,r7[0x0]
80007610:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80007614:	8f 05       	st.w	r7[0x0],r5
80007616:	f9 b8 01 00 	movne	r8,0
8000761a:	ef f8 00 05 	ld.weq	r8,r7[0x14]
8000761e:	0a 14       	sub	r4,r5
80007620:	8f 28       	st.w	r7[0x8],r8
80007622:	c1 18       	rjmp	80007644 <_fflush_r+0xfc>
80007624:	08 99       	mov	r9,r4
80007626:	0a 9a       	mov	r10,r5
80007628:	6e a8       	ld.w	r8,r7[0x28]
8000762a:	6e 8b       	ld.w	r11,r7[0x20]
8000762c:	0c 9c       	mov	r12,r6
8000762e:	5d 18       	icall	r8
80007630:	18 14       	sub	r4,r12
80007632:	58 0c       	cp.w	r12,0
80007634:	e0 89 00 07 	brgt	80007642 <_fflush_r+0xfa>
80007638:	8e 68       	ld.sh	r8,r7[0xc]
8000763a:	a7 a8       	sbr	r8,0x6
8000763c:	3f fc       	mov	r12,-1
8000763e:	ae 68       	st.h	r7[0xc],r8
80007640:	d8 22       	popm	r4-r7,pc
80007642:	18 05       	add	r5,r12
80007644:	58 04       	cp.w	r4,0
80007646:	fe 99 ff ef 	brgt	80007624 <_fflush_r+0xdc>
8000764a:	d8 2a       	popm	r4-r7,pc,r12=0
8000764c:	80 07       	ld.sh	r7,r0[0x0]
8000764e:	b2 3c       	st.h	r9[0x6],r12
80007650:	80 07       	ld.sh	r7,r0[0x0]
80007652:	b2 5c       	st.h	r9[0xa],r12
80007654:	80 07       	ld.sh	r7,r0[0x0]
80007656:	b2 7c       	st.h	r9[0xe],r12

80007658 <__sfp_lock_acquire>:
80007658:	5e fc       	retal	r12

8000765a <__sfp_lock_release>:
8000765a:	5e fc       	retal	r12

8000765c <_cleanup_r>:
8000765c:	d4 01       	pushm	lr
8000765e:	fe cb e8 5e 	sub	r11,pc,-6050
80007662:	e0 a0 02 ff 	rcall	80007c60 <_fwalk>
80007666:	d8 02       	popm	pc

80007668 <__sfmoreglue>:
80007668:	d4 21       	pushm	r4-r7,lr
8000766a:	16 95       	mov	r5,r11
8000766c:	f6 06 10 5c 	mul	r6,r11,92
80007670:	ec cb ff f4 	sub	r11,r6,-12
80007674:	e0 a0 03 86 	rcall	80007d80 <_malloc_r>
80007678:	18 97       	mov	r7,r12
8000767a:	c0 90       	breq	8000768c <__sfmoreglue+0x24>
8000767c:	99 15       	st.w	r12[0x4],r5
8000767e:	30 0b       	mov	r11,0
80007680:	2f 4c       	sub	r12,-12
80007682:	0c 9a       	mov	r10,r6
80007684:	8f 2c       	st.w	r7[0x8],r12
80007686:	8f 0b       	st.w	r7[0x0],r11
80007688:	e0 a0 05 be 	rcall	80008204 <memset>
8000768c:	0e 9c       	mov	r12,r7
8000768e:	d8 22       	popm	r4-r7,pc

80007690 <__sfp>:
80007690:	d4 21       	pushm	r4-r7,lr
80007692:	49 b8       	lddpc	r8,800076fc <__sfp+0x6c>
80007694:	18 96       	mov	r6,r12
80007696:	70 07       	ld.w	r7,r8[0x0]
80007698:	6e 68       	ld.w	r8,r7[0x18]
8000769a:	58 08       	cp.w	r8,0
8000769c:	c0 31       	brne	800076a2 <__sfp+0x12>
8000769e:	0e 9c       	mov	r12,r7
800076a0:	c3 0c       	rcall	80007700 <__sinit>
800076a2:	ee c7 ff 28 	sub	r7,r7,-216
800076a6:	30 05       	mov	r5,0
800076a8:	6e 2c       	ld.w	r12,r7[0x8]
800076aa:	6e 18       	ld.w	r8,r7[0x4]
800076ac:	c0 68       	rjmp	800076b8 <__sfp+0x28>
800076ae:	98 69       	ld.sh	r9,r12[0xc]
800076b0:	ea 09 19 00 	cp.h	r9,r5
800076b4:	c1 10       	breq	800076d6 <__sfp+0x46>
800076b6:	2a 4c       	sub	r12,-92
800076b8:	20 18       	sub	r8,1
800076ba:	cf a7       	brpl	800076ae <__sfp+0x1e>
800076bc:	6e 08       	ld.w	r8,r7[0x0]
800076be:	58 08       	cp.w	r8,0
800076c0:	c0 61       	brne	800076cc <__sfp+0x3c>
800076c2:	30 4b       	mov	r11,4
800076c4:	0c 9c       	mov	r12,r6
800076c6:	cd 1f       	rcall	80007668 <__sfmoreglue>
800076c8:	8f 0c       	st.w	r7[0x0],r12
800076ca:	c0 30       	breq	800076d0 <__sfp+0x40>
800076cc:	6e 07       	ld.w	r7,r7[0x0]
800076ce:	ce db       	rjmp	800076a8 <__sfp+0x18>
800076d0:	30 c8       	mov	r8,12
800076d2:	8d 38       	st.w	r6[0xc],r8
800076d4:	d8 22       	popm	r4-r7,pc
800076d6:	30 08       	mov	r8,0
800076d8:	f9 48 00 4c 	st.w	r12[76],r8
800076dc:	99 08       	st.w	r12[0x0],r8
800076de:	99 28       	st.w	r12[0x8],r8
800076e0:	99 18       	st.w	r12[0x4],r8
800076e2:	99 48       	st.w	r12[0x10],r8
800076e4:	99 58       	st.w	r12[0x14],r8
800076e6:	99 68       	st.w	r12[0x18],r8
800076e8:	99 d8       	st.w	r12[0x34],r8
800076ea:	99 e8       	st.w	r12[0x38],r8
800076ec:	f9 48 00 48 	st.w	r12[72],r8
800076f0:	3f f8       	mov	r8,-1
800076f2:	b8 78       	st.h	r12[0xe],r8
800076f4:	30 18       	mov	r8,1
800076f6:	b8 68       	st.h	r12[0xc],r8
800076f8:	d8 22       	popm	r4-r7,pc
800076fa:	d7 03       	nop
800076fc:	80 07       	ld.sh	r7,r0[0x0]
800076fe:	b2 a0       	st.b	r9[0x2],r0

80007700 <__sinit>:
80007700:	d4 21       	pushm	r4-r7,lr
80007702:	18 96       	mov	r6,r12
80007704:	78 67       	ld.w	r7,r12[0x18]
80007706:	58 07       	cp.w	r7,0
80007708:	c4 91       	brne	8000779a <__sinit+0x9a>
8000770a:	fe c8 00 ae 	sub	r8,pc,174
8000770e:	30 15       	mov	r5,1
80007710:	99 a8       	st.w	r12[0x28],r8
80007712:	f9 47 00 d8 	st.w	r12[216],r7
80007716:	f9 47 00 dc 	st.w	r12[220],r7
8000771a:	f9 47 00 e0 	st.w	r12[224],r7
8000771e:	99 65       	st.w	r12[0x18],r5
80007720:	cb 8f       	rcall	80007690 <__sfp>
80007722:	8d 0c       	st.w	r6[0x0],r12
80007724:	0c 9c       	mov	r12,r6
80007726:	cb 5f       	rcall	80007690 <__sfp>
80007728:	8d 1c       	st.w	r6[0x4],r12
8000772a:	0c 9c       	mov	r12,r6
8000772c:	cb 2f       	rcall	80007690 <__sfp>
8000772e:	6c 09       	ld.w	r9,r6[0x0]
80007730:	30 48       	mov	r8,4
80007732:	93 07       	st.w	r9[0x0],r7
80007734:	b2 68       	st.h	r9[0xc],r8
80007736:	93 17       	st.w	r9[0x4],r7
80007738:	93 27       	st.w	r9[0x8],r7
8000773a:	6c 18       	ld.w	r8,r6[0x4]
8000773c:	b2 77       	st.h	r9[0xe],r7
8000773e:	93 47       	st.w	r9[0x10],r7
80007740:	93 57       	st.w	r9[0x14],r7
80007742:	93 67       	st.w	r9[0x18],r7
80007744:	93 89       	st.w	r9[0x20],r9
80007746:	91 07       	st.w	r8[0x0],r7
80007748:	91 17       	st.w	r8[0x4],r7
8000774a:	91 27       	st.w	r8[0x8],r7
8000774c:	fe ce eb e0 	sub	lr,pc,-5152
80007750:	fe cb ec 10 	sub	r11,pc,-5104
80007754:	93 9e       	st.w	r9[0x24],lr
80007756:	93 ab       	st.w	r9[0x28],r11
80007758:	fe ca ec 38 	sub	r10,pc,-5064
8000775c:	fe c4 ec 44 	sub	r4,pc,-5052
80007760:	93 ba       	st.w	r9[0x2c],r10
80007762:	93 c4       	st.w	r9[0x30],r4
80007764:	30 99       	mov	r9,9
80007766:	b0 69       	st.h	r8[0xc],r9
80007768:	b0 75       	st.h	r8[0xe],r5
8000776a:	91 c4       	st.w	r8[0x30],r4
8000776c:	91 47       	st.w	r8[0x10],r7
8000776e:	91 57       	st.w	r8[0x14],r7
80007770:	91 67       	st.w	r8[0x18],r7
80007772:	91 88       	st.w	r8[0x20],r8
80007774:	91 9e       	st.w	r8[0x24],lr
80007776:	91 ab       	st.w	r8[0x28],r11
80007778:	91 ba       	st.w	r8[0x2c],r10
8000777a:	8d 2c       	st.w	r6[0x8],r12
8000777c:	31 28       	mov	r8,18
8000777e:	99 07       	st.w	r12[0x0],r7
80007780:	b8 68       	st.h	r12[0xc],r8
80007782:	99 17       	st.w	r12[0x4],r7
80007784:	99 27       	st.w	r12[0x8],r7
80007786:	30 28       	mov	r8,2
80007788:	b8 78       	st.h	r12[0xe],r8
8000778a:	99 c4       	st.w	r12[0x30],r4
8000778c:	99 67       	st.w	r12[0x18],r7
8000778e:	99 9e       	st.w	r12[0x24],lr
80007790:	99 ab       	st.w	r12[0x28],r11
80007792:	99 ba       	st.w	r12[0x2c],r10
80007794:	99 47       	st.w	r12[0x10],r7
80007796:	99 57       	st.w	r12[0x14],r7
80007798:	99 8c       	st.w	r12[0x20],r12
8000779a:	d8 22       	popm	r4-r7,pc

8000779c <_malloc_trim_r>:
8000779c:	d4 21       	pushm	r4-r7,lr
8000779e:	16 95       	mov	r5,r11
800077a0:	18 97       	mov	r7,r12
800077a2:	e0 a0 05 38 	rcall	80008212 <__malloc_lock>
800077a6:	e0 64 01 20 	mov	r4,288
800077aa:	68 28       	ld.w	r8,r4[0x8]
800077ac:	70 16       	ld.w	r6,r8[0x4]
800077ae:	e0 16 ff fc 	andl	r6,0xfffc
800077b2:	ec c8 ff 91 	sub	r8,r6,-111
800077b6:	f0 05 01 05 	sub	r5,r8,r5
800077ba:	e0 15 ff 80 	andl	r5,0xff80
800077be:	ea c5 00 80 	sub	r5,r5,128
800077c2:	e0 45 00 7f 	cp.w	r5,127
800077c6:	e0 8a 00 25 	brle	80007810 <_malloc_trim_r+0x74>
800077ca:	30 0b       	mov	r11,0
800077cc:	0e 9c       	mov	r12,r7
800077ce:	e0 a0 09 95 	rcall	80008af8 <_sbrk_r>
800077d2:	68 28       	ld.w	r8,r4[0x8]
800077d4:	0c 08       	add	r8,r6
800077d6:	10 3c       	cp.w	r12,r8
800077d8:	c1 c1       	brne	80007810 <_malloc_trim_r+0x74>
800077da:	ea 0b 11 00 	rsub	r11,r5,0
800077de:	0e 9c       	mov	r12,r7
800077e0:	e0 a0 09 8c 	rcall	80008af8 <_sbrk_r>
800077e4:	5b fc       	cp.w	r12,-1
800077e6:	c1 91       	brne	80007818 <_malloc_trim_r+0x7c>
800077e8:	30 0b       	mov	r11,0
800077ea:	0e 9c       	mov	r12,r7
800077ec:	e0 a0 09 86 	rcall	80008af8 <_sbrk_r>
800077f0:	68 28       	ld.w	r8,r4[0x8]
800077f2:	f8 08 01 09 	sub	r9,r12,r8
800077f6:	58 f9       	cp.w	r9,15
800077f8:	e0 8a 00 0c 	brle	80007810 <_malloc_trim_r+0x74>
800077fc:	a1 a9       	sbr	r9,0x0
800077fe:	91 19       	st.w	r8[0x4],r9
80007800:	e0 68 05 2c 	mov	r8,1324
80007804:	70 09       	ld.w	r9,r8[0x0]
80007806:	e0 68 06 7c 	mov	r8,1660
8000780a:	f8 09 01 09 	sub	r9,r12,r9
8000780e:	91 09       	st.w	r8[0x0],r9
80007810:	0e 9c       	mov	r12,r7
80007812:	e0 a0 05 01 	rcall	80008214 <__malloc_unlock>
80007816:	d8 2a       	popm	r4-r7,pc,r12=0
80007818:	68 28       	ld.w	r8,r4[0x8]
8000781a:	0a 16       	sub	r6,r5
8000781c:	a1 a6       	sbr	r6,0x0
8000781e:	91 16       	st.w	r8[0x4],r6
80007820:	e0 68 06 7c 	mov	r8,1660
80007824:	70 09       	ld.w	r9,r8[0x0]
80007826:	0a 19       	sub	r9,r5
80007828:	0e 9c       	mov	r12,r7
8000782a:	91 09       	st.w	r8[0x0],r9
8000782c:	e0 a0 04 f4 	rcall	80008214 <__malloc_unlock>
80007830:	da 2a       	popm	r4-r7,pc,r12=1
80007832:	d7 03       	nop

80007834 <_free_r>:
80007834:	d4 21       	pushm	r4-r7,lr
80007836:	16 96       	mov	r6,r11
80007838:	18 97       	mov	r7,r12
8000783a:	58 0b       	cp.w	r11,0
8000783c:	e0 80 00 c0 	breq	800079bc <_free_r+0x188>
80007840:	e0 a0 04 e9 	rcall	80008212 <__malloc_lock>
80007844:	20 86       	sub	r6,8
80007846:	e0 6a 01 20 	mov	r10,288
8000784a:	6c 18       	ld.w	r8,r6[0x4]
8000784c:	74 2e       	ld.w	lr,r10[0x8]
8000784e:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80007852:	a1 c8       	cbr	r8,0x0
80007854:	ec 08 00 09 	add	r9,r6,r8
80007858:	72 1b       	ld.w	r11,r9[0x4]
8000785a:	e0 1b ff fc 	andl	r11,0xfffc
8000785e:	1c 39       	cp.w	r9,lr
80007860:	c1 e1       	brne	8000789c <_free_r+0x68>
80007862:	f6 08 00 08 	add	r8,r11,r8
80007866:	58 0c       	cp.w	r12,0
80007868:	c0 81       	brne	80007878 <_free_r+0x44>
8000786a:	6c 09       	ld.w	r9,r6[0x0]
8000786c:	12 16       	sub	r6,r9
8000786e:	12 08       	add	r8,r9
80007870:	6c 3b       	ld.w	r11,r6[0xc]
80007872:	6c 29       	ld.w	r9,r6[0x8]
80007874:	97 29       	st.w	r11[0x8],r9
80007876:	93 3b       	st.w	r9[0xc],r11
80007878:	10 99       	mov	r9,r8
8000787a:	95 26       	st.w	r10[0x8],r6
8000787c:	a1 a9       	sbr	r9,0x0
8000787e:	8d 19       	st.w	r6[0x4],r9
80007880:	e0 69 05 28 	mov	r9,1320
80007884:	72 09       	ld.w	r9,r9[0x0]
80007886:	12 38       	cp.w	r8,r9
80007888:	c0 63       	brcs	80007894 <_free_r+0x60>
8000788a:	e0 68 06 78 	mov	r8,1656
8000788e:	0e 9c       	mov	r12,r7
80007890:	70 0b       	ld.w	r11,r8[0x0]
80007892:	c8 5f       	rcall	8000779c <_malloc_trim_r>
80007894:	0e 9c       	mov	r12,r7
80007896:	e0 a0 04 bf 	rcall	80008214 <__malloc_unlock>
8000789a:	d8 22       	popm	r4-r7,pc
8000789c:	93 1b       	st.w	r9[0x4],r11
8000789e:	58 0c       	cp.w	r12,0
800078a0:	c0 30       	breq	800078a6 <_free_r+0x72>
800078a2:	30 0c       	mov	r12,0
800078a4:	c1 08       	rjmp	800078c4 <_free_r+0x90>
800078a6:	6c 0e       	ld.w	lr,r6[0x0]
800078a8:	f4 c5 ff f8 	sub	r5,r10,-8
800078ac:	1c 16       	sub	r6,lr
800078ae:	1c 08       	add	r8,lr
800078b0:	6c 2e       	ld.w	lr,r6[0x8]
800078b2:	0a 3e       	cp.w	lr,r5
800078b4:	f9 bc 00 01 	moveq	r12,1
800078b8:	ed f5 10 03 	ld.wne	r5,r6[0xc]
800078bc:	eb fe 1a 02 	st.wne	r5[0x8],lr
800078c0:	fd f5 1a 03 	st.wne	lr[0xc],r5
800078c4:	f2 0b 00 0e 	add	lr,r9,r11
800078c8:	7c 1e       	ld.w	lr,lr[0x4]
800078ca:	ed be 00 00 	bld	lr,0x0
800078ce:	c1 40       	breq	800078f6 <_free_r+0xc2>
800078d0:	16 08       	add	r8,r11
800078d2:	58 0c       	cp.w	r12,0
800078d4:	c0 d1       	brne	800078ee <_free_r+0xba>
800078d6:	e0 6e 01 20 	mov	lr,288
800078da:	72 2b       	ld.w	r11,r9[0x8]
800078dc:	2f 8e       	sub	lr,-8
800078de:	1c 3b       	cp.w	r11,lr
800078e0:	c0 71       	brne	800078ee <_free_r+0xba>
800078e2:	97 36       	st.w	r11[0xc],r6
800078e4:	97 26       	st.w	r11[0x8],r6
800078e6:	8d 2b       	st.w	r6[0x8],r11
800078e8:	8d 3b       	st.w	r6[0xc],r11
800078ea:	30 1c       	mov	r12,1
800078ec:	c0 58       	rjmp	800078f6 <_free_r+0xc2>
800078ee:	72 2b       	ld.w	r11,r9[0x8]
800078f0:	72 39       	ld.w	r9,r9[0xc]
800078f2:	93 2b       	st.w	r9[0x8],r11
800078f4:	97 39       	st.w	r11[0xc],r9
800078f6:	10 99       	mov	r9,r8
800078f8:	ec 08 09 08 	st.w	r6[r8],r8
800078fc:	a1 a9       	sbr	r9,0x0
800078fe:	8d 19       	st.w	r6[0x4],r9
80007900:	58 0c       	cp.w	r12,0
80007902:	c5 a1       	brne	800079b6 <_free_r+0x182>
80007904:	e0 48 01 ff 	cp.w	r8,511
80007908:	e0 8b 00 13 	brhi	8000792e <_free_r+0xfa>
8000790c:	a3 98       	lsr	r8,0x3
8000790e:	f4 08 00 39 	add	r9,r10,r8<<0x3
80007912:	72 2b       	ld.w	r11,r9[0x8]
80007914:	8d 39       	st.w	r6[0xc],r9
80007916:	8d 2b       	st.w	r6[0x8],r11
80007918:	97 36       	st.w	r11[0xc],r6
8000791a:	93 26       	st.w	r9[0x8],r6
8000791c:	a3 48       	asr	r8,0x2
8000791e:	74 19       	ld.w	r9,r10[0x4]
80007920:	30 1b       	mov	r11,1
80007922:	f6 08 09 48 	lsl	r8,r11,r8
80007926:	f3 e8 10 08 	or	r8,r9,r8
8000792a:	95 18       	st.w	r10[0x4],r8
8000792c:	c4 58       	rjmp	800079b6 <_free_r+0x182>
8000792e:	f0 0b 16 09 	lsr	r11,r8,0x9
80007932:	58 4b       	cp.w	r11,4
80007934:	e0 8b 00 06 	brhi	80007940 <_free_r+0x10c>
80007938:	f0 0b 16 06 	lsr	r11,r8,0x6
8000793c:	2c 8b       	sub	r11,-56
8000793e:	c2 08       	rjmp	8000797e <_free_r+0x14a>
80007940:	59 4b       	cp.w	r11,20
80007942:	e0 8b 00 04 	brhi	8000794a <_free_r+0x116>
80007946:	2a 5b       	sub	r11,-91
80007948:	c1 b8       	rjmp	8000797e <_free_r+0x14a>
8000794a:	e0 4b 00 54 	cp.w	r11,84
8000794e:	e0 8b 00 06 	brhi	8000795a <_free_r+0x126>
80007952:	f0 0b 16 0c 	lsr	r11,r8,0xc
80007956:	29 2b       	sub	r11,-110
80007958:	c1 38       	rjmp	8000797e <_free_r+0x14a>
8000795a:	e0 4b 01 54 	cp.w	r11,340
8000795e:	e0 8b 00 06 	brhi	8000796a <_free_r+0x136>
80007962:	f0 0b 16 0f 	lsr	r11,r8,0xf
80007966:	28 9b       	sub	r11,-119
80007968:	c0 b8       	rjmp	8000797e <_free_r+0x14a>
8000796a:	e0 4b 05 54 	cp.w	r11,1364
8000796e:	e0 88 00 05 	brls	80007978 <_free_r+0x144>
80007972:	37 eb       	mov	r11,126
80007974:	c0 58       	rjmp	8000797e <_free_r+0x14a>
80007976:	d7 03       	nop
80007978:	f0 0b 16 12 	lsr	r11,r8,0x12
8000797c:	28 4b       	sub	r11,-124
8000797e:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
80007982:	78 29       	ld.w	r9,r12[0x8]
80007984:	18 39       	cp.w	r9,r12
80007986:	c0 e1       	brne	800079a2 <_free_r+0x16e>
80007988:	74 18       	ld.w	r8,r10[0x4]
8000798a:	a3 4b       	asr	r11,0x2
8000798c:	30 1c       	mov	r12,1
8000798e:	f8 0b 09 4b 	lsl	r11,r12,r11
80007992:	f1 eb 10 0b 	or	r11,r8,r11
80007996:	12 98       	mov	r8,r9
80007998:	95 1b       	st.w	r10[0x4],r11
8000799a:	c0 a8       	rjmp	800079ae <_free_r+0x17a>
8000799c:	72 29       	ld.w	r9,r9[0x8]
8000799e:	18 39       	cp.w	r9,r12
800079a0:	c0 60       	breq	800079ac <_free_r+0x178>
800079a2:	72 1a       	ld.w	r10,r9[0x4]
800079a4:	e0 1a ff fc 	andl	r10,0xfffc
800079a8:	14 38       	cp.w	r8,r10
800079aa:	cf 93       	brcs	8000799c <_free_r+0x168>
800079ac:	72 38       	ld.w	r8,r9[0xc]
800079ae:	8d 38       	st.w	r6[0xc],r8
800079b0:	8d 29       	st.w	r6[0x8],r9
800079b2:	93 36       	st.w	r9[0xc],r6
800079b4:	91 26       	st.w	r8[0x8],r6
800079b6:	0e 9c       	mov	r12,r7
800079b8:	e0 a0 04 2e 	rcall	80008214 <__malloc_unlock>
800079bc:	d8 22       	popm	r4-r7,pc
800079be:	d7 03       	nop

800079c0 <__sfvwrite_r>:
800079c0:	d4 31       	pushm	r0-r7,lr
800079c2:	20 3d       	sub	sp,12
800079c4:	14 94       	mov	r4,r10
800079c6:	18 95       	mov	r5,r12
800079c8:	16 97       	mov	r7,r11
800079ca:	74 28       	ld.w	r8,r10[0x8]
800079cc:	58 08       	cp.w	r8,0
800079ce:	e0 80 01 45 	breq	80007c58 <__sfvwrite_r+0x298>
800079d2:	96 68       	ld.sh	r8,r11[0xc]
800079d4:	ed b8 00 03 	bld	r8,0x3
800079d8:	c0 41       	brne	800079e0 <__sfvwrite_r+0x20>
800079da:	76 48       	ld.w	r8,r11[0x10]
800079dc:	58 08       	cp.w	r8,0
800079de:	c0 c1       	brne	800079f6 <__sfvwrite_r+0x36>
800079e0:	0e 9b       	mov	r11,r7
800079e2:	0a 9c       	mov	r12,r5
800079e4:	fe b0 f6 c2 	rcall	80006768 <__swsetup_r>
800079e8:	c0 70       	breq	800079f6 <__sfvwrite_r+0x36>
800079ea:	8e 68       	ld.sh	r8,r7[0xc]
800079ec:	a7 a8       	sbr	r8,0x6
800079ee:	ae 68       	st.h	r7[0xc],r8
800079f0:	30 98       	mov	r8,9
800079f2:	8b 38       	st.w	r5[0xc],r8
800079f4:	c3 09       	rjmp	80007c54 <__sfvwrite_r+0x294>
800079f6:	8e 63       	ld.sh	r3,r7[0xc]
800079f8:	68 00       	ld.w	r0,r4[0x0]
800079fa:	06 96       	mov	r6,r3
800079fc:	e2 16 00 02 	andl	r6,0x2,COH
80007a00:	c2 10       	breq	80007a42 <__sfvwrite_r+0x82>
80007a02:	30 03       	mov	r3,0
80007a04:	e0 62 04 00 	mov	r2,1024
80007a08:	06 96       	mov	r6,r3
80007a0a:	c0 48       	rjmp	80007a12 <__sfvwrite_r+0x52>
80007a0c:	60 03       	ld.w	r3,r0[0x0]
80007a0e:	60 16       	ld.w	r6,r0[0x4]
80007a10:	2f 80       	sub	r0,-8
80007a12:	58 06       	cp.w	r6,0
80007a14:	cf c0       	breq	80007a0c <__sfvwrite_r+0x4c>
80007a16:	e0 46 04 00 	cp.w	r6,1024
80007a1a:	ec 09 17 80 	movls	r9,r6
80007a1e:	e4 09 17 b0 	movhi	r9,r2
80007a22:	06 9a       	mov	r10,r3
80007a24:	6e a8       	ld.w	r8,r7[0x28]
80007a26:	6e 8b       	ld.w	r11,r7[0x20]
80007a28:	0a 9c       	mov	r12,r5
80007a2a:	5d 18       	icall	r8
80007a2c:	18 16       	sub	r6,r12
80007a2e:	58 0c       	cp.w	r12,0
80007a30:	e0 8a 01 0f 	brle	80007c4e <__sfvwrite_r+0x28e>
80007a34:	68 28       	ld.w	r8,r4[0x8]
80007a36:	18 18       	sub	r8,r12
80007a38:	89 28       	st.w	r4[0x8],r8
80007a3a:	e0 80 01 0f 	breq	80007c58 <__sfvwrite_r+0x298>
80007a3e:	18 03       	add	r3,r12
80007a40:	ce 9b       	rjmp	80007a12 <__sfvwrite_r+0x52>
80007a42:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
80007a46:	c0 70       	breq	80007a54 <__sfvwrite_r+0x94>
80007a48:	50 06       	stdsp	sp[0x0],r6
80007a4a:	0c 93       	mov	r3,r6
80007a4c:	0c 91       	mov	r1,r6
80007a4e:	50 15       	stdsp	sp[0x4],r5
80007a50:	08 92       	mov	r2,r4
80007a52:	c9 e8       	rjmp	80007b8e <__sfvwrite_r+0x1ce>
80007a54:	06 96       	mov	r6,r3
80007a56:	08 91       	mov	r1,r4
80007a58:	c0 48       	rjmp	80007a60 <__sfvwrite_r+0xa0>
80007a5a:	60 03       	ld.w	r3,r0[0x0]
80007a5c:	60 16       	ld.w	r6,r0[0x4]
80007a5e:	2f 80       	sub	r0,-8
80007a60:	58 06       	cp.w	r6,0
80007a62:	cf c0       	breq	80007a5a <__sfvwrite_r+0x9a>
80007a64:	8e 68       	ld.sh	r8,r7[0xc]
80007a66:	6e 24       	ld.w	r4,r7[0x8]
80007a68:	10 99       	mov	r9,r8
80007a6a:	e2 19 02 00 	andl	r9,0x200,COH
80007a6e:	c5 50       	breq	80007b18 <__sfvwrite_r+0x158>
80007a70:	08 36       	cp.w	r6,r4
80007a72:	c4 33       	brcs	80007af8 <__sfvwrite_r+0x138>
80007a74:	10 99       	mov	r9,r8
80007a76:	e2 19 04 80 	andl	r9,0x480,COH
80007a7a:	c3 f0       	breq	80007af8 <__sfvwrite_r+0x138>
80007a7c:	6e 4b       	ld.w	r11,r7[0x10]
80007a7e:	6e 09       	ld.w	r9,r7[0x0]
80007a80:	16 19       	sub	r9,r11
80007a82:	50 09       	stdsp	sp[0x0],r9
80007a84:	6e 59       	ld.w	r9,r7[0x14]
80007a86:	10 9c       	mov	r12,r8
80007a88:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80007a8c:	30 28       	mov	r8,2
80007a8e:	f4 08 0c 08 	divs	r8,r10,r8
80007a92:	fa e9 00 04 	st.d	sp[4],r8
80007a96:	10 94       	mov	r4,r8
80007a98:	40 09       	lddsp	r9,sp[0x0]
80007a9a:	e2 1c 04 00 	andl	r12,0x400,COH
80007a9e:	2f f9       	sub	r9,-1
80007aa0:	0c 09       	add	r9,r6
80007aa2:	12 38       	cp.w	r8,r9
80007aa4:	f2 04 17 30 	movlo	r4,r9
80007aa8:	58 0c       	cp.w	r12,0
80007aaa:	c1 00       	breq	80007aca <__sfvwrite_r+0x10a>
80007aac:	08 9b       	mov	r11,r4
80007aae:	0a 9c       	mov	r12,r5
80007ab0:	c6 8d       	rcall	80007d80 <_malloc_r>
80007ab2:	18 92       	mov	r2,r12
80007ab4:	c1 40       	breq	80007adc <__sfvwrite_r+0x11c>
80007ab6:	40 0a       	lddsp	r10,sp[0x0]
80007ab8:	6e 4b       	ld.w	r11,r7[0x10]
80007aba:	fe b0 e4 63 	rcall	80004380 <memcpy>
80007abe:	8e 68       	ld.sh	r8,r7[0xc]
80007ac0:	e0 18 fb 7f 	andl	r8,0xfb7f
80007ac4:	a7 b8       	sbr	r8,0x7
80007ac6:	ae 68       	st.h	r7[0xc],r8
80007ac8:	c0 d8       	rjmp	80007ae2 <__sfvwrite_r+0x122>
80007aca:	08 9a       	mov	r10,r4
80007acc:	0a 9c       	mov	r12,r5
80007ace:	e0 a0 06 91 	rcall	800087f0 <_realloc_r>
80007ad2:	18 92       	mov	r2,r12
80007ad4:	c0 71       	brne	80007ae2 <__sfvwrite_r+0x122>
80007ad6:	6e 4b       	ld.w	r11,r7[0x10]
80007ad8:	0a 9c       	mov	r12,r5
80007ada:	ca de       	rcall	80007834 <_free_r>
80007adc:	30 c8       	mov	r8,12
80007ade:	8b 38       	st.w	r5[0xc],r8
80007ae0:	cb 78       	rjmp	80007c4e <__sfvwrite_r+0x28e>
80007ae2:	40 0a       	lddsp	r10,sp[0x0]
80007ae4:	40 09       	lddsp	r9,sp[0x0]
80007ae6:	e8 0a 01 0a 	sub	r10,r4,r10
80007aea:	e4 09 00 08 	add	r8,r2,r9
80007aee:	8f 54       	st.w	r7[0x14],r4
80007af0:	8f 2a       	st.w	r7[0x8],r10
80007af2:	8f 08       	st.w	r7[0x0],r8
80007af4:	8f 42       	st.w	r7[0x10],r2
80007af6:	0c 94       	mov	r4,r6
80007af8:	08 36       	cp.w	r6,r4
80007afa:	ec 04 17 30 	movlo	r4,r6
80007afe:	06 9b       	mov	r11,r3
80007b00:	08 9a       	mov	r10,r4
80007b02:	6e 0c       	ld.w	r12,r7[0x0]
80007b04:	e0 a0 03 61 	rcall	800081c6 <memmove>
80007b08:	6e 08       	ld.w	r8,r7[0x0]
80007b0a:	08 08       	add	r8,r4
80007b0c:	8f 08       	st.w	r7[0x0],r8
80007b0e:	6e 28       	ld.w	r8,r7[0x8]
80007b10:	08 18       	sub	r8,r4
80007b12:	0c 94       	mov	r4,r6
80007b14:	8f 28       	st.w	r7[0x8],r8
80007b16:	c3 08       	rjmp	80007b76 <__sfvwrite_r+0x1b6>
80007b18:	08 36       	cp.w	r6,r4
80007b1a:	5f ba       	srhi	r10
80007b1c:	6e 0c       	ld.w	r12,r7[0x0]
80007b1e:	6e 48       	ld.w	r8,r7[0x10]
80007b20:	10 3c       	cp.w	r12,r8
80007b22:	5f b8       	srhi	r8
80007b24:	f5 e8 00 08 	and	r8,r10,r8
80007b28:	f2 08 18 00 	cp.b	r8,r9
80007b2c:	c0 e0       	breq	80007b48 <__sfvwrite_r+0x188>
80007b2e:	06 9b       	mov	r11,r3
80007b30:	08 9a       	mov	r10,r4
80007b32:	e0 a0 03 4a 	rcall	800081c6 <memmove>
80007b36:	6e 08       	ld.w	r8,r7[0x0]
80007b38:	08 08       	add	r8,r4
80007b3a:	0e 9b       	mov	r11,r7
80007b3c:	8f 08       	st.w	r7[0x0],r8
80007b3e:	0a 9c       	mov	r12,r5
80007b40:	fe b0 fd 04 	rcall	80007548 <_fflush_r>
80007b44:	c1 90       	breq	80007b76 <__sfvwrite_r+0x1b6>
80007b46:	c8 48       	rjmp	80007c4e <__sfvwrite_r+0x28e>
80007b48:	6e 59       	ld.w	r9,r7[0x14]
80007b4a:	12 36       	cp.w	r6,r9
80007b4c:	c0 a3       	brcs	80007b60 <__sfvwrite_r+0x1a0>
80007b4e:	6e a8       	ld.w	r8,r7[0x28]
80007b50:	06 9a       	mov	r10,r3
80007b52:	6e 8b       	ld.w	r11,r7[0x20]
80007b54:	0a 9c       	mov	r12,r5
80007b56:	5d 18       	icall	r8
80007b58:	18 94       	mov	r4,r12
80007b5a:	e0 89 00 0e 	brgt	80007b76 <__sfvwrite_r+0x1b6>
80007b5e:	c7 88       	rjmp	80007c4e <__sfvwrite_r+0x28e>
80007b60:	0c 9a       	mov	r10,r6
80007b62:	06 9b       	mov	r11,r3
80007b64:	e0 a0 03 31 	rcall	800081c6 <memmove>
80007b68:	6e 08       	ld.w	r8,r7[0x0]
80007b6a:	0c 08       	add	r8,r6
80007b6c:	0c 94       	mov	r4,r6
80007b6e:	8f 08       	st.w	r7[0x0],r8
80007b70:	6e 28       	ld.w	r8,r7[0x8]
80007b72:	0c 18       	sub	r8,r6
80007b74:	8f 28       	st.w	r7[0x8],r8
80007b76:	62 28       	ld.w	r8,r1[0x8]
80007b78:	08 18       	sub	r8,r4
80007b7a:	83 28       	st.w	r1[0x8],r8
80007b7c:	c6 e0       	breq	80007c58 <__sfvwrite_r+0x298>
80007b7e:	08 16       	sub	r6,r4
80007b80:	08 03       	add	r3,r4
80007b82:	c6 fb       	rjmp	80007a60 <__sfvwrite_r+0xa0>
80007b84:	60 03       	ld.w	r3,r0[0x0]
80007b86:	60 11       	ld.w	r1,r0[0x4]
80007b88:	30 08       	mov	r8,0
80007b8a:	2f 80       	sub	r0,-8
80007b8c:	50 08       	stdsp	sp[0x0],r8
80007b8e:	58 01       	cp.w	r1,0
80007b90:	cf a0       	breq	80007b84 <__sfvwrite_r+0x1c4>
80007b92:	40 0a       	lddsp	r10,sp[0x0]
80007b94:	58 0a       	cp.w	r10,0
80007b96:	c1 51       	brne	80007bc0 <__sfvwrite_r+0x200>
80007b98:	e2 c6 ff ff 	sub	r6,r1,-1
80007b9c:	02 9a       	mov	r10,r1
80007b9e:	30 ab       	mov	r11,10
80007ba0:	06 9c       	mov	r12,r3
80007ba2:	e0 a0 03 07 	rcall	800081b0 <memchr>
80007ba6:	f8 c8 ff ff 	sub	r8,r12,-1
80007baa:	58 0c       	cp.w	r12,0
80007bac:	f1 d3 e1 16 	subne	r6,r8,r3
80007bb0:	f9 b9 01 01 	movne	r9,1
80007bb4:	fb f9 1a 00 	st.wne	sp[0x0],r9
80007bb8:	f9 b8 00 01 	moveq	r8,1
80007bbc:	fb f8 0a 00 	st.weq	sp[0x0],r8
80007bc0:	02 36       	cp.w	r6,r1
80007bc2:	ec 04 17 80 	movls	r4,r6
80007bc6:	e2 04 17 b0 	movhi	r4,r1
80007bca:	6e 59       	ld.w	r9,r7[0x14]
80007bcc:	6e 25       	ld.w	r5,r7[0x8]
80007bce:	f2 05 00 05 	add	r5,r9,r5
80007bd2:	0a 34       	cp.w	r4,r5
80007bd4:	5f 9a       	srgt	r10
80007bd6:	6e 0c       	ld.w	r12,r7[0x0]
80007bd8:	6e 48       	ld.w	r8,r7[0x10]
80007bda:	10 3c       	cp.w	r12,r8
80007bdc:	5f b8       	srhi	r8
80007bde:	f5 e8 00 08 	and	r8,r10,r8
80007be2:	30 0a       	mov	r10,0
80007be4:	f4 08 18 00 	cp.b	r8,r10
80007be8:	c0 e0       	breq	80007c04 <__sfvwrite_r+0x244>
80007bea:	06 9b       	mov	r11,r3
80007bec:	0a 9a       	mov	r10,r5
80007bee:	e0 a0 02 ec 	rcall	800081c6 <memmove>
80007bf2:	6e 08       	ld.w	r8,r7[0x0]
80007bf4:	0a 08       	add	r8,r5
80007bf6:	0e 9b       	mov	r11,r7
80007bf8:	8f 08       	st.w	r7[0x0],r8
80007bfa:	40 1c       	lddsp	r12,sp[0x4]
80007bfc:	fe b0 fc a6 	rcall	80007548 <_fflush_r>
80007c00:	c1 80       	breq	80007c30 <__sfvwrite_r+0x270>
80007c02:	c2 68       	rjmp	80007c4e <__sfvwrite_r+0x28e>
80007c04:	12 34       	cp.w	r4,r9
80007c06:	c0 a5       	brlt	80007c1a <__sfvwrite_r+0x25a>
80007c08:	6e a8       	ld.w	r8,r7[0x28]
80007c0a:	06 9a       	mov	r10,r3
80007c0c:	6e 8b       	ld.w	r11,r7[0x20]
80007c0e:	40 1c       	lddsp	r12,sp[0x4]
80007c10:	5d 18       	icall	r8
80007c12:	18 95       	mov	r5,r12
80007c14:	e0 89 00 0e 	brgt	80007c30 <__sfvwrite_r+0x270>
80007c18:	c1 b8       	rjmp	80007c4e <__sfvwrite_r+0x28e>
80007c1a:	08 9a       	mov	r10,r4
80007c1c:	06 9b       	mov	r11,r3
80007c1e:	e0 a0 02 d4 	rcall	800081c6 <memmove>
80007c22:	6e 08       	ld.w	r8,r7[0x0]
80007c24:	08 08       	add	r8,r4
80007c26:	08 95       	mov	r5,r4
80007c28:	8f 08       	st.w	r7[0x0],r8
80007c2a:	6e 28       	ld.w	r8,r7[0x8]
80007c2c:	08 18       	sub	r8,r4
80007c2e:	8f 28       	st.w	r7[0x8],r8
80007c30:	0a 16       	sub	r6,r5
80007c32:	c0 71       	brne	80007c40 <__sfvwrite_r+0x280>
80007c34:	0e 9b       	mov	r11,r7
80007c36:	40 1c       	lddsp	r12,sp[0x4]
80007c38:	fe b0 fc 88 	rcall	80007548 <_fflush_r>
80007c3c:	c0 91       	brne	80007c4e <__sfvwrite_r+0x28e>
80007c3e:	50 06       	stdsp	sp[0x0],r6
80007c40:	64 28       	ld.w	r8,r2[0x8]
80007c42:	0a 18       	sub	r8,r5
80007c44:	85 28       	st.w	r2[0x8],r8
80007c46:	c0 90       	breq	80007c58 <__sfvwrite_r+0x298>
80007c48:	0a 11       	sub	r1,r5
80007c4a:	0a 03       	add	r3,r5
80007c4c:	ca 1b       	rjmp	80007b8e <__sfvwrite_r+0x1ce>
80007c4e:	8e 68       	ld.sh	r8,r7[0xc]
80007c50:	a7 a8       	sbr	r8,0x6
80007c52:	ae 68       	st.h	r7[0xc],r8
80007c54:	3f fc       	mov	r12,-1
80007c56:	c0 28       	rjmp	80007c5a <__sfvwrite_r+0x29a>
80007c58:	30 0c       	mov	r12,0
80007c5a:	2f dd       	sub	sp,-12
80007c5c:	d8 32       	popm	r0-r7,pc
80007c5e:	d7 03       	nop

80007c60 <_fwalk>:
80007c60:	d4 31       	pushm	r0-r7,lr
80007c62:	30 05       	mov	r5,0
80007c64:	16 91       	mov	r1,r11
80007c66:	f8 c7 ff 28 	sub	r7,r12,-216
80007c6a:	0a 92       	mov	r2,r5
80007c6c:	fe b0 fc f6 	rcall	80007658 <__sfp_lock_acquire>
80007c70:	3f f3       	mov	r3,-1
80007c72:	c1 68       	rjmp	80007c9e <_fwalk+0x3e>
80007c74:	6e 26       	ld.w	r6,r7[0x8]
80007c76:	6e 14       	ld.w	r4,r7[0x4]
80007c78:	2f 46       	sub	r6,-12
80007c7a:	c0 c8       	rjmp	80007c92 <_fwalk+0x32>
80007c7c:	8c 08       	ld.sh	r8,r6[0x0]
80007c7e:	e4 08 19 00 	cp.h	r8,r2
80007c82:	c0 70       	breq	80007c90 <_fwalk+0x30>
80007c84:	8c 18       	ld.sh	r8,r6[0x2]
80007c86:	e6 08 19 00 	cp.h	r8,r3
80007c8a:	c0 30       	breq	80007c90 <_fwalk+0x30>
80007c8c:	5d 11       	icall	r1
80007c8e:	18 45       	or	r5,r12
80007c90:	2a 46       	sub	r6,-92
80007c92:	20 14       	sub	r4,1
80007c94:	ec cc 00 0c 	sub	r12,r6,12
80007c98:	58 04       	cp.w	r4,0
80007c9a:	cf 14       	brge	80007c7c <_fwalk+0x1c>
80007c9c:	6e 07       	ld.w	r7,r7[0x0]
80007c9e:	58 07       	cp.w	r7,0
80007ca0:	ce a1       	brne	80007c74 <_fwalk+0x14>
80007ca2:	fe b0 fc dc 	rcall	8000765a <__sfp_lock_release>
80007ca6:	0a 9c       	mov	r12,r5
80007ca8:	d8 32       	popm	r0-r7,pc
80007caa:	d7 03       	nop

80007cac <_localeconv_r>:
80007cac:	48 1c       	lddpc	r12,80007cb0 <_localeconv_r+0x4>
80007cae:	5e fc       	retal	r12
80007cb0:	80 07       	ld.sh	r7,r0[0x0]
80007cb2:	b2 a4       	st.b	r9[0x2],r4

80007cb4 <__smakebuf_r>:
80007cb4:	d4 21       	pushm	r4-r7,lr
80007cb6:	20 fd       	sub	sp,60
80007cb8:	96 68       	ld.sh	r8,r11[0xc]
80007cba:	16 97       	mov	r7,r11
80007cbc:	18 96       	mov	r6,r12
80007cbe:	e2 18 00 02 	andl	r8,0x2,COH
80007cc2:	c3 c1       	brne	80007d3a <__smakebuf_r+0x86>
80007cc4:	96 7b       	ld.sh	r11,r11[0xe]
80007cc6:	f0 0b 19 00 	cp.h	r11,r8
80007cca:	c0 55       	brlt	80007cd4 <__smakebuf_r+0x20>
80007ccc:	1a 9a       	mov	r10,sp
80007cce:	e0 a0 08 a1 	rcall	80008e10 <_fstat_r>
80007cd2:	c0 f4       	brge	80007cf0 <__smakebuf_r+0x3c>
80007cd4:	8e 65       	ld.sh	r5,r7[0xc]
80007cd6:	0a 98       	mov	r8,r5
80007cd8:	ab b8       	sbr	r8,0xb
80007cda:	e2 15 00 80 	andl	r5,0x80,COH
80007cde:	ae 68       	st.h	r7[0xc],r8
80007ce0:	30 04       	mov	r4,0
80007ce2:	e0 68 04 00 	mov	r8,1024
80007ce6:	f9 b5 01 40 	movne	r5,64
80007cea:	f0 05 17 00 	moveq	r5,r8
80007cee:	c1 c8       	rjmp	80007d26 <__smakebuf_r+0x72>
80007cf0:	40 18       	lddsp	r8,sp[0x4]
80007cf2:	e2 18 f0 00 	andl	r8,0xf000,COH
80007cf6:	e0 48 20 00 	cp.w	r8,8192
80007cfa:	5f 04       	sreq	r4
80007cfc:	e0 48 80 00 	cp.w	r8,32768
80007d00:	c0 e1       	brne	80007d1c <__smakebuf_r+0x68>
80007d02:	6e b9       	ld.w	r9,r7[0x2c]
80007d04:	fe c8 f1 e4 	sub	r8,pc,-3612
80007d08:	10 39       	cp.w	r9,r8
80007d0a:	c0 91       	brne	80007d1c <__smakebuf_r+0x68>
80007d0c:	8e 68       	ld.sh	r8,r7[0xc]
80007d0e:	e0 65 04 00 	mov	r5,1024
80007d12:	ab a8       	sbr	r8,0xa
80007d14:	ef 45 00 50 	st.w	r7[80],r5
80007d18:	ae 68       	st.h	r7[0xc],r8
80007d1a:	c0 68       	rjmp	80007d26 <__smakebuf_r+0x72>
80007d1c:	8e 68       	ld.sh	r8,r7[0xc]
80007d1e:	e0 65 04 00 	mov	r5,1024
80007d22:	ab b8       	sbr	r8,0xb
80007d24:	ae 68       	st.h	r7[0xc],r8
80007d26:	0a 9b       	mov	r11,r5
80007d28:	0c 9c       	mov	r12,r6
80007d2a:	c2 bc       	rcall	80007d80 <_malloc_r>
80007d2c:	8e 68       	ld.sh	r8,r7[0xc]
80007d2e:	c0 d1       	brne	80007d48 <__smakebuf_r+0x94>
80007d30:	ed b8 00 09 	bld	r8,0x9
80007d34:	c1 b0       	breq	80007d6a <__smakebuf_r+0xb6>
80007d36:	a1 b8       	sbr	r8,0x1
80007d38:	ae 68       	st.h	r7[0xc],r8
80007d3a:	ee c8 ff b9 	sub	r8,r7,-71
80007d3e:	8f 48       	st.w	r7[0x10],r8
80007d40:	8f 08       	st.w	r7[0x0],r8
80007d42:	30 18       	mov	r8,1
80007d44:	8f 58       	st.w	r7[0x14],r8
80007d46:	c1 28       	rjmp	80007d6a <__smakebuf_r+0xb6>
80007d48:	a7 b8       	sbr	r8,0x7
80007d4a:	8f 4c       	st.w	r7[0x10],r12
80007d4c:	ae 68       	st.h	r7[0xc],r8
80007d4e:	8f 55       	st.w	r7[0x14],r5
80007d50:	fe c8 06 f4 	sub	r8,pc,1780
80007d54:	8f 0c       	st.w	r7[0x0],r12
80007d56:	8d a8       	st.w	r6[0x28],r8
80007d58:	58 04       	cp.w	r4,0
80007d5a:	c0 80       	breq	80007d6a <__smakebuf_r+0xb6>
80007d5c:	8e 7c       	ld.sh	r12,r7[0xe]
80007d5e:	e0 a0 07 49 	rcall	80008bf0 <isatty>
80007d62:	c0 40       	breq	80007d6a <__smakebuf_r+0xb6>
80007d64:	8e 68       	ld.sh	r8,r7[0xc]
80007d66:	a1 a8       	sbr	r8,0x0
80007d68:	ae 68       	st.h	r7[0xc],r8
80007d6a:	2f 1d       	sub	sp,-60
80007d6c:	d8 22       	popm	r4-r7,pc
80007d6e:	d7 03       	nop

80007d70 <malloc>:
80007d70:	d4 01       	pushm	lr
80007d72:	e0 68 01 1c 	mov	r8,284
80007d76:	18 9b       	mov	r11,r12
80007d78:	70 0c       	ld.w	r12,r8[0x0]
80007d7a:	c0 3c       	rcall	80007d80 <_malloc_r>
80007d7c:	d8 02       	popm	pc
80007d7e:	d7 03       	nop

80007d80 <_malloc_r>:
80007d80:	d4 31       	pushm	r0-r7,lr
80007d82:	f6 c8 ff f5 	sub	r8,r11,-11
80007d86:	18 95       	mov	r5,r12
80007d88:	10 97       	mov	r7,r8
80007d8a:	e0 17 ff f8 	andl	r7,0xfff8
80007d8e:	59 68       	cp.w	r8,22
80007d90:	f9 b7 08 10 	movls	r7,16
80007d94:	16 37       	cp.w	r7,r11
80007d96:	5f 38       	srlo	r8
80007d98:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80007d9c:	c0 50       	breq	80007da6 <_malloc_r+0x26>
80007d9e:	30 c8       	mov	r8,12
80007da0:	99 38       	st.w	r12[0xc],r8
80007da2:	e0 8f 01 f7 	bral	80008190 <_malloc_r+0x410>
80007da6:	e0 a0 02 36 	rcall	80008212 <__malloc_lock>
80007daa:	e0 47 01 f7 	cp.w	r7,503
80007dae:	e0 8b 00 1d 	brhi	80007de8 <_malloc_r+0x68>
80007db2:	ee 03 16 03 	lsr	r3,r7,0x3
80007db6:	e0 68 01 20 	mov	r8,288
80007dba:	f0 03 00 38 	add	r8,r8,r3<<0x3
80007dbe:	70 36       	ld.w	r6,r8[0xc]
80007dc0:	10 36       	cp.w	r6,r8
80007dc2:	c0 61       	brne	80007dce <_malloc_r+0x4e>
80007dc4:	ec c8 ff f8 	sub	r8,r6,-8
80007dc8:	70 36       	ld.w	r6,r8[0xc]
80007dca:	10 36       	cp.w	r6,r8
80007dcc:	c0 c0       	breq	80007de4 <_malloc_r+0x64>
80007dce:	6c 18       	ld.w	r8,r6[0x4]
80007dd0:	e0 18 ff fc 	andl	r8,0xfffc
80007dd4:	6c 3a       	ld.w	r10,r6[0xc]
80007dd6:	ec 08 00 09 	add	r9,r6,r8
80007dda:	0a 9c       	mov	r12,r5
80007ddc:	6c 28       	ld.w	r8,r6[0x8]
80007dde:	95 28       	st.w	r10[0x8],r8
80007de0:	91 3a       	st.w	r8[0xc],r10
80007de2:	c4 78       	rjmp	80007e70 <_malloc_r+0xf0>
80007de4:	2f e3       	sub	r3,-2
80007de6:	c4 d8       	rjmp	80007e80 <_malloc_r+0x100>
80007de8:	ee 03 16 09 	lsr	r3,r7,0x9
80007dec:	c0 41       	brne	80007df4 <_malloc_r+0x74>
80007dee:	ee 03 16 03 	lsr	r3,r7,0x3
80007df2:	c2 68       	rjmp	80007e3e <_malloc_r+0xbe>
80007df4:	58 43       	cp.w	r3,4
80007df6:	e0 8b 00 06 	brhi	80007e02 <_malloc_r+0x82>
80007dfa:	ee 03 16 06 	lsr	r3,r7,0x6
80007dfe:	2c 83       	sub	r3,-56
80007e00:	c1 f8       	rjmp	80007e3e <_malloc_r+0xbe>
80007e02:	59 43       	cp.w	r3,20
80007e04:	e0 8b 00 04 	brhi	80007e0c <_malloc_r+0x8c>
80007e08:	2a 53       	sub	r3,-91
80007e0a:	c1 a8       	rjmp	80007e3e <_malloc_r+0xbe>
80007e0c:	e0 43 00 54 	cp.w	r3,84
80007e10:	e0 8b 00 06 	brhi	80007e1c <_malloc_r+0x9c>
80007e14:	ee 03 16 0c 	lsr	r3,r7,0xc
80007e18:	29 23       	sub	r3,-110
80007e1a:	c1 28       	rjmp	80007e3e <_malloc_r+0xbe>
80007e1c:	e0 43 01 54 	cp.w	r3,340
80007e20:	e0 8b 00 06 	brhi	80007e2c <_malloc_r+0xac>
80007e24:	ee 03 16 0f 	lsr	r3,r7,0xf
80007e28:	28 93       	sub	r3,-119
80007e2a:	c0 a8       	rjmp	80007e3e <_malloc_r+0xbe>
80007e2c:	e0 43 05 54 	cp.w	r3,1364
80007e30:	e0 88 00 04 	brls	80007e38 <_malloc_r+0xb8>
80007e34:	37 e3       	mov	r3,126
80007e36:	c0 48       	rjmp	80007e3e <_malloc_r+0xbe>
80007e38:	ee 03 16 12 	lsr	r3,r7,0x12
80007e3c:	28 43       	sub	r3,-124
80007e3e:	e0 6a 01 20 	mov	r10,288
80007e42:	f4 03 00 3a 	add	r10,r10,r3<<0x3
80007e46:	74 36       	ld.w	r6,r10[0xc]
80007e48:	c1 98       	rjmp	80007e7a <_malloc_r+0xfa>
80007e4a:	6c 19       	ld.w	r9,r6[0x4]
80007e4c:	e0 19 ff fc 	andl	r9,0xfffc
80007e50:	f2 07 01 0b 	sub	r11,r9,r7
80007e54:	58 fb       	cp.w	r11,15
80007e56:	e0 8a 00 04 	brle	80007e5e <_malloc_r+0xde>
80007e5a:	20 13       	sub	r3,1
80007e5c:	c1 18       	rjmp	80007e7e <_malloc_r+0xfe>
80007e5e:	6c 38       	ld.w	r8,r6[0xc]
80007e60:	58 0b       	cp.w	r11,0
80007e62:	c0 b5       	brlt	80007e78 <_malloc_r+0xf8>
80007e64:	6c 2a       	ld.w	r10,r6[0x8]
80007e66:	ec 09 00 09 	add	r9,r6,r9
80007e6a:	0a 9c       	mov	r12,r5
80007e6c:	91 2a       	st.w	r8[0x8],r10
80007e6e:	95 38       	st.w	r10[0xc],r8
80007e70:	72 18       	ld.w	r8,r9[0x4]
80007e72:	a1 a8       	sbr	r8,0x0
80007e74:	93 18       	st.w	r9[0x4],r8
80007e76:	cb c8       	rjmp	80007fee <_malloc_r+0x26e>
80007e78:	10 96       	mov	r6,r8
80007e7a:	14 36       	cp.w	r6,r10
80007e7c:	ce 71       	brne	80007e4a <_malloc_r+0xca>
80007e7e:	2f f3       	sub	r3,-1
80007e80:	e0 6a 01 20 	mov	r10,288
80007e84:	f4 cc ff f8 	sub	r12,r10,-8
80007e88:	78 26       	ld.w	r6,r12[0x8]
80007e8a:	18 36       	cp.w	r6,r12
80007e8c:	c6 c0       	breq	80007f64 <_malloc_r+0x1e4>
80007e8e:	6c 19       	ld.w	r9,r6[0x4]
80007e90:	e0 19 ff fc 	andl	r9,0xfffc
80007e94:	f2 07 01 08 	sub	r8,r9,r7
80007e98:	58 f8       	cp.w	r8,15
80007e9a:	e0 89 00 8f 	brgt	80007fb8 <_malloc_r+0x238>
80007e9e:	99 3c       	st.w	r12[0xc],r12
80007ea0:	99 2c       	st.w	r12[0x8],r12
80007ea2:	58 08       	cp.w	r8,0
80007ea4:	c0 55       	brlt	80007eae <_malloc_r+0x12e>
80007ea6:	ec 09 00 09 	add	r9,r6,r9
80007eaa:	0a 9c       	mov	r12,r5
80007eac:	ce 2b       	rjmp	80007e70 <_malloc_r+0xf0>
80007eae:	e0 49 01 ff 	cp.w	r9,511
80007eb2:	e0 8b 00 13 	brhi	80007ed8 <_malloc_r+0x158>
80007eb6:	a3 99       	lsr	r9,0x3
80007eb8:	f4 09 00 38 	add	r8,r10,r9<<0x3
80007ebc:	70 2b       	ld.w	r11,r8[0x8]
80007ebe:	8d 38       	st.w	r6[0xc],r8
80007ec0:	8d 2b       	st.w	r6[0x8],r11
80007ec2:	97 36       	st.w	r11[0xc],r6
80007ec4:	91 26       	st.w	r8[0x8],r6
80007ec6:	a3 49       	asr	r9,0x2
80007ec8:	74 18       	ld.w	r8,r10[0x4]
80007eca:	30 1b       	mov	r11,1
80007ecc:	f6 09 09 49 	lsl	r9,r11,r9
80007ed0:	f1 e9 10 09 	or	r9,r8,r9
80007ed4:	95 19       	st.w	r10[0x4],r9
80007ed6:	c4 78       	rjmp	80007f64 <_malloc_r+0x1e4>
80007ed8:	f2 0a 16 09 	lsr	r10,r9,0x9
80007edc:	58 4a       	cp.w	r10,4
80007ede:	e0 8b 00 07 	brhi	80007eec <_malloc_r+0x16c>
80007ee2:	f2 0a 16 06 	lsr	r10,r9,0x6
80007ee6:	2c 8a       	sub	r10,-56
80007ee8:	c2 08       	rjmp	80007f28 <_malloc_r+0x1a8>
80007eea:	d7 03       	nop
80007eec:	59 4a       	cp.w	r10,20
80007eee:	e0 8b 00 04 	brhi	80007ef6 <_malloc_r+0x176>
80007ef2:	2a 5a       	sub	r10,-91
80007ef4:	c1 a8       	rjmp	80007f28 <_malloc_r+0x1a8>
80007ef6:	e0 4a 00 54 	cp.w	r10,84
80007efa:	e0 8b 00 06 	brhi	80007f06 <_malloc_r+0x186>
80007efe:	f2 0a 16 0c 	lsr	r10,r9,0xc
80007f02:	29 2a       	sub	r10,-110
80007f04:	c1 28       	rjmp	80007f28 <_malloc_r+0x1a8>
80007f06:	e0 4a 01 54 	cp.w	r10,340
80007f0a:	e0 8b 00 06 	brhi	80007f16 <_malloc_r+0x196>
80007f0e:	f2 0a 16 0f 	lsr	r10,r9,0xf
80007f12:	28 9a       	sub	r10,-119
80007f14:	c0 a8       	rjmp	80007f28 <_malloc_r+0x1a8>
80007f16:	e0 4a 05 54 	cp.w	r10,1364
80007f1a:	e0 88 00 04 	brls	80007f22 <_malloc_r+0x1a2>
80007f1e:	37 ea       	mov	r10,126
80007f20:	c0 48       	rjmp	80007f28 <_malloc_r+0x1a8>
80007f22:	f2 0a 16 12 	lsr	r10,r9,0x12
80007f26:	28 4a       	sub	r10,-124
80007f28:	e0 6b 01 20 	mov	r11,288
80007f2c:	f6 0a 00 34 	add	r4,r11,r10<<0x3
80007f30:	68 28       	ld.w	r8,r4[0x8]
80007f32:	08 38       	cp.w	r8,r4
80007f34:	c0 e1       	brne	80007f50 <_malloc_r+0x1d0>
80007f36:	76 19       	ld.w	r9,r11[0x4]
80007f38:	a3 4a       	asr	r10,0x2
80007f3a:	30 1e       	mov	lr,1
80007f3c:	fc 0a 09 4a 	lsl	r10,lr,r10
80007f40:	f3 ea 10 0a 	or	r10,r9,r10
80007f44:	10 99       	mov	r9,r8
80007f46:	97 1a       	st.w	r11[0x4],r10
80007f48:	c0 a8       	rjmp	80007f5c <_malloc_r+0x1dc>
80007f4a:	70 28       	ld.w	r8,r8[0x8]
80007f4c:	08 38       	cp.w	r8,r4
80007f4e:	c0 60       	breq	80007f5a <_malloc_r+0x1da>
80007f50:	70 1a       	ld.w	r10,r8[0x4]
80007f52:	e0 1a ff fc 	andl	r10,0xfffc
80007f56:	14 39       	cp.w	r9,r10
80007f58:	cf 93       	brcs	80007f4a <_malloc_r+0x1ca>
80007f5a:	70 39       	ld.w	r9,r8[0xc]
80007f5c:	8d 39       	st.w	r6[0xc],r9
80007f5e:	8d 28       	st.w	r6[0x8],r8
80007f60:	91 36       	st.w	r8[0xc],r6
80007f62:	93 26       	st.w	r9[0x8],r6
80007f64:	e6 08 14 02 	asr	r8,r3,0x2
80007f68:	30 1b       	mov	r11,1
80007f6a:	e0 64 01 20 	mov	r4,288
80007f6e:	f6 08 09 4b 	lsl	r11,r11,r8
80007f72:	68 18       	ld.w	r8,r4[0x4]
80007f74:	10 3b       	cp.w	r11,r8
80007f76:	e0 8b 00 69 	brhi	80008048 <_malloc_r+0x2c8>
80007f7a:	f7 e8 00 09 	and	r9,r11,r8
80007f7e:	c0 b1       	brne	80007f94 <_malloc_r+0x214>
80007f80:	e0 13 ff fc 	andl	r3,0xfffc
80007f84:	a1 7b       	lsl	r11,0x1
80007f86:	2f c3       	sub	r3,-4
80007f88:	c0 38       	rjmp	80007f8e <_malloc_r+0x20e>
80007f8a:	2f c3       	sub	r3,-4
80007f8c:	a1 7b       	lsl	r11,0x1
80007f8e:	f7 e8 00 09 	and	r9,r11,r8
80007f92:	cf c0       	breq	80007f8a <_malloc_r+0x20a>
80007f94:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80007f98:	06 92       	mov	r2,r3
80007f9a:	1c 91       	mov	r1,lr
80007f9c:	62 36       	ld.w	r6,r1[0xc]
80007f9e:	c2 d8       	rjmp	80007ff8 <_malloc_r+0x278>
80007fa0:	6c 1a       	ld.w	r10,r6[0x4]
80007fa2:	e0 1a ff fc 	andl	r10,0xfffc
80007fa6:	f4 07 01 08 	sub	r8,r10,r7
80007faa:	58 f8       	cp.w	r8,15
80007fac:	e0 8a 00 15 	brle	80007fd6 <_malloc_r+0x256>
80007fb0:	6c 3a       	ld.w	r10,r6[0xc]
80007fb2:	6c 29       	ld.w	r9,r6[0x8]
80007fb4:	95 29       	st.w	r10[0x8],r9
80007fb6:	93 3a       	st.w	r9[0xc],r10
80007fb8:	0e 99       	mov	r9,r7
80007fba:	ec 07 00 07 	add	r7,r6,r7
80007fbe:	a1 a9       	sbr	r9,0x0
80007fc0:	99 37       	st.w	r12[0xc],r7
80007fc2:	99 27       	st.w	r12[0x8],r7
80007fc4:	8d 19       	st.w	r6[0x4],r9
80007fc6:	ee 08 09 08 	st.w	r7[r8],r8
80007fca:	8f 2c       	st.w	r7[0x8],r12
80007fcc:	8f 3c       	st.w	r7[0xc],r12
80007fce:	a1 a8       	sbr	r8,0x0
80007fd0:	0a 9c       	mov	r12,r5
80007fd2:	8f 18       	st.w	r7[0x4],r8
80007fd4:	c0 d8       	rjmp	80007fee <_malloc_r+0x26e>
80007fd6:	6c 39       	ld.w	r9,r6[0xc]
80007fd8:	58 08       	cp.w	r8,0
80007fda:	c0 e5       	brlt	80007ff6 <_malloc_r+0x276>
80007fdc:	ec 0a 00 0a 	add	r10,r6,r10
80007fe0:	74 18       	ld.w	r8,r10[0x4]
80007fe2:	a1 a8       	sbr	r8,0x0
80007fe4:	0a 9c       	mov	r12,r5
80007fe6:	95 18       	st.w	r10[0x4],r8
80007fe8:	6c 28       	ld.w	r8,r6[0x8]
80007fea:	93 28       	st.w	r9[0x8],r8
80007fec:	91 39       	st.w	r8[0xc],r9
80007fee:	c1 3d       	rcall	80008214 <__malloc_unlock>
80007ff0:	ec cc ff f8 	sub	r12,r6,-8
80007ff4:	d8 32       	popm	r0-r7,pc
80007ff6:	12 96       	mov	r6,r9
80007ff8:	02 36       	cp.w	r6,r1
80007ffa:	cd 31       	brne	80007fa0 <_malloc_r+0x220>
80007ffc:	2f f2       	sub	r2,-1
80007ffe:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
80008002:	c0 30       	breq	80008008 <_malloc_r+0x288>
80008004:	2f 81       	sub	r1,-8
80008006:	cc bb       	rjmp	80007f9c <_malloc_r+0x21c>
80008008:	1c 98       	mov	r8,lr
8000800a:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000800e:	c0 81       	brne	8000801e <_malloc_r+0x29e>
80008010:	68 19       	ld.w	r9,r4[0x4]
80008012:	f6 08 11 ff 	rsub	r8,r11,-1
80008016:	f3 e8 00 08 	and	r8,r9,r8
8000801a:	89 18       	st.w	r4[0x4],r8
8000801c:	c0 78       	rjmp	8000802a <_malloc_r+0x2aa>
8000801e:	f0 c9 00 08 	sub	r9,r8,8
80008022:	20 13       	sub	r3,1
80008024:	70 08       	ld.w	r8,r8[0x0]
80008026:	12 38       	cp.w	r8,r9
80008028:	cf 10       	breq	8000800a <_malloc_r+0x28a>
8000802a:	a1 7b       	lsl	r11,0x1
8000802c:	68 18       	ld.w	r8,r4[0x4]
8000802e:	10 3b       	cp.w	r11,r8
80008030:	e0 8b 00 0c 	brhi	80008048 <_malloc_r+0x2c8>
80008034:	58 0b       	cp.w	r11,0
80008036:	c0 90       	breq	80008048 <_malloc_r+0x2c8>
80008038:	04 93       	mov	r3,r2
8000803a:	c0 38       	rjmp	80008040 <_malloc_r+0x2c0>
8000803c:	2f c3       	sub	r3,-4
8000803e:	a1 7b       	lsl	r11,0x1
80008040:	f7 e8 00 09 	and	r9,r11,r8
80008044:	ca 81       	brne	80007f94 <_malloc_r+0x214>
80008046:	cf bb       	rjmp	8000803c <_malloc_r+0x2bc>
80008048:	68 23       	ld.w	r3,r4[0x8]
8000804a:	66 12       	ld.w	r2,r3[0x4]
8000804c:	e0 12 ff fc 	andl	r2,0xfffc
80008050:	0e 32       	cp.w	r2,r7
80008052:	5f 39       	srlo	r9
80008054:	e4 07 01 08 	sub	r8,r2,r7
80008058:	58 f8       	cp.w	r8,15
8000805a:	5f aa       	srle	r10
8000805c:	f5 e9 10 09 	or	r9,r10,r9
80008060:	e0 80 00 9a 	breq	80008194 <_malloc_r+0x414>
80008064:	e0 68 06 78 	mov	r8,1656
80008068:	70 01       	ld.w	r1,r8[0x0]
8000806a:	e0 68 05 2c 	mov	r8,1324
8000806e:	2f 01       	sub	r1,-16
80008070:	70 08       	ld.w	r8,r8[0x0]
80008072:	0e 01       	add	r1,r7
80008074:	5b f8       	cp.w	r8,-1
80008076:	c0 40       	breq	8000807e <_malloc_r+0x2fe>
80008078:	28 11       	sub	r1,-127
8000807a:	e0 11 ff 80 	andl	r1,0xff80
8000807e:	02 9b       	mov	r11,r1
80008080:	0a 9c       	mov	r12,r5
80008082:	e0 a0 05 3b 	rcall	80008af8 <_sbrk_r>
80008086:	18 96       	mov	r6,r12
80008088:	5b fc       	cp.w	r12,-1
8000808a:	c7 50       	breq	80008174 <_malloc_r+0x3f4>
8000808c:	e6 02 00 08 	add	r8,r3,r2
80008090:	10 3c       	cp.w	r12,r8
80008092:	c0 32       	brcc	80008098 <_malloc_r+0x318>
80008094:	08 33       	cp.w	r3,r4
80008096:	c6 f1       	brne	80008174 <_malloc_r+0x3f4>
80008098:	e0 6a 06 7c 	mov	r10,1660
8000809c:	74 09       	ld.w	r9,r10[0x0]
8000809e:	e2 09 00 09 	add	r9,r1,r9
800080a2:	95 09       	st.w	r10[0x0],r9
800080a4:	10 36       	cp.w	r6,r8
800080a6:	c0 a1       	brne	800080ba <_malloc_r+0x33a>
800080a8:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
800080ac:	c0 71       	brne	800080ba <_malloc_r+0x33a>
800080ae:	e2 02 00 02 	add	r2,r1,r2
800080b2:	68 28       	ld.w	r8,r4[0x8]
800080b4:	a1 a2       	sbr	r2,0x0
800080b6:	91 12       	st.w	r8[0x4],r2
800080b8:	c4 f8       	rjmp	80008156 <_malloc_r+0x3d6>
800080ba:	e0 6a 05 2c 	mov	r10,1324
800080be:	74 0b       	ld.w	r11,r10[0x0]
800080c0:	5b fb       	cp.w	r11,-1
800080c2:	c0 31       	brne	800080c8 <_malloc_r+0x348>
800080c4:	95 06       	st.w	r10[0x0],r6
800080c6:	c0 78       	rjmp	800080d4 <_malloc_r+0x354>
800080c8:	ec 09 00 09 	add	r9,r6,r9
800080cc:	e0 6a 06 7c 	mov	r10,1660
800080d0:	10 19       	sub	r9,r8
800080d2:	95 09       	st.w	r10[0x0],r9
800080d4:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
800080d8:	f0 09 11 08 	rsub	r9,r8,8
800080dc:	58 08       	cp.w	r8,0
800080de:	f2 08 17 10 	movne	r8,r9
800080e2:	ed d8 e1 06 	addne	r6,r6,r8
800080e6:	28 08       	sub	r8,-128
800080e8:	ec 01 00 01 	add	r1,r6,r1
800080ec:	0a 9c       	mov	r12,r5
800080ee:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
800080f2:	f0 01 01 01 	sub	r1,r8,r1
800080f6:	02 9b       	mov	r11,r1
800080f8:	e0 a0 05 00 	rcall	80008af8 <_sbrk_r>
800080fc:	e0 68 06 7c 	mov	r8,1660
80008100:	5b fc       	cp.w	r12,-1
80008102:	ec 0c 17 00 	moveq	r12,r6
80008106:	f9 b1 00 00 	moveq	r1,0
8000810a:	70 09       	ld.w	r9,r8[0x0]
8000810c:	0c 1c       	sub	r12,r6
8000810e:	89 26       	st.w	r4[0x8],r6
80008110:	02 0c       	add	r12,r1
80008112:	12 01       	add	r1,r9
80008114:	a1 ac       	sbr	r12,0x0
80008116:	91 01       	st.w	r8[0x0],r1
80008118:	8d 1c       	st.w	r6[0x4],r12
8000811a:	08 33       	cp.w	r3,r4
8000811c:	c1 d0       	breq	80008156 <_malloc_r+0x3d6>
8000811e:	58 f2       	cp.w	r2,15
80008120:	e0 8b 00 05 	brhi	8000812a <_malloc_r+0x3aa>
80008124:	30 18       	mov	r8,1
80008126:	8d 18       	st.w	r6[0x4],r8
80008128:	c2 68       	rjmp	80008174 <_malloc_r+0x3f4>
8000812a:	30 59       	mov	r9,5
8000812c:	20 c2       	sub	r2,12
8000812e:	e0 12 ff f8 	andl	r2,0xfff8
80008132:	e6 02 00 08 	add	r8,r3,r2
80008136:	91 29       	st.w	r8[0x8],r9
80008138:	91 19       	st.w	r8[0x4],r9
8000813a:	66 18       	ld.w	r8,r3[0x4]
8000813c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008140:	e5 e8 10 08 	or	r8,r2,r8
80008144:	87 18       	st.w	r3[0x4],r8
80008146:	58 f2       	cp.w	r2,15
80008148:	e0 88 00 07 	brls	80008156 <_malloc_r+0x3d6>
8000814c:	e6 cb ff f8 	sub	r11,r3,-8
80008150:	0a 9c       	mov	r12,r5
80008152:	fe b0 fb 71 	rcall	80007834 <_free_r>
80008156:	e0 69 06 74 	mov	r9,1652
8000815a:	72 0a       	ld.w	r10,r9[0x0]
8000815c:	e0 68 06 7c 	mov	r8,1660
80008160:	70 08       	ld.w	r8,r8[0x0]
80008162:	14 38       	cp.w	r8,r10
80008164:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008168:	e0 69 06 70 	mov	r9,1648
8000816c:	72 0a       	ld.w	r10,r9[0x0]
8000816e:	14 38       	cp.w	r8,r10
80008170:	f3 f8 ba 00 	st.whi	r9[0x0],r8
80008174:	68 28       	ld.w	r8,r4[0x8]
80008176:	70 18       	ld.w	r8,r8[0x4]
80008178:	e0 18 ff fc 	andl	r8,0xfffc
8000817c:	0e 38       	cp.w	r8,r7
8000817e:	5f 39       	srlo	r9
80008180:	0e 18       	sub	r8,r7
80008182:	58 f8       	cp.w	r8,15
80008184:	5f aa       	srle	r10
80008186:	f5 e9 10 09 	or	r9,r10,r9
8000818a:	c0 50       	breq	80008194 <_malloc_r+0x414>
8000818c:	0a 9c       	mov	r12,r5
8000818e:	c4 3c       	rcall	80008214 <__malloc_unlock>
80008190:	d8 3a       	popm	r0-r7,pc,r12=0
80008192:	d7 03       	nop
80008194:	68 26       	ld.w	r6,r4[0x8]
80008196:	a1 a8       	sbr	r8,0x0
80008198:	0e 99       	mov	r9,r7
8000819a:	a1 a9       	sbr	r9,0x0
8000819c:	8d 19       	st.w	r6[0x4],r9
8000819e:	ec 07 00 07 	add	r7,r6,r7
800081a2:	0a 9c       	mov	r12,r5
800081a4:	89 27       	st.w	r4[0x8],r7
800081a6:	8f 18       	st.w	r7[0x4],r8
800081a8:	c3 6c       	rcall	80008214 <__malloc_unlock>
800081aa:	ec cc ff f8 	sub	r12,r6,-8
800081ae:	d8 32       	popm	r0-r7,pc

800081b0 <memchr>:
800081b0:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
800081b4:	c0 68       	rjmp	800081c0 <memchr+0x10>
800081b6:	20 1a       	sub	r10,1
800081b8:	19 88       	ld.ub	r8,r12[0x0]
800081ba:	16 38       	cp.w	r8,r11
800081bc:	5e 0c       	reteq	r12
800081be:	2f fc       	sub	r12,-1
800081c0:	58 0a       	cp.w	r10,0
800081c2:	cf a1       	brne	800081b6 <memchr+0x6>
800081c4:	5e fa       	retal	r10

800081c6 <memmove>:
800081c6:	d4 01       	pushm	lr
800081c8:	18 3b       	cp.w	r11,r12
800081ca:	c1 92       	brcc	800081fc <memmove+0x36>
800081cc:	f6 0a 00 09 	add	r9,r11,r10
800081d0:	12 3c       	cp.w	r12,r9
800081d2:	c1 52       	brcc	800081fc <memmove+0x36>
800081d4:	f8 0a 00 0b 	add	r11,r12,r10
800081d8:	30 08       	mov	r8,0
800081da:	c0 68       	rjmp	800081e6 <memmove+0x20>
800081dc:	f2 08 07 0e 	ld.ub	lr,r9[r8]
800081e0:	20 1a       	sub	r10,1
800081e2:	f6 08 0b 0e 	st.b	r11[r8],lr
800081e6:	20 18       	sub	r8,1
800081e8:	58 0a       	cp.w	r10,0
800081ea:	cf 91       	brne	800081dc <memmove+0x16>
800081ec:	d8 02       	popm	pc
800081ee:	f6 08 07 09 	ld.ub	r9,r11[r8]
800081f2:	20 1a       	sub	r10,1
800081f4:	f8 08 0b 09 	st.b	r12[r8],r9
800081f8:	2f f8       	sub	r8,-1
800081fa:	c0 28       	rjmp	800081fe <memmove+0x38>
800081fc:	30 08       	mov	r8,0
800081fe:	58 0a       	cp.w	r10,0
80008200:	cf 71       	brne	800081ee <memmove+0x28>
80008202:	d8 02       	popm	pc

80008204 <memset>:
80008204:	18 98       	mov	r8,r12
80008206:	c0 38       	rjmp	8000820c <memset+0x8>
80008208:	10 cb       	st.b	r8++,r11
8000820a:	20 1a       	sub	r10,1
8000820c:	58 0a       	cp.w	r10,0
8000820e:	cf d1       	brne	80008208 <memset+0x4>
80008210:	5e fc       	retal	r12

80008212 <__malloc_lock>:
80008212:	5e fc       	retal	r12

80008214 <__malloc_unlock>:
80008214:	5e fc       	retal	r12

80008216 <__hi0bits>:
80008216:	18 98       	mov	r8,r12
80008218:	e0 1c 00 00 	andl	r12,0x0
8000821c:	f0 09 15 10 	lsl	r9,r8,0x10
80008220:	58 0c       	cp.w	r12,0
80008222:	f2 08 17 00 	moveq	r8,r9
80008226:	f9 bc 00 10 	moveq	r12,16
8000822a:	f9 bc 01 00 	movne	r12,0
8000822e:	10 9a       	mov	r10,r8
80008230:	f0 09 15 08 	lsl	r9,r8,0x8
80008234:	e6 1a ff 00 	andh	r10,0xff00,COH
80008238:	f7 bc 00 f8 	subeq	r12,-8
8000823c:	f2 08 17 00 	moveq	r8,r9
80008240:	10 9a       	mov	r10,r8
80008242:	f0 09 15 04 	lsl	r9,r8,0x4
80008246:	e6 1a f0 00 	andh	r10,0xf000,COH
8000824a:	f7 bc 00 fc 	subeq	r12,-4
8000824e:	f2 08 17 00 	moveq	r8,r9
80008252:	10 9a       	mov	r10,r8
80008254:	f0 09 15 02 	lsl	r9,r8,0x2
80008258:	e6 1a c0 00 	andh	r10,0xc000,COH
8000825c:	f7 bc 00 fe 	subeq	r12,-2
80008260:	f2 08 17 00 	moveq	r8,r9
80008264:	58 08       	cp.w	r8,0
80008266:	5e 5c       	retlt	r12
80008268:	ed b8 00 1e 	bld	r8,0x1e
8000826c:	f9 bc 01 20 	movne	r12,32
80008270:	f7 bc 00 ff 	subeq	r12,-1
80008274:	5e fc       	retal	r12

80008276 <__lo0bits>:
80008276:	18 99       	mov	r9,r12
80008278:	78 08       	ld.w	r8,r12[0x0]
8000827a:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
8000827e:	c1 50       	breq	800082a8 <__lo0bits+0x32>
80008280:	ed b8 00 00 	bld	r8,0x0
80008284:	c0 21       	brne	80008288 <__lo0bits+0x12>
80008286:	5e fd       	retal	0
80008288:	10 9b       	mov	r11,r8
8000828a:	f0 0a 16 01 	lsr	r10,r8,0x1
8000828e:	e2 1b 00 02 	andl	r11,0x2,COH
80008292:	a3 88       	lsr	r8,0x2
80008294:	58 0b       	cp.w	r11,0
80008296:	f3 fa 1a 00 	st.wne	r9[0x0],r10
8000829a:	f9 bc 01 01 	movne	r12,1
8000829e:	f3 f8 0a 00 	st.weq	r9[0x0],r8
800082a2:	f9 bc 00 02 	moveq	r12,2
800082a6:	5e fc       	retal	r12
800082a8:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
800082ac:	f0 0b 16 10 	lsr	r11,r8,0x10
800082b0:	58 0a       	cp.w	r10,0
800082b2:	f6 08 17 00 	moveq	r8,r11
800082b6:	f9 bc 00 10 	moveq	r12,16
800082ba:	f7 d8 c0 08 	bfextu	r11,r8,0x0,0x8
800082be:	f0 0a 16 08 	lsr	r10,r8,0x8
800082c2:	58 0b       	cp.w	r11,0
800082c4:	f7 bc 00 f8 	subeq	r12,-8
800082c8:	f4 08 17 00 	moveq	r8,r10
800082cc:	f7 d8 c0 04 	bfextu	r11,r8,0x0,0x4
800082d0:	f0 0a 16 04 	lsr	r10,r8,0x4
800082d4:	58 0b       	cp.w	r11,0
800082d6:	f7 bc 00 fc 	subeq	r12,-4
800082da:	f4 08 17 00 	moveq	r8,r10
800082de:	f7 d8 c0 02 	bfextu	r11,r8,0x0,0x2
800082e2:	f0 0a 16 02 	lsr	r10,r8,0x2
800082e6:	58 0b       	cp.w	r11,0
800082e8:	f7 bc 00 fe 	subeq	r12,-2
800082ec:	f4 08 17 00 	moveq	r8,r10
800082f0:	ed b8 00 00 	bld	r8,0x0
800082f4:	c0 60       	breq	80008300 <__lo0bits+0x8a>
800082f6:	a1 98       	lsr	r8,0x1
800082f8:	c0 31       	brne	800082fe <__lo0bits+0x88>
800082fa:	32 0c       	mov	r12,32
800082fc:	5e fc       	retal	r12
800082fe:	2f fc       	sub	r12,-1
80008300:	93 08       	st.w	r9[0x0],r8
80008302:	5e fc       	retal	r12

80008304 <__mcmp>:
80008304:	d4 01       	pushm	lr
80008306:	18 98       	mov	r8,r12
80008308:	76 49       	ld.w	r9,r11[0x10]
8000830a:	78 4c       	ld.w	r12,r12[0x10]
8000830c:	12 1c       	sub	r12,r9
8000830e:	c1 31       	brne	80008334 <__mcmp+0x30>
80008310:	2f b9       	sub	r9,-5
80008312:	a3 69       	lsl	r9,0x2
80008314:	12 0b       	add	r11,r9
80008316:	f0 09 00 09 	add	r9,r8,r9
8000831a:	2e c8       	sub	r8,-20
8000831c:	13 4e       	ld.w	lr,--r9
8000831e:	17 4a       	ld.w	r10,--r11
80008320:	14 3e       	cp.w	lr,r10
80008322:	c0 60       	breq	8000832e <__mcmp+0x2a>
80008324:	f9 bc 03 ff 	movlo	r12,-1
80008328:	f9 bc 02 01 	movhs	r12,1
8000832c:	d8 02       	popm	pc
8000832e:	10 39       	cp.w	r9,r8
80008330:	fe 9b ff f6 	brhi	8000831c <__mcmp+0x18>
80008334:	d8 02       	popm	pc
80008336:	d7 03       	nop

80008338 <_Bfree>:
80008338:	d4 21       	pushm	r4-r7,lr
8000833a:	18 97       	mov	r7,r12
8000833c:	16 95       	mov	r5,r11
8000833e:	78 96       	ld.w	r6,r12[0x24]
80008340:	58 06       	cp.w	r6,0
80008342:	c0 91       	brne	80008354 <_Bfree+0x1c>
80008344:	31 0c       	mov	r12,16
80008346:	fe b0 fd 15 	rcall	80007d70 <malloc>
8000834a:	99 36       	st.w	r12[0xc],r6
8000834c:	8f 9c       	st.w	r7[0x24],r12
8000834e:	99 16       	st.w	r12[0x4],r6
80008350:	99 26       	st.w	r12[0x8],r6
80008352:	99 06       	st.w	r12[0x0],r6
80008354:	58 05       	cp.w	r5,0
80008356:	c0 90       	breq	80008368 <_Bfree+0x30>
80008358:	6a 19       	ld.w	r9,r5[0x4]
8000835a:	6e 98       	ld.w	r8,r7[0x24]
8000835c:	70 38       	ld.w	r8,r8[0xc]
8000835e:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80008362:	8b 0a       	st.w	r5[0x0],r10
80008364:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80008368:	d8 22       	popm	r4-r7,pc
8000836a:	d7 03       	nop

8000836c <_Balloc>:
8000836c:	d4 21       	pushm	r4-r7,lr
8000836e:	18 97       	mov	r7,r12
80008370:	16 96       	mov	r6,r11
80008372:	78 95       	ld.w	r5,r12[0x24]
80008374:	58 05       	cp.w	r5,0
80008376:	c0 91       	brne	80008388 <_Balloc+0x1c>
80008378:	31 0c       	mov	r12,16
8000837a:	fe b0 fc fb 	rcall	80007d70 <malloc>
8000837e:	99 35       	st.w	r12[0xc],r5
80008380:	8f 9c       	st.w	r7[0x24],r12
80008382:	99 15       	st.w	r12[0x4],r5
80008384:	99 25       	st.w	r12[0x8],r5
80008386:	99 05       	st.w	r12[0x0],r5
80008388:	6e 95       	ld.w	r5,r7[0x24]
8000838a:	6a 38       	ld.w	r8,r5[0xc]
8000838c:	58 08       	cp.w	r8,0
8000838e:	c0 b1       	brne	800083a4 <_Balloc+0x38>
80008390:	31 0a       	mov	r10,16
80008392:	30 4b       	mov	r11,4
80008394:	0e 9c       	mov	r12,r7
80008396:	e0 a0 04 95 	rcall	80008cc0 <_calloc_r>
8000839a:	8b 3c       	st.w	r5[0xc],r12
8000839c:	6e 98       	ld.w	r8,r7[0x24]
8000839e:	70 3c       	ld.w	r12,r8[0xc]
800083a0:	58 0c       	cp.w	r12,0
800083a2:	c1 b0       	breq	800083d8 <_Balloc+0x6c>
800083a4:	6e 98       	ld.w	r8,r7[0x24]
800083a6:	70 38       	ld.w	r8,r8[0xc]
800083a8:	f0 06 00 28 	add	r8,r8,r6<<0x2
800083ac:	70 0c       	ld.w	r12,r8[0x0]
800083ae:	58 0c       	cp.w	r12,0
800083b0:	c0 40       	breq	800083b8 <_Balloc+0x4c>
800083b2:	78 09       	ld.w	r9,r12[0x0]
800083b4:	91 09       	st.w	r8[0x0],r9
800083b6:	c0 e8       	rjmp	800083d2 <_Balloc+0x66>
800083b8:	0e 9c       	mov	r12,r7
800083ba:	30 17       	mov	r7,1
800083bc:	0e 9b       	mov	r11,r7
800083be:	ee 06 09 47 	lsl	r7,r7,r6
800083c2:	ee ca ff fb 	sub	r10,r7,-5
800083c6:	a3 6a       	lsl	r10,0x2
800083c8:	e0 a0 04 7c 	rcall	80008cc0 <_calloc_r>
800083cc:	c0 60       	breq	800083d8 <_Balloc+0x6c>
800083ce:	99 16       	st.w	r12[0x4],r6
800083d0:	99 27       	st.w	r12[0x8],r7
800083d2:	30 08       	mov	r8,0
800083d4:	99 38       	st.w	r12[0xc],r8
800083d6:	99 48       	st.w	r12[0x10],r8
800083d8:	d8 22       	popm	r4-r7,pc
800083da:	d7 03       	nop

800083dc <__d2b>:
800083dc:	d4 31       	pushm	r0-r7,lr
800083de:	20 2d       	sub	sp,8
800083e0:	16 93       	mov	r3,r11
800083e2:	12 96       	mov	r6,r9
800083e4:	10 95       	mov	r5,r8
800083e6:	14 92       	mov	r2,r10
800083e8:	30 1b       	mov	r11,1
800083ea:	cc 1f       	rcall	8000836c <_Balloc>
800083ec:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
800083f0:	50 09       	stdsp	sp[0x0],r9
800083f2:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
800083f6:	b5 a9       	sbr	r9,0x14
800083f8:	f0 01 16 14 	lsr	r1,r8,0x14
800083fc:	fb f9 1a 00 	st.wne	sp[0x0],r9
80008400:	18 94       	mov	r4,r12
80008402:	58 02       	cp.w	r2,0
80008404:	c1 d0       	breq	8000843e <__d2b+0x62>
80008406:	fa cc ff f8 	sub	r12,sp,-8
8000840a:	18 d2       	st.w	--r12,r2
8000840c:	c3 5f       	rcall	80008276 <__lo0bits>
8000840e:	40 18       	lddsp	r8,sp[0x4]
80008410:	c0 d0       	breq	8000842a <__d2b+0x4e>
80008412:	40 09       	lddsp	r9,sp[0x0]
80008414:	f8 0a 11 20 	rsub	r10,r12,32
80008418:	f2 0a 09 4a 	lsl	r10,r9,r10
8000841c:	f5 e8 10 08 	or	r8,r10,r8
80008420:	89 58       	st.w	r4[0x14],r8
80008422:	f2 0c 0a 49 	lsr	r9,r9,r12
80008426:	50 09       	stdsp	sp[0x0],r9
80008428:	c0 28       	rjmp	8000842c <__d2b+0x50>
8000842a:	89 58       	st.w	r4[0x14],r8
8000842c:	40 08       	lddsp	r8,sp[0x0]
8000842e:	58 08       	cp.w	r8,0
80008430:	f9 b3 01 02 	movne	r3,2
80008434:	f9 b3 00 01 	moveq	r3,1
80008438:	89 68       	st.w	r4[0x18],r8
8000843a:	89 43       	st.w	r4[0x10],r3
8000843c:	c0 88       	rjmp	8000844c <__d2b+0x70>
8000843e:	1a 9c       	mov	r12,sp
80008440:	c1 bf       	rcall	80008276 <__lo0bits>
80008442:	30 13       	mov	r3,1
80008444:	40 08       	lddsp	r8,sp[0x0]
80008446:	2e 0c       	sub	r12,-32
80008448:	89 43       	st.w	r4[0x10],r3
8000844a:	89 58       	st.w	r4[0x14],r8
8000844c:	58 01       	cp.w	r1,0
8000844e:	c0 90       	breq	80008460 <__d2b+0x84>
80008450:	e2 c1 04 33 	sub	r1,r1,1075
80008454:	18 01       	add	r1,r12
80008456:	8d 01       	st.w	r6[0x0],r1
80008458:	f8 0c 11 35 	rsub	r12,r12,53
8000845c:	8b 0c       	st.w	r5[0x0],r12
8000845e:	c0 c8       	rjmp	80008476 <__d2b+0x9a>
80008460:	e6 c8 ff fc 	sub	r8,r3,-4
80008464:	f8 cc 04 32 	sub	r12,r12,1074
80008468:	a5 73       	lsl	r3,0x5
8000846a:	8d 0c       	st.w	r6[0x0],r12
8000846c:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80008470:	cd 3e       	rcall	80008216 <__hi0bits>
80008472:	18 13       	sub	r3,r12
80008474:	8b 03       	st.w	r5[0x0],r3
80008476:	08 9c       	mov	r12,r4
80008478:	2f ed       	sub	sp,-8
8000847a:	d8 32       	popm	r0-r7,pc

8000847c <__mdiff>:
8000847c:	d4 31       	pushm	r0-r7,lr
8000847e:	74 48       	ld.w	r8,r10[0x10]
80008480:	76 45       	ld.w	r5,r11[0x10]
80008482:	16 97       	mov	r7,r11
80008484:	14 96       	mov	r6,r10
80008486:	10 15       	sub	r5,r8
80008488:	c1 31       	brne	800084ae <__mdiff+0x32>
8000848a:	2f b8       	sub	r8,-5
8000848c:	ee ce ff ec 	sub	lr,r7,-20
80008490:	a3 68       	lsl	r8,0x2
80008492:	f4 08 00 0b 	add	r11,r10,r8
80008496:	ee 08 00 08 	add	r8,r7,r8
8000849a:	11 4a       	ld.w	r10,--r8
8000849c:	17 49       	ld.w	r9,--r11
8000849e:	12 3a       	cp.w	r10,r9
800084a0:	c0 30       	breq	800084a6 <__mdiff+0x2a>
800084a2:	c0 e2       	brcc	800084be <__mdiff+0x42>
800084a4:	c0 78       	rjmp	800084b2 <__mdiff+0x36>
800084a6:	1c 38       	cp.w	r8,lr
800084a8:	fe 9b ff f9 	brhi	8000849a <__mdiff+0x1e>
800084ac:	c4 98       	rjmp	8000853e <__mdiff+0xc2>
800084ae:	58 05       	cp.w	r5,0
800084b0:	c0 64       	brge	800084bc <__mdiff+0x40>
800084b2:	0e 98       	mov	r8,r7
800084b4:	30 15       	mov	r5,1
800084b6:	0c 97       	mov	r7,r6
800084b8:	10 96       	mov	r6,r8
800084ba:	c0 28       	rjmp	800084be <__mdiff+0x42>
800084bc:	30 05       	mov	r5,0
800084be:	6e 1b       	ld.w	r11,r7[0x4]
800084c0:	c5 6f       	rcall	8000836c <_Balloc>
800084c2:	6e 49       	ld.w	r9,r7[0x10]
800084c4:	6c 44       	ld.w	r4,r6[0x10]
800084c6:	99 35       	st.w	r12[0xc],r5
800084c8:	2f b4       	sub	r4,-5
800084ca:	f2 c5 ff fb 	sub	r5,r9,-5
800084ce:	ec 04 00 24 	add	r4,r6,r4<<0x2
800084d2:	ee 05 00 25 	add	r5,r7,r5<<0x2
800084d6:	2e c6       	sub	r6,-20
800084d8:	2e c7       	sub	r7,-20
800084da:	f8 c8 ff ec 	sub	r8,r12,-20
800084de:	30 0a       	mov	r10,0
800084e0:	0f 0e       	ld.w	lr,r7++
800084e2:	0d 0b       	ld.w	r11,r6++
800084e4:	fc 02 16 10 	lsr	r2,lr,0x10
800084e8:	f6 03 16 10 	lsr	r3,r11,0x10
800084ec:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
800084f0:	e4 03 01 03 	sub	r3,r2,r3
800084f4:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800084f8:	fc 0b 01 0b 	sub	r11,lr,r11
800084fc:	f6 0a 00 0a 	add	r10,r11,r10
80008500:	b0 1a       	st.h	r8[0x2],r10
80008502:	b1 4a       	asr	r10,0x10
80008504:	e6 0a 00 0a 	add	r10,r3,r10
80008508:	b0 0a       	st.h	r8[0x0],r10
8000850a:	2f c8       	sub	r8,-4
8000850c:	b1 4a       	asr	r10,0x10
8000850e:	08 36       	cp.w	r6,r4
80008510:	ce 83       	brcs	800084e0 <__mdiff+0x64>
80008512:	c0 d8       	rjmp	8000852c <__mdiff+0xb0>
80008514:	0f 0b       	ld.w	r11,r7++
80008516:	f6 0e 16 10 	lsr	lr,r11,0x10
8000851a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
8000851e:	16 0a       	add	r10,r11
80008520:	b0 1a       	st.h	r8[0x2],r10
80008522:	b1 4a       	asr	r10,0x10
80008524:	1c 0a       	add	r10,lr
80008526:	b0 0a       	st.h	r8[0x0],r10
80008528:	2f c8       	sub	r8,-4
8000852a:	b1 4a       	asr	r10,0x10
8000852c:	0a 37       	cp.w	r7,r5
8000852e:	cf 33       	brcs	80008514 <__mdiff+0x98>
80008530:	c0 28       	rjmp	80008534 <__mdiff+0xb8>
80008532:	20 19       	sub	r9,1
80008534:	11 4a       	ld.w	r10,--r8
80008536:	58 0a       	cp.w	r10,0
80008538:	cf d0       	breq	80008532 <__mdiff+0xb6>
8000853a:	99 49       	st.w	r12[0x10],r9
8000853c:	d8 32       	popm	r0-r7,pc
8000853e:	30 0b       	mov	r11,0
80008540:	c1 6f       	rcall	8000836c <_Balloc>
80008542:	30 18       	mov	r8,1
80008544:	99 48       	st.w	r12[0x10],r8
80008546:	30 08       	mov	r8,0
80008548:	99 58       	st.w	r12[0x14],r8
8000854a:	d8 32       	popm	r0-r7,pc

8000854c <__lshift>:
8000854c:	d4 31       	pushm	r0-r7,lr
8000854e:	16 97       	mov	r7,r11
80008550:	76 46       	ld.w	r6,r11[0x10]
80008552:	f4 02 14 05 	asr	r2,r10,0x5
80008556:	2f f6       	sub	r6,-1
80008558:	14 93       	mov	r3,r10
8000855a:	18 94       	mov	r4,r12
8000855c:	04 06       	add	r6,r2
8000855e:	76 1b       	ld.w	r11,r11[0x4]
80008560:	6e 28       	ld.w	r8,r7[0x8]
80008562:	c0 38       	rjmp	80008568 <__lshift+0x1c>
80008564:	2f fb       	sub	r11,-1
80008566:	a1 78       	lsl	r8,0x1
80008568:	10 36       	cp.w	r6,r8
8000856a:	fe 99 ff fd 	brgt	80008564 <__lshift+0x18>
8000856e:	08 9c       	mov	r12,r4
80008570:	cf ee       	rcall	8000836c <_Balloc>
80008572:	30 09       	mov	r9,0
80008574:	18 95       	mov	r5,r12
80008576:	f8 c8 ff ec 	sub	r8,r12,-20
8000857a:	12 9a       	mov	r10,r9
8000857c:	c0 38       	rjmp	80008582 <__lshift+0x36>
8000857e:	10 aa       	st.w	r8++,r10
80008580:	2f f9       	sub	r9,-1
80008582:	04 39       	cp.w	r9,r2
80008584:	cf d5       	brlt	8000857e <__lshift+0x32>
80008586:	6e 4b       	ld.w	r11,r7[0x10]
80008588:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
8000858c:	2f bb       	sub	r11,-5
8000858e:	ee c9 ff ec 	sub	r9,r7,-20
80008592:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80008596:	58 03       	cp.w	r3,0
80008598:	c1 30       	breq	800085be <__lshift+0x72>
8000859a:	e6 0c 11 20 	rsub	r12,r3,32
8000859e:	30 0a       	mov	r10,0
800085a0:	72 02       	ld.w	r2,r9[0x0]
800085a2:	e4 03 09 42 	lsl	r2,r2,r3
800085a6:	04 4a       	or	r10,r2
800085a8:	10 aa       	st.w	r8++,r10
800085aa:	13 0a       	ld.w	r10,r9++
800085ac:	f4 0c 0a 4a 	lsr	r10,r10,r12
800085b0:	16 39       	cp.w	r9,r11
800085b2:	cf 73       	brcs	800085a0 <__lshift+0x54>
800085b4:	91 0a       	st.w	r8[0x0],r10
800085b6:	58 0a       	cp.w	r10,0
800085b8:	c0 70       	breq	800085c6 <__lshift+0x7a>
800085ba:	2f f6       	sub	r6,-1
800085bc:	c0 58       	rjmp	800085c6 <__lshift+0x7a>
800085be:	13 0a       	ld.w	r10,r9++
800085c0:	10 aa       	st.w	r8++,r10
800085c2:	16 39       	cp.w	r9,r11
800085c4:	cf d3       	brcs	800085be <__lshift+0x72>
800085c6:	08 9c       	mov	r12,r4
800085c8:	20 16       	sub	r6,1
800085ca:	0e 9b       	mov	r11,r7
800085cc:	8b 46       	st.w	r5[0x10],r6
800085ce:	cb 5e       	rcall	80008338 <_Bfree>
800085d0:	0a 9c       	mov	r12,r5
800085d2:	d8 32       	popm	r0-r7,pc

800085d4 <__multiply>:
800085d4:	d4 31       	pushm	r0-r7,lr
800085d6:	20 2d       	sub	sp,8
800085d8:	76 49       	ld.w	r9,r11[0x10]
800085da:	74 48       	ld.w	r8,r10[0x10]
800085dc:	16 96       	mov	r6,r11
800085de:	14 95       	mov	r5,r10
800085e0:	10 39       	cp.w	r9,r8
800085e2:	ec 08 17 50 	movlt	r8,r6
800085e6:	ea 06 17 50 	movlt	r6,r5
800085ea:	f0 05 17 50 	movlt	r5,r8
800085ee:	6c 28       	ld.w	r8,r6[0x8]
800085f0:	76 43       	ld.w	r3,r11[0x10]
800085f2:	74 42       	ld.w	r2,r10[0x10]
800085f4:	76 1b       	ld.w	r11,r11[0x4]
800085f6:	e4 03 00 07 	add	r7,r2,r3
800085fa:	10 37       	cp.w	r7,r8
800085fc:	f7 bb 09 ff 	subgt	r11,-1
80008600:	cb 6e       	rcall	8000836c <_Balloc>
80008602:	ee c4 ff fb 	sub	r4,r7,-5
80008606:	f8 c9 ff ec 	sub	r9,r12,-20
8000860a:	f8 04 00 24 	add	r4,r12,r4<<0x2
8000860e:	30 0a       	mov	r10,0
80008610:	12 98       	mov	r8,r9
80008612:	c0 28       	rjmp	80008616 <__multiply+0x42>
80008614:	10 aa       	st.w	r8++,r10
80008616:	08 38       	cp.w	r8,r4
80008618:	cf e3       	brcs	80008614 <__multiply+0x40>
8000861a:	2f b3       	sub	r3,-5
8000861c:	2f b2       	sub	r2,-5
8000861e:	ec 03 00 23 	add	r3,r6,r3<<0x2
80008622:	ea 02 00 22 	add	r2,r5,r2<<0x2
80008626:	ec cb ff ec 	sub	r11,r6,-20
8000862a:	50 12       	stdsp	sp[0x4],r2
8000862c:	ea ca ff ec 	sub	r10,r5,-20
80008630:	c4 48       	rjmp	800086b8 <__multiply+0xe4>
80008632:	94 95       	ld.uh	r5,r10[0x2]
80008634:	58 05       	cp.w	r5,0
80008636:	c2 00       	breq	80008676 <__multiply+0xa2>
80008638:	12 98       	mov	r8,r9
8000863a:	16 96       	mov	r6,r11
8000863c:	30 0e       	mov	lr,0
8000863e:	50 09       	stdsp	sp[0x0],r9
80008640:	0d 02       	ld.w	r2,r6++
80008642:	e4 00 16 10 	lsr	r0,r2,0x10
80008646:	70 01       	ld.w	r1,r8[0x0]
80008648:	70 09       	ld.w	r9,r8[0x0]
8000864a:	b1 81       	lsr	r1,0x10
8000864c:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80008650:	e0 05 03 41 	mac	r1,r0,r5
80008654:	ab 32       	mul	r2,r5
80008656:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
8000865a:	00 02       	add	r2,r0
8000865c:	e4 0e 00 0e 	add	lr,r2,lr
80008660:	b0 1e       	st.h	r8[0x2],lr
80008662:	b1 8e       	lsr	lr,0x10
80008664:	1c 01       	add	r1,lr
80008666:	b0 01       	st.h	r8[0x0],r1
80008668:	e2 0e 16 10 	lsr	lr,r1,0x10
8000866c:	2f c8       	sub	r8,-4
8000866e:	06 36       	cp.w	r6,r3
80008670:	ce 83       	brcs	80008640 <__multiply+0x6c>
80008672:	40 09       	lddsp	r9,sp[0x0]
80008674:	91 0e       	st.w	r8[0x0],lr
80008676:	94 86       	ld.uh	r6,r10[0x0]
80008678:	58 06       	cp.w	r6,0
8000867a:	c1 d0       	breq	800086b4 <__multiply+0xe0>
8000867c:	72 02       	ld.w	r2,r9[0x0]
8000867e:	12 98       	mov	r8,r9
80008680:	16 9e       	mov	lr,r11
80008682:	30 05       	mov	r5,0
80008684:	b0 12       	st.h	r8[0x2],r2
80008686:	1d 01       	ld.w	r1,lr++
80008688:	90 82       	ld.uh	r2,r8[0x0]
8000868a:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
8000868e:	ad 30       	mul	r0,r6
80008690:	e0 02 00 02 	add	r2,r0,r2
80008694:	e4 05 00 05 	add	r5,r2,r5
80008698:	b0 05       	st.h	r8[0x0],r5
8000869a:	b1 85       	lsr	r5,0x10
8000869c:	b1 81       	lsr	r1,0x10
8000869e:	2f c8       	sub	r8,-4
800086a0:	ad 31       	mul	r1,r6
800086a2:	90 92       	ld.uh	r2,r8[0x2]
800086a4:	e2 02 00 02 	add	r2,r1,r2
800086a8:	0a 02       	add	r2,r5
800086aa:	e4 05 16 10 	lsr	r5,r2,0x10
800086ae:	06 3e       	cp.w	lr,r3
800086b0:	ce a3       	brcs	80008684 <__multiply+0xb0>
800086b2:	91 02       	st.w	r8[0x0],r2
800086b4:	2f ca       	sub	r10,-4
800086b6:	2f c9       	sub	r9,-4
800086b8:	40 18       	lddsp	r8,sp[0x4]
800086ba:	10 3a       	cp.w	r10,r8
800086bc:	cb b3       	brcs	80008632 <__multiply+0x5e>
800086be:	c0 28       	rjmp	800086c2 <__multiply+0xee>
800086c0:	20 17       	sub	r7,1
800086c2:	58 07       	cp.w	r7,0
800086c4:	e0 8a 00 05 	brle	800086ce <__multiply+0xfa>
800086c8:	09 48       	ld.w	r8,--r4
800086ca:	58 08       	cp.w	r8,0
800086cc:	cf a0       	breq	800086c0 <__multiply+0xec>
800086ce:	99 47       	st.w	r12[0x10],r7
800086d0:	2f ed       	sub	sp,-8
800086d2:	d8 32       	popm	r0-r7,pc

800086d4 <__i2b>:
800086d4:	d4 21       	pushm	r4-r7,lr
800086d6:	16 97       	mov	r7,r11
800086d8:	30 1b       	mov	r11,1
800086da:	c4 9e       	rcall	8000836c <_Balloc>
800086dc:	30 19       	mov	r9,1
800086de:	99 57       	st.w	r12[0x14],r7
800086e0:	99 49       	st.w	r12[0x10],r9
800086e2:	d8 22       	popm	r4-r7,pc

800086e4 <__multadd>:
800086e4:	d4 31       	pushm	r0-r7,lr
800086e6:	30 08       	mov	r8,0
800086e8:	12 95       	mov	r5,r9
800086ea:	16 97       	mov	r7,r11
800086ec:	18 96       	mov	r6,r12
800086ee:	76 44       	ld.w	r4,r11[0x10]
800086f0:	f6 c9 ff ec 	sub	r9,r11,-20
800086f4:	72 0b       	ld.w	r11,r9[0x0]
800086f6:	f6 0c 16 10 	lsr	r12,r11,0x10
800086fa:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
800086fe:	f4 0c 02 4c 	mul	r12,r10,r12
80008702:	f4 0b 03 45 	mac	r5,r10,r11
80008706:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
8000870a:	b1 85       	lsr	r5,0x10
8000870c:	18 05       	add	r5,r12
8000870e:	ea 0c 15 10 	lsl	r12,r5,0x10
80008712:	f8 0b 00 0b 	add	r11,r12,r11
80008716:	12 ab       	st.w	r9++,r11
80008718:	2f f8       	sub	r8,-1
8000871a:	b1 85       	lsr	r5,0x10
8000871c:	08 38       	cp.w	r8,r4
8000871e:	ce b5       	brlt	800086f4 <__multadd+0x10>
80008720:	58 05       	cp.w	r5,0
80008722:	c1 c0       	breq	8000875a <__multadd+0x76>
80008724:	6e 28       	ld.w	r8,r7[0x8]
80008726:	10 34       	cp.w	r4,r8
80008728:	c1 35       	brlt	8000874e <__multadd+0x6a>
8000872a:	6e 1b       	ld.w	r11,r7[0x4]
8000872c:	0c 9c       	mov	r12,r6
8000872e:	2f fb       	sub	r11,-1
80008730:	c1 ee       	rcall	8000836c <_Balloc>
80008732:	6e 4a       	ld.w	r10,r7[0x10]
80008734:	ee cb ff f4 	sub	r11,r7,-12
80008738:	18 93       	mov	r3,r12
8000873a:	2f ea       	sub	r10,-2
8000873c:	2f 4c       	sub	r12,-12
8000873e:	a3 6a       	lsl	r10,0x2
80008740:	fe b0 de 20 	rcall	80004380 <memcpy>
80008744:	0e 9b       	mov	r11,r7
80008746:	0c 9c       	mov	r12,r6
80008748:	fe b0 fd f8 	rcall	80008338 <_Bfree>
8000874c:	06 97       	mov	r7,r3
8000874e:	e8 c8 ff ff 	sub	r8,r4,-1
80008752:	2f b4       	sub	r4,-5
80008754:	8f 48       	st.w	r7[0x10],r8
80008756:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
8000875a:	0e 9c       	mov	r12,r7
8000875c:	d8 32       	popm	r0-r7,pc
8000875e:	d7 03       	nop

80008760 <__pow5mult>:
80008760:	d4 31       	pushm	r0-r7,lr
80008762:	14 96       	mov	r6,r10
80008764:	18 97       	mov	r7,r12
80008766:	16 94       	mov	r4,r11
80008768:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
8000876c:	c0 80       	breq	8000877c <__pow5mult+0x1c>
8000876e:	20 18       	sub	r8,1
80008770:	49 f9       	lddpc	r9,800087ec <__pow5mult+0x8c>
80008772:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80008776:	30 09       	mov	r9,0
80008778:	cb 6f       	rcall	800086e4 <__multadd>
8000877a:	18 94       	mov	r4,r12
8000877c:	a3 46       	asr	r6,0x2
8000877e:	c3 40       	breq	800087e6 <__pow5mult+0x86>
80008780:	6e 95       	ld.w	r5,r7[0x24]
80008782:	58 05       	cp.w	r5,0
80008784:	c0 91       	brne	80008796 <__pow5mult+0x36>
80008786:	31 0c       	mov	r12,16
80008788:	fe b0 fa f4 	rcall	80007d70 <malloc>
8000878c:	99 35       	st.w	r12[0xc],r5
8000878e:	8f 9c       	st.w	r7[0x24],r12
80008790:	99 15       	st.w	r12[0x4],r5
80008792:	99 25       	st.w	r12[0x8],r5
80008794:	99 05       	st.w	r12[0x0],r5
80008796:	6e 93       	ld.w	r3,r7[0x24]
80008798:	66 25       	ld.w	r5,r3[0x8]
8000879a:	58 05       	cp.w	r5,0
8000879c:	c0 c1       	brne	800087b4 <__pow5mult+0x54>
8000879e:	e0 6b 02 71 	mov	r11,625
800087a2:	0e 9c       	mov	r12,r7
800087a4:	c9 8f       	rcall	800086d4 <__i2b>
800087a6:	87 2c       	st.w	r3[0x8],r12
800087a8:	30 08       	mov	r8,0
800087aa:	18 95       	mov	r5,r12
800087ac:	99 08       	st.w	r12[0x0],r8
800087ae:	c0 38       	rjmp	800087b4 <__pow5mult+0x54>
800087b0:	06 9c       	mov	r12,r3
800087b2:	18 95       	mov	r5,r12
800087b4:	ed b6 00 00 	bld	r6,0x0
800087b8:	c0 b1       	brne	800087ce <__pow5mult+0x6e>
800087ba:	08 9b       	mov	r11,r4
800087bc:	0a 9a       	mov	r10,r5
800087be:	0e 9c       	mov	r12,r7
800087c0:	c0 af       	rcall	800085d4 <__multiply>
800087c2:	08 9b       	mov	r11,r4
800087c4:	18 93       	mov	r3,r12
800087c6:	0e 9c       	mov	r12,r7
800087c8:	06 94       	mov	r4,r3
800087ca:	fe b0 fd b7 	rcall	80008338 <_Bfree>
800087ce:	a1 56       	asr	r6,0x1
800087d0:	c0 b0       	breq	800087e6 <__pow5mult+0x86>
800087d2:	6a 03       	ld.w	r3,r5[0x0]
800087d4:	58 03       	cp.w	r3,0
800087d6:	ce d1       	brne	800087b0 <__pow5mult+0x50>
800087d8:	0a 9a       	mov	r10,r5
800087da:	0a 9b       	mov	r11,r5
800087dc:	0e 9c       	mov	r12,r7
800087de:	cf be       	rcall	800085d4 <__multiply>
800087e0:	8b 0c       	st.w	r5[0x0],r12
800087e2:	99 03       	st.w	r12[0x0],r3
800087e4:	ce 7b       	rjmp	800087b2 <__pow5mult+0x52>
800087e6:	08 9c       	mov	r12,r4
800087e8:	d8 32       	popm	r0-r7,pc
800087ea:	d7 03       	nop
800087ec:	80 07       	ld.sh	r7,r0[0x0]
800087ee:	b2 e4       	st.b	r9[0x6],r4

800087f0 <_realloc_r>:
800087f0:	d4 31       	pushm	r0-r7,lr
800087f2:	20 1d       	sub	sp,4
800087f4:	16 94       	mov	r4,r11
800087f6:	18 92       	mov	r2,r12
800087f8:	14 9b       	mov	r11,r10
800087fa:	58 04       	cp.w	r4,0
800087fc:	c0 51       	brne	80008806 <_realloc_r+0x16>
800087fe:	fe b0 fa c1 	rcall	80007d80 <_malloc_r>
80008802:	18 95       	mov	r5,r12
80008804:	c5 39       	rjmp	80008aaa <_realloc_r+0x2ba>
80008806:	50 0a       	stdsp	sp[0x0],r10
80008808:	fe b0 fd 05 	rcall	80008212 <__malloc_lock>
8000880c:	40 0b       	lddsp	r11,sp[0x0]
8000880e:	f6 c8 ff f5 	sub	r8,r11,-11
80008812:	e8 c1 00 08 	sub	r1,r4,8
80008816:	10 96       	mov	r6,r8
80008818:	62 1c       	ld.w	r12,r1[0x4]
8000881a:	e0 16 ff f8 	andl	r6,0xfff8
8000881e:	59 68       	cp.w	r8,22
80008820:	f9 b6 08 10 	movls	r6,16
80008824:	16 36       	cp.w	r6,r11
80008826:	5f 38       	srlo	r8
80008828:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
8000882c:	c0 50       	breq	80008836 <_realloc_r+0x46>
8000882e:	30 c8       	mov	r8,12
80008830:	30 05       	mov	r5,0
80008832:	85 38       	st.w	r2[0xc],r8
80008834:	c3 b9       	rjmp	80008aaa <_realloc_r+0x2ba>
80008836:	18 90       	mov	r0,r12
80008838:	e0 10 ff fc 	andl	r0,0xfffc
8000883c:	0c 30       	cp.w	r0,r6
8000883e:	e0 84 01 0b 	brge	80008a54 <_realloc_r+0x264>
80008842:	e0 68 01 20 	mov	r8,288
80008846:	e2 00 00 09 	add	r9,r1,r0
8000884a:	70 25       	ld.w	r5,r8[0x8]
8000884c:	0a 39       	cp.w	r9,r5
8000884e:	c0 90       	breq	80008860 <_realloc_r+0x70>
80008850:	72 1a       	ld.w	r10,r9[0x4]
80008852:	a1 ca       	cbr	r10,0x0
80008854:	f2 0a 00 0a 	add	r10,r9,r10
80008858:	74 1a       	ld.w	r10,r10[0x4]
8000885a:	ed ba 00 00 	bld	r10,0x0
8000885e:	c2 20       	breq	800088a2 <_realloc_r+0xb2>
80008860:	72 1a       	ld.w	r10,r9[0x4]
80008862:	e0 1a ff fc 	andl	r10,0xfffc
80008866:	f4 00 00 03 	add	r3,r10,r0
8000886a:	0a 39       	cp.w	r9,r5
8000886c:	c1 31       	brne	80008892 <_realloc_r+0xa2>
8000886e:	ec c7 ff f0 	sub	r7,r6,-16
80008872:	0e 33       	cp.w	r3,r7
80008874:	c1 95       	brlt	800088a6 <_realloc_r+0xb6>
80008876:	e2 06 00 09 	add	r9,r1,r6
8000887a:	0c 13       	sub	r3,r6
8000887c:	a1 a3       	sbr	r3,0x0
8000887e:	93 13       	st.w	r9[0x4],r3
80008880:	91 29       	st.w	r8[0x8],r9
80008882:	04 9c       	mov	r12,r2
80008884:	62 18       	ld.w	r8,r1[0x4]
80008886:	08 95       	mov	r5,r4
80008888:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000888c:	10 46       	or	r6,r8
8000888e:	83 16       	st.w	r1[0x4],r6
80008890:	c0 b9       	rjmp	80008aa6 <_realloc_r+0x2b6>
80008892:	0c 33       	cp.w	r3,r6
80008894:	c0 95       	brlt	800088a6 <_realloc_r+0xb6>
80008896:	72 28       	ld.w	r8,r9[0x8]
80008898:	02 97       	mov	r7,r1
8000889a:	72 39       	ld.w	r9,r9[0xc]
8000889c:	93 28       	st.w	r9[0x8],r8
8000889e:	91 39       	st.w	r8[0xc],r9
800088a0:	cd c8       	rjmp	80008a58 <_realloc_r+0x268>
800088a2:	30 0a       	mov	r10,0
800088a4:	14 99       	mov	r9,r10
800088a6:	ed bc 00 00 	bld	r12,0x0
800088aa:	e0 80 00 95 	breq	800089d4 <_realloc_r+0x1e4>
800088ae:	62 07       	ld.w	r7,r1[0x0]
800088b0:	e2 07 01 07 	sub	r7,r1,r7
800088b4:	6e 1c       	ld.w	r12,r7[0x4]
800088b6:	e0 1c ff fc 	andl	r12,0xfffc
800088ba:	58 09       	cp.w	r9,0
800088bc:	c5 60       	breq	80008968 <_realloc_r+0x178>
800088be:	f8 00 00 03 	add	r3,r12,r0
800088c2:	0a 39       	cp.w	r9,r5
800088c4:	c4 81       	brne	80008954 <_realloc_r+0x164>
800088c6:	14 03       	add	r3,r10
800088c8:	ec c9 ff f0 	sub	r9,r6,-16
800088cc:	12 33       	cp.w	r3,r9
800088ce:	c4 d5       	brlt	80008968 <_realloc_r+0x178>
800088d0:	6e 3a       	ld.w	r10,r7[0xc]
800088d2:	6e 29       	ld.w	r9,r7[0x8]
800088d4:	95 29       	st.w	r10[0x8],r9
800088d6:	93 3a       	st.w	r9[0xc],r10
800088d8:	ee c5 ff f8 	sub	r5,r7,-8
800088dc:	e0 ca 00 04 	sub	r10,r0,4
800088e0:	e0 4a 00 24 	cp.w	r10,36
800088e4:	e0 8b 00 25 	brhi	8000892e <_realloc_r+0x13e>
800088e8:	0a 99       	mov	r9,r5
800088ea:	59 3a       	cp.w	r10,19
800088ec:	e0 88 00 1a 	brls	80008920 <_realloc_r+0x130>
800088f0:	09 09       	ld.w	r9,r4++
800088f2:	8b 09       	st.w	r5[0x0],r9
800088f4:	09 09       	ld.w	r9,r4++
800088f6:	8f 39       	st.w	r7[0xc],r9
800088f8:	ee c9 ff f0 	sub	r9,r7,-16
800088fc:	59 ba       	cp.w	r10,27
800088fe:	e0 88 00 11 	brls	80008920 <_realloc_r+0x130>
80008902:	09 0b       	ld.w	r11,r4++
80008904:	93 0b       	st.w	r9[0x0],r11
80008906:	09 09       	ld.w	r9,r4++
80008908:	8f 59       	st.w	r7[0x14],r9
8000890a:	ee c9 ff e8 	sub	r9,r7,-24
8000890e:	e0 4a 00 24 	cp.w	r10,36
80008912:	c0 71       	brne	80008920 <_realloc_r+0x130>
80008914:	09 0a       	ld.w	r10,r4++
80008916:	93 0a       	st.w	r9[0x0],r10
80008918:	ee c9 ff e0 	sub	r9,r7,-32
8000891c:	09 0a       	ld.w	r10,r4++
8000891e:	8f 7a       	st.w	r7[0x1c],r10
80008920:	09 0a       	ld.w	r10,r4++
80008922:	12 aa       	st.w	r9++,r10
80008924:	68 0a       	ld.w	r10,r4[0x0]
80008926:	93 0a       	st.w	r9[0x0],r10
80008928:	68 1a       	ld.w	r10,r4[0x4]
8000892a:	93 1a       	st.w	r9[0x4],r10
8000892c:	c0 78       	rjmp	8000893a <_realloc_r+0x14a>
8000892e:	50 08       	stdsp	sp[0x0],r8
80008930:	08 9b       	mov	r11,r4
80008932:	0a 9c       	mov	r12,r5
80008934:	fe b0 fc 49 	rcall	800081c6 <memmove>
80008938:	40 08       	lddsp	r8,sp[0x0]
8000893a:	ee 06 00 09 	add	r9,r7,r6
8000893e:	0c 13       	sub	r3,r6
80008940:	a1 a3       	sbr	r3,0x0
80008942:	93 13       	st.w	r9[0x4],r3
80008944:	91 29       	st.w	r8[0x8],r9
80008946:	04 9c       	mov	r12,r2
80008948:	6e 18       	ld.w	r8,r7[0x4]
8000894a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000894e:	10 46       	or	r6,r8
80008950:	8f 16       	st.w	r7[0x4],r6
80008952:	ca a8       	rjmp	80008aa6 <_realloc_r+0x2b6>
80008954:	14 03       	add	r3,r10
80008956:	0c 33       	cp.w	r3,r6
80008958:	c0 85       	brlt	80008968 <_realloc_r+0x178>
8000895a:	72 28       	ld.w	r8,r9[0x8]
8000895c:	72 39       	ld.w	r9,r9[0xc]
8000895e:	93 28       	st.w	r9[0x8],r8
80008960:	91 39       	st.w	r8[0xc],r9
80008962:	6e 28       	ld.w	r8,r7[0x8]
80008964:	6e 39       	ld.w	r9,r7[0xc]
80008966:	c0 78       	rjmp	80008974 <_realloc_r+0x184>
80008968:	f8 00 00 03 	add	r3,r12,r0
8000896c:	0c 33       	cp.w	r3,r6
8000896e:	c3 35       	brlt	800089d4 <_realloc_r+0x1e4>
80008970:	6e 39       	ld.w	r9,r7[0xc]
80008972:	6e 28       	ld.w	r8,r7[0x8]
80008974:	93 28       	st.w	r9[0x8],r8
80008976:	91 39       	st.w	r8[0xc],r9
80008978:	e0 ca 00 04 	sub	r10,r0,4
8000897c:	ee cc ff f8 	sub	r12,r7,-8
80008980:	e0 4a 00 24 	cp.w	r10,36
80008984:	e0 8b 00 24 	brhi	800089cc <_realloc_r+0x1dc>
80008988:	59 3a       	cp.w	r10,19
8000898a:	e0 88 00 1a 	brls	800089be <_realloc_r+0x1ce>
8000898e:	09 08       	ld.w	r8,r4++
80008990:	99 08       	st.w	r12[0x0],r8
80008992:	09 08       	ld.w	r8,r4++
80008994:	8f 38       	st.w	r7[0xc],r8
80008996:	ee cc ff f0 	sub	r12,r7,-16
8000899a:	59 ba       	cp.w	r10,27
8000899c:	e0 88 00 11 	brls	800089be <_realloc_r+0x1ce>
800089a0:	09 08       	ld.w	r8,r4++
800089a2:	99 08       	st.w	r12[0x0],r8
800089a4:	09 08       	ld.w	r8,r4++
800089a6:	8f 58       	st.w	r7[0x14],r8
800089a8:	ee cc ff e8 	sub	r12,r7,-24
800089ac:	e0 4a 00 24 	cp.w	r10,36
800089b0:	c0 71       	brne	800089be <_realloc_r+0x1ce>
800089b2:	09 08       	ld.w	r8,r4++
800089b4:	99 08       	st.w	r12[0x0],r8
800089b6:	ee cc ff e0 	sub	r12,r7,-32
800089ba:	09 08       	ld.w	r8,r4++
800089bc:	8f 78       	st.w	r7[0x1c],r8
800089be:	09 08       	ld.w	r8,r4++
800089c0:	18 a8       	st.w	r12++,r8
800089c2:	68 08       	ld.w	r8,r4[0x0]
800089c4:	99 08       	st.w	r12[0x0],r8
800089c6:	68 18       	ld.w	r8,r4[0x4]
800089c8:	99 18       	st.w	r12[0x4],r8
800089ca:	c4 78       	rjmp	80008a58 <_realloc_r+0x268>
800089cc:	08 9b       	mov	r11,r4
800089ce:	fe b0 fb fc 	rcall	800081c6 <memmove>
800089d2:	c4 38       	rjmp	80008a58 <_realloc_r+0x268>
800089d4:	04 9c       	mov	r12,r2
800089d6:	fe b0 f9 d5 	rcall	80007d80 <_malloc_r>
800089da:	18 95       	mov	r5,r12
800089dc:	c3 a0       	breq	80008a50 <_realloc_r+0x260>
800089de:	62 18       	ld.w	r8,r1[0x4]
800089e0:	f8 c9 00 08 	sub	r9,r12,8
800089e4:	a1 c8       	cbr	r8,0x0
800089e6:	e2 08 00 08 	add	r8,r1,r8
800089ea:	10 39       	cp.w	r9,r8
800089ec:	c0 71       	brne	800089fa <_realloc_r+0x20a>
800089ee:	72 13       	ld.w	r3,r9[0x4]
800089f0:	02 97       	mov	r7,r1
800089f2:	e0 13 ff fc 	andl	r3,0xfffc
800089f6:	00 03       	add	r3,r0
800089f8:	c3 08       	rjmp	80008a58 <_realloc_r+0x268>
800089fa:	e0 ca 00 04 	sub	r10,r0,4
800089fe:	e0 4a 00 24 	cp.w	r10,36
80008a02:	e0 8b 00 20 	brhi	80008a42 <_realloc_r+0x252>
80008a06:	08 99       	mov	r9,r4
80008a08:	18 98       	mov	r8,r12
80008a0a:	59 3a       	cp.w	r10,19
80008a0c:	e0 88 00 14 	brls	80008a34 <_realloc_r+0x244>
80008a10:	13 0b       	ld.w	r11,r9++
80008a12:	10 ab       	st.w	r8++,r11
80008a14:	13 0b       	ld.w	r11,r9++
80008a16:	10 ab       	st.w	r8++,r11
80008a18:	59 ba       	cp.w	r10,27
80008a1a:	e0 88 00 0d 	brls	80008a34 <_realloc_r+0x244>
80008a1e:	13 0b       	ld.w	r11,r9++
80008a20:	10 ab       	st.w	r8++,r11
80008a22:	13 0b       	ld.w	r11,r9++
80008a24:	10 ab       	st.w	r8++,r11
80008a26:	e0 4a 00 24 	cp.w	r10,36
80008a2a:	c0 51       	brne	80008a34 <_realloc_r+0x244>
80008a2c:	13 0a       	ld.w	r10,r9++
80008a2e:	10 aa       	st.w	r8++,r10
80008a30:	13 0a       	ld.w	r10,r9++
80008a32:	10 aa       	st.w	r8++,r10
80008a34:	13 0a       	ld.w	r10,r9++
80008a36:	10 aa       	st.w	r8++,r10
80008a38:	72 0a       	ld.w	r10,r9[0x0]
80008a3a:	91 0a       	st.w	r8[0x0],r10
80008a3c:	72 19       	ld.w	r9,r9[0x4]
80008a3e:	91 19       	st.w	r8[0x4],r9
80008a40:	c0 48       	rjmp	80008a48 <_realloc_r+0x258>
80008a42:	08 9b       	mov	r11,r4
80008a44:	fe b0 fb c1 	rcall	800081c6 <memmove>
80008a48:	08 9b       	mov	r11,r4
80008a4a:	04 9c       	mov	r12,r2
80008a4c:	fe b0 f6 f4 	rcall	80007834 <_free_r>
80008a50:	04 9c       	mov	r12,r2
80008a52:	c2 a8       	rjmp	80008aa6 <_realloc_r+0x2b6>
80008a54:	00 93       	mov	r3,r0
80008a56:	02 97       	mov	r7,r1
80008a58:	e6 06 01 09 	sub	r9,r3,r6
80008a5c:	6e 18       	ld.w	r8,r7[0x4]
80008a5e:	58 f9       	cp.w	r9,15
80008a60:	e0 88 00 16 	brls	80008a8c <_realloc_r+0x29c>
80008a64:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008a68:	ed e8 10 08 	or	r8,r6,r8
80008a6c:	8f 18       	st.w	r7[0x4],r8
80008a6e:	12 98       	mov	r8,r9
80008a70:	a1 a8       	sbr	r8,0x0
80008a72:	ee 06 00 0b 	add	r11,r7,r6
80008a76:	f6 09 00 09 	add	r9,r11,r9
80008a7a:	97 18       	st.w	r11[0x4],r8
80008a7c:	72 18       	ld.w	r8,r9[0x4]
80008a7e:	a1 a8       	sbr	r8,0x0
80008a80:	2f 8b       	sub	r11,-8
80008a82:	93 18       	st.w	r9[0x4],r8
80008a84:	04 9c       	mov	r12,r2
80008a86:	fe b0 f6 d7 	rcall	80007834 <_free_r>
80008a8a:	c0 b8       	rjmp	80008aa0 <_realloc_r+0x2b0>
80008a8c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80008a90:	e7 e8 10 08 	or	r8,r3,r8
80008a94:	8f 18       	st.w	r7[0x4],r8
80008a96:	ee 03 00 03 	add	r3,r7,r3
80008a9a:	66 18       	ld.w	r8,r3[0x4]
80008a9c:	a1 a8       	sbr	r8,0x0
80008a9e:	87 18       	st.w	r3[0x4],r8
80008aa0:	04 9c       	mov	r12,r2
80008aa2:	ee c5 ff f8 	sub	r5,r7,-8
80008aa6:	fe b0 fb b7 	rcall	80008214 <__malloc_unlock>
80008aaa:	0a 9c       	mov	r12,r5
80008aac:	2f fd       	sub	sp,-4
80008aae:	d8 32       	popm	r0-r7,pc

80008ab0 <__isinfd>:
80008ab0:	14 98       	mov	r8,r10
80008ab2:	fc 19 7f f0 	movh	r9,0x7ff0
80008ab6:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008aba:	f0 0b 11 00 	rsub	r11,r8,0
80008abe:	f7 e8 10 08 	or	r8,r11,r8
80008ac2:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
80008ac6:	f2 08 01 08 	sub	r8,r9,r8
80008aca:	f0 0c 11 00 	rsub	r12,r8,0
80008ace:	f9 e8 10 08 	or	r8,r12,r8
80008ad2:	f0 0c 14 1f 	asr	r12,r8,0x1f
80008ad6:	2f fc       	sub	r12,-1
80008ad8:	5e fc       	retal	r12

80008ada <__isnand>:
80008ada:	14 98       	mov	r8,r10
80008adc:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
80008ae0:	f0 0c 11 00 	rsub	r12,r8,0
80008ae4:	10 4c       	or	r12,r8
80008ae6:	fc 18 7f f0 	movh	r8,0x7ff0
80008aea:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
80008aee:	f0 0c 01 0c 	sub	r12,r8,r12
80008af2:	bf 9c       	lsr	r12,0x1f
80008af4:	5e fc       	retal	r12
80008af6:	d7 03       	nop

80008af8 <_sbrk_r>:
80008af8:	d4 21       	pushm	r4-r7,lr
80008afa:	30 08       	mov	r8,0
80008afc:	18 97       	mov	r7,r12
80008afe:	e0 66 06 a8 	mov	r6,1704
80008b02:	16 9c       	mov	r12,r11
80008b04:	8d 08       	st.w	r6[0x0],r8
80008b06:	ca fc       	rcall	80008c64 <_sbrk>
80008b08:	5b fc       	cp.w	r12,-1
80008b0a:	c0 51       	brne	80008b14 <_sbrk_r+0x1c>
80008b0c:	6c 08       	ld.w	r8,r6[0x0]
80008b0e:	58 08       	cp.w	r8,0
80008b10:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008b14:	d8 22       	popm	r4-r7,pc
80008b16:	d7 03       	nop

80008b18 <__sclose>:
80008b18:	d4 01       	pushm	lr
80008b1a:	96 7b       	ld.sh	r11,r11[0xe]
80008b1c:	cf ec       	rcall	80008d18 <_close_r>
80008b1e:	d8 02       	popm	pc

80008b20 <__sseek>:
80008b20:	d4 21       	pushm	r4-r7,lr
80008b22:	16 97       	mov	r7,r11
80008b24:	96 7b       	ld.sh	r11,r11[0xe]
80008b26:	c8 7d       	rcall	80008e34 <_lseek_r>
80008b28:	8e 68       	ld.sh	r8,r7[0xc]
80008b2a:	10 99       	mov	r9,r8
80008b2c:	ad c8       	cbr	r8,0xc
80008b2e:	ad a9       	sbr	r9,0xc
80008b30:	5b fc       	cp.w	r12,-1
80008b32:	ef f8 0c 06 	st.heq	r7[0xc],r8
80008b36:	ef f9 1c 06 	st.hne	r7[0xc],r9
80008b3a:	ef fc 1a 15 	st.wne	r7[0x54],r12
80008b3e:	d8 22       	popm	r4-r7,pc

80008b40 <__swrite>:
80008b40:	d4 21       	pushm	r4-r7,lr
80008b42:	96 68       	ld.sh	r8,r11[0xc]
80008b44:	16 97       	mov	r7,r11
80008b46:	14 95       	mov	r5,r10
80008b48:	12 94       	mov	r4,r9
80008b4a:	e2 18 01 00 	andl	r8,0x100,COH
80008b4e:	18 96       	mov	r6,r12
80008b50:	c0 50       	breq	80008b5a <__swrite+0x1a>
80008b52:	30 29       	mov	r9,2
80008b54:	30 0a       	mov	r10,0
80008b56:	96 7b       	ld.sh	r11,r11[0xe]
80008b58:	c6 ed       	rcall	80008e34 <_lseek_r>
80008b5a:	8e 68       	ld.sh	r8,r7[0xc]
80008b5c:	ad c8       	cbr	r8,0xc
80008b5e:	08 99       	mov	r9,r4
80008b60:	0a 9a       	mov	r10,r5
80008b62:	8e 7b       	ld.sh	r11,r7[0xe]
80008b64:	0c 9c       	mov	r12,r6
80008b66:	ae 68       	st.h	r7[0xc],r8
80008b68:	c9 ac       	rcall	80008c9c <_write_r>
80008b6a:	d8 22       	popm	r4-r7,pc

80008b6c <__sread>:
80008b6c:	d4 21       	pushm	r4-r7,lr
80008b6e:	16 97       	mov	r7,r11
80008b70:	96 7b       	ld.sh	r11,r11[0xe]
80008b72:	c7 3d       	rcall	80008e58 <_read_r>
80008b74:	c0 65       	brlt	80008b80 <__sread+0x14>
80008b76:	6f 58       	ld.w	r8,r7[0x54]
80008b78:	18 08       	add	r8,r12
80008b7a:	ef 48 00 54 	st.w	r7[84],r8
80008b7e:	d8 22       	popm	r4-r7,pc
80008b80:	8e 68       	ld.sh	r8,r7[0xc]
80008b82:	ad c8       	cbr	r8,0xc
80008b84:	ae 68       	st.h	r7[0xc],r8
80008b86:	d8 22       	popm	r4-r7,pc

80008b88 <strlen>:
80008b88:	30 09       	mov	r9,0
80008b8a:	18 98       	mov	r8,r12
80008b8c:	c0 28       	rjmp	80008b90 <strlen+0x8>
80008b8e:	2f f8       	sub	r8,-1
80008b90:	11 8a       	ld.ub	r10,r8[0x0]
80008b92:	f2 0a 18 00 	cp.b	r10,r9
80008b96:	cf c1       	brne	80008b8e <strlen+0x6>
80008b98:	f0 0c 01 0c 	sub	r12,r8,r12
80008b9c:	5e fc       	retal	r12
80008b9e:	d7 03       	nop

80008ba0 <_close>:
80008ba0:	30 28       	mov	r8,2
80008ba2:	d6 73       	breakpoint
80008ba4:	3f fc       	mov	r12,-1
80008ba6:	35 8b       	mov	r11,88
80008ba8:	58 0c       	cp.w	r12,0
80008baa:	5e 4c       	retge	r12
80008bac:	e0 6a 06 a8 	mov	r10,1704
80008bb0:	95 0b       	st.w	r10[0x0],r11
80008bb2:	5e fc       	retal	r12

80008bb4 <_lseek>:
80008bb4:	30 58       	mov	r8,5
80008bb6:	d6 73       	breakpoint
80008bb8:	3f fc       	mov	r12,-1
80008bba:	35 8b       	mov	r11,88
80008bbc:	58 0c       	cp.w	r12,0
80008bbe:	5e 4c       	retge	r12
80008bc0:	e0 6a 06 a8 	mov	r10,1704
80008bc4:	95 0b       	st.w	r10[0x0],r11
80008bc6:	5e fc       	retal	r12

80008bc8 <_read>:
80008bc8:	30 38       	mov	r8,3
80008bca:	d6 73       	breakpoint
80008bcc:	3f fc       	mov	r12,-1
80008bce:	35 8b       	mov	r11,88
80008bd0:	58 0c       	cp.w	r12,0
80008bd2:	5e 4c       	retge	r12
80008bd4:	e0 6a 06 a8 	mov	r10,1704
80008bd8:	95 0b       	st.w	r10[0x0],r11
80008bda:	5e fc       	retal	r12

80008bdc <_write>:
80008bdc:	30 48       	mov	r8,4
80008bde:	d6 73       	breakpoint
80008be0:	3f fc       	mov	r12,-1
80008be2:	35 8b       	mov	r11,88
80008be4:	58 0c       	cp.w	r12,0
80008be6:	5e 4c       	retge	r12
80008be8:	e0 6a 06 a8 	mov	r10,1704
80008bec:	95 0b       	st.w	r10[0x0],r11
80008bee:	5e fc       	retal	r12

80008bf0 <isatty>:
80008bf0:	30 b8       	mov	r8,11
80008bf2:	d6 73       	breakpoint
80008bf4:	3f fc       	mov	r12,-1
80008bf6:	35 8b       	mov	r11,88
80008bf8:	58 0c       	cp.w	r12,0
80008bfa:	5e 4c       	retge	r12
80008bfc:	e0 6a 06 a8 	mov	r10,1704
80008c00:	95 0b       	st.w	r10[0x0],r11
80008c02:	5e fc       	retal	r12

80008c04 <_fstat_host>:
80008c04:	30 98       	mov	r8,9
80008c06:	d6 73       	breakpoint
80008c08:	3f fc       	mov	r12,-1
80008c0a:	35 8b       	mov	r11,88
80008c0c:	58 0c       	cp.w	r12,0
80008c0e:	5e 4c       	retge	r12
80008c10:	e0 6a 06 a8 	mov	r10,1704
80008c14:	95 0b       	st.w	r10[0x0],r11
80008c16:	5e fc       	retal	r12

80008c18 <_fstat>:
80008c18:	d4 21       	pushm	r4-r7,lr
80008c1a:	21 0d       	sub	sp,64
80008c1c:	16 97       	mov	r7,r11
80008c1e:	1a 9b       	mov	r11,sp
80008c20:	cf 2f       	rcall	80008c04 <_fstat_host>
80008c22:	c0 34       	brge	80008c28 <_fstat+0x10>
80008c24:	3f fc       	mov	r12,-1
80008c26:	c1 c8       	rjmp	80008c5e <_fstat+0x46>
80008c28:	40 08       	lddsp	r8,sp[0x0]
80008c2a:	ae 08       	st.h	r7[0x0],r8
80008c2c:	40 18       	lddsp	r8,sp[0x4]
80008c2e:	ae 18       	st.h	r7[0x2],r8
80008c30:	40 28       	lddsp	r8,sp[0x8]
80008c32:	8f 18       	st.w	r7[0x4],r8
80008c34:	40 38       	lddsp	r8,sp[0xc]
80008c36:	ae 48       	st.h	r7[0x8],r8
80008c38:	40 48       	lddsp	r8,sp[0x10]
80008c3a:	ae 58       	st.h	r7[0xa],r8
80008c3c:	40 58       	lddsp	r8,sp[0x14]
80008c3e:	ae 68       	st.h	r7[0xc],r8
80008c40:	40 68       	lddsp	r8,sp[0x18]
80008c42:	ae 78       	st.h	r7[0xe],r8
80008c44:	40 88       	lddsp	r8,sp[0x20]
80008c46:	8f 48       	st.w	r7[0x10],r8
80008c48:	40 a8       	lddsp	r8,sp[0x28]
80008c4a:	8f b8       	st.w	r7[0x2c],r8
80008c4c:	40 c8       	lddsp	r8,sp[0x30]
80008c4e:	8f c8       	st.w	r7[0x30],r8
80008c50:	40 d8       	lddsp	r8,sp[0x34]
80008c52:	8f 58       	st.w	r7[0x14],r8
80008c54:	40 e8       	lddsp	r8,sp[0x38]
80008c56:	30 0c       	mov	r12,0
80008c58:	8f 78       	st.w	r7[0x1c],r8
80008c5a:	40 f8       	lddsp	r8,sp[0x3c]
80008c5c:	8f 98       	st.w	r7[0x24],r8
80008c5e:	2f 0d       	sub	sp,-64
80008c60:	d8 22       	popm	r4-r7,pc
80008c62:	d7 03       	nop

80008c64 <_sbrk>:
80008c64:	d4 01       	pushm	lr
80008c66:	e0 68 06 a4 	mov	r8,1700
80008c6a:	70 09       	ld.w	r9,r8[0x0]
80008c6c:	58 09       	cp.w	r9,0
80008c6e:	c0 41       	brne	80008c76 <_sbrk+0x12>
80008c70:	e0 69 06 b0 	mov	r9,1712
80008c74:	91 09       	st.w	r8[0x0],r9
80008c76:	e0 69 06 a4 	mov	r9,1700
80008c7a:	e0 6a f0 00 	mov	r10,61440
80008c7e:	72 08       	ld.w	r8,r9[0x0]
80008c80:	f0 0c 00 0c 	add	r12,r8,r12
80008c84:	14 3c       	cp.w	r12,r10
80008c86:	e0 8b 00 04 	brhi	80008c8e <_sbrk+0x2a>
80008c8a:	93 0c       	st.w	r9[0x0],r12
80008c8c:	c0 58       	rjmp	80008c96 <_sbrk+0x32>
80008c8e:	c5 5c       	rcall	80008d38 <__errno>
80008c90:	30 c8       	mov	r8,12
80008c92:	99 08       	st.w	r12[0x0],r8
80008c94:	3f f8       	mov	r8,-1
80008c96:	10 9c       	mov	r12,r8
80008c98:	d8 02       	popm	pc
80008c9a:	d7 03       	nop

80008c9c <_write_r>:
80008c9c:	d4 21       	pushm	r4-r7,lr
80008c9e:	16 98       	mov	r8,r11
80008ca0:	18 97       	mov	r7,r12
80008ca2:	10 9c       	mov	r12,r8
80008ca4:	30 08       	mov	r8,0
80008ca6:	14 9b       	mov	r11,r10
80008ca8:	e0 66 06 a8 	mov	r6,1704
80008cac:	12 9a       	mov	r10,r9
80008cae:	8d 08       	st.w	r6[0x0],r8
80008cb0:	c9 6f       	rcall	80008bdc <_write>
80008cb2:	5b fc       	cp.w	r12,-1
80008cb4:	c0 51       	brne	80008cbe <_write_r+0x22>
80008cb6:	6c 08       	ld.w	r8,r6[0x0]
80008cb8:	58 08       	cp.w	r8,0
80008cba:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008cbe:	d8 22       	popm	r4-r7,pc

80008cc0 <_calloc_r>:
80008cc0:	d4 21       	pushm	r4-r7,lr
80008cc2:	f4 0b 02 4b 	mul	r11,r10,r11
80008cc6:	fe b0 f8 5d 	rcall	80007d80 <_malloc_r>
80008cca:	18 97       	mov	r7,r12
80008ccc:	c2 30       	breq	80008d12 <_calloc_r+0x52>
80008cce:	f8 fa ff fc 	ld.w	r10,r12[-4]
80008cd2:	e0 1a ff fc 	andl	r10,0xfffc
80008cd6:	20 4a       	sub	r10,4
80008cd8:	e0 4a 00 24 	cp.w	r10,36
80008cdc:	e0 8b 00 18 	brhi	80008d0c <_calloc_r+0x4c>
80008ce0:	18 98       	mov	r8,r12
80008ce2:	59 3a       	cp.w	r10,19
80008ce4:	e0 88 00 0f 	brls	80008d02 <_calloc_r+0x42>
80008ce8:	30 09       	mov	r9,0
80008cea:	10 a9       	st.w	r8++,r9
80008cec:	10 a9       	st.w	r8++,r9
80008cee:	59 ba       	cp.w	r10,27
80008cf0:	e0 88 00 09 	brls	80008d02 <_calloc_r+0x42>
80008cf4:	10 a9       	st.w	r8++,r9
80008cf6:	10 a9       	st.w	r8++,r9
80008cf8:	e0 4a 00 24 	cp.w	r10,36
80008cfc:	c0 31       	brne	80008d02 <_calloc_r+0x42>
80008cfe:	10 a9       	st.w	r8++,r9
80008d00:	10 a9       	st.w	r8++,r9
80008d02:	30 09       	mov	r9,0
80008d04:	10 a9       	st.w	r8++,r9
80008d06:	91 19       	st.w	r8[0x4],r9
80008d08:	91 09       	st.w	r8[0x0],r9
80008d0a:	c0 48       	rjmp	80008d12 <_calloc_r+0x52>
80008d0c:	30 0b       	mov	r11,0
80008d0e:	fe b0 fa 7b 	rcall	80008204 <memset>
80008d12:	0e 9c       	mov	r12,r7
80008d14:	d8 22       	popm	r4-r7,pc
80008d16:	d7 03       	nop

80008d18 <_close_r>:
80008d18:	d4 21       	pushm	r4-r7,lr
80008d1a:	30 08       	mov	r8,0
80008d1c:	18 97       	mov	r7,r12
80008d1e:	e0 66 06 a8 	mov	r6,1704
80008d22:	16 9c       	mov	r12,r11
80008d24:	8d 08       	st.w	r6[0x0],r8
80008d26:	c3 df       	rcall	80008ba0 <_close>
80008d28:	5b fc       	cp.w	r12,-1
80008d2a:	c0 51       	brne	80008d34 <_close_r+0x1c>
80008d2c:	6c 08       	ld.w	r8,r6[0x0]
80008d2e:	58 08       	cp.w	r8,0
80008d30:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008d34:	d8 22       	popm	r4-r7,pc
80008d36:	d7 03       	nop

80008d38 <__errno>:
80008d38:	e0 68 01 1c 	mov	r8,284
80008d3c:	70 0c       	ld.w	r12,r8[0x0]
80008d3e:	2f 4c       	sub	r12,-12
80008d40:	5e fc       	retal	r12
80008d42:	d7 03       	nop

80008d44 <_fclose_r>:
80008d44:	d4 21       	pushm	r4-r7,lr
80008d46:	18 96       	mov	r6,r12
80008d48:	16 97       	mov	r7,r11
80008d4a:	58 0b       	cp.w	r11,0
80008d4c:	c0 31       	brne	80008d52 <_fclose_r+0xe>
80008d4e:	16 95       	mov	r5,r11
80008d50:	c5 08       	rjmp	80008df0 <_fclose_r+0xac>
80008d52:	fe b0 f4 83 	rcall	80007658 <__sfp_lock_acquire>
80008d56:	58 06       	cp.w	r6,0
80008d58:	c0 70       	breq	80008d66 <_fclose_r+0x22>
80008d5a:	6c 68       	ld.w	r8,r6[0x18]
80008d5c:	58 08       	cp.w	r8,0
80008d5e:	c0 41       	brne	80008d66 <_fclose_r+0x22>
80008d60:	0c 9c       	mov	r12,r6
80008d62:	fe b0 f4 cf 	rcall	80007700 <__sinit>
80008d66:	4a 48       	lddpc	r8,80008df4 <_fclose_r+0xb0>
80008d68:	10 37       	cp.w	r7,r8
80008d6a:	c0 31       	brne	80008d70 <_fclose_r+0x2c>
80008d6c:	6c 07       	ld.w	r7,r6[0x0]
80008d6e:	c0 a8       	rjmp	80008d82 <_fclose_r+0x3e>
80008d70:	4a 28       	lddpc	r8,80008df8 <_fclose_r+0xb4>
80008d72:	10 37       	cp.w	r7,r8
80008d74:	c0 31       	brne	80008d7a <_fclose_r+0x36>
80008d76:	6c 17       	ld.w	r7,r6[0x4]
80008d78:	c0 58       	rjmp	80008d82 <_fclose_r+0x3e>
80008d7a:	4a 18       	lddpc	r8,80008dfc <_fclose_r+0xb8>
80008d7c:	10 37       	cp.w	r7,r8
80008d7e:	ed f7 00 02 	ld.weq	r7,r6[0x8]
80008d82:	8e 69       	ld.sh	r9,r7[0xc]
80008d84:	30 08       	mov	r8,0
80008d86:	f0 09 19 00 	cp.h	r9,r8
80008d8a:	c0 51       	brne	80008d94 <_fclose_r+0x50>
80008d8c:	fe b0 f4 67 	rcall	8000765a <__sfp_lock_release>
80008d90:	30 05       	mov	r5,0
80008d92:	c2 f8       	rjmp	80008df0 <_fclose_r+0xac>
80008d94:	0e 9b       	mov	r11,r7
80008d96:	0c 9c       	mov	r12,r6
80008d98:	fe b0 f3 d8 	rcall	80007548 <_fflush_r>
80008d9c:	6e c8       	ld.w	r8,r7[0x30]
80008d9e:	18 95       	mov	r5,r12
80008da0:	58 08       	cp.w	r8,0
80008da2:	c0 60       	breq	80008dae <_fclose_r+0x6a>
80008da4:	6e 8b       	ld.w	r11,r7[0x20]
80008da6:	0c 9c       	mov	r12,r6
80008da8:	5d 18       	icall	r8
80008daa:	f9 b5 05 ff 	movlt	r5,-1
80008dae:	8e 68       	ld.sh	r8,r7[0xc]
80008db0:	ed b8 00 07 	bld	r8,0x7
80008db4:	c0 51       	brne	80008dbe <_fclose_r+0x7a>
80008db6:	6e 4b       	ld.w	r11,r7[0x10]
80008db8:	0c 9c       	mov	r12,r6
80008dba:	fe b0 f5 3d 	rcall	80007834 <_free_r>
80008dbe:	6e db       	ld.w	r11,r7[0x34]
80008dc0:	58 0b       	cp.w	r11,0
80008dc2:	c0 a0       	breq	80008dd6 <_fclose_r+0x92>
80008dc4:	ee c8 ff bc 	sub	r8,r7,-68
80008dc8:	10 3b       	cp.w	r11,r8
80008dca:	c0 40       	breq	80008dd2 <_fclose_r+0x8e>
80008dcc:	0c 9c       	mov	r12,r6
80008dce:	fe b0 f5 33 	rcall	80007834 <_free_r>
80008dd2:	30 08       	mov	r8,0
80008dd4:	8f d8       	st.w	r7[0x34],r8
80008dd6:	6f 2b       	ld.w	r11,r7[0x48]
80008dd8:	58 0b       	cp.w	r11,0
80008dda:	c0 70       	breq	80008de8 <_fclose_r+0xa4>
80008ddc:	0c 9c       	mov	r12,r6
80008dde:	fe b0 f5 2b 	rcall	80007834 <_free_r>
80008de2:	30 08       	mov	r8,0
80008de4:	ef 48 00 48 	st.w	r7[72],r8
80008de8:	30 08       	mov	r8,0
80008dea:	ae 68       	st.h	r7[0xc],r8
80008dec:	fe b0 f4 37 	rcall	8000765a <__sfp_lock_release>
80008df0:	0a 9c       	mov	r12,r5
80008df2:	d8 22       	popm	r4-r7,pc
80008df4:	80 07       	ld.sh	r7,r0[0x0]
80008df6:	b2 3c       	st.h	r9[0x6],r12
80008df8:	80 07       	ld.sh	r7,r0[0x0]
80008dfa:	b2 5c       	st.h	r9[0xa],r12
80008dfc:	80 07       	ld.sh	r7,r0[0x0]
80008dfe:	b2 7c       	st.h	r9[0xe],r12

80008e00 <fclose>:
80008e00:	d4 01       	pushm	lr
80008e02:	e0 68 01 1c 	mov	r8,284
80008e06:	18 9b       	mov	r11,r12
80008e08:	70 0c       	ld.w	r12,r8[0x0]
80008e0a:	c9 df       	rcall	80008d44 <_fclose_r>
80008e0c:	d8 02       	popm	pc
80008e0e:	d7 03       	nop

80008e10 <_fstat_r>:
80008e10:	d4 21       	pushm	r4-r7,lr
80008e12:	16 98       	mov	r8,r11
80008e14:	18 97       	mov	r7,r12
80008e16:	10 9c       	mov	r12,r8
80008e18:	30 08       	mov	r8,0
80008e1a:	e0 66 06 a8 	mov	r6,1704
80008e1e:	14 9b       	mov	r11,r10
80008e20:	8d 08       	st.w	r6[0x0],r8
80008e22:	cf be       	rcall	80008c18 <_fstat>
80008e24:	5b fc       	cp.w	r12,-1
80008e26:	c0 51       	brne	80008e30 <_fstat_r+0x20>
80008e28:	6c 08       	ld.w	r8,r6[0x0]
80008e2a:	58 08       	cp.w	r8,0
80008e2c:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008e30:	d8 22       	popm	r4-r7,pc
80008e32:	d7 03       	nop

80008e34 <_lseek_r>:
80008e34:	d4 21       	pushm	r4-r7,lr
80008e36:	16 98       	mov	r8,r11
80008e38:	18 97       	mov	r7,r12
80008e3a:	10 9c       	mov	r12,r8
80008e3c:	30 08       	mov	r8,0
80008e3e:	14 9b       	mov	r11,r10
80008e40:	e0 66 06 a8 	mov	r6,1704
80008e44:	12 9a       	mov	r10,r9
80008e46:	8d 08       	st.w	r6[0x0],r8
80008e48:	cb 6e       	rcall	80008bb4 <_lseek>
80008e4a:	5b fc       	cp.w	r12,-1
80008e4c:	c0 51       	brne	80008e56 <_lseek_r+0x22>
80008e4e:	6c 08       	ld.w	r8,r6[0x0]
80008e50:	58 08       	cp.w	r8,0
80008e52:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008e56:	d8 22       	popm	r4-r7,pc

80008e58 <_read_r>:
80008e58:	d4 21       	pushm	r4-r7,lr
80008e5a:	16 98       	mov	r8,r11
80008e5c:	18 97       	mov	r7,r12
80008e5e:	10 9c       	mov	r12,r8
80008e60:	30 08       	mov	r8,0
80008e62:	14 9b       	mov	r11,r10
80008e64:	e0 66 06 a8 	mov	r6,1704
80008e68:	12 9a       	mov	r10,r9
80008e6a:	8d 08       	st.w	r6[0x0],r8
80008e6c:	ca ee       	rcall	80008bc8 <_read>
80008e6e:	5b fc       	cp.w	r12,-1
80008e70:	c0 51       	brne	80008e7a <_read_r+0x22>
80008e72:	6c 08       	ld.w	r8,r6[0x0]
80008e74:	58 08       	cp.w	r8,0
80008e76:	ef f8 1a 03 	st.wne	r7[0xc],r8
80008e7a:	d8 22       	popm	r4-r7,pc

80008e7c <__avr32_f64_mul>:
80008e7c:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
80008e80:	e0 80 00 dc 	breq	80009038 <__avr32_f64_mul_op1_zero>
80008e84:	d4 21       	pushm	r4-r7,lr
80008e86:	f7 e9 20 0e 	eor	lr,r11,r9
80008e8a:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
80008e8e:	30 15       	mov	r5,1
80008e90:	c4 30       	breq	80008f16 <__avr32_f64_mul_op1_subnormal>
80008e92:	ab 6b       	lsl	r11,0xa
80008e94:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
80008e98:	ab 6a       	lsl	r10,0xa
80008e9a:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
80008e9e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80008ea2:	c5 c0       	breq	80008f5a <__avr32_f64_mul_op2_subnormal>
80008ea4:	a1 78       	lsl	r8,0x1
80008ea6:	5c f9       	rol	r9
80008ea8:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
80008eac:	e0 47 07 ff 	cp.w	r7,2047
80008eb0:	c7 70       	breq	80008f9e <__avr32_f64_mul_op_nan_or_inf>
80008eb2:	e0 46 07 ff 	cp.w	r6,2047
80008eb6:	c7 40       	breq	80008f9e <__avr32_f64_mul_op_nan_or_inf>
80008eb8:	ee 06 00 0c 	add	r12,r7,r6
80008ebc:	e0 2c 03 fe 	sub	r12,1022
80008ec0:	f6 08 06 44 	mulu.d	r4,r11,r8
80008ec4:	f4 09 07 44 	macu.d	r4,r10,r9
80008ec8:	f4 08 06 46 	mulu.d	r6,r10,r8
80008ecc:	f6 09 06 4a 	mulu.d	r10,r11,r9
80008ed0:	08 07       	add	r7,r4
80008ed2:	f4 05 00 4a 	adc	r10,r10,r5
80008ed6:	5c 0b       	acr	r11
80008ed8:	ed bb 00 14 	bld	r11,0x14
80008edc:	c0 50       	breq	80008ee6 <__avr32_f64_mul+0x6a>
80008ede:	a1 77       	lsl	r7,0x1
80008ee0:	5c fa       	rol	r10
80008ee2:	5c fb       	rol	r11
80008ee4:	20 1c       	sub	r12,1
80008ee6:	58 0c       	cp.w	r12,0
80008ee8:	e0 8a 00 6f 	brle	80008fc6 <__avr32_f64_mul_res_subnormal>
80008eec:	e0 4c 07 ff 	cp.w	r12,2047
80008ef0:	e0 84 00 9c 	brge	80009028 <__avr32_f64_mul_res_inf>
80008ef4:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
80008ef8:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
80008efc:	ef e6 12 17 	or	r7,r7,r6>>0x1
80008f00:	ee 17 80 00 	eorh	r7,0x8000
80008f04:	f1 b7 04 20 	satu	r7,0x1
80008f08:	0e 0a       	add	r10,r7
80008f0a:	5c 0b       	acr	r11
80008f0c:	ed be 00 1f 	bld	lr,0x1f
80008f10:	ef bb 00 1f 	bst	r11,0x1f
80008f14:	d8 22       	popm	r4-r7,pc

80008f16 <__avr32_f64_mul_op1_subnormal>:
80008f16:	e4 1b 00 0f 	andh	r11,0xf
80008f1a:	f4 0c 12 00 	clz	r12,r10
80008f1e:	f6 06 12 00 	clz	r6,r11
80008f22:	f7 bc 03 e1 	sublo	r12,-31
80008f26:	f8 06 17 30 	movlo	r6,r12
80008f2a:	f7 b6 02 01 	subhs	r6,1
80008f2e:	e0 46 00 20 	cp.w	r6,32
80008f32:	c0 d4       	brge	80008f4c <__avr32_f64_mul_op1_subnormal+0x36>
80008f34:	ec 0c 11 20 	rsub	r12,r6,32
80008f38:	f6 06 09 4b 	lsl	r11,r11,r6
80008f3c:	f4 0c 0a 4c 	lsr	r12,r10,r12
80008f40:	18 4b       	or	r11,r12
80008f42:	f4 06 09 4a 	lsl	r10,r10,r6
80008f46:	20 b6       	sub	r6,11
80008f48:	0c 17       	sub	r7,r6
80008f4a:	ca ab       	rjmp	80008e9e <__avr32_f64_mul+0x22>
80008f4c:	f4 06 09 4b 	lsl	r11,r10,r6
80008f50:	c6 40       	breq	80009018 <__avr32_f64_mul_res_zero>
80008f52:	30 0a       	mov	r10,0
80008f54:	20 b6       	sub	r6,11
80008f56:	0c 17       	sub	r7,r6
80008f58:	ca 3b       	rjmp	80008e9e <__avr32_f64_mul+0x22>

80008f5a <__avr32_f64_mul_op2_subnormal>:
80008f5a:	e4 19 00 0f 	andh	r9,0xf
80008f5e:	f0 0c 12 00 	clz	r12,r8
80008f62:	f2 05 12 00 	clz	r5,r9
80008f66:	f7 bc 03 ea 	sublo	r12,-22
80008f6a:	f8 05 17 30 	movlo	r5,r12
80008f6e:	f7 b5 02 0a 	subhs	r5,10
80008f72:	e0 45 00 20 	cp.w	r5,32
80008f76:	c0 d4       	brge	80008f90 <__avr32_f64_mul_op2_subnormal+0x36>
80008f78:	ea 0c 11 20 	rsub	r12,r5,32
80008f7c:	f2 05 09 49 	lsl	r9,r9,r5
80008f80:	f0 0c 0a 4c 	lsr	r12,r8,r12
80008f84:	18 49       	or	r9,r12
80008f86:	f0 05 09 48 	lsl	r8,r8,r5
80008f8a:	20 25       	sub	r5,2
80008f8c:	0a 16       	sub	r6,r5
80008f8e:	c8 fb       	rjmp	80008eac <__avr32_f64_mul+0x30>
80008f90:	f0 05 09 49 	lsl	r9,r8,r5
80008f94:	c4 20       	breq	80009018 <__avr32_f64_mul_res_zero>
80008f96:	30 08       	mov	r8,0
80008f98:	20 25       	sub	r5,2
80008f9a:	0a 16       	sub	r6,r5
80008f9c:	c8 8b       	rjmp	80008eac <__avr32_f64_mul+0x30>

80008f9e <__avr32_f64_mul_op_nan_or_inf>:
80008f9e:	e4 19 00 0f 	andh	r9,0xf
80008fa2:	e4 1b 00 0f 	andh	r11,0xf
80008fa6:	14 4b       	or	r11,r10
80008fa8:	10 49       	or	r9,r8
80008faa:	e0 47 07 ff 	cp.w	r7,2047
80008fae:	c0 91       	brne	80008fc0 <__avr32_f64_mul_op1_not_naninf>
80008fb0:	58 0b       	cp.w	r11,0
80008fb2:	c3 81       	brne	80009022 <__avr32_f64_mul_res_nan>
80008fb4:	e0 46 07 ff 	cp.w	r6,2047
80008fb8:	c3 81       	brne	80009028 <__avr32_f64_mul_res_inf>
80008fba:	58 09       	cp.w	r9,0
80008fbc:	c3 60       	breq	80009028 <__avr32_f64_mul_res_inf>
80008fbe:	c3 28       	rjmp	80009022 <__avr32_f64_mul_res_nan>

80008fc0 <__avr32_f64_mul_op1_not_naninf>:
80008fc0:	58 09       	cp.w	r9,0
80008fc2:	c3 30       	breq	80009028 <__avr32_f64_mul_res_inf>
80008fc4:	c2 f8       	rjmp	80009022 <__avr32_f64_mul_res_nan>

80008fc6 <__avr32_f64_mul_res_subnormal>:
80008fc6:	5c 3c       	neg	r12
80008fc8:	2f fc       	sub	r12,-1
80008fca:	f1 bc 04 c0 	satu	r12,0x6
80008fce:	e0 4c 00 20 	cp.w	r12,32
80008fd2:	c1 14       	brge	80008ff4 <__avr32_f64_mul_res_subnormal+0x2e>
80008fd4:	f8 08 11 20 	rsub	r8,r12,32
80008fd8:	0e 46       	or	r6,r7
80008fda:	ee 0c 0a 47 	lsr	r7,r7,r12
80008fde:	f4 08 09 49 	lsl	r9,r10,r8
80008fe2:	12 47       	or	r7,r9
80008fe4:	f4 0c 0a 4a 	lsr	r10,r10,r12
80008fe8:	f6 08 09 49 	lsl	r9,r11,r8
80008fec:	12 4a       	or	r10,r9
80008fee:	f6 0c 0a 4b 	lsr	r11,r11,r12
80008ff2:	c8 3b       	rjmp	80008ef8 <__avr32_f64_mul+0x7c>
80008ff4:	f8 08 11 20 	rsub	r8,r12,32
80008ff8:	f9 b9 00 00 	moveq	r9,0
80008ffc:	c0 30       	breq	80009002 <__avr32_f64_mul_res_subnormal+0x3c>
80008ffe:	f6 08 09 49 	lsl	r9,r11,r8
80009002:	0e 46       	or	r6,r7
80009004:	ed ea 10 16 	or	r6,r6,r10<<0x1
80009008:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000900c:	f3 ea 10 07 	or	r7,r9,r10
80009010:	f6 0c 0a 4a 	lsr	r10,r11,r12
80009014:	30 0b       	mov	r11,0
80009016:	c7 1b       	rjmp	80008ef8 <__avr32_f64_mul+0x7c>

80009018 <__avr32_f64_mul_res_zero>:
80009018:	1c 9b       	mov	r11,lr
8000901a:	e6 1b 80 00 	andh	r11,0x8000,COH
8000901e:	30 0a       	mov	r10,0
80009020:	d8 22       	popm	r4-r7,pc

80009022 <__avr32_f64_mul_res_nan>:
80009022:	3f fb       	mov	r11,-1
80009024:	3f fa       	mov	r10,-1
80009026:	d8 22       	popm	r4-r7,pc

80009028 <__avr32_f64_mul_res_inf>:
80009028:	f0 6b 00 00 	mov	r11,-1048576
8000902c:	ed be 00 1f 	bld	lr,0x1f
80009030:	ef bb 00 1f 	bst	r11,0x1f
80009034:	30 0a       	mov	r10,0
80009036:	d8 22       	popm	r4-r7,pc

80009038 <__avr32_f64_mul_op1_zero>:
80009038:	f7 e9 20 0b 	eor	r11,r11,r9
8000903c:	e6 1b 80 00 	andh	r11,0x8000,COH
80009040:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
80009044:	e0 4c 07 ff 	cp.w	r12,2047
80009048:	5e 1c       	retne	r12
8000904a:	3f fa       	mov	r10,-1
8000904c:	3f fb       	mov	r11,-1
8000904e:	5e fc       	retal	r12

80009050 <__avr32_f64_sub_from_add>:
80009050:	ee 19 80 00 	eorh	r9,0x8000

80009054 <__avr32_f64_sub>:
80009054:	f7 e9 20 0c 	eor	r12,r11,r9
80009058:	e0 86 00 ca 	brmi	800091ec <__avr32_f64_add_from_sub>
8000905c:	eb cd 40 e0 	pushm	r5-r7,lr
80009060:	16 9c       	mov	r12,r11
80009062:	e6 1c 80 00 	andh	r12,0x8000,COH
80009066:	bf db       	cbr	r11,0x1f
80009068:	bf d9       	cbr	r9,0x1f
8000906a:	10 3a       	cp.w	r10,r8
8000906c:	f2 0b 13 00 	cpc	r11,r9
80009070:	c0 92       	brcc	80009082 <__avr32_f64_sub+0x2e>
80009072:	16 97       	mov	r7,r11
80009074:	12 9b       	mov	r11,r9
80009076:	0e 99       	mov	r9,r7
80009078:	14 97       	mov	r7,r10
8000907a:	10 9a       	mov	r10,r8
8000907c:	0e 98       	mov	r8,r7
8000907e:	ee 1c 80 00 	eorh	r12,0x8000
80009082:	f6 07 16 14 	lsr	r7,r11,0x14
80009086:	ab 7b       	lsl	r11,0xb
80009088:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000908c:	ab 7a       	lsl	r10,0xb
8000908e:	bf bb       	sbr	r11,0x1f
80009090:	f2 06 16 14 	lsr	r6,r9,0x14
80009094:	c4 40       	breq	8000911c <__avr32_f64_sub_opL_subnormal>
80009096:	ab 79       	lsl	r9,0xb
80009098:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000909c:	ab 78       	lsl	r8,0xb
8000909e:	bf b9       	sbr	r9,0x1f

800090a0 <__avr32_f64_sub_opL_subnormal_done>:
800090a0:	e0 47 07 ff 	cp.w	r7,2047
800090a4:	c4 f0       	breq	80009142 <__avr32_f64_sub_opH_nan_or_inf>
800090a6:	0e 26       	rsub	r6,r7
800090a8:	c1 20       	breq	800090cc <__avr32_f64_sub_shift_done>
800090aa:	ec 05 11 20 	rsub	r5,r6,32
800090ae:	e0 46 00 20 	cp.w	r6,32
800090b2:	c7 c2       	brcc	800091aa <__avr32_f64_sub_longshift>
800090b4:	f0 05 09 4e 	lsl	lr,r8,r5
800090b8:	f2 05 09 45 	lsl	r5,r9,r5
800090bc:	f0 06 0a 48 	lsr	r8,r8,r6
800090c0:	f2 06 0a 49 	lsr	r9,r9,r6
800090c4:	0a 48       	or	r8,r5
800090c6:	58 0e       	cp.w	lr,0
800090c8:	5f 1e       	srne	lr
800090ca:	1c 48       	or	r8,lr

800090cc <__avr32_f64_sub_shift_done>:
800090cc:	10 1a       	sub	r10,r8
800090ce:	f6 09 01 4b 	sbc	r11,r11,r9
800090d2:	f6 06 12 00 	clz	r6,r11
800090d6:	c0 e0       	breq	800090f2 <__avr32_f64_sub_longnormalize_done>
800090d8:	c7 83       	brcs	800091c8 <__avr32_f64_sub_longnormalize>
800090da:	ec 0e 11 20 	rsub	lr,r6,32
800090de:	f6 06 09 4b 	lsl	r11,r11,r6
800090e2:	f4 0e 0a 4e 	lsr	lr,r10,lr
800090e6:	1c 4b       	or	r11,lr
800090e8:	f4 06 09 4a 	lsl	r10,r10,r6
800090ec:	0c 17       	sub	r7,r6
800090ee:	e0 8a 00 39 	brle	80009160 <__avr32_f64_sub_subnormal_result>

800090f2 <__avr32_f64_sub_longnormalize_done>:
800090f2:	f4 09 15 15 	lsl	r9,r10,0x15
800090f6:	ab 9a       	lsr	r10,0xb
800090f8:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
800090fc:	ab 9b       	lsr	r11,0xb
800090fe:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009102:	18 4b       	or	r11,r12

80009104 <__avr32_f64_sub_round>:
80009104:	fc 17 80 00 	movh	r7,0x8000
80009108:	ed ba 00 00 	bld	r10,0x0
8000910c:	f7 b7 01 ff 	subne	r7,-1
80009110:	0e 39       	cp.w	r9,r7
80009112:	5f 29       	srhs	r9
80009114:	12 0a       	add	r10,r9
80009116:	5c 0b       	acr	r11
80009118:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000911c <__avr32_f64_sub_opL_subnormal>:
8000911c:	ab 79       	lsl	r9,0xb
8000911e:	f3 e8 13 59 	or	r9,r9,r8>>0x15
80009122:	ab 78       	lsl	r8,0xb
80009124:	f3 e8 10 0e 	or	lr,r9,r8
80009128:	f9 b6 01 01 	movne	r6,1
8000912c:	ee 0e 11 00 	rsub	lr,r7,0
80009130:	f9 b7 00 01 	moveq	r7,1
80009134:	ef bb 00 1f 	bst	r11,0x1f
80009138:	f7 ea 10 0e 	or	lr,r11,r10
8000913c:	f9 b7 00 00 	moveq	r7,0
80009140:	cb 0b       	rjmp	800090a0 <__avr32_f64_sub_opL_subnormal_done>

80009142 <__avr32_f64_sub_opH_nan_or_inf>:
80009142:	bf db       	cbr	r11,0x1f
80009144:	f7 ea 10 0e 	or	lr,r11,r10
80009148:	c0 81       	brne	80009158 <__avr32_f64_sub_return_nan>
8000914a:	e0 46 07 ff 	cp.w	r6,2047
8000914e:	c0 50       	breq	80009158 <__avr32_f64_sub_return_nan>
80009150:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
80009154:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009158 <__avr32_f64_sub_return_nan>:
80009158:	3f fa       	mov	r10,-1
8000915a:	3f fb       	mov	r11,-1
8000915c:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009160 <__avr32_f64_sub_subnormal_result>:
80009160:	5c 37       	neg	r7
80009162:	2f f7       	sub	r7,-1
80009164:	f1 b7 04 c0 	satu	r7,0x6
80009168:	e0 47 00 20 	cp.w	r7,32
8000916c:	c1 14       	brge	8000918e <__avr32_f64_sub_subnormal_result+0x2e>
8000916e:	ee 08 11 20 	rsub	r8,r7,32
80009172:	f4 08 09 49 	lsl	r9,r10,r8
80009176:	5f 16       	srne	r6
80009178:	f4 07 0a 4a 	lsr	r10,r10,r7
8000917c:	0c 4a       	or	r10,r6
8000917e:	f6 08 09 49 	lsl	r9,r11,r8
80009182:	f5 e9 10 0a 	or	r10,r10,r9
80009186:	f4 07 0a 4b 	lsr	r11,r10,r7
8000918a:	30 07       	mov	r7,0
8000918c:	cb 3b       	rjmp	800090f2 <__avr32_f64_sub_longnormalize_done>
8000918e:	ee 08 11 40 	rsub	r8,r7,64
80009192:	f6 08 09 49 	lsl	r9,r11,r8
80009196:	14 49       	or	r9,r10
80009198:	5f 16       	srne	r6
8000919a:	f6 07 0a 4a 	lsr	r10,r11,r7
8000919e:	0c 4a       	or	r10,r6
800091a0:	30 0b       	mov	r11,0
800091a2:	30 07       	mov	r7,0
800091a4:	ca 7b       	rjmp	800090f2 <__avr32_f64_sub_longnormalize_done>
800091a6:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800091aa <__avr32_f64_sub_longshift>:
800091aa:	f1 b6 04 c0 	satu	r6,0x6
800091ae:	f0 0e 17 00 	moveq	lr,r8
800091b2:	c0 40       	breq	800091ba <__avr32_f64_sub_longshift+0x10>
800091b4:	f2 05 09 4e 	lsl	lr,r9,r5
800091b8:	10 4e       	or	lr,r8
800091ba:	f2 06 0a 48 	lsr	r8,r9,r6
800091be:	30 09       	mov	r9,0
800091c0:	58 0e       	cp.w	lr,0
800091c2:	5f 1e       	srne	lr
800091c4:	1c 48       	or	r8,lr
800091c6:	c8 3b       	rjmp	800090cc <__avr32_f64_sub_shift_done>

800091c8 <__avr32_f64_sub_longnormalize>:
800091c8:	f4 06 12 00 	clz	r6,r10
800091cc:	f9 b7 03 00 	movlo	r7,0
800091d0:	f9 b6 03 00 	movlo	r6,0
800091d4:	f9 bc 03 00 	movlo	r12,0
800091d8:	f7 b6 02 e0 	subhs	r6,-32
800091dc:	f4 06 09 4b 	lsl	r11,r10,r6
800091e0:	30 0a       	mov	r10,0
800091e2:	0c 17       	sub	r7,r6
800091e4:	fe 9a ff be 	brle	80009160 <__avr32_f64_sub_subnormal_result>
800091e8:	c8 5b       	rjmp	800090f2 <__avr32_f64_sub_longnormalize_done>
800091ea:	d7 03       	nop

800091ec <__avr32_f64_add_from_sub>:
800091ec:	ee 19 80 00 	eorh	r9,0x8000

800091f0 <__avr32_f64_add>:
800091f0:	f7 e9 20 0c 	eor	r12,r11,r9
800091f4:	fe 96 ff 2e 	brmi	80009050 <__avr32_f64_sub_from_add>
800091f8:	eb cd 40 e0 	pushm	r5-r7,lr
800091fc:	16 9c       	mov	r12,r11
800091fe:	e6 1c 80 00 	andh	r12,0x8000,COH
80009202:	bf db       	cbr	r11,0x1f
80009204:	bf d9       	cbr	r9,0x1f
80009206:	12 3b       	cp.w	r11,r9
80009208:	c0 72       	brcc	80009216 <__avr32_f64_add+0x26>
8000920a:	16 97       	mov	r7,r11
8000920c:	12 9b       	mov	r11,r9
8000920e:	0e 99       	mov	r9,r7
80009210:	14 97       	mov	r7,r10
80009212:	10 9a       	mov	r10,r8
80009214:	0e 98       	mov	r8,r7
80009216:	30 0e       	mov	lr,0
80009218:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000921c:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
80009220:	b5 ab       	sbr	r11,0x14
80009222:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
80009226:	c6 20       	breq	800092ea <__avr32_f64_add_op2_subnormal>
80009228:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000922c:	b5 a9       	sbr	r9,0x14
8000922e:	e0 47 07 ff 	cp.w	r7,2047
80009232:	c2 80       	breq	80009282 <__avr32_f64_add_opH_nan_or_inf>
80009234:	0e 26       	rsub	r6,r7
80009236:	c1 20       	breq	8000925a <__avr32_f64_add_shift_done>
80009238:	e0 46 00 36 	cp.w	r6,54
8000923c:	c1 52       	brcc	80009266 <__avr32_f64_add_res_of_done>
8000923e:	ec 05 11 20 	rsub	r5,r6,32
80009242:	e0 46 00 20 	cp.w	r6,32
80009246:	c3 52       	brcc	800092b0 <__avr32_f64_add_longshift>
80009248:	f0 05 09 4e 	lsl	lr,r8,r5
8000924c:	f2 05 09 45 	lsl	r5,r9,r5
80009250:	f0 06 0a 48 	lsr	r8,r8,r6
80009254:	f2 06 0a 49 	lsr	r9,r9,r6
80009258:	0a 48       	or	r8,r5

8000925a <__avr32_f64_add_shift_done>:
8000925a:	10 0a       	add	r10,r8
8000925c:	f6 09 00 4b 	adc	r11,r11,r9
80009260:	ed bb 00 15 	bld	r11,0x15
80009264:	c3 40       	breq	800092cc <__avr32_f64_add_res_of>

80009266 <__avr32_f64_add_res_of_done>:
80009266:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000926a:	18 4b       	or	r11,r12

8000926c <__avr32_f64_add_round>:
8000926c:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
80009270:	18 4e       	or	lr,r12
80009272:	ee 1e 80 00 	eorh	lr,0x8000
80009276:	f1 be 04 20 	satu	lr,0x1
8000927a:	1c 0a       	add	r10,lr
8000927c:	5c 0b       	acr	r11
8000927e:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009282 <__avr32_f64_add_opH_nan_or_inf>:
80009282:	b5 cb       	cbr	r11,0x14
80009284:	f7 ea 10 0e 	or	lr,r11,r10
80009288:	c1 01       	brne	800092a8 <__avr32_f64_add_return_nan>
8000928a:	e0 46 07 ff 	cp.w	r6,2047
8000928e:	c0 30       	breq	80009294 <__avr32_f64_add_opL_nan_or_inf>
80009290:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

80009294 <__avr32_f64_add_opL_nan_or_inf>:
80009294:	b5 c9       	cbr	r9,0x14
80009296:	f3 e8 10 0e 	or	lr,r9,r8
8000929a:	c0 71       	brne	800092a8 <__avr32_f64_add_return_nan>
8000929c:	30 0a       	mov	r10,0
8000929e:	fc 1b 7f f0 	movh	r11,0x7ff0
800092a2:	18 4b       	or	r11,r12
800092a4:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800092a8 <__avr32_f64_add_return_nan>:
800092a8:	3f fa       	mov	r10,-1
800092aa:	3f fb       	mov	r11,-1
800092ac:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

800092b0 <__avr32_f64_add_longshift>:
800092b0:	f1 b6 04 c0 	satu	r6,0x6
800092b4:	f0 0e 17 00 	moveq	lr,r8
800092b8:	c0 60       	breq	800092c4 <__avr32_f64_add_longshift+0x14>
800092ba:	f2 05 09 4e 	lsl	lr,r9,r5
800092be:	58 08       	cp.w	r8,0
800092c0:	5f 18       	srne	r8
800092c2:	10 4e       	or	lr,r8
800092c4:	f2 06 0a 48 	lsr	r8,r9,r6
800092c8:	30 09       	mov	r9,0
800092ca:	cc 8b       	rjmp	8000925a <__avr32_f64_add_shift_done>

800092cc <__avr32_f64_add_res_of>:
800092cc:	fd ee 10 1e 	or	lr,lr,lr<<0x1
800092d0:	a1 9b       	lsr	r11,0x1
800092d2:	5d 0a       	ror	r10
800092d4:	5d 0e       	ror	lr
800092d6:	2f f7       	sub	r7,-1
800092d8:	e0 47 07 ff 	cp.w	r7,2047
800092dc:	f9 ba 00 00 	moveq	r10,0
800092e0:	f9 bb 00 00 	moveq	r11,0
800092e4:	f9 be 00 00 	moveq	lr,0
800092e8:	cb fb       	rjmp	80009266 <__avr32_f64_add_res_of_done>

800092ea <__avr32_f64_add_op2_subnormal>:
800092ea:	30 16       	mov	r6,1
800092ec:	58 07       	cp.w	r7,0
800092ee:	ca 01       	brne	8000922e <__avr32_f64_add+0x3e>
800092f0:	b5 cb       	cbr	r11,0x14
800092f2:	10 0a       	add	r10,r8
800092f4:	f6 09 00 4b 	adc	r11,r11,r9
800092f8:	18 4b       	or	r11,r12
800092fa:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800092fe:	d7 03       	nop

80009300 <__avr32_f64_to_u32>:
80009300:	58 0b       	cp.w	r11,0
80009302:	5e 6d       	retmi	0

80009304 <__avr32_f64_to_s32>:
80009304:	f6 0c 15 01 	lsl	r12,r11,0x1
80009308:	b5 9c       	lsr	r12,0x15
8000930a:	e0 2c 03 ff 	sub	r12,1023
8000930e:	5e 3d       	retlo	0
80009310:	f8 0c 11 1f 	rsub	r12,r12,31
80009314:	16 99       	mov	r9,r11
80009316:	ab 7b       	lsl	r11,0xb
80009318:	bf bb       	sbr	r11,0x1f
8000931a:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000931e:	f6 0c 0a 4b 	lsr	r11,r11,r12
80009322:	a1 79       	lsl	r9,0x1
80009324:	5e 2b       	reths	r11
80009326:	5c 3b       	neg	r11
80009328:	5e fb       	retal	r11

8000932a <__avr32_u32_to_f64>:
8000932a:	f8 cb 00 00 	sub	r11,r12,0
8000932e:	30 0c       	mov	r12,0
80009330:	c0 38       	rjmp	80009336 <__avr32_s32_to_f64+0x4>

80009332 <__avr32_s32_to_f64>:
80009332:	18 9b       	mov	r11,r12
80009334:	5c 4b       	abs	r11
80009336:	30 0a       	mov	r10,0
80009338:	5e 0b       	reteq	r11
8000933a:	d4 01       	pushm	lr
8000933c:	e0 69 04 1e 	mov	r9,1054
80009340:	f6 08 12 00 	clz	r8,r11
80009344:	c1 70       	breq	80009372 <__avr32_s32_to_f64+0x40>
80009346:	c0 c3       	brcs	8000935e <__avr32_s32_to_f64+0x2c>
80009348:	f0 0e 11 20 	rsub	lr,r8,32
8000934c:	f6 08 09 4b 	lsl	r11,r11,r8
80009350:	f4 0e 0a 4e 	lsr	lr,r10,lr
80009354:	1c 4b       	or	r11,lr
80009356:	f4 08 09 4a 	lsl	r10,r10,r8
8000935a:	10 19       	sub	r9,r8
8000935c:	c0 b8       	rjmp	80009372 <__avr32_s32_to_f64+0x40>
8000935e:	f4 08 12 00 	clz	r8,r10
80009362:	f9 b8 03 00 	movlo	r8,0
80009366:	f7 b8 02 e0 	subhs	r8,-32
8000936a:	f4 08 09 4b 	lsl	r11,r10,r8
8000936e:	30 0a       	mov	r10,0
80009370:	10 19       	sub	r9,r8
80009372:	58 09       	cp.w	r9,0
80009374:	e0 89 00 30 	brgt	800093d4 <__avr32_s32_to_f64+0xa2>
80009378:	5c 39       	neg	r9
8000937a:	2f f9       	sub	r9,-1
8000937c:	e0 49 00 36 	cp.w	r9,54
80009380:	c0 43       	brcs	80009388 <__avr32_s32_to_f64+0x56>
80009382:	30 0b       	mov	r11,0
80009384:	30 0a       	mov	r10,0
80009386:	c2 68       	rjmp	800093d2 <__avr32_s32_to_f64+0xa0>
80009388:	2f 69       	sub	r9,-10
8000938a:	f2 08 11 20 	rsub	r8,r9,32
8000938e:	e0 49 00 20 	cp.w	r9,32
80009392:	c0 b2       	brcc	800093a8 <__avr32_s32_to_f64+0x76>
80009394:	f4 08 09 4e 	lsl	lr,r10,r8
80009398:	f6 08 09 48 	lsl	r8,r11,r8
8000939c:	f4 09 0a 4a 	lsr	r10,r10,r9
800093a0:	f6 09 0a 4b 	lsr	r11,r11,r9
800093a4:	10 4b       	or	r11,r8
800093a6:	c0 88       	rjmp	800093b6 <__avr32_s32_to_f64+0x84>
800093a8:	f6 08 09 4e 	lsl	lr,r11,r8
800093ac:	14 4e       	or	lr,r10
800093ae:	16 9a       	mov	r10,r11
800093b0:	30 0b       	mov	r11,0
800093b2:	f4 09 0a 4a 	lsr	r10,r10,r9
800093b6:	ed ba 00 00 	bld	r10,0x0
800093ba:	c0 92       	brcc	800093cc <__avr32_s32_to_f64+0x9a>
800093bc:	1c 7e       	tst	lr,lr
800093be:	c0 41       	brne	800093c6 <__avr32_s32_to_f64+0x94>
800093c0:	ed ba 00 01 	bld	r10,0x1
800093c4:	c0 42       	brcc	800093cc <__avr32_s32_to_f64+0x9a>
800093c6:	2f fa       	sub	r10,-1
800093c8:	f7 bb 02 ff 	subhs	r11,-1
800093cc:	5c fc       	rol	r12
800093ce:	5d 0b       	ror	r11
800093d0:	5d 0a       	ror	r10
800093d2:	d8 02       	popm	pc
800093d4:	e0 68 03 ff 	mov	r8,1023
800093d8:	ed ba 00 0b 	bld	r10,0xb
800093dc:	f7 b8 00 ff 	subeq	r8,-1
800093e0:	10 0a       	add	r10,r8
800093e2:	5c 0b       	acr	r11
800093e4:	f7 b9 03 fe 	sublo	r9,-2
800093e8:	e0 49 07 ff 	cp.w	r9,2047
800093ec:	c0 55       	brlt	800093f6 <__avr32_s32_to_f64+0xc4>
800093ee:	30 0a       	mov	r10,0
800093f0:	fc 1b ff e0 	movh	r11,0xffe0
800093f4:	c0 c8       	rjmp	8000940c <__floatsidf_return_op1>
800093f6:	ed bb 00 1f 	bld	r11,0x1f
800093fa:	f7 b9 01 01 	subne	r9,1
800093fe:	ab 9a       	lsr	r10,0xb
80009400:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
80009404:	a1 7b       	lsl	r11,0x1
80009406:	ab 9b       	lsr	r11,0xb
80009408:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000940c <__floatsidf_return_op1>:
8000940c:	a1 7c       	lsl	r12,0x1
8000940e:	5d 0b       	ror	r11
80009410:	d8 02       	popm	pc

80009412 <__avr32_f64_cmp_eq>:
80009412:	10 3a       	cp.w	r10,r8
80009414:	f2 0b 13 00 	cpc	r11,r9
80009418:	c0 80       	breq	80009428 <__avr32_f64_cmp_eq+0x16>
8000941a:	a1 7b       	lsl	r11,0x1
8000941c:	a1 79       	lsl	r9,0x1
8000941e:	14 4b       	or	r11,r10
80009420:	12 4b       	or	r11,r9
80009422:	10 4b       	or	r11,r8
80009424:	5e 0f       	reteq	1
80009426:	5e fd       	retal	0
80009428:	a1 7b       	lsl	r11,0x1
8000942a:	fc 1c ff e0 	movh	r12,0xffe0
8000942e:	58 0a       	cp.w	r10,0
80009430:	f8 0b 13 00 	cpc	r11,r12
80009434:	5e 8f       	retls	1
80009436:	5e fd       	retal	0

80009438 <__avr32_f64_cmp_ge>:
80009438:	1a de       	st.w	--sp,lr
8000943a:	1a d7       	st.w	--sp,r7
8000943c:	a1 7b       	lsl	r11,0x1
8000943e:	5f 3c       	srlo	r12
80009440:	a1 79       	lsl	r9,0x1
80009442:	5f 37       	srlo	r7
80009444:	5c fc       	rol	r12
80009446:	fc 1e ff e0 	movh	lr,0xffe0
8000944a:	58 0a       	cp.w	r10,0
8000944c:	fc 0b 13 00 	cpc	r11,lr
80009450:	e0 8b 00 1d 	brhi	8000948a <__avr32_f64_cmp_ge+0x52>
80009454:	58 08       	cp.w	r8,0
80009456:	fc 09 13 00 	cpc	r9,lr
8000945a:	e0 8b 00 18 	brhi	8000948a <__avr32_f64_cmp_ge+0x52>
8000945e:	58 0b       	cp.w	r11,0
80009460:	f5 ba 00 00 	subfeq	r10,0
80009464:	c1 50       	breq	8000948e <__avr32_f64_cmp_ge+0x56>
80009466:	1b 07       	ld.w	r7,sp++
80009468:	1b 0e       	ld.w	lr,sp++
8000946a:	58 3c       	cp.w	r12,3
8000946c:	c0 a0       	breq	80009480 <__avr32_f64_cmp_ge+0x48>
8000946e:	58 1c       	cp.w	r12,1
80009470:	c0 33       	brcs	80009476 <__avr32_f64_cmp_ge+0x3e>
80009472:	5e 0f       	reteq	1
80009474:	5e 1d       	retne	0
80009476:	10 3a       	cp.w	r10,r8
80009478:	f2 0b 13 00 	cpc	r11,r9
8000947c:	5e 2f       	reths	1
8000947e:	5e 3d       	retlo	0
80009480:	14 38       	cp.w	r8,r10
80009482:	f6 09 13 00 	cpc	r9,r11
80009486:	5e 2f       	reths	1
80009488:	5e 3d       	retlo	0
8000948a:	1b 07       	ld.w	r7,sp++
8000948c:	d8 0a       	popm	pc,r12=0
8000948e:	58 17       	cp.w	r7,1
80009490:	5f 0c       	sreq	r12
80009492:	58 09       	cp.w	r9,0
80009494:	f5 b8 00 00 	subfeq	r8,0
80009498:	1b 07       	ld.w	r7,sp++
8000949a:	1b 0e       	ld.w	lr,sp++
8000949c:	5e 0f       	reteq	1
8000949e:	5e fc       	retal	r12

800094a0 <__avr32_f64_cmp_lt>:
800094a0:	1a de       	st.w	--sp,lr
800094a2:	1a d7       	st.w	--sp,r7
800094a4:	a1 7b       	lsl	r11,0x1
800094a6:	5f 3c       	srlo	r12
800094a8:	a1 79       	lsl	r9,0x1
800094aa:	5f 37       	srlo	r7
800094ac:	5c fc       	rol	r12
800094ae:	fc 1e ff e0 	movh	lr,0xffe0
800094b2:	58 0a       	cp.w	r10,0
800094b4:	fc 0b 13 00 	cpc	r11,lr
800094b8:	e0 8b 00 1d 	brhi	800094f2 <__avr32_f64_cmp_lt+0x52>
800094bc:	58 08       	cp.w	r8,0
800094be:	fc 09 13 00 	cpc	r9,lr
800094c2:	e0 8b 00 18 	brhi	800094f2 <__avr32_f64_cmp_lt+0x52>
800094c6:	58 0b       	cp.w	r11,0
800094c8:	f5 ba 00 00 	subfeq	r10,0
800094cc:	c1 50       	breq	800094f6 <__avr32_f64_cmp_lt+0x56>
800094ce:	1b 07       	ld.w	r7,sp++
800094d0:	1b 0e       	ld.w	lr,sp++
800094d2:	58 3c       	cp.w	r12,3
800094d4:	c0 a0       	breq	800094e8 <__avr32_f64_cmp_lt+0x48>
800094d6:	58 1c       	cp.w	r12,1
800094d8:	c0 33       	brcs	800094de <__avr32_f64_cmp_lt+0x3e>
800094da:	5e 0d       	reteq	0
800094dc:	5e 1f       	retne	1
800094de:	10 3a       	cp.w	r10,r8
800094e0:	f2 0b 13 00 	cpc	r11,r9
800094e4:	5e 2d       	reths	0
800094e6:	5e 3f       	retlo	1
800094e8:	14 38       	cp.w	r8,r10
800094ea:	f6 09 13 00 	cpc	r9,r11
800094ee:	5e 2d       	reths	0
800094f0:	5e 3f       	retlo	1
800094f2:	1b 07       	ld.w	r7,sp++
800094f4:	d8 0a       	popm	pc,r12=0
800094f6:	58 17       	cp.w	r7,1
800094f8:	5f 1c       	srne	r12
800094fa:	58 09       	cp.w	r9,0
800094fc:	f5 b8 00 00 	subfeq	r8,0
80009500:	1b 07       	ld.w	r7,sp++
80009502:	1b 0e       	ld.w	lr,sp++
80009504:	5e 0d       	reteq	0
80009506:	5e fc       	retal	r12

80009508 <__avr32_f64_div>:
80009508:	eb cd 40 ff 	pushm	r0-r7,lr
8000950c:	f7 e9 20 0e 	eor	lr,r11,r9
80009510:	f6 07 16 14 	lsr	r7,r11,0x14
80009514:	a9 7b       	lsl	r11,0x9
80009516:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000951a:	a9 7a       	lsl	r10,0x9
8000951c:	bd bb       	sbr	r11,0x1d
8000951e:	e4 1b 3f ff 	andh	r11,0x3fff
80009522:	ab d7       	cbr	r7,0xb
80009524:	e0 80 00 cc 	breq	800096bc <__avr32_f64_div_round_subnormal+0x54>
80009528:	e0 47 07 ff 	cp.w	r7,2047
8000952c:	e0 84 00 b5 	brge	80009696 <__avr32_f64_div_round_subnormal+0x2e>
80009530:	f2 06 16 14 	lsr	r6,r9,0x14
80009534:	a9 79       	lsl	r9,0x9
80009536:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000953a:	a9 78       	lsl	r8,0x9
8000953c:	bd b9       	sbr	r9,0x1d
8000953e:	e4 19 3f ff 	andh	r9,0x3fff
80009542:	ab d6       	cbr	r6,0xb
80009544:	e0 80 00 e2 	breq	80009708 <__avr32_f64_div_round_subnormal+0xa0>
80009548:	e0 46 07 ff 	cp.w	r6,2047
8000954c:	e0 84 00 b2 	brge	800096b0 <__avr32_f64_div_round_subnormal+0x48>
80009550:	0c 17       	sub	r7,r6
80009552:	fe 37 fc 01 	sub	r7,-1023
80009556:	fc 1c 80 00 	movh	r12,0x8000
8000955a:	f8 03 16 01 	lsr	r3,r12,0x1
8000955e:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
80009562:	5c d4       	com	r4
80009564:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
80009568:	e6 09 06 44 	mulu.d	r4,r3,r9
8000956c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009570:	e6 05 06 44 	mulu.d	r4,r3,r5
80009574:	ea 03 15 02 	lsl	r3,r5,0x2
80009578:	e6 09 06 44 	mulu.d	r4,r3,r9
8000957c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009580:	e6 05 06 44 	mulu.d	r4,r3,r5
80009584:	ea 03 15 02 	lsl	r3,r5,0x2
80009588:	e6 09 06 44 	mulu.d	r4,r3,r9
8000958c:	f8 05 01 25 	sub	r5,r12,r5<<0x2
80009590:	e6 05 06 44 	mulu.d	r4,r3,r5
80009594:	ea 03 15 02 	lsl	r3,r5,0x2
80009598:	e6 08 06 40 	mulu.d	r0,r3,r8
8000959c:	e4 09 07 40 	macu.d	r0,r2,r9
800095a0:	e6 09 06 44 	mulu.d	r4,r3,r9
800095a4:	02 04       	add	r4,r1
800095a6:	5c 05       	acr	r5
800095a8:	a3 65       	lsl	r5,0x2
800095aa:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800095ae:	a3 64       	lsl	r4,0x2
800095b0:	5c 34       	neg	r4
800095b2:	f8 05 01 45 	sbc	r5,r12,r5
800095b6:	e6 04 06 40 	mulu.d	r0,r3,r4
800095ba:	e4 05 07 40 	macu.d	r0,r2,r5
800095be:	e6 05 06 44 	mulu.d	r4,r3,r5
800095c2:	02 04       	add	r4,r1
800095c4:	5c 05       	acr	r5
800095c6:	ea 03 15 02 	lsl	r3,r5,0x2
800095ca:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
800095ce:	e8 02 15 02 	lsl	r2,r4,0x2
800095d2:	e6 08 06 40 	mulu.d	r0,r3,r8
800095d6:	e4 09 07 40 	macu.d	r0,r2,r9
800095da:	e6 09 06 44 	mulu.d	r4,r3,r9
800095de:	02 04       	add	r4,r1
800095e0:	5c 05       	acr	r5
800095e2:	a3 65       	lsl	r5,0x2
800095e4:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
800095e8:	a3 64       	lsl	r4,0x2
800095ea:	5c 34       	neg	r4
800095ec:	f8 05 01 45 	sbc	r5,r12,r5
800095f0:	e6 04 06 40 	mulu.d	r0,r3,r4
800095f4:	e4 05 07 40 	macu.d	r0,r2,r5
800095f8:	e6 05 06 44 	mulu.d	r4,r3,r5
800095fc:	02 04       	add	r4,r1
800095fe:	5c 05       	acr	r5
80009600:	ea 03 15 02 	lsl	r3,r5,0x2
80009604:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
80009608:	e8 02 15 02 	lsl	r2,r4,0x2
8000960c:	e6 0a 06 40 	mulu.d	r0,r3,r10
80009610:	e4 0b 07 40 	macu.d	r0,r2,r11
80009614:	e6 0b 06 42 	mulu.d	r2,r3,r11
80009618:	02 02       	add	r2,r1
8000961a:	5c 03       	acr	r3
8000961c:	ed b3 00 1c 	bld	r3,0x1c
80009620:	c0 90       	breq	80009632 <__avr32_f64_div+0x12a>
80009622:	a1 72       	lsl	r2,0x1
80009624:	5c f3       	rol	r3
80009626:	20 17       	sub	r7,1
80009628:	a3 9a       	lsr	r10,0x3
8000962a:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000962e:	a3 9b       	lsr	r11,0x3
80009630:	c0 58       	rjmp	8000963a <__avr32_f64_div+0x132>
80009632:	a5 8a       	lsr	r10,0x4
80009634:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
80009638:	a5 8b       	lsr	r11,0x4
8000963a:	58 07       	cp.w	r7,0
8000963c:	e0 8a 00 8b 	brle	80009752 <__avr32_f64_div_res_subnormal>
80009640:	e0 12 ff 00 	andl	r2,0xff00
80009644:	e8 12 00 80 	orl	r2,0x80
80009648:	e6 08 06 40 	mulu.d	r0,r3,r8
8000964c:	e4 09 07 40 	macu.d	r0,r2,r9
80009650:	e4 08 06 44 	mulu.d	r4,r2,r8
80009654:	e6 09 06 48 	mulu.d	r8,r3,r9
80009658:	00 05       	add	r5,r0
8000965a:	f0 01 00 48 	adc	r8,r8,r1
8000965e:	5c 09       	acr	r9
80009660:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
80009664:	58 04       	cp.w	r4,0
80009666:	5c 25       	cpc	r5

80009668 <__avr32_f64_div_round_subnormal>:
80009668:	f4 08 13 00 	cpc	r8,r10
8000966c:	f6 09 13 00 	cpc	r9,r11
80009670:	5f 36       	srlo	r6
80009672:	f8 06 17 00 	moveq	r6,r12
80009676:	e4 0a 16 08 	lsr	r10,r2,0x8
8000967a:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000967e:	e6 0b 16 08 	lsr	r11,r3,0x8
80009682:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
80009686:	ed be 00 1f 	bld	lr,0x1f
8000968a:	ef bb 00 1f 	bst	r11,0x1f
8000968e:	0c 0a       	add	r10,r6
80009690:	5c 0b       	acr	r11
80009692:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
80009696:	e4 1b 00 0f 	andh	r11,0xf
8000969a:	14 4b       	or	r11,r10
8000969c:	e0 81 00 a7 	brne	800097ea <__avr32_f64_div_res_subnormal+0x98>
800096a0:	f2 06 16 14 	lsr	r6,r9,0x14
800096a4:	ab d6       	cbr	r6,0xb
800096a6:	e0 46 07 ff 	cp.w	r6,2047
800096aa:	e0 81 00 a4 	brne	800097f2 <__avr32_f64_div_res_subnormal+0xa0>
800096ae:	c9 e8       	rjmp	800097ea <__avr32_f64_div_res_subnormal+0x98>
800096b0:	e4 19 00 0f 	andh	r9,0xf
800096b4:	10 49       	or	r9,r8
800096b6:	e0 81 00 9a 	brne	800097ea <__avr32_f64_div_res_subnormal+0x98>
800096ba:	c9 28       	rjmp	800097de <__avr32_f64_div_res_subnormal+0x8c>
800096bc:	a3 7b       	lsl	r11,0x3
800096be:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
800096c2:	a3 7a       	lsl	r10,0x3
800096c4:	f5 eb 10 04 	or	r4,r10,r11
800096c8:	e0 80 00 a0 	breq	80009808 <__avr32_f64_div_op1_zero>
800096cc:	f6 04 12 00 	clz	r4,r11
800096d0:	c1 70       	breq	800096fe <__avr32_f64_div_round_subnormal+0x96>
800096d2:	c0 c3       	brcs	800096ea <__avr32_f64_div_round_subnormal+0x82>
800096d4:	e8 05 11 20 	rsub	r5,r4,32
800096d8:	f6 04 09 4b 	lsl	r11,r11,r4
800096dc:	f4 05 0a 45 	lsr	r5,r10,r5
800096e0:	0a 4b       	or	r11,r5
800096e2:	f4 04 09 4a 	lsl	r10,r10,r4
800096e6:	08 17       	sub	r7,r4
800096e8:	c0 b8       	rjmp	800096fe <__avr32_f64_div_round_subnormal+0x96>
800096ea:	f4 04 12 00 	clz	r4,r10
800096ee:	f9 b4 03 00 	movlo	r4,0
800096f2:	f7 b4 02 e0 	subhs	r4,-32
800096f6:	f4 04 09 4b 	lsl	r11,r10,r4
800096fa:	30 0a       	mov	r10,0
800096fc:	08 17       	sub	r7,r4
800096fe:	a3 8a       	lsr	r10,0x2
80009700:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
80009704:	a3 8b       	lsr	r11,0x2
80009706:	c1 1b       	rjmp	80009528 <__avr32_f64_div+0x20>
80009708:	a3 79       	lsl	r9,0x3
8000970a:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000970e:	a3 78       	lsl	r8,0x3
80009710:	f3 e8 10 04 	or	r4,r9,r8
80009714:	c6 f0       	breq	800097f2 <__avr32_f64_div_res_subnormal+0xa0>
80009716:	f2 04 12 00 	clz	r4,r9
8000971a:	c1 70       	breq	80009748 <__avr32_f64_div_round_subnormal+0xe0>
8000971c:	c0 c3       	brcs	80009734 <__avr32_f64_div_round_subnormal+0xcc>
8000971e:	e8 05 11 20 	rsub	r5,r4,32
80009722:	f2 04 09 49 	lsl	r9,r9,r4
80009726:	f0 05 0a 45 	lsr	r5,r8,r5
8000972a:	0a 49       	or	r9,r5
8000972c:	f0 04 09 48 	lsl	r8,r8,r4
80009730:	08 16       	sub	r6,r4
80009732:	c0 b8       	rjmp	80009748 <__avr32_f64_div_round_subnormal+0xe0>
80009734:	f0 04 12 00 	clz	r4,r8
80009738:	f9 b4 03 00 	movlo	r4,0
8000973c:	f7 b4 02 e0 	subhs	r4,-32
80009740:	f0 04 09 49 	lsl	r9,r8,r4
80009744:	30 08       	mov	r8,0
80009746:	08 16       	sub	r6,r4
80009748:	a3 88       	lsr	r8,0x2
8000974a:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000974e:	a3 89       	lsr	r9,0x2
80009750:	cf ca       	rjmp	80009548 <__avr32_f64_div+0x40>

80009752 <__avr32_f64_div_res_subnormal>:
80009752:	5c 37       	neg	r7
80009754:	2f f7       	sub	r7,-1
80009756:	f1 b7 04 c0 	satu	r7,0x6
8000975a:	e0 47 00 20 	cp.w	r7,32
8000975e:	c1 54       	brge	80009788 <__avr32_f64_div_res_subnormal+0x36>
80009760:	ee 06 11 20 	rsub	r6,r7,32
80009764:	e4 07 0a 42 	lsr	r2,r2,r7
80009768:	e6 06 09 4c 	lsl	r12,r3,r6
8000976c:	18 42       	or	r2,r12
8000976e:	e6 07 0a 43 	lsr	r3,r3,r7
80009772:	f4 06 09 41 	lsl	r1,r10,r6
80009776:	f4 07 0a 4a 	lsr	r10,r10,r7
8000977a:	f6 06 09 4c 	lsl	r12,r11,r6
8000977e:	18 4a       	or	r10,r12
80009780:	f6 07 0a 4b 	lsr	r11,r11,r7
80009784:	30 00       	mov	r0,0
80009786:	c1 58       	rjmp	800097b0 <__avr32_f64_div_res_subnormal+0x5e>
80009788:	ee 06 11 20 	rsub	r6,r7,32
8000978c:	f9 b0 00 00 	moveq	r0,0
80009790:	f9 bc 00 00 	moveq	r12,0
80009794:	c0 50       	breq	8000979e <__avr32_f64_div_res_subnormal+0x4c>
80009796:	f4 06 09 40 	lsl	r0,r10,r6
8000979a:	f6 06 09 4c 	lsl	r12,r11,r6
8000979e:	e6 07 0a 42 	lsr	r2,r3,r7
800097a2:	30 03       	mov	r3,0
800097a4:	f4 07 0a 41 	lsr	r1,r10,r7
800097a8:	18 41       	or	r1,r12
800097aa:	f6 07 0a 4a 	lsr	r10,r11,r7
800097ae:	30 0b       	mov	r11,0
800097b0:	e0 12 ff 00 	andl	r2,0xff00
800097b4:	e8 12 00 80 	orl	r2,0x80
800097b8:	e6 08 06 46 	mulu.d	r6,r3,r8
800097bc:	e4 09 07 46 	macu.d	r6,r2,r9
800097c0:	e4 08 06 44 	mulu.d	r4,r2,r8
800097c4:	e6 09 06 48 	mulu.d	r8,r3,r9
800097c8:	0c 05       	add	r5,r6
800097ca:	f0 07 00 48 	adc	r8,r8,r7
800097ce:	5c 09       	acr	r9
800097d0:	30 07       	mov	r7,0
800097d2:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
800097d6:	00 34       	cp.w	r4,r0
800097d8:	e2 05 13 00 	cpc	r5,r1
800097dc:	c4 6b       	rjmp	80009668 <__avr32_f64_div_round_subnormal>
800097de:	1c 9b       	mov	r11,lr
800097e0:	e6 1b 80 00 	andh	r11,0x8000,COH
800097e4:	30 0a       	mov	r10,0
800097e6:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800097ea:	3f fb       	mov	r11,-1
800097ec:	30 0a       	mov	r10,0
800097ee:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
800097f2:	f5 eb 10 04 	or	r4,r10,r11
800097f6:	c0 90       	breq	80009808 <__avr32_f64_div_op1_zero>
800097f8:	1c 9b       	mov	r11,lr
800097fa:	e6 1b 80 00 	andh	r11,0x8000,COH
800097fe:	ea 1b 7f f0 	orh	r11,0x7ff0
80009802:	30 0a       	mov	r10,0
80009804:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

80009808 <__avr32_f64_div_op1_zero>:
80009808:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000980c:	ce f0       	breq	800097ea <__avr32_f64_div_res_subnormal+0x98>
8000980e:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
80009812:	e0 44 07 ff 	cp.w	r4,2047
80009816:	ce 41       	brne	800097de <__avr32_f64_div_res_subnormal+0x8c>
80009818:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000981c:	ce 10       	breq	800097de <__avr32_f64_div_res_subnormal+0x8c>
8000981e:	ce 6b       	rjmp	800097ea <__avr32_f64_div_res_subnormal+0x98>

80009820 <__avr32_umod64>:
80009820:	d4 31       	pushm	r0-r7,lr
80009822:	1a 97       	mov	r7,sp
80009824:	20 3d       	sub	sp,12
80009826:	10 9c       	mov	r12,r8
80009828:	12 95       	mov	r5,r9
8000982a:	14 9e       	mov	lr,r10
8000982c:	16 91       	mov	r1,r11
8000982e:	16 96       	mov	r6,r11
80009830:	58 09       	cp.w	r9,0
80009832:	e0 81 00 81 	brne	80009934 <__avr32_umod64+0x114>
80009836:	16 38       	cp.w	r8,r11
80009838:	e0 88 00 12 	brls	8000985c <__avr32_umod64+0x3c>
8000983c:	f0 08 12 00 	clz	r8,r8
80009840:	c4 e0       	breq	800098dc <__avr32_umod64+0xbc>
80009842:	f6 08 09 46 	lsl	r6,r11,r8
80009846:	f8 08 09 4c 	lsl	r12,r12,r8
8000984a:	f0 0b 11 20 	rsub	r11,r8,32
8000984e:	f4 08 09 4e 	lsl	lr,r10,r8
80009852:	f4 0b 0a 4b 	lsr	r11,r10,r11
80009856:	f7 e6 10 06 	or	r6,r11,r6
8000985a:	c4 18       	rjmp	800098dc <__avr32_umod64+0xbc>
8000985c:	58 08       	cp.w	r8,0
8000985e:	c0 51       	brne	80009868 <__avr32_umod64+0x48>
80009860:	30 19       	mov	r9,1
80009862:	f2 08 0d 08 	divu	r8,r9,r8
80009866:	10 9c       	mov	r12,r8
80009868:	f8 08 12 00 	clz	r8,r12
8000986c:	c0 31       	brne	80009872 <__avr32_umod64+0x52>
8000986e:	18 16       	sub	r6,r12
80009870:	c3 68       	rjmp	800098dc <__avr32_umod64+0xbc>
80009872:	f0 03 11 20 	rsub	r3,r8,32
80009876:	f4 03 0a 4b 	lsr	r11,r10,r3
8000987a:	f8 08 09 4c 	lsl	r12,r12,r8
8000987e:	ec 08 09 49 	lsl	r9,r6,r8
80009882:	ec 03 0a 43 	lsr	r3,r6,r3
80009886:	f7 e9 10 09 	or	r9,r11,r9
8000988a:	f8 05 16 10 	lsr	r5,r12,0x10
8000988e:	ed dc c0 10 	bfextu	r6,r12,0x0,0x10
80009892:	e6 05 0d 02 	divu	r2,r3,r5
80009896:	f2 0e 16 10 	lsr	lr,r9,0x10
8000989a:	ec 02 02 4b 	mul	r11,r6,r2
8000989e:	fd e3 11 0e 	or	lr,lr,r3<<0x10
800098a2:	16 3e       	cp.w	lr,r11
800098a4:	c0 72       	brcc	800098b2 <__avr32_umod64+0x92>
800098a6:	18 0e       	add	lr,r12
800098a8:	18 3e       	cp.w	lr,r12
800098aa:	c0 43       	brcs	800098b2 <__avr32_umod64+0x92>
800098ac:	16 3e       	cp.w	lr,r11
800098ae:	fd dc e3 0e 	addcs	lr,lr,r12
800098b2:	fc 0b 01 03 	sub	r3,lr,r11
800098b6:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
800098ba:	e6 05 0d 02 	divu	r2,r3,r5
800098be:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800098c2:	a5 36       	mul	r6,r2
800098c4:	0c 39       	cp.w	r9,r6
800098c6:	c0 72       	brcc	800098d4 <__avr32_umod64+0xb4>
800098c8:	18 09       	add	r9,r12
800098ca:	18 39       	cp.w	r9,r12
800098cc:	c0 43       	brcs	800098d4 <__avr32_umod64+0xb4>
800098ce:	0c 39       	cp.w	r9,r6
800098d0:	f3 dc e3 09 	addcs	r9,r9,r12
800098d4:	f2 06 01 06 	sub	r6,r9,r6
800098d8:	f4 08 09 4e 	lsl	lr,r10,r8
800098dc:	f8 0a 16 10 	lsr	r10,r12,0x10
800098e0:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800098e4:	ec 0a 0d 02 	divu	r2,r6,r10
800098e8:	fc 09 16 10 	lsr	r9,lr,0x10
800098ec:	ea 02 02 4b 	mul	r11,r5,r2
800098f0:	f3 e3 11 09 	or	r9,r9,r3<<0x10
800098f4:	16 39       	cp.w	r9,r11
800098f6:	c0 72       	brcc	80009904 <__avr32_umod64+0xe4>
800098f8:	18 09       	add	r9,r12
800098fa:	18 39       	cp.w	r9,r12
800098fc:	c0 43       	brcs	80009904 <__avr32_umod64+0xe4>
800098fe:	16 39       	cp.w	r9,r11
80009900:	f3 dc e3 09 	addcs	r9,r9,r12
80009904:	f2 0b 01 0b 	sub	r11,r9,r11
80009908:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
8000990c:	f6 0a 0d 0a 	divu	r10,r11,r10
80009910:	fd eb 11 0e 	or	lr,lr,r11<<0x10
80009914:	ea 0a 02 4a 	mul	r10,r5,r10
80009918:	14 3e       	cp.w	lr,r10
8000991a:	c0 72       	brcc	80009928 <__avr32_umod64+0x108>
8000991c:	18 0e       	add	lr,r12
8000991e:	18 3e       	cp.w	lr,r12
80009920:	c0 43       	brcs	80009928 <__avr32_umod64+0x108>
80009922:	14 3e       	cp.w	lr,r10
80009924:	fd dc e3 0e 	addcs	lr,lr,r12
80009928:	fc 0a 01 0a 	sub	r10,lr,r10
8000992c:	30 0b       	mov	r11,0
8000992e:	f4 08 0a 4a 	lsr	r10,r10,r8
80009932:	c7 b8       	rjmp	80009a28 <__avr32_umod64+0x208>
80009934:	16 39       	cp.w	r9,r11
80009936:	e0 8b 00 79 	brhi	80009a28 <__avr32_umod64+0x208>
8000993a:	f2 09 12 00 	clz	r9,r9
8000993e:	c1 21       	brne	80009962 <__avr32_umod64+0x142>
80009940:	10 3a       	cp.w	r10,r8
80009942:	5f 2b       	srhs	r11
80009944:	0a 31       	cp.w	r1,r5
80009946:	5f ba       	srhi	r10
80009948:	f7 ea 10 0a 	or	r10,r11,r10
8000994c:	f2 0a 18 00 	cp.b	r10,r9
80009950:	c0 60       	breq	8000995c <__avr32_umod64+0x13c>
80009952:	fc 08 01 0c 	sub	r12,lr,r8
80009956:	e2 05 01 46 	sbc	r6,r1,r5
8000995a:	18 9e       	mov	lr,r12
8000995c:	0c 9b       	mov	r11,r6
8000995e:	1c 9a       	mov	r10,lr
80009960:	c6 48       	rjmp	80009a28 <__avr32_umod64+0x208>
80009962:	ea 09 09 4c 	lsl	r12,r5,r9
80009966:	f2 06 11 20 	rsub	r6,r9,32
8000996a:	f6 09 09 4b 	lsl	r11,r11,r9
8000996e:	f0 09 09 42 	lsl	r2,r8,r9
80009972:	ef 46 ff f4 	st.w	r7[-12],r6
80009976:	f0 06 0a 48 	lsr	r8,r8,r6
8000997a:	18 48       	or	r8,r12
8000997c:	e2 06 0a 4c 	lsr	r12,r1,r6
80009980:	f4 09 09 43 	lsl	r3,r10,r9
80009984:	fd d8 c0 10 	bfextu	lr,r8,0x0,0x10
80009988:	f4 06 0a 4a 	lsr	r10,r10,r6
8000998c:	16 4a       	or	r10,r11
8000998e:	f0 0b 16 10 	lsr	r11,r8,0x10
80009992:	f8 0b 0d 04 	divu	r4,r12,r11
80009996:	f4 0c 16 10 	lsr	r12,r10,0x10
8000999a:	08 91       	mov	r1,r4
8000999c:	f9 e5 11 0c 	or	r12,r12,r5<<0x10
800099a0:	e8 0e 02 46 	mul	r6,r4,lr
800099a4:	0c 3c       	cp.w	r12,r6
800099a6:	c0 a2       	brcc	800099ba <__avr32_umod64+0x19a>
800099a8:	20 11       	sub	r1,1
800099aa:	10 0c       	add	r12,r8
800099ac:	10 3c       	cp.w	r12,r8
800099ae:	c0 63       	brcs	800099ba <__avr32_umod64+0x19a>
800099b0:	0c 3c       	cp.w	r12,r6
800099b2:	f7 b1 03 01 	sublo	r1,1
800099b6:	f9 d8 e3 0c 	addcs	r12,r12,r8
800099ba:	0c 1c       	sub	r12,r6
800099bc:	f5 da c0 10 	bfextu	r10,r10,0x0,0x10
800099c0:	f8 0b 0d 04 	divu	r4,r12,r11
800099c4:	f5 e5 11 0b 	or	r11,r10,r5<<0x10
800099c8:	08 96       	mov	r6,r4
800099ca:	e8 0e 02 4e 	mul	lr,r4,lr
800099ce:	1c 3b       	cp.w	r11,lr
800099d0:	c0 a2       	brcc	800099e4 <__avr32_umod64+0x1c4>
800099d2:	20 16       	sub	r6,1
800099d4:	10 0b       	add	r11,r8
800099d6:	10 3b       	cp.w	r11,r8
800099d8:	c0 63       	brcs	800099e4 <__avr32_umod64+0x1c4>
800099da:	1c 3b       	cp.w	r11,lr
800099dc:	f7 b6 03 01 	sublo	r6,1
800099e0:	f7 d8 e3 0b 	addcs	r11,r11,r8
800099e4:	ed e1 11 01 	or	r1,r6,r1<<0x10
800099e8:	1c 1b       	sub	r11,lr
800099ea:	e2 02 06 40 	mulu.d	r0,r1,r2
800099ee:	00 9e       	mov	lr,r0
800099f0:	02 9c       	mov	r12,r1
800099f2:	16 3c       	cp.w	r12,r11
800099f4:	e0 8b 00 08 	brhi	80009a04 <__avr32_umod64+0x1e4>
800099f8:	5f 06       	sreq	r6
800099fa:	06 30       	cp.w	r0,r3
800099fc:	5f ba       	srhi	r10
800099fe:	ed ea 00 0a 	and	r10,r6,r10
80009a02:	c0 60       	breq	80009a0e <__avr32_umod64+0x1ee>
80009a04:	fc 02 01 04 	sub	r4,lr,r2
80009a08:	f8 08 01 4c 	sbc	r12,r12,r8
80009a0c:	08 9e       	mov	lr,r4
80009a0e:	e6 0e 01 0a 	sub	r10,r3,lr
80009a12:	f6 0c 01 4c 	sbc	r12,r11,r12
80009a16:	ee f1 ff f4 	ld.w	r1,r7[-12]
80009a1a:	f8 09 0a 4b 	lsr	r11,r12,r9
80009a1e:	f4 09 0a 4a 	lsr	r10,r10,r9
80009a22:	f8 01 09 4c 	lsl	r12,r12,r1
80009a26:	18 4a       	or	r10,r12
80009a28:	2f dd       	sub	sp,-12
80009a2a:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

80009c00 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80009c00:	c0 08       	rjmp	80009c00 <_evba>
	...

80009c04 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80009c04:	c0 08       	rjmp	80009c04 <_handle_TLB_Multiple_Hit>
	...

80009c08 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80009c08:	c0 08       	rjmp	80009c08 <_handle_Bus_Error_Data_Fetch>
	...

80009c0c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
80009c0c:	c0 08       	rjmp	80009c0c <_handle_Bus_Error_Instruction_Fetch>
	...

80009c10 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80009c10:	c0 08       	rjmp	80009c10 <_handle_NMI>
	...

80009c14 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80009c14:	c0 08       	rjmp	80009c14 <_handle_Instruction_Address>
	...

80009c18 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80009c18:	c0 08       	rjmp	80009c18 <_handle_ITLB_Protection>
	...

80009c1c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
80009c1c:	c0 08       	rjmp	80009c1c <_handle_Breakpoint>
	...

80009c20 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80009c20:	c0 08       	rjmp	80009c20 <_handle_Illegal_Opcode>
	...

80009c24 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80009c24:	c0 08       	rjmp	80009c24 <_handle_Unimplemented_Instruction>
	...

80009c28 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80009c28:	c0 08       	rjmp	80009c28 <_handle_Privilege_Violation>
	...

80009c2c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
80009c2c:	c0 08       	rjmp	80009c2c <_handle_Floating_Point>
	...

80009c30 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80009c30:	c0 08       	rjmp	80009c30 <_handle_Coprocessor_Absent>
	...

80009c34 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80009c34:	c0 08       	rjmp	80009c34 <_handle_Data_Address_Read>
	...

80009c38 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80009c38:	c0 08       	rjmp	80009c38 <_handle_Data_Address_Write>
	...

80009c3c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
80009c3c:	c0 08       	rjmp	80009c3c <_handle_DTLB_Protection_Read>
	...

80009c40 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80009c40:	c0 08       	rjmp	80009c40 <_handle_DTLB_Protection_Write>
	...

80009c44 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80009c44:	c0 08       	rjmp	80009c44 <_handle_DTLB_Modified>
	...

80009c50 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80009c50:	c0 08       	rjmp	80009c50 <_handle_ITLB_Miss>
	...

80009c60 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80009c60:	c0 08       	rjmp	80009c60 <_handle_DTLB_Miss_Read>
	...

80009c70 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80009c70:	c0 08       	rjmp	80009c70 <_handle_DTLB_Miss_Write>
	...

80009d00 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80009d00:	c0 08       	rjmp	80009d00 <_handle_Supervisor_Call>
80009d02:	d7 03       	nop

80009d04 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009d04:	30 0c       	mov	r12,0
80009d06:	fe b0 ca 31 	rcall	80003168 <_get_interrupt_handler>
80009d0a:	58 0c       	cp.w	r12,0
80009d0c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009d10:	d6 03       	rete

80009d12 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009d12:	30 1c       	mov	r12,1
80009d14:	fe b0 ca 2a 	rcall	80003168 <_get_interrupt_handler>
80009d18:	58 0c       	cp.w	r12,0
80009d1a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009d1e:	d6 03       	rete

80009d20 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009d20:	30 2c       	mov	r12,2
80009d22:	fe b0 ca 23 	rcall	80003168 <_get_interrupt_handler>
80009d26:	58 0c       	cp.w	r12,0
80009d28:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009d2c:	d6 03       	rete

80009d2e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80009d2e:	30 3c       	mov	r12,3
80009d30:	fe b0 ca 1c 	rcall	80003168 <_get_interrupt_handler>
80009d34:	58 0c       	cp.w	r12,0
80009d36:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80009d3a:	d6 03       	rete
80009d3c:	d7 03       	nop
80009d3e:	d7 03       	nop
80009d40:	d7 03       	nop
80009d42:	d7 03       	nop
80009d44:	d7 03       	nop
80009d46:	d7 03       	nop
80009d48:	d7 03       	nop
80009d4a:	d7 03       	nop
80009d4c:	d7 03       	nop
80009d4e:	d7 03       	nop
80009d50:	d7 03       	nop
80009d52:	d7 03       	nop
80009d54:	d7 03       	nop
80009d56:	d7 03       	nop
80009d58:	d7 03       	nop
80009d5a:	d7 03       	nop
80009d5c:	d7 03       	nop
80009d5e:	d7 03       	nop
80009d60:	d7 03       	nop
80009d62:	d7 03       	nop
80009d64:	d7 03       	nop
80009d66:	d7 03       	nop
80009d68:	d7 03       	nop
80009d6a:	d7 03       	nop
80009d6c:	d7 03       	nop
80009d6e:	d7 03       	nop
80009d70:	d7 03       	nop
80009d72:	d7 03       	nop
80009d74:	d7 03       	nop
80009d76:	d7 03       	nop
80009d78:	d7 03       	nop
80009d7a:	d7 03       	nop
80009d7c:	d7 03       	nop
80009d7e:	d7 03       	nop
80009d80:	d7 03       	nop
80009d82:	d7 03       	nop
80009d84:	d7 03       	nop
80009d86:	d7 03       	nop
80009d88:	d7 03       	nop
80009d8a:	d7 03       	nop
80009d8c:	d7 03       	nop
80009d8e:	d7 03       	nop
80009d90:	d7 03       	nop
80009d92:	d7 03       	nop
80009d94:	d7 03       	nop
80009d96:	d7 03       	nop
80009d98:	d7 03       	nop
80009d9a:	d7 03       	nop
80009d9c:	d7 03       	nop
80009d9e:	d7 03       	nop
80009da0:	d7 03       	nop
80009da2:	d7 03       	nop
80009da4:	d7 03       	nop
80009da6:	d7 03       	nop
80009da8:	d7 03       	nop
80009daa:	d7 03       	nop
80009dac:	d7 03       	nop
80009dae:	d7 03       	nop
80009db0:	d7 03       	nop
80009db2:	d7 03       	nop
80009db4:	d7 03       	nop
80009db6:	d7 03       	nop
80009db8:	d7 03       	nop
80009dba:	d7 03       	nop
80009dbc:	d7 03       	nop
80009dbe:	d7 03       	nop
80009dc0:	d7 03       	nop
80009dc2:	d7 03       	nop
80009dc4:	d7 03       	nop
80009dc6:	d7 03       	nop
80009dc8:	d7 03       	nop
80009dca:	d7 03       	nop
80009dcc:	d7 03       	nop
80009dce:	d7 03       	nop
80009dd0:	d7 03       	nop
80009dd2:	d7 03       	nop
80009dd4:	d7 03       	nop
80009dd6:	d7 03       	nop
80009dd8:	d7 03       	nop
80009dda:	d7 03       	nop
80009ddc:	d7 03       	nop
80009dde:	d7 03       	nop
80009de0:	d7 03       	nop
80009de2:	d7 03       	nop
80009de4:	d7 03       	nop
80009de6:	d7 03       	nop
80009de8:	d7 03       	nop
80009dea:	d7 03       	nop
80009dec:	d7 03       	nop
80009dee:	d7 03       	nop
80009df0:	d7 03       	nop
80009df2:	d7 03       	nop
80009df4:	d7 03       	nop
80009df6:	d7 03       	nop
80009df8:	d7 03       	nop
80009dfa:	d7 03       	nop
80009dfc:	d7 03       	nop
80009dfe:	d7 03       	nop
