// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mandel_calc (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_in_V,
        y_in_V,
        ap_return
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_state4 = 24'd8;
parameter    ap_ST_fsm_state5 = 24'd16;
parameter    ap_ST_fsm_state6 = 24'd32;
parameter    ap_ST_fsm_state7 = 24'd64;
parameter    ap_ST_fsm_state8 = 24'd128;
parameter    ap_ST_fsm_state9 = 24'd256;
parameter    ap_ST_fsm_state10 = 24'd512;
parameter    ap_ST_fsm_state11 = 24'd1024;
parameter    ap_ST_fsm_state12 = 24'd2048;
parameter    ap_ST_fsm_state13 = 24'd4096;
parameter    ap_ST_fsm_state14 = 24'd8192;
parameter    ap_ST_fsm_state15 = 24'd16384;
parameter    ap_ST_fsm_state16 = 24'd32768;
parameter    ap_ST_fsm_state17 = 24'd65536;
parameter    ap_ST_fsm_state18 = 24'd131072;
parameter    ap_ST_fsm_state19 = 24'd262144;
parameter    ap_ST_fsm_state20 = 24'd524288;
parameter    ap_ST_fsm_state21 = 24'd1048576;
parameter    ap_ST_fsm_state22 = 24'd2097152;
parameter    ap_ST_fsm_state23 = 24'd4194304;
parameter    ap_ST_fsm_state24 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [39:0] x_in_V;
input  [39:0] y_in_V;
output  [10:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[10:0] ap_return;

(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] grp_pretest_fu_172_ap_return;
reg   [0:0] tmp_reg_1173;
wire    ap_CS_fsm_state2;
wire    grp_pretest_fu_172_ap_ready;
wire    grp_pretest_fu_172_ap_done;
wire  signed [41:0] rhs_V_2_fu_180_p1;
reg  signed [41:0] rhs_V_2_reg_1177;
wire    ap_CS_fsm_state3;
wire  signed [80:0] rhs_V_5_cast_fu_190_p1;
reg  signed [80:0] rhs_V_5_cast_reg_1182;
wire   [0:0] tmp_s_fu_194_p2;
reg   [0:0] tmp_s_reg_1187;
wire    ap_CS_fsm_state4;
wire   [10:0] iter_1_fu_200_p2;
reg   [10:0] iter_1_reg_1191;
wire  signed [79:0] r_V_fu_206_p1;
wire  signed [79:0] r_V_13_fu_216_p1;
wire   [79:0] grp_fu_210_p2;
reg   [79:0] r_V_17_reg_1208;
wire    ap_CS_fsm_state9;
reg   [0:0] p_Result_s_reg_1217;
wire   [33:0] tmp_38_fu_234_p1;
reg   [33:0] tmp_38_reg_1223;
reg   [3:0] p_Result_s_16_reg_1228;
reg   [4:0] p_Result_1_reg_1233;
wire   [79:0] grp_fu_220_p2;
reg   [79:0] r_V_18_reg_1239;
reg   [0:0] p_Result_13_reg_1248;
wire   [33:0] tmp_46_fu_266_p1;
reg   [33:0] tmp_46_reg_1254;
reg   [3:0] p_Result_2_reg_1259;
reg   [4:0] p_Result_3_reg_1264;
wire   [0:0] r_4_fu_290_p2;
reg   [0:0] r_4_reg_1270;
wire    ap_CS_fsm_state10;
wire   [0:0] Range2_all_ones_fu_295_p2;
reg   [0:0] Range2_all_ones_reg_1275;
wire   [0:0] Range1_all_ones_fu_300_p2;
reg   [0:0] Range1_all_ones_reg_1280;
wire   [0:0] Range1_all_zeros_fu_305_p2;
reg   [0:0] Range1_all_zeros_reg_1287;
wire   [0:0] r_5_fu_310_p2;
reg   [0:0] r_5_reg_1292;
wire   [0:0] Range2_all_ones_2_fu_315_p2;
reg   [0:0] Range2_all_ones_2_reg_1297;
wire   [0:0] Range1_all_ones_3_fu_320_p2;
reg   [0:0] Range1_all_ones_3_reg_1302;
wire   [0:0] Range1_all_zeros_2_fu_325_p2;
reg   [0:0] Range1_all_zeros_2_reg_1309;
wire   [39:0] x2_V_1_fu_375_p2;
reg   [39:0] x2_V_1_reg_1314;
wire    ap_CS_fsm_state11;
wire   [0:0] carry_4_fu_395_p2;
reg   [0:0] carry_4_reg_1320;
wire   [0:0] p_Result_12_fu_401_p3;
reg   [0:0] p_Result_12_reg_1326;
wire   [0:0] brmerge1001_demorgan_fu_434_p2;
reg   [0:0] brmerge1001_demorgan_reg_1331;
wire   [39:0] y2_V_2_fu_485_p2;
reg   [39:0] y2_V_2_reg_1337;
wire   [0:0] carry_6_fu_505_p2;
reg   [0:0] carry_6_reg_1343;
wire   [0:0] p_Result_15_fu_511_p3;
reg   [0:0] p_Result_15_reg_1349;
wire   [0:0] brmerge1008_demorgan_fu_544_p2;
reg   [0:0] brmerge1008_demorgan_reg_1354;
wire   [39:0] p_Val2_20_fu_628_p3;
reg   [39:0] p_Val2_20_reg_1360;
wire    ap_CS_fsm_state12;
wire   [39:0] p_Val2_11_fu_714_p3;
reg   [39:0] p_Val2_11_reg_1365;
wire  signed [40:0] lhs_V_fu_722_p1;
reg  signed [40:0] lhs_V_reg_1370;
wire    ap_CS_fsm_state13;
wire  signed [40:0] rhs_V_fu_725_p1;
reg  signed [40:0] rhs_V_reg_1375;
wire   [40:0] ret_V_fu_728_p2;
reg   [40:0] ret_V_reg_1380;
wire   [0:0] tmp_22_fu_734_p2;
reg   [0:0] tmp_22_reg_1385;
wire    ap_CS_fsm_state14;
wire  signed [40:0] ret_V_11_fu_739_p2;
reg  signed [40:0] ret_V_11_reg_1389;
wire   [39:0] tmp_52_fu_743_p1;
reg   [39:0] tmp_52_reg_1394;
wire   [39:0] xtemp_V_fu_785_p2;
reg   [39:0] xtemp_V_reg_1409;
wire    ap_CS_fsm_state15;
wire   [0:0] overflow_4_fu_825_p2;
reg   [0:0] overflow_4_reg_1415;
wire   [0:0] underflow_5_fu_849_p2;
reg   [0:0] underflow_5_reg_1421;
wire   [39:0] x_V_fu_882_p3;
reg   [39:0] x_V_reg_1428;
wire    ap_CS_fsm_state16;
wire   [0:0] tmp_28_fu_890_p2;
reg   [0:0] tmp_28_reg_1433;
wire   [80:0] grp_fu_763_p2;
reg   [80:0] r_V_19_reg_1438;
wire    ap_CS_fsm_state19;
wire   [33:0] tmp_57_fu_896_p1;
reg   [33:0] tmp_57_reg_1443;
wire   [80:0] ret_V_13_fu_900_p2;
reg   [80:0] ret_V_13_reg_1448;
wire    ap_CS_fsm_state20;
reg   [0:0] p_Result_18_reg_1457;
wire   [0:0] r_6_fu_912_p2;
reg   [0:0] r_6_reg_1463;
reg   [4:0] tmp_19_reg_1468;
reg   [5:0] tmp_26_reg_1473;
wire   [39:0] ytemp_V_1_fu_982_p2;
reg   [39:0] ytemp_V_1_reg_1479;
wire    ap_CS_fsm_state21;
wire   [0:0] carry_8_fu_1002_p2;
reg   [0:0] carry_8_reg_1485;
wire   [0:0] p_Result_20_fu_1008_p3;
reg   [0:0] p_Result_20_reg_1491;
wire   [0:0] Range1_all_ones_4_fu_1021_p2;
reg   [0:0] Range1_all_ones_4_reg_1496;
wire   [0:0] Range1_all_zeros_3_fu_1026_p2;
reg   [0:0] Range1_all_zeros_3_reg_1502;
wire   [0:0] brmerge1021_demorgan_fu_1058_p2;
reg   [0:0] brmerge1021_demorgan_reg_1507;
wire   [39:0] y_V_fu_1142_p3;
reg   [39:0] y_V_reg_1513;
wire    ap_CS_fsm_state22;
wire   [0:0] or_cond_fu_1155_p2;
reg   [0:0] or_cond_reg_1519;
wire    ap_CS_fsm_state23;
wire    grp_pretest_fu_172_ap_start;
wire    grp_pretest_fu_172_ap_idle;
reg  signed [39:0] y_reg_110;
wire    ap_CS_fsm_state24;
reg  signed [39:0] x_reg_122;
wire   [10:0] ap_phi_mux_iter_phi_fu_138_p4;
reg   [10:0] iter_reg_134;
reg   [10:0] ap_phi_mux_iter_2_ph_phi_fu_149_p6;
reg   [10:0] iter_2_ph_reg_146;
reg   [10:0] ap_phi_mux_iter_2_phi_fu_164_p4;
reg   [10:0] iter_2_reg_160;
reg    grp_pretest_fu_172_ap_start_reg;
wire  signed [39:0] rhs_V_2_fu_180_p0;
wire   [74:0] rhs_V_3_fu_183_p3;
wire  signed [39:0] grp_fu_210_p0;
wire  signed [39:0] grp_fu_210_p1;
wire  signed [39:0] grp_fu_220_p0;
wire  signed [39:0] grp_fu_220_p1;
wire   [0:0] tmp_34_fu_339_p3;
wire   [0:0] tmp_40_fu_358_p3;
wire   [0:0] r_fu_353_p2;
wire   [0:0] tmp_15_fu_365_p2;
wire   [39:0] tmp_16_fu_371_p1;
wire   [39:0] x2_V_fu_330_p4;
wire   [0:0] tmp_41_fu_381_p3;
wire   [0:0] p_Result_11_fu_346_p3;
wire   [0:0] rev_fu_389_p2;
wire   [0:0] tmp_43_fu_409_p3;
wire   [0:0] rev5_fu_416_p2;
wire   [0:0] p_s_fu_422_p2;
wire   [0:0] deleted_ones_fu_427_p3;
wire   [0:0] tmp_45_fu_449_p3;
wire   [0:0] tmp_48_fu_468_p3;
wire   [0:0] r_assign_3_fu_463_p2;
wire   [0:0] tmp_18_fu_475_p2;
wire   [39:0] tmp_20_fu_481_p1;
wire   [39:0] y2_V_fu_440_p4;
wire   [0:0] tmp_49_fu_491_p3;
wire   [0:0] p_Result_14_fu_456_p3;
wire   [0:0] rev6_fu_499_p2;
wire   [0:0] tmp_51_fu_519_p3;
wire   [0:0] rev7_fu_526_p2;
wire   [0:0] p_6_fu_532_p2;
wire   [0:0] deleted_ones_3_fu_537_p3;
wire   [0:0] deleted_zeros_fu_550_p3;
wire   [0:0] p_not_fu_559_p2;
wire   [0:0] brmerge_fu_565_p2;
wire   [0:0] tmp_17_fu_570_p2;
wire   [0:0] phitmp997_demorgan_fu_555_p2;
wire   [0:0] tmp1_demorgan_fu_581_p2;
wire   [0:0] tmp1_fu_586_p2;
wire   [0:0] underflow_fu_592_p2;
wire   [0:0] overflow_fu_575_p2;
wire   [0:0] tmp2_fu_603_p2;
wire   [0:0] brmerge9_fu_597_p2;
wire   [0:0] p_1035_not_fu_608_p2;
wire   [39:0] p_mux_fu_614_p3;
wire   [39:0] p_5_fu_621_p3;
wire   [0:0] deleted_zeros_2_fu_636_p3;
wire   [0:0] p_not7_fu_645_p2;
wire   [0:0] brmerge1_fu_651_p2;
wire   [0:0] tmp_21_fu_656_p2;
wire   [0:0] phitmp996_demorgan_fu_641_p2;
wire   [0:0] tmp3_demorgan_fu_667_p2;
wire   [0:0] tmp3_fu_672_p2;
wire   [0:0] underflow_4_fu_678_p2;
wire   [0:0] overflow_3_fu_661_p2;
wire   [0:0] tmp4_fu_689_p2;
wire   [0:0] brmerge2_fu_683_p2;
wire   [0:0] p_1036_not_fu_694_p2;
wire   [39:0] p_mux4_fu_700_p3;
wire   [39:0] p_7_fu_707_p3;
wire  signed [40:0] r_V_15_fu_747_p3;
wire  signed [41:0] lhs_V_2_fu_769_p1;
wire   [41:0] ret_V_12_fu_772_p2;
wire  signed [39:0] xtemp_V_fu_785_p0;
wire   [1:0] p_Result_4_fu_797_p4;
wire   [0:0] p_Result_17_fu_789_p3;
wire   [0:0] p_not9_fu_807_p2;
wire   [0:0] p_Result_16_fu_777_p3;
wire   [0:0] brmerge3_fu_813_p2;
wire   [0:0] tmp_23_fu_819_p2;
wire   [0:0] p_not1_fu_837_p2;
wire   [0:0] newsignbit_i_i_i_i_fu_831_p2;
wire   [0:0] brmerge4_fu_843_p2;
wire   [0:0] p_1029_not_fu_859_p2;
wire   [0:0] brmerge5_fu_855_p2;
wire   [0:0] brmerge6_fu_864_p2;
wire   [39:0] p_mux5_fu_869_p3;
wire   [39:0] p_8_fu_876_p3;
wire   [0:0] tmp_56_fu_946_p3;
wire   [0:0] tmp_59_fu_965_p3;
wire   [0:0] r_assign_5_fu_960_p2;
wire   [0:0] tmp_24_fu_972_p2;
wire   [39:0] tmp_25_fu_978_p1;
wire   [39:0] ytemp_V_fu_937_p4;
wire   [0:0] tmp_60_fu_988_p3;
wire   [0:0] p_Result_19_fu_953_p3;
wire   [0:0] rev8_fu_996_p2;
wire   [0:0] tmp_62_fu_1031_p3;
wire   [0:0] Range2_all_ones_3_fu_1016_p2;
wire   [0:0] rev9_fu_1038_p2;
wire   [0:0] p_9_fu_1044_p2;
wire   [0:0] deleted_ones_4_fu_1050_p3;
wire   [0:0] deleted_zeros_3_fu_1064_p3;
wire   [0:0] p_not2_fu_1073_p2;
wire   [0:0] brmerge7_fu_1079_p2;
wire   [0:0] tmp_27_fu_1084_p2;
wire   [0:0] phitmp_demorgan_fu_1069_p2;
wire   [0:0] tmp5_demorgan_fu_1095_p2;
wire   [0:0] tmp5_fu_1100_p2;
wire   [0:0] underflow_6_fu_1106_p2;
wire   [0:0] overflow_5_fu_1089_p2;
wire   [0:0] tmp6_fu_1117_p2;
wire   [0:0] brmerge8_fu_1111_p2;
wire   [0:0] p_1037_not_fu_1122_p2;
wire   [39:0] p_mux6_fu_1128_p3;
wire   [39:0] p_1_fu_1135_p3;
wire   [0:0] tmp_29_fu_1150_p2;
reg   [10:0] ap_return_preg;
reg   [23:0] ap_NS_fsm;
reg    ap_condition_1020;

// power-on initialization
initial begin
#0 ap_CS_fsm = 24'd1;
#0 grp_pretest_fu_172_ap_start_reg = 1'b0;
#0 ap_return_preg = 11'd0;
end

pretest grp_pretest_fu_172(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_pretest_fu_172_ap_start),
    .ap_done(grp_pretest_fu_172_ap_done),
    .ap_idle(grp_pretest_fu_172_ap_idle),
    .ap_ready(grp_pretest_fu_172_ap_ready),
    .x_V(x_in_V),
    .y_V(y_in_V),
    .ap_return(grp_pretest_fu_172_ap_return)
);

calc_mul_40s_40s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 80 ))
calc_mul_40s_40s_bkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_210_p0),
    .din1(grp_fu_210_p1),
    .ce(1'b1),
    .dout(grp_fu_210_p2)
);

calc_mul_40s_40s_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 40 ),
    .dout_WIDTH( 80 ))
calc_mul_40s_40s_bkb_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_220_p0),
    .din1(grp_fu_220_p1),
    .ce(1'b1),
    .dout(grp_fu_220_p2)
);

calc_mul_40s_41s_dEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 41 ),
    .dout_WIDTH( 81 ))
calc_mul_40s_41s_dEe_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(y_reg_110),
    .din1(r_V_15_fu_747_p3),
    .ce(1'b1),
    .dout(grp_fu_763_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 11'd0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state24) & ((tmp_reg_1173 == 1'd1) | ((tmp_s_reg_1187 == 1'd1) | ((or_cond_reg_1519 == 1'd1) | (tmp_22_reg_1385 == 1'd1)))))) begin
            ap_return_preg <= ap_phi_mux_iter_2_phi_fu_164_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_pretest_fu_172_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_pretest_fu_172_ap_start_reg <= 1'b1;
        end else if ((grp_pretest_fu_172_ap_ready == 1'b1)) begin
            grp_pretest_fu_172_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_s_reg_1187 == 1'd0) & (tmp_22_reg_1385 == 1'd0) & (tmp_reg_1173 == 1'd0) & (or_cond_reg_1519 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        iter_2_ph_reg_146 <= 11'd2000;
    end else if (((1'b1 == ap_CS_fsm_state14) & (tmp_22_fu_734_p2 == 1'd1))) begin
        iter_2_ph_reg_146 <= iter_reg_134;
    end else if (((tmp_s_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        iter_2_ph_reg_146 <= ap_phi_mux_iter_phi_fu_138_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state24) & ((((tmp_reg_1173 == 1'd0) & (tmp_22_reg_1385 == 1'd1)) | ((tmp_reg_1173 == 1'd0) & (or_cond_reg_1519 == 1'd1))) | ((tmp_s_reg_1187 == 1'd1) & (tmp_reg_1173 == 1'd0))))) begin
        iter_2_reg_160 <= ap_phi_mux_iter_2_ph_phi_fu_149_p6;
    end else if (((tmp_reg_1173 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        iter_2_reg_160 <= 11'd2000;
    end
end

always @ (posedge ap_clk) begin
    if ((tmp_reg_1173 == 1'd0)) begin
        if ((1'b1 == ap_condition_1020)) begin
            iter_reg_134 <= iter_1_reg_1191;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            iter_reg_134 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((tmp_reg_1173 == 1'd0)) begin
        if ((1'b1 == ap_condition_1020)) begin
            x_reg_122 <= x_V_reg_1428;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            x_reg_122 <= 40'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((tmp_reg_1173 == 1'd0)) begin
        if ((1'b1 == ap_condition_1020)) begin
            y_reg_110 <= y_V_reg_1513;
        end else if ((1'b1 == ap_CS_fsm_state3)) begin
            y_reg_110 <= 40'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        Range1_all_ones_3_reg_1302 <= Range1_all_ones_3_fu_320_p2;
        Range1_all_ones_reg_1280 <= Range1_all_ones_fu_300_p2;
        Range1_all_zeros_2_reg_1309 <= Range1_all_zeros_2_fu_325_p2;
        Range1_all_zeros_reg_1287 <= Range1_all_zeros_fu_305_p2;
        Range2_all_ones_2_reg_1297 <= Range2_all_ones_2_fu_315_p2;
        Range2_all_ones_reg_1275 <= Range2_all_ones_fu_295_p2;
        r_4_reg_1270 <= r_4_fu_290_p2;
        r_5_reg_1292 <= r_5_fu_310_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        Range1_all_ones_4_reg_1496 <= Range1_all_ones_4_fu_1021_p2;
        Range1_all_zeros_3_reg_1502 <= Range1_all_zeros_3_fu_1026_p2;
        brmerge1021_demorgan_reg_1507 <= brmerge1021_demorgan_fu_1058_p2;
        carry_8_reg_1485 <= carry_8_fu_1002_p2;
        p_Result_20_reg_1491 <= ytemp_V_1_fu_982_p2[32'd39];
        ytemp_V_1_reg_1479 <= ytemp_V_1_fu_982_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        brmerge1001_demorgan_reg_1331 <= brmerge1001_demorgan_fu_434_p2;
        brmerge1008_demorgan_reg_1354 <= brmerge1008_demorgan_fu_544_p2;
        carry_4_reg_1320 <= carry_4_fu_395_p2;
        carry_6_reg_1343 <= carry_6_fu_505_p2;
        p_Result_12_reg_1326 <= x2_V_1_fu_375_p2[32'd39];
        p_Result_15_reg_1349 <= y2_V_2_fu_485_p2[32'd39];
        x2_V_1_reg_1314 <= x2_V_1_fu_375_p2;
        y2_V_2_reg_1337 <= y2_V_2_fu_485_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        iter_1_reg_1191 <= iter_1_fu_200_p2;
        tmp_s_reg_1187 <= tmp_s_fu_194_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        lhs_V_reg_1370 <= lhs_V_fu_722_p1;
        ret_V_reg_1380 <= ret_V_fu_728_p2;
        rhs_V_reg_1375 <= rhs_V_fu_725_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        or_cond_reg_1519 <= or_cond_fu_1155_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        overflow_4_reg_1415 <= overflow_4_fu_825_p2;
        underflow_5_reg_1421 <= underflow_5_fu_849_p2;
        xtemp_V_reg_1409 <= xtemp_V_fu_785_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Result_13_reg_1248 <= grp_fu_220_p2[32'd79];
        p_Result_1_reg_1233 <= {{grp_fu_210_p2[79:75]}};
        p_Result_2_reg_1259 <= {{grp_fu_220_p2[79:76]}};
        p_Result_3_reg_1264 <= {{grp_fu_220_p2[79:75]}};
        p_Result_s_16_reg_1228 <= {{grp_fu_210_p2[79:76]}};
        p_Result_s_reg_1217 <= grp_fu_210_p2[32'd79];
        r_V_17_reg_1208 <= grp_fu_210_p2;
        r_V_18_reg_1239 <= grp_fu_220_p2;
        tmp_38_reg_1223 <= tmp_38_fu_234_p1;
        tmp_46_reg_1254 <= tmp_46_fu_266_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Result_18_reg_1457 <= ret_V_13_fu_900_p2[32'd80];
        r_6_reg_1463 <= r_6_fu_912_p2;
        ret_V_13_reg_1448 <= ret_V_13_fu_900_p2;
        tmp_19_reg_1468 <= {{ret_V_13_fu_900_p2[80:76]}};
        tmp_26_reg_1473 <= {{ret_V_13_fu_900_p2[80:75]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Val2_11_reg_1365 <= p_Val2_11_fu_714_p3;
        p_Val2_20_reg_1360 <= p_Val2_20_fu_628_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        r_V_19_reg_1438 <= grp_fu_763_p2;
        tmp_57_reg_1443 <= tmp_57_fu_896_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_22_fu_734_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        ret_V_11_reg_1389 <= ret_V_11_fu_739_p2;
        tmp_52_reg_1394 <= tmp_52_fu_743_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_reg_1173 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        rhs_V_2_reg_1177 <= rhs_V_2_fu_180_p1;
        rhs_V_5_cast_reg_1182[80 : 35] <= rhs_V_5_cast_fu_190_p1[80 : 35];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        tmp_22_reg_1385 <= tmp_22_fu_734_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_28_reg_1433 <= tmp_28_fu_890_p2;
        x_V_reg_1428 <= x_V_fu_882_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_pretest_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_1173 <= grp_pretest_fu_172_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        y_V_reg_1513 <= y_V_fu_1142_p3;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state24) & ((tmp_reg_1173 == 1'd1) | ((tmp_s_reg_1187 == 1'd1) | ((or_cond_reg_1519 == 1'd1) | (tmp_22_reg_1385 == 1'd1))))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_s_reg_1187 == 1'd0) & (tmp_22_reg_1385 == 1'd0) & (tmp_reg_1173 == 1'd0) & (or_cond_reg_1519 == 1'd1) & (1'b1 == ap_CS_fsm_state24))) begin
        ap_phi_mux_iter_2_ph_phi_fu_149_p6 = 11'd2000;
    end else begin
        ap_phi_mux_iter_2_ph_phi_fu_149_p6 = iter_2_ph_reg_146;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & ((((tmp_reg_1173 == 1'd0) & (tmp_22_reg_1385 == 1'd1)) | ((tmp_reg_1173 == 1'd0) & (or_cond_reg_1519 == 1'd1))) | ((tmp_s_reg_1187 == 1'd1) & (tmp_reg_1173 == 1'd0))))) begin
        ap_phi_mux_iter_2_phi_fu_164_p4 = ap_phi_mux_iter_2_ph_phi_fu_149_p6;
    end else begin
        ap_phi_mux_iter_2_phi_fu_164_p4 = iter_2_reg_160;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & ((tmp_reg_1173 == 1'd1) | ((tmp_s_reg_1187 == 1'd1) | ((or_cond_reg_1519 == 1'd1) | (tmp_22_reg_1385 == 1'd1)))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) & ((tmp_reg_1173 == 1'd1) | ((tmp_s_reg_1187 == 1'd1) | ((or_cond_reg_1519 == 1'd1) | (tmp_22_reg_1385 == 1'd1)))))) begin
        ap_return = ap_phi_mux_iter_2_phi_fu_164_p4;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_pretest_fu_172_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((tmp_reg_1173 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_s_fu_194_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (tmp_22_fu_734_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((1'b1 == ap_CS_fsm_state24) & ((tmp_reg_1173 == 1'd1) | ((tmp_s_reg_1187 == 1'd1) | ((or_cond_reg_1519 == 1'd1) | (tmp_22_reg_1385 == 1'd1)))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_3_fu_320_p2 = ((p_Result_3_reg_1264 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_ones_4_fu_1021_p2 = ((tmp_26_reg_1473 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_ones_fu_300_p2 = ((p_Result_1_reg_1233 == 5'd31) ? 1'b1 : 1'b0);

assign Range1_all_zeros_2_fu_325_p2 = ((p_Result_3_reg_1264 == 5'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_3_fu_1026_p2 = ((tmp_26_reg_1473 == 6'd0) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_305_p2 = ((p_Result_1_reg_1233 == 5'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_2_fu_315_p2 = ((p_Result_2_reg_1259 == 4'd15) ? 1'b1 : 1'b0);

assign Range2_all_ones_3_fu_1016_p2 = ((tmp_19_reg_1468 == 5'd31) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_295_p2 = ((p_Result_s_16_reg_1228 == 4'd15) ? 1'b1 : 1'b0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_condition_1020 = ((tmp_s_reg_1187 == 1'd0) & (or_cond_reg_1519 == 1'd0) & (tmp_22_reg_1385 == 1'd0) & (1'b1 == ap_CS_fsm_state24));
end

assign ap_phi_mux_iter_phi_fu_138_p4 = iter_reg_134;

assign brmerge1001_demorgan_fu_434_p2 = (p_Result_12_fu_401_p3 & deleted_ones_fu_427_p3);

assign brmerge1008_demorgan_fu_544_p2 = (p_Result_15_fu_511_p3 & deleted_ones_3_fu_537_p3);

assign brmerge1021_demorgan_fu_1058_p2 = (p_Result_20_fu_1008_p3 & deleted_ones_4_fu_1050_p3);

assign brmerge1_fu_651_p2 = (p_not7_fu_645_p2 | p_Result_15_reg_1349);

assign brmerge2_fu_683_p2 = (underflow_4_fu_678_p2 | overflow_3_fu_661_p2);

assign brmerge3_fu_813_p2 = (p_not9_fu_807_p2 | p_Result_17_fu_789_p3);

assign brmerge4_fu_843_p2 = (p_not1_fu_837_p2 | newsignbit_i_i_i_i_fu_831_p2);

assign brmerge5_fu_855_p2 = (underflow_5_reg_1421 | overflow_4_reg_1415);

assign brmerge6_fu_864_p2 = (p_1029_not_fu_859_p2 | overflow_4_reg_1415);

assign brmerge7_fu_1079_p2 = (p_not2_fu_1073_p2 | p_Result_20_reg_1491);

assign brmerge8_fu_1111_p2 = (underflow_6_fu_1106_p2 | overflow_5_fu_1089_p2);

assign brmerge9_fu_597_p2 = (underflow_fu_592_p2 | overflow_fu_575_p2);

assign brmerge_fu_565_p2 = (p_not_fu_559_p2 | p_Result_12_reg_1326);

assign carry_4_fu_395_p2 = (rev_fu_389_p2 & p_Result_11_fu_346_p3);

assign carry_6_fu_505_p2 = (rev6_fu_499_p2 & p_Result_14_fu_456_p3);

assign carry_8_fu_1002_p2 = (rev8_fu_996_p2 & p_Result_19_fu_953_p3);

assign deleted_ones_3_fu_537_p3 = ((carry_6_fu_505_p2[0:0] === 1'b1) ? p_6_fu_532_p2 : Range1_all_ones_3_reg_1302);

assign deleted_ones_4_fu_1050_p3 = ((carry_8_fu_1002_p2[0:0] === 1'b1) ? p_9_fu_1044_p2 : Range1_all_ones_4_fu_1021_p2);

assign deleted_ones_fu_427_p3 = ((carry_4_fu_395_p2[0:0] === 1'b1) ? p_s_fu_422_p2 : Range1_all_ones_reg_1280);

assign deleted_zeros_2_fu_636_p3 = ((carry_6_reg_1343[0:0] === 1'b1) ? Range1_all_ones_3_reg_1302 : Range1_all_zeros_2_reg_1309);

assign deleted_zeros_3_fu_1064_p3 = ((carry_8_reg_1485[0:0] === 1'b1) ? Range1_all_ones_4_reg_1496 : Range1_all_zeros_3_reg_1502);

assign deleted_zeros_fu_550_p3 = ((carry_4_reg_1320[0:0] === 1'b1) ? Range1_all_ones_reg_1280 : Range1_all_zeros_reg_1287);

assign grp_fu_210_p0 = r_V_fu_206_p1;

assign grp_fu_210_p1 = r_V_fu_206_p1;

assign grp_fu_220_p0 = r_V_13_fu_216_p1;

assign grp_fu_220_p1 = r_V_13_fu_216_p1;

assign grp_pretest_fu_172_ap_start = grp_pretest_fu_172_ap_start_reg;

assign iter_1_fu_200_p2 = (iter_reg_134 + 11'd1);

assign lhs_V_2_fu_769_p1 = ret_V_11_reg_1389;

assign lhs_V_fu_722_p1 = $signed(p_Val2_20_reg_1360);

assign newsignbit_i_i_i_i_fu_831_p2 = (p_Result_17_fu_789_p3 ^ 1'd1);

assign or_cond_fu_1155_p2 = (tmp_29_fu_1150_p2 & tmp_28_reg_1433);

assign overflow_3_fu_661_p2 = (tmp_21_fu_656_p2 & brmerge1_fu_651_p2);

assign overflow_4_fu_825_p2 = (tmp_23_fu_819_p2 & brmerge3_fu_813_p2);

assign overflow_5_fu_1089_p2 = (tmp_27_fu_1084_p2 & brmerge7_fu_1079_p2);

assign overflow_fu_575_p2 = (tmp_17_fu_570_p2 & brmerge_fu_565_p2);

assign p_1029_not_fu_859_p2 = (underflow_5_reg_1421 ^ 1'd1);

assign p_1035_not_fu_608_p2 = (tmp2_fu_603_p2 | phitmp997_demorgan_fu_555_p2);

assign p_1036_not_fu_694_p2 = (tmp4_fu_689_p2 | phitmp996_demorgan_fu_641_p2);

assign p_1037_not_fu_1122_p2 = (tmp6_fu_1117_p2 | phitmp_demorgan_fu_1069_p2);

assign p_1_fu_1135_p3 = ((underflow_6_fu_1106_p2[0:0] === 1'b1) ? 40'd549755813888 : ytemp_V_1_reg_1479);

assign p_5_fu_621_p3 = ((underflow_fu_592_p2[0:0] === 1'b1) ? 40'd549755813888 : x2_V_1_reg_1314);

assign p_6_fu_532_p2 = (rev7_fu_526_p2 & Range2_all_ones_2_reg_1297);

assign p_7_fu_707_p3 = ((underflow_4_fu_678_p2[0:0] === 1'b1) ? 40'd549755813888 : y2_V_2_reg_1337);

assign p_8_fu_876_p3 = ((underflow_5_reg_1421[0:0] === 1'b1) ? 40'd549755813888 : xtemp_V_reg_1409);

assign p_9_fu_1044_p2 = (rev9_fu_1038_p2 & Range2_all_ones_3_fu_1016_p2);

assign p_Result_11_fu_346_p3 = r_V_17_reg_1208[32'd74];

assign p_Result_12_fu_401_p3 = x2_V_1_fu_375_p2[32'd39];

assign p_Result_14_fu_456_p3 = r_V_18_reg_1239[32'd74];

assign p_Result_15_fu_511_p3 = y2_V_2_fu_485_p2[32'd39];

assign p_Result_16_fu_777_p3 = ret_V_12_fu_772_p2[32'd41];

assign p_Result_17_fu_789_p3 = xtemp_V_fu_785_p2[32'd39];

assign p_Result_19_fu_953_p3 = ret_V_13_reg_1448[32'd74];

assign p_Result_20_fu_1008_p3 = ytemp_V_1_fu_982_p2[32'd39];

assign p_Result_4_fu_797_p4 = {{ret_V_12_fu_772_p2[41:40]}};

assign p_Val2_11_fu_714_p3 = ((p_1036_not_fu_694_p2[0:0] === 1'b1) ? p_mux4_fu_700_p3 : p_7_fu_707_p3);

assign p_Val2_20_fu_628_p3 = ((p_1035_not_fu_608_p2[0:0] === 1'b1) ? p_mux_fu_614_p3 : p_5_fu_621_p3);

assign p_mux4_fu_700_p3 = ((brmerge2_fu_683_p2[0:0] === 1'b1) ? 40'd549755813887 : y2_V_2_reg_1337);

assign p_mux5_fu_869_p3 = ((brmerge5_fu_855_p2[0:0] === 1'b1) ? 40'd549755813887 : xtemp_V_reg_1409);

assign p_mux6_fu_1128_p3 = ((brmerge8_fu_1111_p2[0:0] === 1'b1) ? 40'd549755813887 : ytemp_V_1_reg_1479);

assign p_mux_fu_614_p3 = ((brmerge9_fu_597_p2[0:0] === 1'b1) ? 40'd549755813887 : x2_V_1_reg_1314);

assign p_not1_fu_837_p2 = ((p_Result_4_fu_797_p4 != 2'd3) ? 1'b1 : 1'b0);

assign p_not2_fu_1073_p2 = (deleted_zeros_3_fu_1064_p3 ^ 1'd1);

assign p_not7_fu_645_p2 = (deleted_zeros_2_fu_636_p3 ^ 1'd1);

assign p_not9_fu_807_p2 = ((p_Result_4_fu_797_p4 != 2'd0) ? 1'b1 : 1'b0);

assign p_not_fu_559_p2 = (deleted_zeros_fu_550_p3 ^ 1'd1);

assign p_s_fu_422_p2 = (rev5_fu_416_p2 & Range2_all_ones_reg_1275);

assign phitmp996_demorgan_fu_641_p2 = (carry_6_reg_1343 & Range1_all_ones_3_reg_1302);

assign phitmp997_demorgan_fu_555_p2 = (carry_4_reg_1320 & Range1_all_ones_reg_1280);

assign phitmp_demorgan_fu_1069_p2 = (carry_8_reg_1485 & Range1_all_ones_4_reg_1496);

assign r_4_fu_290_p2 = ((tmp_38_reg_1223 != 34'd0) ? 1'b1 : 1'b0);

assign r_5_fu_310_p2 = ((tmp_46_reg_1254 != 34'd0) ? 1'b1 : 1'b0);

assign r_6_fu_912_p2 = ((tmp_57_reg_1443 != 34'd0) ? 1'b1 : 1'b0);

assign r_V_13_fu_216_p1 = y_reg_110;

assign r_V_15_fu_747_p3 = {{x_reg_122}, {1'd0}};

assign r_V_fu_206_p1 = x_reg_122;

assign r_assign_3_fu_463_p2 = (tmp_45_fu_449_p3 | r_5_reg_1292);

assign r_assign_5_fu_960_p2 = (tmp_56_fu_946_p3 | r_6_reg_1463);

assign r_fu_353_p2 = (tmp_34_fu_339_p3 | r_4_reg_1270);

assign ret_V_11_fu_739_p2 = ($signed(lhs_V_reg_1370) - $signed(rhs_V_reg_1375));

assign ret_V_12_fu_772_p2 = ($signed(rhs_V_2_reg_1177) + $signed(lhs_V_2_fu_769_p1));

assign ret_V_13_fu_900_p2 = ($signed(r_V_19_reg_1438) + $signed(rhs_V_5_cast_reg_1182));

assign ret_V_fu_728_p2 = ($signed(lhs_V_fu_722_p1) + $signed(rhs_V_fu_725_p1));

assign rev5_fu_416_p2 = (tmp_43_fu_409_p3 ^ 1'd1);

assign rev6_fu_499_p2 = (tmp_49_fu_491_p3 ^ 1'd1);

assign rev7_fu_526_p2 = (tmp_51_fu_519_p3 ^ 1'd1);

assign rev8_fu_996_p2 = (tmp_60_fu_988_p3 ^ 1'd1);

assign rev9_fu_1038_p2 = (tmp_62_fu_1031_p3 ^ 1'd1);

assign rev_fu_389_p2 = (tmp_41_fu_381_p3 ^ 1'd1);

assign rhs_V_2_fu_180_p0 = x_in_V;

assign rhs_V_2_fu_180_p1 = rhs_V_2_fu_180_p0;

assign rhs_V_3_fu_183_p3 = {{y_in_V}, {35'd0}};

assign rhs_V_5_cast_fu_190_p1 = $signed(rhs_V_3_fu_183_p3);

assign rhs_V_fu_725_p1 = $signed(p_Val2_11_reg_1365);

assign tmp1_demorgan_fu_581_p2 = (phitmp997_demorgan_fu_555_p2 | brmerge1001_demorgan_reg_1331);

assign tmp1_fu_586_p2 = (tmp1_demorgan_fu_581_p2 ^ 1'd1);

assign tmp2_fu_603_p2 = (tmp_17_fu_570_p2 | brmerge1001_demorgan_reg_1331);

assign tmp3_demorgan_fu_667_p2 = (phitmp996_demorgan_fu_641_p2 | brmerge1008_demorgan_reg_1354);

assign tmp3_fu_672_p2 = (tmp3_demorgan_fu_667_p2 ^ 1'd1);

assign tmp4_fu_689_p2 = (tmp_21_fu_656_p2 | brmerge1008_demorgan_reg_1354);

assign tmp5_demorgan_fu_1095_p2 = (phitmp_demorgan_fu_1069_p2 | brmerge1021_demorgan_reg_1507);

assign tmp5_fu_1100_p2 = (tmp5_demorgan_fu_1095_p2 ^ 1'd1);

assign tmp6_fu_1117_p2 = (tmp_27_fu_1084_p2 | brmerge1021_demorgan_reg_1507);

assign tmp_15_fu_365_p2 = (tmp_40_fu_358_p3 & r_fu_353_p2);

assign tmp_16_fu_371_p1 = tmp_15_fu_365_p2;

assign tmp_17_fu_570_p2 = (p_Result_s_reg_1217 ^ 1'd1);

assign tmp_18_fu_475_p2 = (tmp_48_fu_468_p3 & r_assign_3_fu_463_p2);

assign tmp_20_fu_481_p1 = tmp_18_fu_475_p2;

assign tmp_21_fu_656_p2 = (p_Result_13_reg_1248 ^ 1'd1);

assign tmp_22_fu_734_p2 = (($signed(ret_V_reg_1380) > $signed(41'd137438953472)) ? 1'b1 : 1'b0);

assign tmp_23_fu_819_p2 = (p_Result_16_fu_777_p3 ^ 1'd1);

assign tmp_24_fu_972_p2 = (tmp_59_fu_965_p3 & r_assign_5_fu_960_p2);

assign tmp_25_fu_978_p1 = tmp_24_fu_972_p2;

assign tmp_27_fu_1084_p2 = (p_Result_18_reg_1457 ^ 1'd1);

assign tmp_28_fu_890_p2 = ((x_reg_122 == x_V_fu_882_p3) ? 1'b1 : 1'b0);

assign tmp_29_fu_1150_p2 = ((y_reg_110 == y_V_reg_1513) ? 1'b1 : 1'b0);

assign tmp_34_fu_339_p3 = r_V_17_reg_1208[32'd35];

assign tmp_38_fu_234_p1 = grp_fu_210_p2[33:0];

assign tmp_40_fu_358_p3 = r_V_17_reg_1208[32'd34];

assign tmp_41_fu_381_p3 = x2_V_1_fu_375_p2[32'd39];

assign tmp_43_fu_409_p3 = r_V_17_reg_1208[32'd75];

assign tmp_45_fu_449_p3 = r_V_18_reg_1239[32'd35];

assign tmp_46_fu_266_p1 = grp_fu_220_p2[33:0];

assign tmp_48_fu_468_p3 = r_V_18_reg_1239[32'd34];

assign tmp_49_fu_491_p3 = y2_V_2_fu_485_p2[32'd39];

assign tmp_51_fu_519_p3 = r_V_18_reg_1239[32'd75];

assign tmp_52_fu_743_p1 = ret_V_11_fu_739_p2[39:0];

assign tmp_56_fu_946_p3 = ret_V_13_reg_1448[32'd35];

assign tmp_57_fu_896_p1 = grp_fu_763_p2[33:0];

assign tmp_59_fu_965_p3 = ret_V_13_reg_1448[32'd34];

assign tmp_60_fu_988_p3 = ytemp_V_1_fu_982_p2[32'd39];

assign tmp_62_fu_1031_p3 = ret_V_13_reg_1448[32'd75];

assign tmp_s_fu_194_p2 = ((iter_reg_134 == 11'd2000) ? 1'b1 : 1'b0);

assign underflow_4_fu_678_p2 = (tmp3_fu_672_p2 & p_Result_13_reg_1248);

assign underflow_5_fu_849_p2 = (p_Result_16_fu_777_p3 & brmerge4_fu_843_p2);

assign underflow_6_fu_1106_p2 = (tmp5_fu_1100_p2 & p_Result_18_reg_1457);

assign underflow_fu_592_p2 = (tmp1_fu_586_p2 & p_Result_s_reg_1217);

assign x2_V_1_fu_375_p2 = (tmp_16_fu_371_p1 + x2_V_fu_330_p4);

assign x2_V_fu_330_p4 = {{r_V_17_reg_1208[74:35]}};

assign x_V_fu_882_p3 = ((brmerge6_fu_864_p2[0:0] === 1'b1) ? p_mux5_fu_869_p3 : p_8_fu_876_p3);

assign xtemp_V_fu_785_p0 = x_in_V;

assign xtemp_V_fu_785_p2 = ($signed(xtemp_V_fu_785_p0) + $signed(tmp_52_reg_1394));

assign y2_V_2_fu_485_p2 = (tmp_20_fu_481_p1 + y2_V_fu_440_p4);

assign y2_V_fu_440_p4 = {{r_V_18_reg_1239[74:35]}};

assign y_V_fu_1142_p3 = ((p_1037_not_fu_1122_p2[0:0] === 1'b1) ? p_mux6_fu_1128_p3 : p_1_fu_1135_p3);

assign ytemp_V_1_fu_982_p2 = (tmp_25_fu_978_p1 + ytemp_V_fu_937_p4);

assign ytemp_V_fu_937_p4 = {{ret_V_13_reg_1448[74:35]}};

always @ (posedge ap_clk) begin
    rhs_V_5_cast_reg_1182[34:0] <= 35'b00000000000000000000000000000000000;
end

endmodule //mandel_calc
