
---------- Begin Simulation Statistics ----------
host_inst_rate                                 188461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404960                       # Number of bytes of host memory used
host_seconds                                   106.12                       # Real time elapsed on the host
host_tick_rate                              472881062                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.050184                       # Number of seconds simulated
sim_ticks                                 50183651000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7234926                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 48948.177414                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 40407.878162                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6161890                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    52523156500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.148313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1073036                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            479229                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  23994440500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593806                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 75003.221049                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 72906.278695                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                849345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   29664823970                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.317718                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              395514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           147110                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  18110211253                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 52425.416051                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.616514                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           80406                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4215318003                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8479785                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 55965.394757                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 49993.056070                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7011235                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     82187980470                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.173182                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1468550                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             626339                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  42104651753                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099320                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997192                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.124601                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8479785                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 55965.394757                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 49993.056070                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7011235                       # number of overall hits
system.cpu.dcache.overall_miss_latency    82187980470                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.173182                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1468550                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            626339                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  42104651753                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099320                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592794                       # number of replacements
system.cpu.dcache.sampled_refs                 593818                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.124601                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7491913                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501358946000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12976804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 68810.370370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 66976.114650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12976129                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       46447000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  675                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                45                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     42061000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             628                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 48916.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20597.030159                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       293500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12976804                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 68810.370370                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 66976.114650                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12976129                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        46447000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   675                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 45                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     42061000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              628                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.715597                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            366.385581                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12976804                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 68810.370370                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 66976.114650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12976129                       # number of overall hits
system.cpu.icache.overall_miss_latency       46447000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  675                       # number of overall misses
system.cpu.icache.overall_mshr_hits                45                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     42061000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    118                       # number of replacements
system.cpu.icache.sampled_refs                    630                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                366.385581                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12976129                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           548505655000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 66833.435100                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     26244621129                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                392687                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       82623.385595                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  67262.006392                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         354875                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            19793423500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.403007                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       239562                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      1769                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       15994232500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.400026                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  237790                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    71869.694142                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 56287.155781                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         17851928937                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    13981335486                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.956965                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594448                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        82622.808079                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   67261.424468                       # average overall mshr miss latency
system.l2.demand_hits                          354875                       # number of demand (read+write) hits
system.l2.demand_miss_latency             19794194000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.403018                       # miss rate for demand accesses
system.l2.demand_misses                        239573                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       1769                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        15994834000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.400037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   237801                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.430657                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.280846                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   7055.887254                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4601.380333                       # Average occupied blocks per context
system.l2.overall_accesses                     594448                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       82622.808079                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  66994.859742                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         354875                       # number of overall hits
system.l2.overall_miss_latency            19794194000                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.403018                       # miss rate for overall accesses
system.l2.overall_misses                       239573                       # number of overall misses
system.l2.overall_mshr_hits                      1769                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       42239455129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.060628                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  630488                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.903223                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        354684                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       110883                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       538602                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           401279                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        26404                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         614058                       # number of replacements
system.l2.sampled_refs                         630442                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11657.267587                       # Cycle average of tags in use
system.l2.total_refs                           603311                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   549593297500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 78730673                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         110086                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       153451                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14339                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       194557                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         207518                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              3                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       728596                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17238222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.582415                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.841605                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15219547     88.29%     88.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       250085      1.45%     89.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       233761      1.36%     91.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       287016      1.66%     92.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       205924      1.19%     93.96% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       131581      0.76%     94.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       121210      0.70%     95.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        60502      0.35%     95.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       728596      4.23%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17238222                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14336                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8083499                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.163661                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.163661                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7322582                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12953                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     29509145                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5880976                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3968935                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1328335                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        65728                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6677658                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6646160                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31498                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6039981                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6008506                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31475                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        637677                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            637654                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              23                       # DTB write misses
system.switch_cpus_1.fetch.Branches            207518                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2956673                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7024281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       308612                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             29762634                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        777659                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.009591                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2956673                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       110089                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.375567                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     18566557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.603024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.121658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14498958     78.09%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          43687      0.24%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         132718      0.71%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          84468      0.45%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         146991      0.79%     80.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          66738      0.36%     80.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         156304      0.84%     81.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         152915      0.82%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3283778     17.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     18566557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               3070071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159405                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               42076                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.643144                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6789994                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           637677                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6609031                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11467649                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.845673                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5589077                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.530011                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11501988                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        19345                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4444302                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7230243                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2730519                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       863573                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18194147                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6152317                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1575256                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13915470                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        35299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         3600                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1328335                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        95040                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2403467                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         2000                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1602                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3632286                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       308570                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1602                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8372                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10973                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.462180                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.462180                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       939673      6.07%      6.07% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8179      0.05%      6.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      6.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4368169     28.20%     34.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3017821     19.48%     53.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.80% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6481676     41.84%     95.64% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       675212      4.36%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15490730                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       144404                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.009322                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            9      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         2104      1.46%      1.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.46% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        51529     35.68%     37.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     37.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     37.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        89761     62.16%     99.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1001      0.69%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     18566557                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.834335                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.465312                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12075345     65.04%     65.04% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2291293     12.34%     77.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1891992     10.19%     87.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1129038      6.08%     93.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       546336      2.94%     96.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       241059      1.30%     97.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       179581      0.97%     98.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       135090      0.73%     99.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        76823      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     18566557                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.715949                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18152071                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15490730                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8151670                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1220077                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7364771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2956684                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2956673                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       330748                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        91694                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7230243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       863573                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21636628                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6257064                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        83119                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6392058                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1018965                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        19538                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     41266574                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     26437944                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24961533                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3498266                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1328335                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1090833                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     15768098                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2858772                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 50897                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
