Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 31 13:41:23 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/fixed_to_float_top_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|                                       Instance                                      |                                             Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                                                                        |                                                                                         (top) |        430 |        430 |       0 |    0 | 189 |      0 |      0 |          0 |
|   bd_0_i                                                                            |                                                                                          bd_0 |        430 |        430 |       0 |    0 | 189 |      0 |      0 |          0 |
|     hls_inst                                                                        |                                                                               bd_0_hls_inst_0 |        430 |        430 |       0 |    0 | 189 |      0 |      0 |          0 |
|       (hls_inst)                                                                    |                                                                               bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                                                                          |                                                            bd_0_hls_inst_0_fixed_to_float_top |        430 |        430 |       0 |    0 | 189 |      0 |      0 |          0 |
|         (inst)                                                                      |                                                            bd_0_hls_inst_0_fixed_to_float_top |          1 |          1 |       0 |    0 |   3 |      0 |      0 |          0 |
|         grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41                              |                       bd_0_hls_inst_0_fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s |        429 |        429 |       0 |    0 | 186 |      0 |      0 |          0 |
|           (grp_convert_ac_fixed_ac_float_25_2_8_0_s_fu_41)                          |                       bd_0_hls_inst_0_fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s |         29 |         29 |       0 |    0 | 178 |      0 |      0 |          0 |
|           grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154     | bd_0_hls_inst_0_fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213 |         64 |         64 |       0 |    0 |   5 |      0 |      0 |          0 |
|             (grp_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213_fu_154) | bd_0_hls_inst_0_fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_Pipeline_VITIS_LOOP_213 |          1 |          1 |       0 |    0 |   3 |      0 |      0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                                |                     bd_0_hls_inst_0_fixed_to_float_top_flow_control_loop_pipe_sequential_init |         63 |         63 |       0 |    0 |   2 |      0 |      0 |          0 |
|           tab_U                                                                     |       bd_0_hls_inst_0_fixed_to_float_top_convert_ac_fixed_ac_float_25_2_8_0_s_tab_ROM_AUTO_1R |        338 |        338 |       0 |    0 |   3 |      0 |      0 |          0 |
+-------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


