Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\Pablo\Desktop\TFG\SistemaFinal\FINAL_SYSTEM_QSYS.qsys --block-symbol-file --output-directory=C:\Users\Pablo\Desktop\TFG\SistemaFinal\FINAL_SYSTEM_QSYS --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SistemaFinal/FINAL_SYSTEM_QSYS.qsys
Progress: Reading input file
Progress: Adding AvalonMasterUART_0 [AvalonMasterUART 4.1]
Progress: Parameterizing module AvalonMasterUART_0
Progress: Adding EXTERNAL_MEM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module EXTERNAL_MEM
Progress: Adding INSTRUCCION_MEM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module INSTRUCCION_MEM
Progress: Adding RISC_V_AVALON_0 [RISC_V_AVALON 3.0]
Progress: Parameterizing module RISC_V_AVALON_0
Progress: Adding avalon_displays7seg_0 [avalon_displays7seg 1.0]
Progress: Parameterizing module avalon_displays7seg_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\Pablo\Desktop\TFG\SistemaFinal\FINAL_SYSTEM_QSYS.qsys --synthesis=VERILOG --output-directory=C:\Users\Pablo\Desktop\TFG\SistemaFinal\FINAL_SYSTEM_QSYS\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading SistemaFinal/FINAL_SYSTEM_QSYS.qsys
Progress: Reading input file
Progress: Adding AvalonMasterUART_0 [AvalonMasterUART 4.1]
Progress: Parameterizing module AvalonMasterUART_0
Progress: Adding EXTERNAL_MEM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module EXTERNAL_MEM
Progress: Adding INSTRUCCION_MEM [altera_avalon_onchip_memory2 17.1]
Progress: Parameterizing module INSTRUCCION_MEM
Progress: Adding RISC_V_AVALON_0 [RISC_V_AVALON 3.0]
Progress: Parameterizing module RISC_V_AVALON_0
Progress: Adding avalon_displays7seg_0 [avalon_displays7seg 1.0]
Progress: Parameterizing module avalon_displays7seg_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: FINAL_SYSTEM_QSYS: Generating FINAL_SYSTEM_QSYS "FINAL_SYSTEM_QSYS" for QUARTUS_SYNTH
Info: Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has address signal 32 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master AvalonMasterUART_0.avalon_master and slave RISC_V_AVALON_0.debug because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has address signal 32 bit wide, but the slave is 6 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has lock signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master RISC_V_AVALON_0.master_instruccions and slave INSTRUCCION_MEM.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Warning: FINAL_SYSTEM_QSYS: "No matching role found for AvalonMasterUART_0:avalon_master:BEGINTRANSFER (flush)"
Warning: FINAL_SYSTEM_QSYS: "No matching role found for RISC_V_AVALON_0:master_external:BeginTransfer_ext (flush)"
Warning: FINAL_SYSTEM_QSYS: "No matching role found for RISC_V_AVALON_0:master_instruccions:BeginTransfer_instr (flush)"
Info: AvalonMasterUART_0: "FINAL_SYSTEM_QSYS" instantiated AvalonMasterUART "AvalonMasterUART_0"
Info: EXTERNAL_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'
Info: EXTERNAL_MEM:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_EXTERNAL_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8743_8639768505667908481.dir/0003_EXTERNAL_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8743_8639768505667908481.dir/0003_EXTERNAL_MEM_gen//FINAL_SYSTEM_QSYS_EXTERNAL_MEM_component_configuration.pl  --do_build_sim=0  ]
Info: EXTERNAL_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_EXTERNAL_MEM'
Info: EXTERNAL_MEM: "FINAL_SYSTEM_QSYS" instantiated altera_avalon_onchip_memory2 "EXTERNAL_MEM"
Info: INSTRUCCION_MEM: Starting RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'
Info: INSTRUCCION_MEM:   Generation command is [exec C:/intelfpga_lite/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/17.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/17.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=FINAL_SYSTEM_QSYS_INSTRUCCION_MEM --dir=C:/Users/Pablo/AppData/Local/Temp/alt8743_8639768505667908481.dir/0004_INSTRUCCION_MEM_gen/ --quartus_dir=C:/intelfpga_lite/17.1/quartus --verilog --config=C:/Users/Pablo/AppData/Local/Temp/alt8743_8639768505667908481.dir/0004_INSTRUCCION_MEM_gen//FINAL_SYSTEM_QSYS_INSTRUCCION_MEM_component_configuration.pl  --do_build_sim=0  ]
Info: INSTRUCCION_MEM: Done RTL generation for module 'FINAL_SYSTEM_QSYS_INSTRUCCION_MEM'
Info: INSTRUCCION_MEM: "FINAL_SYSTEM_QSYS" instantiated altera_avalon_onchip_memory2 "INSTRUCCION_MEM"
Info: RISC_V_AVALON_0: "FINAL_SYSTEM_QSYS" instantiated RISC_V_AVALON "RISC_V_AVALON_0"
Info: Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/FINAL_SYSTEM_QSYS/synthesis/submodules/avalon_mm_master.sv
Info: avalon_displays7seg_0: "FINAL_SYSTEM_QSYS" instantiated avalon_displays7seg "avalon_displays7seg_0"
Info: Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/FINAL_SYSTEM_QSYS/synthesis/submodules/avalon_slave_MM_interface.v
Info: mm_interconnect_0: "FINAL_SYSTEM_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "FINAL_SYSTEM_QSYS" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: mm_interconnect_2: "FINAL_SYSTEM_QSYS" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: rst_controller: "FINAL_SYSTEM_QSYS" instantiated altera_reset_controller "rst_controller"
Info: AvalonMasterUART_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "AvalonMasterUART_0_avalon_master_translator"
Info: RISC_V_AVALON_0_debug_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "RISC_V_AVALON_0_debug_translator"
Info: RISC_V_AVALON_0_master_external_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "RISC_V_AVALON_0_master_external_agent"
Info: avalon_displays7seg_0_avalon_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "avalon_displays7seg_0_avalon_slave_agent"
Info: avalon_displays7seg_0_avalon_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "avalon_displays7seg_0_avalon_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Pablo/Desktop/TFG/SistemaFinal/FINAL_SYSTEM_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: FINAL_SYSTEM_QSYS: Done "FINAL_SYSTEM_QSYS" with 23 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
