// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "07/07/2022 17:02:13"

// 
// Device: Altera EPM570T100C3 Package TQFP100
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ALU (
	reset,
	op,
	inp1,
	inp2,
	out);
input 	reset;
input 	[3:0] op;
input 	[7:0] inp1;
input 	[7:0] inp2;
output 	[7:0] out;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ;
wire \Add0~41 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~45 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~40 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~35 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~30 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~25 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~45 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 ;
wire \reset~combout ;
wire \Add0~40_combout ;
wire \Add0~43_cout0 ;
wire \Add0~43COUT1_54 ;
wire \Add0~0_combout ;
wire \result~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0_combout ;
wire \Mod0|auto_generated|divider|divider|selnose[27]~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ;
wire \Mod0|auto_generated|divider|divider|selnose[0]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[0]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ;
wire \Mod0|auto_generated|divider|divider|selnose[9]~3_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2COUT1_31 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12COUT1_32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22COUT1_33 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17COUT1_34 ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2COUT1_36 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12COUT1_37 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27COUT1_38 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_39 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22COUT1_40 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~11_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[24]~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2COUT1_41 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12COUT1_42 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32COUT1_43 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~23_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_44 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_45 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27COUT1_46 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|selnose[36]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[34]~12_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[35]~19_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2COUT1_46 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12COUT1_47 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37COUT1_48 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_49 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_50 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~24_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32COUT1_51 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|selnose[45]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[43]~13_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[42]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[41]~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[40]~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2COUT1_51 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12COUT1_52 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42COUT1_53 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_54 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_55 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[45]~25_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[44]~20_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_56 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37COUT1_57 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~14_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[48]~0_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2COUT1_56 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12COUT1_57 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47_cout0 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47COUT1_58 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_59 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_60 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_61 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~26_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~27_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_62 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42COUT1_63 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ;
wire \result~3_combout ;
wire \result~2_combout ;
wire \result~4_combout ;
wire \result~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~24_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~18_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~21_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~38_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~34_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~36_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[24]~27_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[34]~25_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~28_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~30_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[35]~22_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[36]~19_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[43]~26_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[42]~29_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[41]~31_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[40]~32_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37COUT1_57 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[45]~20_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[44]~23_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[52]~39_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[51]~40_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[50]~41_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[49]~42_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[48]~33_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_62 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47COUT1_63 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_56 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_57 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_58 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_59 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[54]~35_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[53]~37_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_60 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_61 ;
wire \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ;
wire \Mult0|auto_generated|op_5~0_combout ;
wire \result~7_combout ;
wire \result~8_combout ;
wire \result~9_combout ;
wire \result~11_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10_combout ;
wire \result~10_combout ;
wire \result~12_combout ;
wire \Mult0|auto_generated|op_5~2 ;
wire \Mult0|auto_generated|op_5~2COUT1_41 ;
wire \Mult0|auto_generated|op_5~5_combout ;
wire \result~13_combout ;
wire \Add0~46_combout ;
wire \Add0~2 ;
wire \Add0~2COUT1_55 ;
wire \Add0~5_combout ;
wire \result~51_combout ;
wire \result~52_combout ;
wire \Mult0|auto_generated|cs1a[0]~COUT ;
wire \Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ;
wire \Mult0|auto_generated|op_1~0_combout ;
wire \Mult0|auto_generated|cs2a[0]~COUT ;
wire \Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ;
wire \Mult0|auto_generated|op_5~7 ;
wire \Mult0|auto_generated|op_5~7COUT1_42 ;
wire \Mult0|auto_generated|op_5~10_combout ;
wire \result~17_combout ;
wire \result~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15_combout ;
wire \result~14_combout ;
wire \result~16_combout ;
wire \Add0~47_combout ;
wire \Add0~7 ;
wire \Add0~7COUT1_56 ;
wire \Add0~10_combout ;
wire \result~18_combout ;
wire \result~19_combout ;
wire \result~21_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ;
wire \result~20_combout ;
wire \result~22_combout ;
wire \Mult0|auto_generated|op_1~2 ;
wire \Mult0|auto_generated|op_1~2COUT1_31 ;
wire \Mult0|auto_generated|op_1~5_combout ;
wire \Mult0|auto_generated|op_5~12 ;
wire \Mult0|auto_generated|op_5~12COUT1_43 ;
wire \Mult0|auto_generated|op_5~15_combout ;
wire \result~23_combout ;
wire \Add0~48_combout ;
wire \Add0~12 ;
wire \Add0~12COUT1_57 ;
wire \Add0~15_combout ;
wire \result~24_combout ;
wire \result~25_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25_combout ;
wire \result~26_combout ;
wire \result~27_combout ;
wire \result~28_combout ;
wire \Add0~49_combout ;
wire \Add0~17 ;
wire \Add0~20_combout ;
wire \Mult0|auto_generated|cs1a[1]~COUT ;
wire \Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ;
wire \Mult0|auto_generated|cs2a[1]~COUT ;
wire \Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ;
wire \Mult0|auto_generated|op_1~7 ;
wire \Mult0|auto_generated|op_1~7COUT1_32 ;
wire \Mult0|auto_generated|op_1~10_combout ;
wire \Mult0|auto_generated|op_2~0_combout ;
wire \Mult0|auto_generated|op_5~17 ;
wire \Mult0|auto_generated|op_5~17COUT1_44 ;
wire \Mult0|auto_generated|op_5~20_combout ;
wire \result~29_combout ;
wire \result~30_combout ;
wire \result~31_combout ;
wire \Add0~50_combout ;
wire \Add0~22 ;
wire \Add0~22COUT1_58 ;
wire \Add0~25_combout ;
wire \result~33_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30_combout ;
wire \result~32_combout ;
wire \result~34_combout ;
wire \Mult0|auto_generated|op_2~2 ;
wire \Mult0|auto_generated|op_2~2COUT1_21 ;
wire \Mult0|auto_generated|op_2~5_combout ;
wire \Mult0|auto_generated|op_1~12 ;
wire \Mult0|auto_generated|op_1~12COUT1_33 ;
wire \Mult0|auto_generated|op_1~15_combout ;
wire \Mult0|auto_generated|op_5~22 ;
wire \Mult0|auto_generated|op_5~25_combout ;
wire \result~35_combout ;
wire \result~36_combout ;
wire \result~37_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35_combout ;
wire \result~39_combout ;
wire \result~50_combout ;
wire \result~38_combout ;
wire \result~40_combout ;
wire \Mult0|auto_generated|op_2~7 ;
wire \Mult0|auto_generated|op_2~7COUT1_22 ;
wire \Mult0|auto_generated|op_2~10_combout ;
wire \Mult0|auto_generated|cs2a[2]~COUT ;
wire \Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ;
wire \Mult0|auto_generated|op_1~17 ;
wire \Mult0|auto_generated|op_1~20_combout ;
wire \Mult0|auto_generated|op_5~27 ;
wire \Mult0|auto_generated|op_5~27COUT1_45 ;
wire \Mult0|auto_generated|op_5~30_combout ;
wire \result~41_combout ;
wire \Add0~51_combout ;
wire \Add0~27 ;
wire \Add0~27COUT1_59 ;
wire \Add0~30_combout ;
wire \result~42_combout ;
wire \result~43_combout ;
wire \result~45_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40_combout ;
wire \result~44_combout ;
wire \result~46_combout ;
wire \Mult0|auto_generated|op_3~0_combout ;
wire \Mult0|auto_generated|op_1~22 ;
wire \Mult0|auto_generated|op_1~22COUT1_34 ;
wire \Mult0|auto_generated|op_1~25_combout ;
wire \Mult0|auto_generated|cs1a[2]~COUT ;
wire \Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ;
wire \Mult0|auto_generated|op_2~12 ;
wire \Mult0|auto_generated|op_2~12COUT1_23 ;
wire \Mult0|auto_generated|op_2~15_combout ;
wire \Mult0|auto_generated|op_5~32 ;
wire \Mult0|auto_generated|op_5~32COUT1_46 ;
wire \Mult0|auto_generated|op_5~35_combout ;
wire \result~47_combout ;
wire \Add0~52_combout ;
wire \Add0~32 ;
wire \Add0~32COUT1_60 ;
wire \Add0~35_combout ;
wire \result~48_combout ;
wire \result~49_combout ;
wire [8:0] \Mult0|auto_generated|le7a ;
wire [9:0] \Mult0|auto_generated|le6a ;
wire [9:0] \Mult0|auto_generated|le5a ;
wire [71:0] \Div0|auto_generated|divider|divider|selnose ;
wire [7:0] \inp2~combout ;
wire [3:0] \op~combout ;
wire [9:0] \Mult0|auto_generated|le4a ;
wire [71:0] \Div0|auto_generated|divider|divider|sel ;
wire [4:0] \Mult0|auto_generated|cs1a ;
wire [71:0] \Mod0|auto_generated|divider|divider|selnose ;
wire [7:0] \inp1~combout ;
wire [4:0] \Mult0|auto_generated|cs2a ;
wire [9:0] \Mult0|auto_generated|le3a ;


// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\reset~combout ),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp2~combout [0]),
	.padio(inp2[0]));
// synopsys translate_off
defparam \inp2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_47,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op~combout [3]),
	.padio(op[3]));
// synopsys translate_off
defparam \op[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op~combout [0]),
	.padio(op[0]));
// synopsys translate_off
defparam \op[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxii_lcell \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\inp2~combout [0] $ (((\op~combout [3]) # (!\op~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp2~combout [0]),
	.datac(\op~combout [3]),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~40 .lut_mask = "3c33";
defparam \Add0~40 .operation_mode = "normal";
defparam \Add0~40 .output_mode = "comb_only";
defparam \Add0~40 .register_cascade_mode = "off";
defparam \Add0~40 .sum_lutc_input = "datac";
defparam \Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_34,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp1~combout [0]),
	.padio(inp1[0]));
// synopsys translate_off
defparam \inp1[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y6_N0
maxii_lcell \Add0~43 (
// Equation(s):
// \Add0~43_cout0  = CARRY((!\op~combout [3] & (\op~combout [0])))
// \Add0~43COUT1_54  = CARRY((!\op~combout [3] & (\op~combout [0])))

	.clk(gnd),
	.dataa(\op~combout [3]),
	.datab(\op~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~41 ),
	.regout(),
	.cout(),
	.cout0(\Add0~43_cout0 ),
	.cout1(\Add0~43COUT1_54 ));
// synopsys translate_off
defparam \Add0~43 .lut_mask = "ff44";
defparam \Add0~43 .operation_mode = "arithmetic";
defparam \Add0~43 .output_mode = "none";
defparam \Add0~43 .register_cascade_mode = "off";
defparam \Add0~43 .sum_lutc_input = "datac";
defparam \Add0~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N1
maxii_lcell \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \Add0~40_combout  $ (\inp1~combout [0] $ ((!\Add0~43_cout0 )))
// \Add0~2  = CARRY((\Add0~40_combout  & ((!\Add0~43_cout0 ) # (!\inp1~combout [0]))) # (!\Add0~40_combout  & (!\inp1~combout [0] & !\Add0~43_cout0 )))
// \Add0~2COUT1_55  = CARRY((\Add0~40_combout  & ((!\Add0~43COUT1_54 ) # (!\inp1~combout [0]))) # (!\Add0~40_combout  & (!\inp1~combout [0] & !\Add0~43COUT1_54 )))

	.clk(gnd),
	.dataa(\Add0~40_combout ),
	.datab(\inp1~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~43_cout0 ),
	.cin1(\Add0~43COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~2 ),
	.cout1(\Add0~2COUT1_55 ));
// synopsys translate_off
defparam \Add0~0 .cin0_used = "true";
defparam \Add0~0 .cin1_used = "true";
defparam \Add0~0 .lut_mask = "692b";
defparam \Add0~0 .operation_mode = "arithmetic";
defparam \Add0~0 .output_mode = "comb_only";
defparam \Add0~0 .register_cascade_mode = "off";
defparam \Add0~0 .sum_lutc_input = "cin";
defparam \Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_87,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op~combout [2]),
	.padio(op[2]));
// synopsys translate_off
defparam \op[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_95,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \op[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\op~combout [1]),
	.padio(op[1]));
// synopsys translate_off
defparam \op[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \result~5 (
// Equation(s):
// \result~5_combout  = (\op~combout [2]) # (((\op~combout [3]) # (!\op~combout [1])))

	.clk(gnd),
	.dataa(\op~combout [2]),
	.datab(vcc),
	.datac(\op~combout [1]),
	.datad(\op~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~5 .lut_mask = "ffaf";
defparam \result~5 .operation_mode = "normal";
defparam \result~5 .output_mode = "comb_only";
defparam \result~5 .register_cascade_mode = "off";
defparam \result~5 .sum_lutc_input = "datac";
defparam \result~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0_combout  = \inp2~combout [0] $ ((\inp1~combout [0]))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2  = CARRY(((\inp1~combout [0])) # (!\inp2~combout [0]))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2COUT1_56  = CARRY(((\inp1~combout [0])) # (!\inp2~combout [0]))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp1~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2COUT1_56 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0 .lut_mask = "66dd";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp2~combout [6]),
	.padio(inp2[6]));
// synopsys translate_off
defparam \inp2[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_83,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp2~combout [7]),
	.padio(inp2[7]));
// synopsys translate_off
defparam \inp2[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_74,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp2~combout [5]),
	.padio(inp2[5]));
// synopsys translate_off
defparam \inp2[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_35,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp2~combout [4]),
	.padio(inp2[4]));
// synopsys translate_off
defparam \inp2[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \Mod0|auto_generated|divider|divider|selnose[27]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|selnose[27]~1_combout  = (!\inp2~combout [6] & (!\inp2~combout [7] & (!\inp2~combout [5] & !\inp2~combout [4])))

	.clk(gnd),
	.dataa(\inp2~combout [6]),
	.datab(\inp2~combout [7]),
	.datac(\inp2~combout [5]),
	.datad(\inp2~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|selnose[27]~1 .lut_mask = "0001";
defparam \Mod0|auto_generated|divider|divider|selnose[27]~1 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|selnose[27]~1 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|selnose[27]~1 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|selnose[27]~1 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|selnose[27]~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_97,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp2~combout [1]),
	.padio(inp2[1]));
// synopsys translate_off
defparam \inp2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_41,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp1~combout [5]),
	.padio(inp1[5]));
// synopsys translate_off
defparam \inp1[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0_combout  = \inp1~combout [5] $ ((\inp2~combout [0]))
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2  = CARRY((\inp1~combout [5]) # ((!\inp2~combout [0])))
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2COUT1_31  = CARRY((\inp1~combout [5]) # ((!\inp2~combout [0])))

	.clk(gnd),
	.dataa(\inp1~combout [5]),
	.datab(\inp2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2COUT1_31 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0 .lut_mask = "66bb";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp2~combout [3]),
	.padio(inp2[3]));
// synopsys translate_off
defparam \inp2[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \Div0|auto_generated|divider|divider|sel[18] (
// Equation(s):
// \Div0|auto_generated|divider|divider|sel [18] = (((\inp2~combout [3]))) # (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout )

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.datab(vcc),
	.datac(\inp2~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|sel [18]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|sel[18] .lut_mask = "f5f5";
defparam \Div0|auto_generated|divider|divider|sel[18] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|sel[18] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|sel[18] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|sel[18] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|sel[18] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp1~combout [6]),
	.padio(inp1[6]));
// synopsys translate_off
defparam \inp1[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_1|_~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout  = (((\inp1~combout [6]))) # (!\inp2~combout [0])

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inp1~combout [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_1|_~0 .lut_mask = "ff55";
defparam \Mod0|auto_generated|divider|divider|add_sub_1|_~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_1|_~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_1|_~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_1|_~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_1|_~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_36,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp2~combout [2]),
	.padio(inp2[2]));
// synopsys translate_off
defparam \inp2[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \Mod0|auto_generated|divider|divider|selnose[0]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|selnose[0]~2_combout  = ((!\inp2~combout [2] & (\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & !\inp2~combout [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp2~combout [2]),
	.datac(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.datad(\inp2~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|selnose[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|selnose[0]~2 .lut_mask = "0030";
defparam \Mod0|auto_generated|divider|divider|selnose[0]~2 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|selnose[0]~2 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|selnose[0]~2 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|selnose[0]~2 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|selnose[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp1~combout [7]),
	.padio(inp1[7]));
// synopsys translate_off
defparam \inp1[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X7_Y4_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[0]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[0]~15_combout  = (\inp1~combout [7] & (((\inp2~combout [1]) # (!\Mod0|auto_generated|divider|divider|selnose[0]~2_combout )) # (!\inp2~combout [0])))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp2~combout [1]),
	.datac(\Mod0|auto_generated|divider|divider|selnose[0]~2_combout ),
	.datad(\inp1~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[0]~15 .lut_mask = "df00";
defparam \Mod0|auto_generated|divider|divider|StageOut[0]~15 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[0]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[0]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[0]~15 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[9]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  = (\Mod0|auto_generated|divider|divider|StageOut[0]~15_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout  $ (\inp2~combout [1])) # 
// (!\Mod0|auto_generated|divider|divider|selnose[0]~2_combout )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datab(\inp2~combout [1]),
	.datac(\Mod0|auto_generated|divider|divider|selnose[0]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[0]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~21 .lut_mask = "6f00";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~21 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~21 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~21 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~21 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[9]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N7
maxii_lcell \Mod0|auto_generated|divider|divider|selnose[9]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|selnose[9]~3_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout  & (\inp2~combout [1] & !\Mod0|auto_generated|divider|divider|StageOut[0]~15_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout  & ((\inp2~combout [1]) # (!\Mod0|auto_generated|divider|divider|StageOut[0]~15_combout )))) # (!\Mod0|auto_generated|divider|divider|selnose[0]~2_combout )

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_1|_~0_combout ),
	.datab(\inp2~combout [1]),
	.datac(\Mod0|auto_generated|divider|divider|selnose[0]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[0]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|selnose[9]~3 .lut_mask = "4fdf";
defparam \Mod0|auto_generated|divider|divider|selnose[9]~3 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|selnose[9]~3 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|selnose[9]~3 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|selnose[9]~3 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|selnose[9]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[8]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  = \inp1~combout [6] $ (((\inp2~combout [0] & (!\Mod0|auto_generated|divider|divider|selnose[9]~3_combout ))))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp1~combout [6]),
	.datac(\Mod0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[8]~16 .lut_mask = "c6c6";
defparam \Mod0|auto_generated|divider|divider|StageOut[8]~16 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[8]~16 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[8]~16 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[8]~16 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[8]~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10_combout  = \Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  $ (\inp2~combout [1] $ ((!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  & (\inp2~combout [1] & !\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  & ((\inp2~combout [1]) # (!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2 ))))
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12COUT1_32  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  & (\inp2~combout [1] & !\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2COUT1_31 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  & ((\inp2~combout [1]) # (!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2COUT1_31 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ),
	.datab(\inp2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12COUT1_32 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~12COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22_cout0  = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22COUT1_33  = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22COUT1_33 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22 .lut_mask = "ff33";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  $ (\inp2~combout [2] $ ((!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  & (\inp2~combout [2] & !\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22_cout0 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  & ((\inp2~combout [2]) # (!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17COUT1_34  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  & (\inp2~combout [2] & !\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22COUT1_33 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  & ((\inp2~combout [2]) # (!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22COUT1_33 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~22COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17COUT1_34 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~17COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[16]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~10_combout  = (\Div0|auto_generated|divider|divider|sel [18] & (((\inp1~combout [5])))) # (!\Div0|auto_generated|divider|divider|sel [18] & 
// ((\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  & ((\inp1~combout 
// [5])))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|sel [18]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.datad(\inp1~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~10 .lut_mask = "ef20";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~10 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~10 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_66,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp1~combout [4]),
	.padio(inp1[4]));
// synopsys translate_off
defparam \inp1[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0_combout  = \inp1~combout [4] $ ((\inp2~combout [0]))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2  = CARRY((\inp1~combout [4]) # ((!\inp2~combout [0])))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2COUT1_36  = CARRY((\inp1~combout [4]) # ((!\inp2~combout [0])))

	.clk(gnd),
	.dataa(\inp1~combout [4]),
	.datab(\inp2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2COUT1_36 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0 .lut_mask = "66bb";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10_combout  = \inp2~combout [1] $ (\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12  = CARRY((\inp2~combout [1] & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2 ) # (!\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ))) # (!\inp2~combout 
// [1] & (!\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12COUT1_37  = CARRY((\inp2~combout [1] & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2COUT1_36 ) # (!\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ))) # 
// (!\inp2~combout [1] & (!\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2COUT1_36 )))

	.clk(gnd),
	.dataa(\inp2~combout [1]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~2COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12COUT1_37 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[18]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~22_combout  = (\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  & ((\Div0|auto_generated|divider|divider|sel [18] & (\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout )) 
// # (!\Div0|auto_generated|divider|divider|sel [18] & ((\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|sel [18]),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .lut_mask = "f2d0";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  = (\Div0|auto_generated|divider|divider|sel [18] & (\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout )) # (!\Div0|auto_generated|divider|divider|sel [18] & 
// ((\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10_combout ))) # (!\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ),
	.datab(\Div0|auto_generated|divider|divider|sel [18]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = "ba8a";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~17 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~17 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~17 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~17 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27_cout0  = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27COUT1_38  = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~25 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27COUT1_38 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27 .lut_mask = "ff33";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15_combout  = \inp2~combout [2] $ (\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17  = CARRY((\inp2~combout [2] & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27_cout0 ) # (!\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ))) # 
// (!\inp2~combout [2] & (!\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_39  = CARRY((\inp2~combout [2] & ((!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27COUT1_38 ) # (!\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ))) # 
// (!\inp2~combout [2] & (!\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27COUT1_38 )))

	.clk(gnd),
	.dataa(\inp2~combout [2]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~27COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_39 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout  = \inp2~combout [3] $ (\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout  $ ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22  = CARRY((\inp2~combout [3] & (\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 )) # (!\inp2~combout [3] 
// & ((\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 ))))
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22COUT1_40  = CARRY((\inp2~combout [3] & (\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_39 )) # 
// (!\inp2~combout [3] & ((\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_39 ))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22COUT1_40 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .lut_mask = "964d";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N8
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~22COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[25]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~11_combout  = (\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[16]~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~11 .lut_mask = "df80";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~11 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~11 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~11 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~11 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[24]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[24]~6_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0_combout ))) # (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & (\inp1~combout [4])))) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & 
// (\inp1~combout [4]))

	.clk(gnd),
	.dataa(\inp1~combout [4]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~6 .lut_mask = "ea2a";
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~6 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~6 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~6 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~6 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[24]~6 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp1~combout [3]),
	.padio(inp1[3]));
// synopsys translate_off
defparam \inp1[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y6_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0_combout  = \inp2~combout [0] $ ((\inp1~combout [3]))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2  = CARRY(((\inp1~combout [3])) # (!\inp2~combout [0]))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2COUT1_41  = CARRY(((\inp1~combout [3])) # (!\inp2~combout [0]))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp1~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2COUT1_41 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0 .lut_mask = "66dd";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10_combout  = \inp2~combout [1] $ (\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12  = CARRY((\inp2~combout [1] & ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2 ) # (!\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout ))) # (!\inp2~combout 
// [1] & (!\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12COUT1_42  = CARRY((\inp2~combout [1] & ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2COUT1_41 ) # (!\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout ))) # 
// (!\inp2~combout [1] & (!\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2COUT1_41 )))

	.clk(gnd),
	.dataa(\inp2~combout [1]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~2COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12COUT1_42 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~12COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32COUT1_43  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~30 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32COUT1_43 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32 .lut_mask = "ff55";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|StageOut[25]~11_combout  $ (\inp2~combout [2] $ ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout  & (\inp2~combout [2] & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32_cout0 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout  & ((\inp2~combout [2]) # (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_44  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout  & (\inp2~combout [2] & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32COUT1_43 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout  & ((\inp2~combout [2]) # (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32COUT1_43 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout ),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~32COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_44 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[27]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~23_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout ))) # (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & (\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~20_combout ),
	.datad(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~23 .lut_mask = "e4cc";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~23 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~23 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~23 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~23 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y3_N2
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[26]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~18_combout  = (\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15_combout ),
	.datab(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~18 .lut_mask = "b8f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~18 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~18 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~18 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~18 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout  = \inp2~combout [3] $ (\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout  $ ((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22  = CARRY((\inp2~combout [3] & (\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )) # (!\inp2~combout [3] 
// & ((\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ))))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_45  = CARRY((\inp2~combout [3] & (\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_44 )) # 
// (!\inp2~combout [3] & ((\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_44 ))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_45 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .lut_mask = "964d";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout  = \inp2~combout [4] $ (\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27  = CARRY((\inp2~combout [4] & ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ) # (!\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout ))) # (!\inp2~combout 
// [4] & (!\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27COUT1_46  = CARRY((\inp2~combout [4] & ((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_45 ) # (!\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout ))) # 
// (!\inp2~combout [4] & (!\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_45 )))

	.clk(gnd),
	.dataa(\inp2~combout [4]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27COUT1_46 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = (((!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N4
maxii_lcell \Div0|auto_generated|divider|divider|selnose[36]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose[36]~0_combout  = ((!\inp2~combout [7] & (!\inp2~combout [6] & !\inp2~combout [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp2~combout [7]),
	.datac(\inp2~combout [6]),
	.datad(\inp2~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .lut_mask = "0003";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[36]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N6
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[34]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[34]~12_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & ((\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ))) # (!\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & (\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~11_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~12 .lut_mask = "caaa";
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~12 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~12 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~12 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~12 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[34]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[35]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[35]~19_combout  = (\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ))))) # 
// (!\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[26]~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[35]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~19 .lut_mask = "df80";
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~19 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~19 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~19 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~19 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[35]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[33]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~7_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & ((\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10_combout )) # (!\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[24]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .lut_mask = "d8f0";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & ((\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0_combout )) # (!\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & ((\inp1~combout [3]))))) # (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & 
// (((\inp1~combout [3]))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~0_combout ),
	.datab(\inp1~combout [3]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = "accc";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~3 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp1~combout [2]),
	.padio(inp1[2]));
// synopsys translate_off
defparam \inp1[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0_combout  = \inp1~combout [2] $ ((\inp2~combout [0]))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2  = CARRY((\inp1~combout [2]) # ((!\inp2~combout [0])))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2COUT1_46  = CARRY((\inp1~combout [2]) # ((!\inp2~combout [0])))

	.clk(gnd),
	.dataa(\inp1~combout [2]),
	.datab(\inp2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2COUT1_46 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0 .lut_mask = "66bb";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10_combout  = \Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  $ (\inp2~combout [1] $ ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & (\inp2~combout [1] & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & ((\inp2~combout [1]) # (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2 ))))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12COUT1_47  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & (\inp2~combout [1] & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2COUT1_46 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout  & ((\inp2~combout [1]) # (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2COUT1_46 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\inp2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~2COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12COUT1_47 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~12COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37_cout0  = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37COUT1_48  = CARRY(((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~35 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37COUT1_48 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37 .lut_mask = "ff33";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \inp2~combout [2] $ (\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((\inp2~combout [2] & ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37_cout0 ) # (!\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ))) # 
// (!\inp2~combout [2] & (!\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_49  = CARRY((\inp2~combout [2] & ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37COUT1_48 ) # (!\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ))) # 
// (!\inp2~combout [2] & (!\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37COUT1_48 )))

	.clk(gnd),
	.dataa(\inp2~combout [2]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~37COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_49 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout  = \Mod0|auto_generated|divider|divider|StageOut[34]~12_combout  $ (\inp2~combout [3] $ ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ) # (!\inp2~combout [3]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout  & (!\inp2~combout [3] & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_50  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_49 ) # (!\inp2~combout [3]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout  & (!\inp2~combout [3] & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_49 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout ),
	.datab(\inp2~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_50 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .lut_mask = "962b";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout  = \inp2~combout [4] $ (\Mod0|auto_generated|divider|divider|StageOut[35]~19_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27  = CARRY((\inp2~combout [4] & ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_50 ) # (!\Mod0|auto_generated|divider|divider|StageOut[35]~19_combout ))) # 
// (!\inp2~combout [4] & (!\Mod0|auto_generated|divider|divider|StageOut[35]~19_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_50 )))

	.clk(gnd),
	.dataa(\inp2~combout [4]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[35]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[36]~24 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~24_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & ((\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout )) # (!\Div0|auto_generated|divider|divider|selnose[36]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~25_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~23_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose[36]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~24 .lut_mask = "accc";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~24 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~24 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~24 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~24 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30_combout  = \Mod0|auto_generated|divider|divider|StageOut[36]~24_combout  $ (\inp2~combout [5] $ ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 ) # (!\inp2~combout [5]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout  & (!\inp2~combout [5] & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 )))
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32COUT1_51  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 ) # (!\inp2~combout [5]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout  & (!\inp2~combout [5] & !\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout ),
	.datab(\inp2~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32COUT1_51 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30 .cin_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30 .lut_mask = "962b";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = ((((!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27  & \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 ) # 
// (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27  & \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32COUT1_51 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~32COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|selnose[45]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|selnose[45]~0_combout  = ((!\inp2~combout [6] & ((!\inp2~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp2~combout [6]),
	.datac(vcc),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|selnose[45]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|selnose[45]~0 .lut_mask = "0033";
defparam \Mod0|auto_generated|divider|divider|selnose[45]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|selnose[45]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|selnose[45]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|selnose[45]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|selnose[45]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[43]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[43]~13_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ))) # (!\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & (\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[34]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|selnose[45]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[43]~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~13 .lut_mask = "ea2a";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~13 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~13 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~13 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~13 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[42]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[42]~8_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ))) # (!\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & (\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~7_combout ),
	.datac(\Mod0|auto_generated|divider|divider|selnose[45]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~8 .lut_mask = "ec4c";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~8 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~8 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~8 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~8 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[41]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[41]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10_combout ))) # (!\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & (\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|selnose[45]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~4 .lut_mask = "caaa";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~4 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~4 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~4 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~4 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[40]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[40]~1_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0_combout ))) # (!\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & (\inp1~combout [2])))) # (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & 
// (\inp1~combout [2]))

	.clk(gnd),
	.dataa(\inp1~combout [2]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|selnose[45]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~1 .lut_mask = "caaa";
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~1 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~1 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~1 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~1 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_33,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \inp1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\inp1~combout [1]),
	.padio(inp1[1]));
// synopsys translate_off
defparam \inp1[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0_combout  = \inp1~combout [1] $ ((\inp2~combout [0]))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2  = CARRY((\inp1~combout [1]) # ((!\inp2~combout [0])))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2COUT1_51  = CARRY((\inp1~combout [1]) # ((!\inp2~combout [0])))

	.clk(gnd),
	.dataa(\inp1~combout [1]),
	.datab(\inp2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2COUT1_51 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0 .lut_mask = "66bb";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10_combout  = \inp2~combout [1] $ (\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12  = CARRY((\inp2~combout [1] & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2 ) # (!\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout ))) # (!\inp2~combout 
// [1] & (!\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12COUT1_52  = CARRY((\inp2~combout [1] & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2COUT1_51 ) # (!\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout ))) # 
// (!\inp2~combout [1] & (!\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2COUT1_51 )))

	.clk(gnd),
	.dataa(\inp2~combout [1]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~2COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12COUT1_52 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~12COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42COUT1_53  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~40 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42COUT1_53 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42 .lut_mask = "ff55";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \inp2~combout [2] $ (\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout  $ ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((\inp2~combout [2] & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42_cout0 ) # (!\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout ))) # 
// (!\inp2~combout [2] & (!\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_54  = CARRY((\inp2~combout [2] & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42COUT1_53 ) # (!\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout ))) # 
// (!\inp2~combout [2] & (!\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42COUT1_53 )))

	.clk(gnd),
	.dataa(\inp2~combout [2]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~42COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_54 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \inp2~combout [3] $ (\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout  $ ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((\inp2~combout [3] & (\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )) # (!\inp2~combout [3] & 
// ((\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_55  = CARRY((\inp2~combout [3] & (\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_54 )) # 
// (!\inp2~combout [3] & ((\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_54 ))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_55 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "964d";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout  = \Mod0|auto_generated|divider|divider|StageOut[43]~13_combout  $ (\inp2~combout [4] $ ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[43]~13_combout  & (\inp2~combout [4] & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_55 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[43]~13_combout  & ((\inp2~combout [4]) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_55 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[43]~13_combout ),
	.datab(\inp2~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[45]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[45]~25_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30_combout )) # (!\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|selnose[45]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~30_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~25 .lut_mask = "f780";
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~25 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~25 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~25 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~25 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[45]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[44]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[44]~20_combout  = (\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout )) # (!\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[35]~19_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|selnose[45]~0_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[35]~19_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25_combout ),
	.datab(\Mod0|auto_generated|divider|divider|selnose[45]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[35]~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~20 .lut_mask = "bf80";
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~20 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~20 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[44]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30_combout  = \Mod0|auto_generated|divider|divider|StageOut[44]~20_combout  $ (\inp2~combout [5] $ ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ) # (!\inp2~combout [5]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout  & (!\inp2~combout [5] & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_56  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ) # (!\inp2~combout [5]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout  & (!\inp2~combout [5] & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout ),
	.datab(\inp2~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_56 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 .cin_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 .lut_mask = "962b";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35_combout  = \inp2~combout [6] $ (\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout  $ ((!(!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  & 
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 ) # (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_56 ))))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37  = CARRY((\inp2~combout [6] & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 ) # (!\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout ))) # (!\inp2~combout 
// [6] & (!\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 )))
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37COUT1_57  = CARRY((\inp2~combout [6] & ((!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_56 ) # (!\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout ))) # 
// (!\inp2~combout [6] & (!\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_56 )))

	.clk(gnd),
	.dataa(\inp2~combout [6]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37COUT1_57 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .cin_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .lut_mask = "692b";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = (((!(!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37 ) # 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  & \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37COUT1_57 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~37COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "0f0f";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[52]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~14_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & ((\inp2~combout [7] & (\Mod0|auto_generated|divider|divider|StageOut[43]~13_combout )) # (!\inp2~combout [7] & 
// ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[43]~13_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[43]~13_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~14 .lut_mask = "aae2";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~14 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~14 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~14 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~14 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[51]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & ((\inp2~combout [7] & ((\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout ))) # (!\inp2~combout [7] & 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[42]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .lut_mask = "ccac";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[50]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~5_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & ((\inp2~combout [7] & ((\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout ))) # (!\inp2~combout [7] & 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[41]~4_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~5 .lut_mask = "f0d8";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~5 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[49]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & ((\inp2~combout [7] & ((\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout ))) # (!\inp2~combout [7] & 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[40]~1_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .lut_mask = "ccac";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[48]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[48]~0_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & ((\inp2~combout [7] & ((\inp1~combout [1]))) # (!\inp2~combout [7] & 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (((\inp1~combout [1]))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~0_combout ),
	.datac(\inp1~combout [1]),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[48]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~0 .lut_mask = "f0d8";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~0 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~0 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~0 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~0 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[48]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10_combout  = \Mod0|auto_generated|divider|divider|StageOut[48]~0_combout  $ (\inp2~combout [1] $ ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[48]~0_combout  & (\inp2~combout [1] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[48]~0_combout  & ((\inp2~combout [1]) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2 ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12COUT1_57  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[48]~0_combout  & (\inp2~combout [1] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2COUT1_56 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[48]~0_combout  & ((\inp2~combout [1]) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2COUT1_56 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[48]~0_combout ),
	.datab(\inp2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~2COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12COUT1_57 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50_combout  = (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~12COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N0
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47_cout0  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50_combout ))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47COUT1_58  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~45 ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47_cout0 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47COUT1_58 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47 .lut_mask = "ff55";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47 .output_mode = "none";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N1
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15_combout  = \Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  $ (\inp2~combout [2] $ ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47_cout0 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & (\inp2~combout [2] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47_cout0 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & ((\inp2~combout [2]) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47_cout0 ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_59  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & (\inp2~combout [2] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47COUT1_58 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout  & ((\inp2~combout [2]) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47COUT1_58 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47_cout0 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~47COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_59 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N2
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout  = \inp2~combout [3] $ (\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout  $ ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22  = CARRY((\inp2~combout [3] & (\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 )) # (!\inp2~combout [3] & 
// ((\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_60  = CARRY((\inp2~combout [3] & (\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_59 )) # 
// (!\inp2~combout [3] & ((\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_59 ))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_60 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .lut_mask = "964d";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N3
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25_combout  = \Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  $ (\inp2~combout [4] $ ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  & (\inp2~combout [4] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  & ((\inp2~combout [4]) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_61  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  & (\inp2~combout [4] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_60 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout  & ((\inp2~combout [4]) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_60 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.datab(\inp2~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_61 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N4
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30_combout  = \Mod0|auto_generated|divider|divider|StageOut[52]~14_combout  $ (\inp2~combout [5] $ ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[52]~14_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_61 ) # (!\inp2~combout [5]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[52]~14_combout  & (!\inp2~combout [5] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_61 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[52]~14_combout ),
	.datab(\inp2~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30_combout ),
	.regout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 .lut_mask = "962b";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N8
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[54]~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~26_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & ((\inp2~combout [7] & ((\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout ))) # (!\inp2~combout [7] & 
// (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~35_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[45]~25_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~26 .lut_mask = "ccac";
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~26 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~26 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~26 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~26 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N1
maxii_lcell \Mod0|auto_generated|divider|divider|StageOut[53]~27 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~27_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & ((\inp2~combout [7] & (\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout )) # (!\inp2~combout [7] & 
// ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~27 .lut_mask = "aaca";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~27 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~27 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~27 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~27 .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N5
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35_combout  = \Mod0|auto_generated|divider|divider|StageOut[53]~27_combout  $ (\inp2~combout [6] $ ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[53]~27_combout  & (\inp2~combout [6] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[53]~27_combout  & ((\inp2~combout [6]) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_62  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[53]~27_combout  & (\inp2~combout [6] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[53]~27_combout  & ((\inp2~combout [6]) # (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[53]~27_combout ),
	.datab(\inp2~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_62 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 .cin_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 .lut_mask = "694d";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N6
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40_combout  = \Mod0|auto_generated|divider|divider|StageOut[54]~26_combout  $ (\inp2~combout [7] $ (((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32  & 
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ) # (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_62 ))))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[54]~26_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ) # (!\inp2~combout [7]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[54]~26_combout  & (!\inp2~combout [7] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 )))
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42COUT1_63  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[54]~26_combout  & ((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_62 ) # (!\inp2~combout [7]))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[54]~26_combout  & (!\inp2~combout [7] & !\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_62 )))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[54]~26_combout ),
	.datab(\inp2~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42 ),
	.cout1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42COUT1_63 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .cin_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .lut_mask = "962b";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .operation_mode = "arithmetic";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N7
maxii_lcell \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  = ((((!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42 ) # 
// (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32  & \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42COUT1_63 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 ),
	.cin0(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42 ),
	.cin1(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~42COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .cin_used = "true";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .lut_mask = "f0f0";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \result~3 (
// Equation(s):
// \result~3_combout  = (!\op~combout [0] & ((\op~combout [1] & (\inp2~combout [0])) # (!\op~combout [1] & ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout )))))

	.clk(gnd),
	.dataa(\op~combout [0]),
	.datab(\op~combout [1]),
	.datac(\inp2~combout [0]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~3 .lut_mask = "5140";
defparam \result~3 .operation_mode = "normal";
defparam \result~3 .output_mode = "comb_only";
defparam \result~3 .register_cascade_mode = "off";
defparam \result~3 .sum_lutc_input = "datac";
defparam \result~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \result~2 (
// Equation(s):
// \result~2_combout  = (\op~combout [1] $ (((\inp2~combout [0] & \op~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op~combout [1]),
	.datac(\inp2~combout [0]),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~2 .lut_mask = "3ccc";
defparam \result~2 .operation_mode = "normal";
defparam \result~2 .output_mode = "comb_only";
defparam \result~2 .register_cascade_mode = "off";
defparam \result~2 .sum_lutc_input = "datac";
defparam \result~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \result~4 (
// Equation(s):
// \result~4_combout  = (\result~3_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0_combout  & ((!\result~2_combout )))) # (!\result~3_combout  & ((\inp1~combout [0] $ (\result~2_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~0_combout ),
	.datab(\result~3_combout ),
	.datac(\inp1~combout [0]),
	.datad(\result~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~4 .lut_mask = "03b8";
defparam \result~4 .operation_mode = "normal";
defparam \result~4 .output_mode = "comb_only";
defparam \result~4 .register_cascade_mode = "off";
defparam \result~4 .sum_lutc_input = "datac";
defparam \result~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \result~6 (
// Equation(s):
// \result~6_combout  = (\op~combout [3]) # ((!\op~combout [2] & ((\op~combout [0]) # (!\op~combout [1]))))

	.clk(gnd),
	.dataa(\op~combout [2]),
	.datab(\op~combout [0]),
	.datac(\op~combout [1]),
	.datad(\op~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~6_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~6 .lut_mask = "ff45";
defparam \result~6 .operation_mode = "normal";
defparam \result~6 .output_mode = "comb_only";
defparam \result~6 .register_cascade_mode = "off";
defparam \result~6 .sum_lutc_input = "datac";
defparam \result~6 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout  = \inp1~combout [5] $ ((\inp2~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27  = CARRY((\inp1~combout [5]) # ((!\inp2~combout [0])))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33  = CARRY((\inp1~combout [5]) # ((!\inp2~combout [0])))

	.clk(gnd),
	.dataa(\inp1~combout [5]),
	.datab(\inp2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .lut_mask = "66bb";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout  = \inp2~combout [1] $ (\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17  = CARRY((\inp2~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ) # (!\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ))) # (!\inp2~combout 
// [1] & (!\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34  = CARRY((\inp2~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ) # (!\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ))) # 
// (!\inp2~combout [1] & (!\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout  & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 )))

	.clk(gnd),
	.dataa(\inp2~combout [1]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~27COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout  = (((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~17COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout  = \inp2~combout [2] $ (\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7  = CARRY((\inp2~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ) # (!\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ))) # 
// (!\inp2~combout [2] & (!\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32  = CARRY((\inp2~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ) # (!\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ))) # 
// (!\inp2~combout [2] & (!\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout  & !\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 )))

	.clk(gnd),
	.dataa(\inp2~combout [2]),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~12COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \Div0|auto_generated|divider|divider|selnose[18] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [18] = ((\inp2~combout [3]) # ((!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ))) # (!\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout )

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~0_combout ),
	.datab(\inp2~combout [3]),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [18]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[18] .lut_mask = "ddff";
defparam \Div0|auto_generated|divider|divider|selnose[18] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[18] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[18] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[18] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[16]~24 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~24_combout  = ((\Div0|auto_generated|divider|divider|selnose [18] & (\inp1~combout [5])) # (!\Div0|auto_generated|divider|divider|selnose [18] & 
// ((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ))))

	.clk(gnd),
	.dataa(\inp1~combout [5]),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~25_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~24 .lut_mask = "aaf0";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~24 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~24 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~24 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~24 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout  = \inp2~combout [0] $ ((\inp1~combout [4]))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32  = CARRY(((\inp1~combout [4])) # (!\inp2~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39  = CARRY(((\inp1~combout [4])) # (!\inp2~combout [0]))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout  = \Div0|auto_generated|divider|divider|StageOut[16]~24_combout  $ (\inp2~combout [1] $ ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22  = CARRY((\Div0|auto_generated|divider|divider|StageOut[16]~24_combout  & (\inp2~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~24_combout  & ((\inp2~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40  = CARRY((\Div0|auto_generated|divider|divider|StageOut[16]~24_combout  & (\inp2~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~24_combout  & ((\inp2~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~24_combout ),
	.datab(\inp2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~32COUT1_39 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[18]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~18_combout  = ((\Div0|auto_generated|divider|divider|selnose [18] & ((\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [18] & 
// (\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[2]~5_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[9]~21_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .lut_mask = "f0aa";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[17]~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~21_combout  = ((\Div0|auto_generated|divider|divider|selnose [18] & (\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout )) # (!\Div0|auto_generated|divider|divider|selnose [18] & 
// ((\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[8]~16_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_2|add_sub_cella[0]~15_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .lut_mask = "ccf0";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~22COUT1_40 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~15 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout  = \inp2~combout [2] $ (\Div0|auto_generated|divider|divider|StageOut[17]~21_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12  = CARRY((\inp2~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ))) # 
// (!\inp2~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[17]~21_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37  = CARRY((\inp2~combout [2] & ((!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ) # (!\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ))) # 
// (!\inp2~combout [2] & (!\Div0|auto_generated|divider|divider|StageOut[17]~21_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 )))

	.clk(gnd),
	.dataa(\inp2~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~17COUT1_36 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout  = \inp2~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[18]~18_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7  = CARRY((\inp2~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[18]~18_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 )) # (!\inp2~combout [3] & 
// ((\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ))))
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38  = CARRY((\inp2~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[18]~18_combout  & !\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 )) # 
// (!\inp2~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~12COUT1_37 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  = (((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~7COUT1_38 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[25]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~38_combout  = (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ))) # (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & (\Div0|auto_generated|divider|divider|StageOut[16]~24_combout )))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[16]~24_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~24_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~20_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~38 .lut_mask = "caaa";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~38 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~38 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~38 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~38 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[27]~34 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~34_combout  = (\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & (((\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~5_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ),
	.datac(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~34 .lut_mask = "accc";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~34 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~34 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~34 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~34 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[26]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~36_combout  = (\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ))))) # 
// (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & (((\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~36 .lut_mask = "df80";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~36 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~36 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~36 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~36 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[24]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[24]~27_combout  = (\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & ((\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & 
// ((\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ))) # (!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout  & (\inp1~combout [4])))) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout  & 
// (\inp1~combout [4]))

	.clk(gnd),
	.dataa(\inp1~combout [4]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[0]~30_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[24]~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .lut_mask = "caaa";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[24]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout  = \inp2~combout [0] $ ((\inp1~combout [3]))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37  = CARRY(((\inp1~combout [3])) # (!\inp2~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45  = CARRY(((\inp1~combout [3])) # (!\inp2~combout [0]))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp1~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .lut_mask = "66dd";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout  = \Div0|auto_generated|divider|divider|StageOut[24]~27_combout  $ (\inp2~combout [1] $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27  = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~27_combout  & (\inp2~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[24]~27_combout  & ((\inp2~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46  = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~27_combout  & (\inp2~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[24]~27_combout  & ((\inp2~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[24]~27_combout ),
	.datab(\inp2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~37COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout  = (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout  = \Div0|auto_generated|divider|divider|StageOut[25]~38_combout  $ (\inp2~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~38_combout  & (\inp2~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[25]~38_combout  & ((\inp2~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~38_combout  & (\inp2~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[25]~38_combout  & ((\inp2~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~38_combout ),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~22COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|StageOut[26]~36_combout  $ (\inp2~combout [3] $ ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12  = CARRY((\Div0|auto_generated|divider|divider|StageOut[26]~36_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ) # (!\inp2~combout [3]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[26]~36_combout  & (!\inp2~combout [3] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43  = CARRY((\Div0|auto_generated|divider|divider|StageOut[26]~36_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ) # (!\inp2~combout [3]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[26]~36_combout  & (!\inp2~combout [3] & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~36_combout ),
	.datab(\inp2~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~17COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .lut_mask = "962b";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout  = \inp2~combout [4] $ (\Div0|auto_generated|divider|divider|StageOut[27]~34_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7  = CARRY((\inp2~combout [4] & ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ) # (!\Div0|auto_generated|divider|divider|StageOut[27]~34_combout ))) # (!\inp2~combout 
// [4] & (!\Div0|auto_generated|divider|divider|StageOut[27]~34_combout  & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44  = CARRY((\inp2~combout [4] & ((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ) # (!\Div0|auto_generated|divider|divider|StageOut[27]~34_combout ))) # 
// (!\inp2~combout [4] & (!\Div0|auto_generated|divider|divider|StageOut[27]~34_combout  & !\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 )))

	.clk(gnd),
	.dataa(\inp2~combout [4]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~12COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout  = (((!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~7COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \Div0|auto_generated|divider|divider|selnose[36] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [36] = (\inp2~combout [6]) # ((\inp2~combout [7]) # ((\inp2~combout [5]) # (!\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\inp2~combout [6]),
	.datab(\inp2~combout [7]),
	.datac(\inp2~combout [5]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [36]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[36] .lut_mask = "feff";
defparam \Div0|auto_generated|divider|divider|selnose[36] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[36] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[36] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[36] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[36] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[34]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[34]~25_combout  = (\Div0|auto_generated|divider|divider|selnose [36] & (\Div0|auto_generated|divider|divider|StageOut[25]~38_combout )) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~38_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose [36]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .lut_mask = "b8b8";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[34]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[33]~28 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~28_combout  = ((\Div0|auto_generated|divider|divider|selnose [36] & ((\Div0|auto_generated|divider|divider|StageOut[24]~27_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|selnose [36]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~25_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[24]~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .lut_mask = "fc30";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[33]~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[32]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~30_combout  = ((\Div0|auto_generated|divider|divider|selnose [36] & ((\inp1~combout [3]))) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// (\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|selnose [36]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[0]~35_combout ),
	.datad(\inp1~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .lut_mask = "fc30";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout  = \inp1~combout [2] $ ((\inp2~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42  = CARRY((\inp1~combout [2]) # ((!\inp2~combout [0])))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50  = CARRY((\inp1~combout [2]) # ((!\inp2~combout [0])))

	.clk(gnd),
	.dataa(\inp1~combout [2]),
	.datab(\inp2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .lut_mask = "66bb";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout  = \inp2~combout [1] $ (\Div0|auto_generated|divider|divider|StageOut[32]~30_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32  = CARRY((\inp2~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ) # (!\Div0|auto_generated|divider|divider|StageOut[32]~30_combout ))) # (!\inp2~combout 
// [1] & (!\Div0|auto_generated|divider|divider|StageOut[32]~30_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51  = CARRY((\inp2~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ) # (!\Div0|auto_generated|divider|divider|StageOut[32]~30_combout ))) # 
// (!\inp2~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[32]~30_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 )))

	.clk(gnd),
	.dataa(\inp2~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[32]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~42COUT1_50 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout  = (((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~32COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .lut_mask = "ff55";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout  = \Div0|auto_generated|divider|divider|StageOut[33]~28_combout  $ (\inp2~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22  = CARRY((\Div0|auto_generated|divider|divider|StageOut[33]~28_combout  & (\inp2~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[33]~28_combout  & ((\inp2~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47  = CARRY((\Div0|auto_generated|divider|divider|StageOut[33]~28_combout  & (\inp2~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[33]~28_combout  & ((\inp2~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~28_combout ),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~27COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout  = \inp2~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[34]~25_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17  = CARRY((\inp2~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[34]~25_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 )) # (!\inp2~combout [3] 
// & ((\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ))))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48  = CARRY((\inp2~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[34]~25_combout  & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 )) # 
// (!\inp2~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~22COUT1_47 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[35]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[35]~22_combout  = (\Div0|auto_generated|divider|divider|selnose [36] & (\Div0|auto_generated|divider|divider|StageOut[26]~36_combout )) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// (((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~36_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~10_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose [36]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[35]~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[35]~22 .lut_mask = "acac";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~22 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~22 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~22 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[35]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|StageOut[35]~22_combout  $ (\inp2~combout [4] $ ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  = CARRY((\Div0|auto_generated|divider|divider|StageOut[35]~22_combout  & (\inp2~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[35]~22_combout  & ((\inp2~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[35]~22_combout ),
	.datab(\inp2~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~17COUT1_48 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[36]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[36]~19_combout  = ((\Div0|auto_generated|divider|divider|selnose [36] & (\Div0|auto_generated|divider|divider|StageOut[27]~34_combout )) # (!\Div0|auto_generated|divider|divider|selnose [36] & 
// ((\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~34_combout ),
	.datac(\Div0|auto_generated|divider|divider|selnose [36]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4|add_sub_cella[2]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[36]~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[36]~19 .lut_mask = "cfc0";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~19 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~19 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~19 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~19 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[36]~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout  = \Div0|auto_generated|divider|divider|StageOut[36]~19_combout  $ (\inp2~combout [5] $ ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7  = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~19_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ) # (!\inp2~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[36]~19_combout  & (!\inp2~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49  = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~19_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ) # (!\inp2~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[36]~19_combout  & (!\inp2~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[36]~19_combout ),
	.datab(\inp2~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .lut_mask = "962b";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout  = ((((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12  & \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~12 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~7COUT1_49 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N4
maxii_lcell \Div0|auto_generated|divider|divider|selnose[45] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [45] = (\inp2~combout [7]) # ((\inp2~combout [6]) # ((!\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout )))

	.clk(gnd),
	.dataa(\inp2~combout [7]),
	.datab(\inp2~combout [6]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [45]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[45] .lut_mask = "eeff";
defparam \Div0|auto_generated|divider|divider|selnose[45] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[45] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[45] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[45] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[45] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[43]~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[43]~26_combout  = ((\Div0|auto_generated|divider|divider|selnose [45] & ((\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~15_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|StageOut[34]~25_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [45]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .lut_mask = "f0aa";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[43]~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[42]~29 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[42]~29_combout  = ((\Div0|auto_generated|divider|divider|selnose [45] & (\Div0|auto_generated|divider|divider|StageOut[33]~28_combout )) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|selnose [45]),
	.datac(\Div0|auto_generated|divider|divider|StageOut[33]~28_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .lut_mask = "f3c0";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[42]~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[41]~31 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[41]~31_combout  = (\Div0|auto_generated|divider|divider|selnose [45] & (((\Div0|auto_generated|divider|divider|StageOut[32]~30_combout )))) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~30_combout ),
	.datab(\Div0|auto_generated|divider|divider|selnose [45]),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|StageOut[32]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .lut_mask = "ee22";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[41]~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[40]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[40]~32_combout  = ((\Div0|auto_generated|divider|divider|selnose [45] & (\inp1~combout [2])) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ))))

	.clk(gnd),
	.dataa(\inp1~combout [2]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[0]~40_combout ),
	.datac(vcc),
	.datad(\Div0|auto_generated|divider|divider|selnose [45]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .lut_mask = "aacc";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[40]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout  = \inp1~combout [1] $ ((\inp2~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47  = CARRY((\inp1~combout [1]) # ((!\inp2~combout [0])))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56  = CARRY((\inp1~combout [1]) # ((!\inp2~combout [0])))

	.clk(gnd),
	.dataa(\inp1~combout [1]),
	.datab(\inp2~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .lut_mask = "66bb";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout  = \Div0|auto_generated|divider|divider|StageOut[40]~32_combout  $ (\inp2~combout [1] $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37  = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~32_combout  & (\inp2~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[40]~32_combout  & ((\inp2~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37COUT1_57  = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~32_combout  & (\inp2~combout [1] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[40]~32_combout  & ((\inp2~combout [1]) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ),
	.datab(\inp2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~47COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37COUT1_57 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout  = (((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~37COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout  = \Div0|auto_generated|divider|divider|StageOut[41]~31_combout  $ (\inp2~combout [2] $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27  = CARRY((\Div0|auto_generated|divider|divider|StageOut[41]~31_combout  & (\inp2~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[41]~31_combout  & ((\inp2~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52  = CARRY((\Div0|auto_generated|divider|divider|StageOut[41]~31_combout  & (\inp2~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[41]~31_combout  & ((\inp2~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~32COUT1_51 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .lut_mask = "694d";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout  = \inp2~combout [3] $ (\Div0|auto_generated|divider|divider|StageOut[42]~29_combout  $ ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22  = CARRY((\inp2~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[42]~29_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 )) # (!\inp2~combout [3] 
// & ((\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53  = CARRY((\inp2~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[42]~29_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 )) # 
// (!\inp2~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~27COUT1_52 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .lut_mask = "964d";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout  = \inp2~combout [4] $ (\Div0|auto_generated|divider|divider|StageOut[43]~26_combout  $ ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  = CARRY((\inp2~combout [4] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ) # (!\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ))) # 
// (!\inp2~combout [4] & (!\Div0|auto_generated|divider|divider|StageOut[43]~26_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 )))

	.clk(gnd),
	.dataa(\inp2~combout [4]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~22COUT1_53 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[45]~20 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[45]~20_combout  = ((\Div0|auto_generated|divider|divider|selnose [45] & ((\Div0|auto_generated|divider|divider|StageOut[36]~19_combout ))) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// (\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|selnose [45]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~5_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[36]~19_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .lut_mask = "fc30";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[45]~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[44]~23 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[44]~23_combout  = ((\Div0|auto_generated|divider|divider|selnose [45] & (\Div0|auto_generated|divider|divider|StageOut[35]~22_combout )) # (!\Div0|auto_generated|divider|divider|selnose [45] & 
// ((\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[35]~22_combout ),
	.datab(vcc),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [45]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[44]~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[44]~23 .lut_mask = "aaf0";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~23 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~23 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~23 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~23 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[44]~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout  = \Div0|auto_generated|divider|divider|StageOut[44]~23_combout  $ (\inp2~combout [5] $ ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12  = CARRY((\Div0|auto_generated|divider|divider|StageOut[44]~23_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ) # (!\inp2~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[44]~23_combout  & (!\inp2~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54  = CARRY((\Div0|auto_generated|divider|divider|StageOut[44]~23_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ) # (!\inp2~combout [5]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[44]~23_combout  & (!\inp2~combout [5] & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[44]~23_combout ),
	.datab(\inp2~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .lut_mask = "962b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  = \inp2~combout [6] $ (\Div0|auto_generated|divider|divider|StageOut[45]~20_combout  $ ((!(!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & 
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ) # (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ))))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7  = CARRY((\inp2~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ) # (!\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ))) # (!\inp2~combout 
// [6] & (!\Div0|auto_generated|divider|divider|StageOut[45]~20_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 )))
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55  = CARRY((\inp2~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ) # (!\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ))) # 
// (!\inp2~combout [6] & (!\Div0|auto_generated|divider|divider|StageOut[45]~20_combout  & !\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 )))

	.clk(gnd),
	.dataa(\inp2~combout [6]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~12COUT1_54 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .lut_mask = "692b";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  = (((!(!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17  & \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~17 ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~7COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .lut_mask = "0f0f";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[52]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[52]~39_combout  = (\inp2~combout [7] & (((\Div0|auto_generated|divider|divider|StageOut[43]~26_combout )))) # (!\inp2~combout [7] & ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  
// & (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[43]~26_combout )))))

	.clk(gnd),
	.dataa(\inp2~combout [7]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~15_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[43]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[52]~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[52]~39 .lut_mask = "fb40";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~39 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~39 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~39 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~39 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[52]~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[51]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[51]~40_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\inp2~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ))) # (!\inp2~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~20_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[42]~29_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[51]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[51]~40 .lut_mask = "ccac";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~40 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~40 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[51]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N9
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[50]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[50]~41_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\inp2~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ))) # (!\inp2~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~25_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[41]~31_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[50]~41 .lut_mask = "f0d8";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~41 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~41 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~41 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~41 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[50]~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[49]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[49]~42_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\inp2~combout [7] & (\Div0|auto_generated|divider|divider|StageOut[40]~32_combout )) # (!\inp2~combout [7] & 
// ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ))))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[40]~32_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~35_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[49]~42 .lut_mask = "aaca";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~42 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~42 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~42 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~42 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[49]~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N0
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[48]~33 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[48]~33_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\inp2~combout [7] & ((\inp1~combout [1]))) # (!\inp2~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\inp1~combout [1]))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[0]~45_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\inp1~combout [1]),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[48]~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .lut_mask = "f0b8";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[48]~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0  = CARRY(((\inp1~combout [0])) # (!\inp2~combout [0]))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_62  = CARRY(((\inp1~combout [0])) # (!\inp2~combout [0]))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp1~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~50 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_62 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .lut_mask = "ffdd";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0  = CARRY((\inp2~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 ) # (!\Div0|auto_generated|divider|divider|StageOut[48]~33_combout ))) # 
// (!\inp2~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[48]~33_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47COUT1_63  = CARRY((\inp2~combout [1] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_62 ) # (!\Div0|auto_generated|divider|divider|StageOut[48]~33_combout ))) # 
// (!\inp2~combout [1] & (!\Div0|auto_generated|divider|divider|StageOut[48]~33_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_62 )))

	.clk(gnd),
	.dataa(\inp2~combout [1]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[48]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~52COUT1_62 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~45 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47COUT1_63 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y6_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout  = (((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~47COUT1_63 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N0
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_56  = CARRY(((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_56 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .lut_mask = "ff33";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N1
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~42_combout  & (\inp2~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[49]~42_combout  & ((\inp2~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_57  = CARRY((\Div0|auto_generated|divider|divider|StageOut[49]~42_combout  & (\inp2~combout [2] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_56 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[49]~42_combout  & ((\inp2~combout [2]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_56 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[49]~42_combout ),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~37COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_57 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N2
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0  = CARRY((\inp2~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[50]~41_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 )) # 
// (!\inp2~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[50]~41_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_58  = CARRY((\inp2~combout [3] & (\Div0|auto_generated|divider|divider|StageOut[50]~41_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_57 )) # 
// (!\inp2~combout [3] & ((\Div0|auto_generated|divider|divider|StageOut[50]~41_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_57 ))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[50]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~32COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_58 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N3
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~40_combout  & (\inp2~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[51]~40_combout  & ((\inp2~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 ))))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_59  = CARRY((\Div0|auto_generated|divider|divider|StageOut[51]~40_combout  & (\inp2~combout [4] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_58 )) # 
// (!\Div0|auto_generated|divider|divider|StageOut[51]~40_combout  & ((\inp2~combout [4]) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_58 ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[51]~40_combout ),
	.datab(\inp2~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~27COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_59 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N4
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout  = CARRY((\inp2~combout [5] & (\Div0|auto_generated|divider|divider|StageOut[52]~39_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_59 )) # 
// (!\inp2~combout [5] & ((\Div0|auto_generated|divider|divider|StageOut[52]~39_combout ) # (!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_59 ))))

	.clk(gnd),
	.dataa(\inp2~combout [5]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[52]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~22COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15 ),
	.regout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .lut_mask = "ff4d";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[54]~35 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[54]~35_combout  = (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\inp2~combout [7] & ((\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ))) # (!\inp2~combout [7] & 
// (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & (((\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datac(\Div0|auto_generated|divider|divider|StageOut[45]~20_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[54]~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[54]~35 .lut_mask = "f0d8";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~35 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~35 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~35 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~35 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[54]~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \Div0|auto_generated|divider|divider|StageOut[53]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[53]~37_combout  = (\inp2~combout [7] & (((\Div0|auto_generated|divider|divider|StageOut[44]~23_combout )))) # (!\inp2~combout [7] & ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  
// & (\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & ((\Div0|auto_generated|divider|divider|StageOut[44]~23_combout )))))

	.clk(gnd),
	.dataa(\inp2~combout [7]),
	.datab(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[44]~23_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|StageOut[53]~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[53]~37 .lut_mask = "fb40";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~37 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~37 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~37 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~37 .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|StageOut[53]~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N5
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0  = CARRY((\inp2~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ) # (!\Div0|auto_generated|divider|divider|StageOut[53]~37_combout ))) # 
// (!\inp2~combout [6] & (!\Div0|auto_generated|divider|divider|StageOut[53]~37_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_60  = CARRY((\inp2~combout [6] & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ) # (!\Div0|auto_generated|divider|divider|StageOut[53]~37_combout ))) # 
// (!\inp2~combout [6] & (!\Div0|auto_generated|divider|divider|StageOut[53]~37_combout  & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout )))

	.clk(gnd),
	.dataa(\inp2~combout [6]),
	.datab(\Div0|auto_generated|divider|divider|StageOut[53]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~10 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_60 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N6
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0  = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~35_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ) # (!\inp2~combout [7]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[54]~35_combout  & (!\inp2~combout [7] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 )))
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_61  = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~35_combout  & ((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_60 ) # (!\inp2~combout [7]))) # 
// (!\Div0|auto_generated|divider|divider|StageOut[54]~35_combout  & (!\inp2~combout [7] & !\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_60 )))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|StageOut[54]~35_combout ),
	.datab(\inp2~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~12COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5 ),
	.regout(),
	.cout(),
	.cout0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cout1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_61 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .lut_mask = "ff2b";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .operation_mode = "arithmetic";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .output_mode = "none";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y7_N7
maxii_lcell \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout  = ((((!\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ) # 
// (\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout  & \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_61 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~17_cout ),
	.cin0(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7_cout0 ),
	.cin1(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~7COUT1_61 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin0_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin1_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .cin_used = "true";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .lut_mask = "f0f0";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .sum_lutc_input = "cin";
defparam \Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \Mult0|auto_generated|cs1a[0] (
// Equation(s):
// \Mult0|auto_generated|cs1a [0] = ((\inp2~combout [1]))
// \Mult0|auto_generated|cs1a[0]~COUT  = CARRY(((\inp2~combout [1])))
// \Mult0|auto_generated|cs1a[0]~COUTCOUT1_9  = CARRY(((\inp2~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [0]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[0]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[0] .lut_mask = "cccc";
defparam \Mult0|auto_generated|cs1a[0] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|cs1a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \Mult0|auto_generated|cs2a[0] (
// Equation(s):
// \Mult0|auto_generated|cs2a [0] = (\inp2~combout [0])
// \Mult0|auto_generated|cs2a[0]~COUT  = CARRY(((\inp2~combout [1])))
// \Mult0|auto_generated|cs2a[0]~COUTCOUT1_9  = CARRY(((\inp2~combout [1])))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp2~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [0]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[0]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[0] .lut_mask = "aacc";
defparam \Mult0|auto_generated|cs2a[0] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|cs2a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \Mult0|auto_generated|le3a[0] (
// Equation(s):
// \Mult0|auto_generated|le3a [0] = LCELL(\Mult0|auto_generated|cs1a [0] $ (((\inp1~combout [0] & ((\Mult0|auto_generated|cs2a [0]))))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\inp1~combout [0]),
	.datac(vcc),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[0] .lut_mask = "66aa";
defparam \Mult0|auto_generated|le3a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N0
maxii_lcell \Mult0|auto_generated|op_5~0 (
// Equation(s):
// \Mult0|auto_generated|op_5~0_combout  = \Mult0|auto_generated|cs1a [0] $ ((\Mult0|auto_generated|le3a [0]))
// \Mult0|auto_generated|op_5~2  = CARRY((\Mult0|auto_generated|cs1a [0] & (\Mult0|auto_generated|le3a [0])))
// \Mult0|auto_generated|op_5~2COUT1_41  = CARRY((\Mult0|auto_generated|cs1a [0] & (\Mult0|auto_generated|le3a [0])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\Mult0|auto_generated|le3a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~2 ),
	.cout1(\Mult0|auto_generated|op_5~2COUT1_41 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_5~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_5~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N1
maxii_lcell \result~7 (
// Equation(s):
// \result~7_combout  = (\result~6_combout  & ((\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ) # ((\result~5_combout )))) # (!\result~6_combout  & (((\Mult0|auto_generated|op_5~0_combout  & !\result~5_combout ))))

	.clk(gnd),
	.dataa(\result~6_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~0_combout ),
	.datac(\Mult0|auto_generated|op_5~0_combout ),
	.datad(\result~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~7_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~7 .lut_mask = "aad8";
defparam \result~7 .operation_mode = "normal";
defparam \result~7 .output_mode = "comb_only";
defparam \result~7 .register_cascade_mode = "off";
defparam \result~7 .sum_lutc_input = "datac";
defparam \result~7 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N9
maxii_lcell \result~8 (
// Equation(s):
// \result~8_combout  = (\result~5_combout  & ((\result~7_combout  & (\Add0~0_combout )) # (!\result~7_combout  & ((\result~4_combout ))))) # (!\result~5_combout  & (((\result~7_combout ))))

	.clk(gnd),
	.dataa(\Add0~0_combout ),
	.datab(\result~5_combout ),
	.datac(\result~4_combout ),
	.datad(\result~7_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~8 .lut_mask = "bbc0";
defparam \result~8 .operation_mode = "normal";
defparam \result~8 .output_mode = "comb_only";
defparam \result~8 .register_cascade_mode = "off";
defparam \result~8 .sum_lutc_input = "datac";
defparam \result~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N2
maxii_lcell \result~9 (
// Equation(s):
// \result~9_combout  = (((\reset~combout  & \result~8_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\result~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~9_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~9 .lut_mask = "f000";
defparam \result~9 .operation_mode = "normal";
defparam \result~9 .output_mode = "comb_only";
defparam \result~9 .register_cascade_mode = "off";
defparam \result~9 .sum_lutc_input = "datac";
defparam \result~9 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \result~11 (
// Equation(s):
// \result~11_combout  = ((\inp2~combout [1] & ((!\op~combout [0]) # (!\inp1~combout [1]))) # (!\inp2~combout [1] & (\inp1~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp2~combout [1]),
	.datac(\inp1~combout [1]),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~11_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~11 .lut_mask = "3cfc";
defparam \result~11 .operation_mode = "normal";
defparam \result~11 .output_mode = "comb_only";
defparam \result~11 .register_cascade_mode = "off";
defparam \result~11 .sum_lutc_input = "datac";
defparam \result~11 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \result~10 (
// Equation(s):
// \result~10_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[48]~0_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[0]~10_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[48]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~10_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~10 .lut_mask = "f3c0";
defparam \result~10 .operation_mode = "normal";
defparam \result~10 .output_mode = "comb_only";
defparam \result~10 .register_cascade_mode = "off";
defparam \result~10 .sum_lutc_input = "datac";
defparam \result~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \result~12 (
// Equation(s):
// \result~12_combout  = (\op~combout [1] & (!\result~11_combout )) # (!\op~combout [1] & ((\op~combout [0] & (\result~11_combout )) # (!\op~combout [0] & ((\result~10_combout )))))

	.clk(gnd),
	.dataa(\result~11_combout ),
	.datab(\op~combout [1]),
	.datac(\result~10_combout ),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~12_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~12 .lut_mask = "6674";
defparam \result~12 .operation_mode = "normal";
defparam \result~12 .output_mode = "comb_only";
defparam \result~12 .register_cascade_mode = "off";
defparam \result~12 .sum_lutc_input = "datac";
defparam \result~12 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \Mult0|auto_generated|le3a[1] (
// Equation(s):
// \Mult0|auto_generated|le3a [1] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ ((\inp1~combout [1])))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & ((!\inp1~combout [0])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\inp1~combout [1]),
	.datac(\inp1~combout [0]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[1] .lut_mask = "660a";
defparam \Mult0|auto_generated|le3a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N1
maxii_lcell \Mult0|auto_generated|op_5~5 (
// Equation(s):
// \Mult0|auto_generated|op_5~5_combout  = \Mult0|auto_generated|le3a [1] $ ((((\Mult0|auto_generated|op_5~2 ))))
// \Mult0|auto_generated|op_5~7  = CARRY(((!\Mult0|auto_generated|op_5~2 )) # (!\Mult0|auto_generated|le3a [1]))
// \Mult0|auto_generated|op_5~7COUT1_42  = CARRY(((!\Mult0|auto_generated|op_5~2COUT1_41 )) # (!\Mult0|auto_generated|le3a [1]))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~2 ),
	.cin1(\Mult0|auto_generated|op_5~2COUT1_41 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~7 ),
	.cout1(\Mult0|auto_generated|op_5~7COUT1_42 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~5 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~5 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~5 .lut_mask = "5a5f";
defparam \Mult0|auto_generated|op_5~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N3
maxii_lcell \result~13 (
// Equation(s):
// \result~13_combout  = (\result~5_combout  & ((\result~12_combout ) # ((\result~6_combout )))) # (!\result~5_combout  & (((!\result~6_combout  & \Mult0|auto_generated|op_5~5_combout ))))

	.clk(gnd),
	.dataa(\result~5_combout ),
	.datab(\result~12_combout ),
	.datac(\result~6_combout ),
	.datad(\Mult0|auto_generated|op_5~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~13_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~13 .lut_mask = "ada8";
defparam \result~13 .operation_mode = "normal";
defparam \result~13 .output_mode = "comb_only";
defparam \result~13 .register_cascade_mode = "off";
defparam \result~13 .sum_lutc_input = "datac";
defparam \result~13 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\inp2~combout [1] $ (((\op~combout [3]) # (!\op~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op~combout [0]),
	.datac(\inp2~combout [1]),
	.datad(\op~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~46 .lut_mask = "0fc3";
defparam \Add0~46 .operation_mode = "normal";
defparam \Add0~46 .output_mode = "comb_only";
defparam \Add0~46 .register_cascade_mode = "off";
defparam \Add0~46 .sum_lutc_input = "datac";
defparam \Add0~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N2
maxii_lcell \Add0~5 (
// Equation(s):
// \Add0~5_combout  = \inp1~combout [1] $ (\Add0~46_combout  $ ((\Add0~2 )))
// \Add0~7  = CARRY((\inp1~combout [1] & ((!\Add0~2 ) # (!\Add0~46_combout ))) # (!\inp1~combout [1] & (!\Add0~46_combout  & !\Add0~2 )))
// \Add0~7COUT1_56  = CARRY((\inp1~combout [1] & ((!\Add0~2COUT1_55 ) # (!\Add0~46_combout ))) # (!\inp1~combout [1] & (!\Add0~46_combout  & !\Add0~2COUT1_55 )))

	.clk(gnd),
	.dataa(\inp1~combout [1]),
	.datab(\Add0~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~2 ),
	.cin1(\Add0~2COUT1_55 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~7 ),
	.cout1(\Add0~7COUT1_56 ));
// synopsys translate_off
defparam \Add0~5 .cin0_used = "true";
defparam \Add0~5 .cin1_used = "true";
defparam \Add0~5 .lut_mask = "962b";
defparam \Add0~5 .operation_mode = "arithmetic";
defparam \Add0~5 .output_mode = "comb_only";
defparam \Add0~5 .register_cascade_mode = "off";
defparam \Add0~5 .sum_lutc_input = "cin";
defparam \Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N9
maxii_lcell \result~51 (
// Equation(s):
// \result~51_combout  = (\reset~combout  & ((\result~6_combout  & ((\Add0~5_combout ) # (!\result~13_combout ))) # (!\result~6_combout  & ((\result~13_combout )))))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(\result~6_combout ),
	.datac(\Add0~5_combout ),
	.datad(\result~13_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~51 .lut_mask = "a288";
defparam \result~51 .operation_mode = "normal";
defparam \result~51 .output_mode = "comb_only";
defparam \result~51 .register_cascade_mode = "off";
defparam \result~51 .sum_lutc_input = "datac";
defparam \result~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N8
maxii_lcell \result~52 (
// Equation(s):
// \result~52_combout  = (\result~51_combout  & ((\result~13_combout ) # ((\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout  & !\inp2~combout [7]))))

	.clk(gnd),
	.dataa(\result~13_combout ),
	.datab(\result~51_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~0_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~52 .lut_mask = "88c8";
defparam \result~52 .operation_mode = "normal";
defparam \result~52 .output_mode = "comb_only";
defparam \result~52 .register_cascade_mode = "off";
defparam \result~52 .sum_lutc_input = "datac";
defparam \result~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \Mult0|auto_generated|cs1a[1] (
// Equation(s):
// \Mult0|auto_generated|cs1a [1] = \inp2~combout [3] $ (((\inp2~combout [2] & (\Mult0|auto_generated|cs1a[0]~COUT ))))
// \Mult0|auto_generated|cs1a[1]~COUT  = CARRY((!\inp2~combout [3] & ((!\Mult0|auto_generated|cs1a[0]~COUT ) # (!\inp2~combout [2]))))
// \Mult0|auto_generated|cs1a[1]~COUTCOUT1_10  = CARRY((!\inp2~combout [3] & ((!\Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ) # (!\inp2~combout [2]))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[0]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[0]~COUTCOUT1_9 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [1]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[1]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[1] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[1] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[1] .lut_mask = "6a15";
defparam \Mult0|auto_generated|cs1a[1] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[1] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N7
maxii_lcell \Mult0|auto_generated|le3a[2] (
// Equation(s):
// \Mult0|auto_generated|le3a [2] = LCELL((\Mult0|auto_generated|cs2a [0] & (\inp1~combout [2] $ (((\Mult0|auto_generated|cs1a [0]))))) # (!\Mult0|auto_generated|cs2a [0] & (((!\inp1~combout [1] & \Mult0|auto_generated|cs1a [0])))))

	.clk(gnd),
	.dataa(\inp1~combout [2]),
	.datab(\inp1~combout [1]),
	.datac(\Mult0|auto_generated|cs1a [0]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[2] .lut_mask = "5a30";
defparam \Mult0|auto_generated|le3a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N1
maxii_lcell \Mult0|auto_generated|op_1~0 (
// Equation(s):
// \Mult0|auto_generated|op_1~0_combout  = \Mult0|auto_generated|cs1a [1] $ ((\Mult0|auto_generated|le3a [2]))
// \Mult0|auto_generated|op_1~2  = CARRY((\Mult0|auto_generated|cs1a [1] & (\Mult0|auto_generated|le3a [2])))
// \Mult0|auto_generated|op_1~2COUT1_31  = CARRY((\Mult0|auto_generated|cs1a [1] & (\Mult0|auto_generated|le3a [2])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [1]),
	.datab(\Mult0|auto_generated|le3a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~2 ),
	.cout1(\Mult0|auto_generated|op_1~2COUT1_31 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_1~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_1~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \Mult0|auto_generated|cs2a[1] (
// Equation(s):
// \Mult0|auto_generated|cs2a [1] = (\inp2~combout [2] $ ((\Mult0|auto_generated|cs2a[0]~COUT )))
// \Mult0|auto_generated|cs2a[1]~COUT  = CARRY((!\inp2~combout [3] & ((!\Mult0|auto_generated|cs2a[0]~COUT ) # (!\inp2~combout [2]))))
// \Mult0|auto_generated|cs2a[1]~COUTCOUT1_10  = CARRY((!\inp2~combout [3] & ((!\Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ) # (!\inp2~combout [2]))))

	.clk(gnd),
	.dataa(\inp2~combout [3]),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[0]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[0]~COUTCOUT1_9 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [1]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[1]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[1] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[1] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[1] .lut_mask = "3c15";
defparam \Mult0|auto_generated|cs2a[1] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[1] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \Mult0|auto_generated|le4a[0] (
// Equation(s):
// \Mult0|auto_generated|le4a [0] = LCELL((\Mult0|auto_generated|cs1a [1] $ (((\inp1~combout [0] & \Mult0|auto_generated|cs2a [1])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp1~combout [0]),
	.datac(\Mult0|auto_generated|cs1a [1]),
	.datad(\Mult0|auto_generated|cs2a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[0] .lut_mask = "3cf0";
defparam \Mult0|auto_generated|le4a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \Mult0|auto_generated|op_5~10 (
// Equation(s):
// \Mult0|auto_generated|op_5~10_combout  = \Mult0|auto_generated|op_1~0_combout  $ (\Mult0|auto_generated|le4a [0] $ ((!\Mult0|auto_generated|op_5~7 )))
// \Mult0|auto_generated|op_5~12  = CARRY((\Mult0|auto_generated|op_1~0_combout  & ((\Mult0|auto_generated|le4a [0]) # (!\Mult0|auto_generated|op_5~7 ))) # (!\Mult0|auto_generated|op_1~0_combout  & (\Mult0|auto_generated|le4a [0] & 
// !\Mult0|auto_generated|op_5~7 )))
// \Mult0|auto_generated|op_5~12COUT1_43  = CARRY((\Mult0|auto_generated|op_1~0_combout  & ((\Mult0|auto_generated|le4a [0]) # (!\Mult0|auto_generated|op_5~7COUT1_42 ))) # (!\Mult0|auto_generated|op_1~0_combout  & (\Mult0|auto_generated|le4a [0] & 
// !\Mult0|auto_generated|op_5~7COUT1_42 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~0_combout ),
	.datab(\Mult0|auto_generated|le4a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~7 ),
	.cin1(\Mult0|auto_generated|op_5~7COUT1_42 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~12 ),
	.cout1(\Mult0|auto_generated|op_5~12COUT1_43 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N5
maxii_lcell \result~17 (
// Equation(s):
// \result~17_combout  = (\result~6_combout  & ((\result~5_combout ) # ((!\Div0|auto_generated|divider|divider|selnose [45])))) # (!\result~6_combout  & (!\result~5_combout  & (\Mult0|auto_generated|op_5~10_combout )))

	.clk(gnd),
	.dataa(\result~6_combout ),
	.datab(\result~5_combout ),
	.datac(\Mult0|auto_generated|op_5~10_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [45]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~17_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~17 .lut_mask = "98ba";
defparam \result~17 .operation_mode = "normal";
defparam \result~17 .output_mode = "comb_only";
defparam \result~17 .register_cascade_mode = "off";
defparam \result~17 .sum_lutc_input = "datac";
defparam \result~17 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N6
maxii_lcell \result~15 (
// Equation(s):
// \result~15_combout  = ((\inp1~combout [2] & ((!\inp2~combout [2]) # (!\op~combout [0]))) # (!\inp1~combout [2] & ((\inp2~combout [2]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp1~combout [2]),
	.datac(\op~combout [0]),
	.datad(\inp2~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~15 .lut_mask = "3fcc";
defparam \result~15 .operation_mode = "normal";
defparam \result~15 .output_mode = "comb_only";
defparam \result~15 .register_cascade_mode = "off";
defparam \result~15 .sum_lutc_input = "datac";
defparam \result~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N1
maxii_lcell \result~14 (
// Equation(s):
// \result~14_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~15_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[49]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~14_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~14 .lut_mask = "f3c0";
defparam \result~14 .operation_mode = "normal";
defparam \result~14 .output_mode = "comb_only";
defparam \result~14 .register_cascade_mode = "off";
defparam \result~14 .sum_lutc_input = "datac";
defparam \result~14 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N8
maxii_lcell \result~16 (
// Equation(s):
// \result~16_combout  = (\op~combout [1] & (!\result~15_combout )) # (!\op~combout [1] & ((\op~combout [0] & (\result~15_combout )) # (!\op~combout [0] & ((\result~14_combout )))))

	.clk(gnd),
	.dataa(\result~15_combout ),
	.datab(\op~combout [1]),
	.datac(\op~combout [0]),
	.datad(\result~14_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~16_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~16 .lut_mask = "6764";
defparam \result~16 .operation_mode = "normal";
defparam \result~16 .output_mode = "comb_only";
defparam \result~16 .register_cascade_mode = "off";
defparam \result~16 .sum_lutc_input = "datac";
defparam \result~16 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \Add0~47 (
// Equation(s):
// \Add0~47_combout  = \inp2~combout [2] $ (((\op~combout [3]) # ((!\op~combout [0]))))

	.clk(gnd),
	.dataa(\op~combout [3]),
	.datab(\inp2~combout [2]),
	.datac(vcc),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~47 .lut_mask = "6633";
defparam \Add0~47 .operation_mode = "normal";
defparam \Add0~47 .output_mode = "comb_only";
defparam \Add0~47 .register_cascade_mode = "off";
defparam \Add0~47 .sum_lutc_input = "datac";
defparam \Add0~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N3
maxii_lcell \Add0~10 (
// Equation(s):
// \Add0~10_combout  = \inp1~combout [2] $ (\Add0~47_combout  $ ((!\Add0~7 )))
// \Add0~12  = CARRY((\inp1~combout [2] & (\Add0~47_combout  & !\Add0~7 )) # (!\inp1~combout [2] & ((\Add0~47_combout ) # (!\Add0~7 ))))
// \Add0~12COUT1_57  = CARRY((\inp1~combout [2] & (\Add0~47_combout  & !\Add0~7COUT1_56 )) # (!\inp1~combout [2] & ((\Add0~47_combout ) # (!\Add0~7COUT1_56 ))))

	.clk(gnd),
	.dataa(\inp1~combout [2]),
	.datab(\Add0~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~7 ),
	.cin1(\Add0~7COUT1_56 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~12 ),
	.cout1(\Add0~12COUT1_57 ));
// synopsys translate_off
defparam \Add0~10 .cin0_used = "true";
defparam \Add0~10 .cin1_used = "true";
defparam \Add0~10 .lut_mask = "694d";
defparam \Add0~10 .operation_mode = "arithmetic";
defparam \Add0~10 .output_mode = "comb_only";
defparam \Add0~10 .register_cascade_mode = "off";
defparam \Add0~10 .sum_lutc_input = "cin";
defparam \Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N7
maxii_lcell \result~18 (
// Equation(s):
// \result~18_combout  = (\result~17_combout  & (((\Add0~10_combout ) # (!\result~5_combout )))) # (!\result~17_combout  & (\result~16_combout  & ((\result~5_combout ))))

	.clk(gnd),
	.dataa(\result~17_combout ),
	.datab(\result~16_combout ),
	.datac(\Add0~10_combout ),
	.datad(\result~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~18_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~18 .lut_mask = "e4aa";
defparam \result~18 .operation_mode = "normal";
defparam \result~18 .output_mode = "comb_only";
defparam \result~18 .register_cascade_mode = "off";
defparam \result~18 .sum_lutc_input = "datac";
defparam \result~18 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N8
maxii_lcell \result~19 (
// Equation(s):
// \result~19_combout  = (((\reset~combout  & \result~18_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\result~18_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~19_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~19 .lut_mask = "f000";
defparam \result~19 .operation_mode = "normal";
defparam \result~19 .output_mode = "comb_only";
defparam \result~19 .register_cascade_mode = "off";
defparam \result~19 .sum_lutc_input = "datac";
defparam \result~19 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \result~21 (
// Equation(s):
// \result~21_combout  = ((\inp2~combout [3] & ((!\inp1~combout [3]) # (!\op~combout [0]))) # (!\inp2~combout [3] & ((\inp1~combout [3]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op~combout [0]),
	.datac(\inp2~combout [3]),
	.datad(\inp1~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~21_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~21 .lut_mask = "3ff0";
defparam \result~21 .operation_mode = "normal";
defparam \result~21 .output_mode = "comb_only";
defparam \result~21 .register_cascade_mode = "off";
defparam \result~21 .sum_lutc_input = "datac";
defparam \result~21 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N8
maxii_lcell \result~20 (
// Equation(s):
// \result~20_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~5_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~20_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~20 .lut_mask = "fc0c";
defparam \result~20 .operation_mode = "normal";
defparam \result~20 .output_mode = "comb_only";
defparam \result~20 .register_cascade_mode = "off";
defparam \result~20 .sum_lutc_input = "datac";
defparam \result~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \result~22 (
// Equation(s):
// \result~22_combout  = (\op~combout [1] & (!\result~21_combout )) # (!\op~combout [1] & ((\op~combout [0] & (\result~21_combout )) # (!\op~combout [0] & ((\result~20_combout )))))

	.clk(gnd),
	.dataa(\result~21_combout ),
	.datab(\result~20_combout ),
	.datac(\op~combout [1]),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~22_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~22 .lut_mask = "5a5c";
defparam \result~22 .operation_mode = "normal";
defparam \result~22 .output_mode = "comb_only";
defparam \result~22 .register_cascade_mode = "off";
defparam \result~22 .sum_lutc_input = "datac";
defparam \result~22 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \Mult0|auto_generated|le4a[1] (
// Equation(s):
// \Mult0|auto_generated|le4a [1] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ (((\inp1~combout [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & (!\inp1~combout [0]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [1]),
	.datab(\inp1~combout [0]),
	.datac(\inp1~combout [1]),
	.datad(\Mult0|auto_generated|cs2a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[1] .lut_mask = "5a22";
defparam \Mult0|auto_generated|le4a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N9
maxii_lcell \Mult0|auto_generated|le3a[3] (
// Equation(s):
// \Mult0|auto_generated|le3a [3] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ (((\inp1~combout [3]))))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & (!\inp1~combout [2]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\inp1~combout [2]),
	.datac(\inp1~combout [3]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[3] .lut_mask = "5a22";
defparam \Mult0|auto_generated|le3a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N2
maxii_lcell \Mult0|auto_generated|op_1~5 (
// Equation(s):
// \Mult0|auto_generated|op_1~5_combout  = \Mult0|auto_generated|le3a [3] $ ((((\Mult0|auto_generated|op_1~2 ))))
// \Mult0|auto_generated|op_1~7  = CARRY(((!\Mult0|auto_generated|op_1~2 )) # (!\Mult0|auto_generated|le3a [3]))
// \Mult0|auto_generated|op_1~7COUT1_32  = CARRY(((!\Mult0|auto_generated|op_1~2COUT1_31 )) # (!\Mult0|auto_generated|le3a [3]))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~2 ),
	.cin1(\Mult0|auto_generated|op_1~2COUT1_31 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~7 ),
	.cout1(\Mult0|auto_generated|op_1~7COUT1_32 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~5 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~5 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~5 .lut_mask = "5a5f";
defparam \Mult0|auto_generated|op_1~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N3
maxii_lcell \Mult0|auto_generated|op_5~15 (
// Equation(s):
// \Mult0|auto_generated|op_5~15_combout  = \Mult0|auto_generated|le4a [1] $ (\Mult0|auto_generated|op_1~5_combout  $ ((\Mult0|auto_generated|op_5~12 )))
// \Mult0|auto_generated|op_5~17  = CARRY((\Mult0|auto_generated|le4a [1] & (!\Mult0|auto_generated|op_1~5_combout  & !\Mult0|auto_generated|op_5~12 )) # (!\Mult0|auto_generated|le4a [1] & ((!\Mult0|auto_generated|op_5~12 ) # 
// (!\Mult0|auto_generated|op_1~5_combout ))))
// \Mult0|auto_generated|op_5~17COUT1_44  = CARRY((\Mult0|auto_generated|le4a [1] & (!\Mult0|auto_generated|op_1~5_combout  & !\Mult0|auto_generated|op_5~12COUT1_43 )) # (!\Mult0|auto_generated|le4a [1] & ((!\Mult0|auto_generated|op_5~12COUT1_43 ) # 
// (!\Mult0|auto_generated|op_1~5_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [1]),
	.datab(\Mult0|auto_generated|op_1~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~12 ),
	.cin1(\Mult0|auto_generated|op_5~12COUT1_43 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~15_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~17 ),
	.cout1(\Mult0|auto_generated|op_5~17COUT1_44 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~15 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N6
maxii_lcell \result~23 (
// Equation(s):
// \result~23_combout  = (\result~6_combout  & (((\result~5_combout )))) # (!\result~6_combout  & ((\result~5_combout  & (\result~22_combout )) # (!\result~5_combout  & ((\Mult0|auto_generated|op_5~15_combout )))))

	.clk(gnd),
	.dataa(\result~22_combout ),
	.datab(\result~6_combout ),
	.datac(\Mult0|auto_generated|op_5~15_combout ),
	.datad(\result~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~23_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~23 .lut_mask = "ee30";
defparam \result~23 .operation_mode = "normal";
defparam \result~23 .output_mode = "comb_only";
defparam \result~23 .register_cascade_mode = "off";
defparam \result~23 .sum_lutc_input = "datac";
defparam \result~23 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\inp2~combout [3] $ (((\op~combout [3]) # (!\op~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op~combout [0]),
	.datac(\inp2~combout [3]),
	.datad(\op~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~48 .lut_mask = "0fc3";
defparam \Add0~48 .operation_mode = "normal";
defparam \Add0~48 .output_mode = "comb_only";
defparam \Add0~48 .register_cascade_mode = "off";
defparam \Add0~48 .sum_lutc_input = "datac";
defparam \Add0~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N4
maxii_lcell \Add0~15 (
// Equation(s):
// \Add0~15_combout  = \Add0~48_combout  $ (\inp1~combout [3] $ ((\Add0~12 )))
// \Add0~17  = CARRY((\Add0~48_combout  & (\inp1~combout [3] & !\Add0~12COUT1_57 )) # (!\Add0~48_combout  & ((\inp1~combout [3]) # (!\Add0~12COUT1_57 ))))

	.clk(gnd),
	.dataa(\Add0~48_combout ),
	.datab(\inp1~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Add0~12 ),
	.cin1(\Add0~12COUT1_57 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~15_combout ),
	.regout(),
	.cout(\Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~15 .cin0_used = "true";
defparam \Add0~15 .cin1_used = "true";
defparam \Add0~15 .lut_mask = "964d";
defparam \Add0~15 .operation_mode = "arithmetic";
defparam \Add0~15 .output_mode = "comb_only";
defparam \Add0~15 .register_cascade_mode = "off";
defparam \Add0~15 .sum_lutc_input = "cin";
defparam \Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N3
maxii_lcell \result~24 (
// Equation(s):
// \result~24_combout  = (\result~6_combout  & ((\result~23_combout  & ((\Add0~15_combout ))) # (!\result~23_combout  & (!\Div0|auto_generated|divider|divider|selnose [36])))) # (!\result~6_combout  & (((\result~23_combout ))))

	.clk(gnd),
	.dataa(\Div0|auto_generated|divider|divider|selnose [36]),
	.datab(\result~6_combout ),
	.datac(\result~23_combout ),
	.datad(\Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~24_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~24 .lut_mask = "f434";
defparam \result~24 .operation_mode = "normal";
defparam \result~24 .output_mode = "comb_only";
defparam \result~24 .register_cascade_mode = "off";
defparam \result~24 .sum_lutc_input = "datac";
defparam \result~24 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N1
maxii_lcell \result~25 (
// Equation(s):
// \result~25_combout  = (((\reset~combout  & \result~24_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\result~24_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~25 .lut_mask = "f000";
defparam \result~25 .operation_mode = "normal";
defparam \result~25 .output_mode = "comb_only";
defparam \result~25 .register_cascade_mode = "off";
defparam \result~25 .sum_lutc_input = "datac";
defparam \result~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y4_N9
maxii_lcell \result~26 (
// Equation(s):
// \result~26_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~25_combout ),
	.datab(vcc),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[51]~9_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~26_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~26 .lut_mask = "afa0";
defparam \result~26 .operation_mode = "normal";
defparam \result~26 .output_mode = "comb_only";
defparam \result~26 .register_cascade_mode = "off";
defparam \result~26 .sum_lutc_input = "datac";
defparam \result~26 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N2
maxii_lcell \result~27 (
// Equation(s):
// \result~27_combout  = (\inp1~combout [4] & (((!\op~combout [0])) # (!\inp2~combout [4]))) # (!\inp1~combout [4] & (\inp2~combout [4]))

	.clk(gnd),
	.dataa(\inp1~combout [4]),
	.datab(\inp2~combout [4]),
	.datac(\op~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~27_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~27 .lut_mask = "6e6e";
defparam \result~27 .operation_mode = "normal";
defparam \result~27 .output_mode = "comb_only";
defparam \result~27 .register_cascade_mode = "off";
defparam \result~27 .sum_lutc_input = "datac";
defparam \result~27 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N7
maxii_lcell \result~28 (
// Equation(s):
// \result~28_combout  = (\op~combout [1] & (((!\result~27_combout )))) # (!\op~combout [1] & ((\op~combout [0] & ((\result~27_combout ))) # (!\op~combout [0] & (\result~26_combout ))))

	.clk(gnd),
	.dataa(\result~26_combout ),
	.datab(\op~combout [1]),
	.datac(\op~combout [0]),
	.datad(\result~27_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~28_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~28 .lut_mask = "32ce";
defparam \result~28 .operation_mode = "normal";
defparam \result~28 .output_mode = "comb_only";
defparam \result~28 .register_cascade_mode = "off";
defparam \result~28 .sum_lutc_input = "datac";
defparam \result~28 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \Add0~49 (
// Equation(s):
// \Add0~49_combout  = (\inp2~combout [4] $ (((\op~combout [3]) # (!\op~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op~combout [0]),
	.datac(\inp2~combout [4]),
	.datad(\op~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~49 .lut_mask = "0fc3";
defparam \Add0~49 .operation_mode = "normal";
defparam \Add0~49 .output_mode = "comb_only";
defparam \Add0~49 .register_cascade_mode = "off";
defparam \Add0~49 .sum_lutc_input = "datac";
defparam \Add0~49 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N5
maxii_lcell \Add0~20 (
// Equation(s):
// \Add0~20_combout  = \Add0~49_combout  $ (\inp1~combout [4] $ ((!\Add0~17 )))
// \Add0~22  = CARRY((\Add0~49_combout  & ((!\Add0~17 ) # (!\inp1~combout [4]))) # (!\Add0~49_combout  & (!\inp1~combout [4] & !\Add0~17 )))
// \Add0~22COUT1_58  = CARRY((\Add0~49_combout  & ((!\Add0~17 ) # (!\inp1~combout [4]))) # (!\Add0~49_combout  & (!\inp1~combout [4] & !\Add0~17 )))

	.clk(gnd),
	.dataa(\Add0~49_combout ),
	.datab(\inp1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~22 ),
	.cout1(\Add0~22COUT1_58 ));
// synopsys translate_off
defparam \Add0~20 .cin_used = "true";
defparam \Add0~20 .lut_mask = "692b";
defparam \Add0~20 .operation_mode = "arithmetic";
defparam \Add0~20 .output_mode = "comb_only";
defparam \Add0~20 .register_cascade_mode = "off";
defparam \Add0~20 .sum_lutc_input = "cin";
defparam \Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \Mult0|auto_generated|le4a[2] (
// Equation(s):
// \Mult0|auto_generated|le4a [2] = LCELL((\Mult0|auto_generated|cs2a [1] & (\inp1~combout [2] $ (((\Mult0|auto_generated|cs1a [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (((!\inp1~combout [1] & \Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\inp1~combout [2]),
	.datab(\inp1~combout [1]),
	.datac(\Mult0|auto_generated|cs1a [1]),
	.datad(\Mult0|auto_generated|cs2a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[2] .lut_mask = "5a30";
defparam \Mult0|auto_generated|le4a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \Mult0|auto_generated|cs1a[2] (
// Equation(s):
// \Mult0|auto_generated|cs1a [2] = \inp2~combout [5] $ (((\inp2~combout [4] & (!\Mult0|auto_generated|cs1a[1]~COUT ))))
// \Mult0|auto_generated|cs1a[2]~COUT  = CARRY((\inp2~combout [5]) # ((\inp2~combout [4] & !\Mult0|auto_generated|cs1a[1]~COUT )))
// \Mult0|auto_generated|cs1a[2]~COUTCOUT1_11  = CARRY((\inp2~combout [5]) # ((\inp2~combout [4] & !\Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 )))

	.clk(gnd),
	.dataa(\inp2~combout [4]),
	.datab(\inp2~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[1]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[1]~COUTCOUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [2]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs1a[2]~COUT ),
	.cout1(\Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[2] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[2] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[2] .lut_mask = "c6ce";
defparam \Mult0|auto_generated|cs1a[2] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs1a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[2] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \Mult0|auto_generated|cs2a[2] (
// Equation(s):
// \Mult0|auto_generated|cs2a [2] = \inp2~combout [4] $ ((((!\Mult0|auto_generated|cs2a[1]~COUT ))))
// \Mult0|auto_generated|cs2a[2]~COUT  = CARRY((\inp2~combout [5]) # ((\inp2~combout [4] & !\Mult0|auto_generated|cs2a[1]~COUT )))
// \Mult0|auto_generated|cs2a[2]~COUTCOUT1_11  = CARRY((\inp2~combout [5]) # ((\inp2~combout [4] & !\Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 )))

	.clk(gnd),
	.dataa(\inp2~combout [4]),
	.datab(\inp2~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[1]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[1]~COUTCOUT1_10 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [2]),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|cs2a[2]~COUT ),
	.cout1(\Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ));
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[2] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[2] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[2] .lut_mask = "a5ce";
defparam \Mult0|auto_generated|cs2a[2] .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|cs2a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[2] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N9
maxii_lcell \Mult0|auto_generated|le5a[0] (
// Equation(s):
// \Mult0|auto_generated|le5a [0] = LCELL((\Mult0|auto_generated|cs1a [2] $ (((\inp1~combout [0] & \Mult0|auto_generated|cs2a [2])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp1~combout [0]),
	.datac(\Mult0|auto_generated|cs1a [2]),
	.datad(\Mult0|auto_generated|cs2a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[0] .lut_mask = "3cf0";
defparam \Mult0|auto_generated|le5a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N3
maxii_lcell \Mult0|auto_generated|op_1~10 (
// Equation(s):
// \Mult0|auto_generated|op_1~10_combout  = \Mult0|auto_generated|le4a [2] $ (\Mult0|auto_generated|le5a [0] $ ((!\Mult0|auto_generated|op_1~7 )))
// \Mult0|auto_generated|op_1~12  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_1~7 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le5a [0] & !\Mult0|auto_generated|op_1~7 )))
// \Mult0|auto_generated|op_1~12COUT1_33  = CARRY((\Mult0|auto_generated|le4a [2] & ((\Mult0|auto_generated|le5a [0]) # (!\Mult0|auto_generated|op_1~7COUT1_32 ))) # (!\Mult0|auto_generated|le4a [2] & (\Mult0|auto_generated|le5a [0] & 
// !\Mult0|auto_generated|op_1~7COUT1_32 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le4a [2]),
	.datab(\Mult0|auto_generated|le5a [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~7 ),
	.cin1(\Mult0|auto_generated|op_1~7COUT1_32 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~12 ),
	.cout1(\Mult0|auto_generated|op_1~12COUT1_33 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \Mult0|auto_generated|le3a[4] (
// Equation(s):
// \Mult0|auto_generated|le3a [4] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ ((\inp1~combout [4])))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & ((!\inp1~combout [3])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\inp1~combout [4]),
	.datad(\inp1~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[4] .lut_mask = "486a";
defparam \Mult0|auto_generated|le3a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \Mult0|auto_generated|op_2~0 (
// Equation(s):
// \Mult0|auto_generated|op_2~0_combout  = \Mult0|auto_generated|cs1a [2] $ ((\Mult0|auto_generated|le3a [4]))
// \Mult0|auto_generated|op_2~2  = CARRY((\Mult0|auto_generated|cs1a [2] & (\Mult0|auto_generated|le3a [4])))
// \Mult0|auto_generated|op_2~2COUT1_21  = CARRY((\Mult0|auto_generated|cs1a [2] & (\Mult0|auto_generated|le3a [4])))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [2]),
	.datab(\Mult0|auto_generated|le3a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~0_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~2 ),
	.cout1(\Mult0|auto_generated|op_2~2COUT1_21 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~0 .lut_mask = "6688";
defparam \Mult0|auto_generated|op_2~0 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_2~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N4
maxii_lcell \Mult0|auto_generated|op_5~20 (
// Equation(s):
// \Mult0|auto_generated|op_5~20_combout  = \Mult0|auto_generated|op_1~10_combout  $ (\Mult0|auto_generated|op_2~0_combout  $ ((!\Mult0|auto_generated|op_5~17 )))
// \Mult0|auto_generated|op_5~22  = CARRY((\Mult0|auto_generated|op_1~10_combout  & ((\Mult0|auto_generated|op_2~0_combout ) # (!\Mult0|auto_generated|op_5~17COUT1_44 ))) # (!\Mult0|auto_generated|op_1~10_combout  & (\Mult0|auto_generated|op_2~0_combout  & 
// !\Mult0|auto_generated|op_5~17COUT1_44 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~10_combout ),
	.datab(\Mult0|auto_generated|op_2~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_5~17 ),
	.cin1(\Mult0|auto_generated|op_5~17COUT1_44 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~20_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_5~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~20 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~20 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~20 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N5
maxii_lcell \Div0|auto_generated|divider|divider|selnose[27] (
// Equation(s):
// \Div0|auto_generated|divider|divider|selnose [27] = (((!\Mod0|auto_generated|divider|divider|selnose[27]~1_combout )) # (!\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3|add_sub_cella[2]~0_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|selnose[27]~1_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Div0|auto_generated|divider|divider|selnose [27]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|selnose[27] .lut_mask = "33ff";
defparam \Div0|auto_generated|divider|divider|selnose[27] .operation_mode = "normal";
defparam \Div0|auto_generated|divider|divider|selnose[27] .output_mode = "comb_only";
defparam \Div0|auto_generated|divider|divider|selnose[27] .register_cascade_mode = "off";
defparam \Div0|auto_generated|divider|divider|selnose[27] .sum_lutc_input = "datac";
defparam \Div0|auto_generated|divider|divider|selnose[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N6
maxii_lcell \result~29 (
// Equation(s):
// \result~29_combout  = (\result~5_combout  & (\result~6_combout )) # (!\result~5_combout  & ((\result~6_combout  & ((!\Div0|auto_generated|divider|divider|selnose [27]))) # (!\result~6_combout  & (\Mult0|auto_generated|op_5~20_combout ))))

	.clk(gnd),
	.dataa(\result~5_combout ),
	.datab(\result~6_combout ),
	.datac(\Mult0|auto_generated|op_5~20_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~29_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~29 .lut_mask = "98dc";
defparam \result~29 .operation_mode = "normal";
defparam \result~29 .output_mode = "comb_only";
defparam \result~29 .register_cascade_mode = "off";
defparam \result~29 .sum_lutc_input = "datac";
defparam \result~29 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxii_lcell \result~30 (
// Equation(s):
// \result~30_combout  = (\result~5_combout  & ((\result~29_combout  & ((\Add0~20_combout ))) # (!\result~29_combout  & (\result~28_combout )))) # (!\result~5_combout  & (((\result~29_combout ))))

	.clk(gnd),
	.dataa(\result~5_combout ),
	.datab(\result~28_combout ),
	.datac(\Add0~20_combout ),
	.datad(\result~29_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~30_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~30 .lut_mask = "f588";
defparam \result~30 .operation_mode = "normal";
defparam \result~30 .output_mode = "comb_only";
defparam \result~30 .register_cascade_mode = "off";
defparam \result~30 .sum_lutc_input = "datac";
defparam \result~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N7
maxii_lcell \result~31 (
// Equation(s):
// \result~31_combout  = (\reset~combout  & (((\result~30_combout ))))

	.clk(gnd),
	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\result~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~31_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~31 .lut_mask = "aa00";
defparam \result~31 .operation_mode = "normal";
defparam \result~31 .output_mode = "comb_only";
defparam \result~31 .register_cascade_mode = "off";
defparam \result~31 .sum_lutc_input = "datac";
defparam \result~31 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N5
maxii_lcell \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\inp2~combout [5] $ (((\op~combout [3]) # (!\op~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op~combout [3]),
	.datac(\op~combout [0]),
	.datad(\inp2~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~50 .lut_mask = "30cf";
defparam \Add0~50 .operation_mode = "normal";
defparam \Add0~50 .output_mode = "comb_only";
defparam \Add0~50 .register_cascade_mode = "off";
defparam \Add0~50 .sum_lutc_input = "datac";
defparam \Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N6
maxii_lcell \Add0~25 (
// Equation(s):
// \Add0~25_combout  = \inp1~combout [5] $ (\Add0~50_combout  $ (((!\Add0~17  & \Add0~22 ) # (\Add0~17  & \Add0~22COUT1_58 ))))
// \Add0~27  = CARRY((\inp1~combout [5] & ((!\Add0~22 ) # (!\Add0~50_combout ))) # (!\inp1~combout [5] & (!\Add0~50_combout  & !\Add0~22 )))
// \Add0~27COUT1_59  = CARRY((\inp1~combout [5] & ((!\Add0~22COUT1_58 ) # (!\Add0~50_combout ))) # (!\inp1~combout [5] & (!\Add0~50_combout  & !\Add0~22COUT1_58 )))

	.clk(gnd),
	.dataa(\inp1~combout [5]),
	.datab(\Add0~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~22 ),
	.cin1(\Add0~22COUT1_58 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~27 ),
	.cout1(\Add0~27COUT1_59 ));
// synopsys translate_off
defparam \Add0~25 .cin0_used = "true";
defparam \Add0~25 .cin1_used = "true";
defparam \Add0~25 .cin_used = "true";
defparam \Add0~25 .lut_mask = "962b";
defparam \Add0~25 .operation_mode = "arithmetic";
defparam \Add0~25 .output_mode = "comb_only";
defparam \Add0~25 .register_cascade_mode = "off";
defparam \Add0~25 .sum_lutc_input = "cin";
defparam \Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N4
maxii_lcell \result~33 (
// Equation(s):
// \result~33_combout  = ((\inp1~combout [5] & ((!\inp2~combout [5]) # (!\op~combout [0]))) # (!\inp1~combout [5] & ((\inp2~combout [5]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp1~combout [5]),
	.datac(\op~combout [0]),
	.datad(\inp2~combout [5]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~33_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~33 .lut_mask = "3fcc";
defparam \result~33 .operation_mode = "normal";
defparam \result~33 .output_mode = "comb_only";
defparam \result~33 .register_cascade_mode = "off";
defparam \result~33 .sum_lutc_input = "datac";
defparam \result~33 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N9
maxii_lcell \result~32 (
// Equation(s):
// \result~32_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[52]~14_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[52]~14_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datac(vcc),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~32_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~32 .lut_mask = "ee22";
defparam \result~32 .operation_mode = "normal";
defparam \result~32 .output_mode = "comb_only";
defparam \result~32 .register_cascade_mode = "off";
defparam \result~32 .sum_lutc_input = "datac";
defparam \result~32 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y5_N3
maxii_lcell \result~34 (
// Equation(s):
// \result~34_combout  = (\op~combout [1] & (!\result~33_combout )) # (!\op~combout [1] & ((\op~combout [0] & (\result~33_combout )) # (!\op~combout [0] & ((\result~32_combout )))))

	.clk(gnd),
	.dataa(\result~33_combout ),
	.datab(\op~combout [1]),
	.datac(\op~combout [0]),
	.datad(\result~32_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~34_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~34 .lut_mask = "6764";
defparam \result~34 .operation_mode = "normal";
defparam \result~34 .output_mode = "comb_only";
defparam \result~34 .register_cascade_mode = "off";
defparam \result~34 .sum_lutc_input = "datac";
defparam \result~34 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \Mult0|auto_generated|le3a[5] (
// Equation(s):
// \Mult0|auto_generated|le3a [5] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ ((\inp1~combout [5])))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & ((!\inp1~combout [4])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\inp1~combout [5]),
	.datad(\inp1~combout [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[5] .lut_mask = "486a";
defparam \Mult0|auto_generated|le3a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \Mult0|auto_generated|op_2~5 (
// Equation(s):
// \Mult0|auto_generated|op_2~5_combout  = (\Mult0|auto_generated|le3a [5] $ ((\Mult0|auto_generated|op_2~2 )))
// \Mult0|auto_generated|op_2~7  = CARRY(((!\Mult0|auto_generated|op_2~2 ) # (!\Mult0|auto_generated|le3a [5])))
// \Mult0|auto_generated|op_2~7COUT1_22  = CARRY(((!\Mult0|auto_generated|op_2~2COUT1_21 ) # (!\Mult0|auto_generated|le3a [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_2~2 ),
	.cin1(\Mult0|auto_generated|op_2~2COUT1_21 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~5_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~7 ),
	.cout1(\Mult0|auto_generated|op_2~7COUT1_22 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~5 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~5 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~5 .lut_mask = "3c3f";
defparam \Mult0|auto_generated|op_2~5 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~5 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~5 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~5 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N8
maxii_lcell \Mult0|auto_generated|le5a[1] (
// Equation(s):
// \Mult0|auto_generated|le5a [1] = LCELL((\Mult0|auto_generated|cs2a [2] & (\inp1~combout [1] $ ((\Mult0|auto_generated|cs1a [2])))) # (!\Mult0|auto_generated|cs2a [2] & (((\Mult0|auto_generated|cs1a [2] & !\inp1~combout [0])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [2]),
	.datab(\inp1~combout [1]),
	.datac(\Mult0|auto_generated|cs1a [2]),
	.datad(\inp1~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[1] .lut_mask = "2878";
defparam \Mult0|auto_generated|le5a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N3
maxii_lcell \Mult0|auto_generated|le4a[3] (
// Equation(s):
// \Mult0|auto_generated|le4a [3] = LCELL((\Mult0|auto_generated|cs2a [1] & ((\inp1~combout [3] $ (\Mult0|auto_generated|cs1a [1])))) # (!\Mult0|auto_generated|cs2a [1] & (!\inp1~combout [2] & ((\Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\inp1~combout [2]),
	.datab(\inp1~combout [3]),
	.datac(\Mult0|auto_generated|cs1a [1]),
	.datad(\Mult0|auto_generated|cs2a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[3] .lut_mask = "3c50";
defparam \Mult0|auto_generated|le4a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N4
maxii_lcell \Mult0|auto_generated|op_1~15 (
// Equation(s):
// \Mult0|auto_generated|op_1~15_combout  = \Mult0|auto_generated|le5a [1] $ (\Mult0|auto_generated|le4a [3] $ ((\Mult0|auto_generated|op_1~12 )))
// \Mult0|auto_generated|op_1~17  = CARRY((\Mult0|auto_generated|le5a [1] & (!\Mult0|auto_generated|le4a [3] & !\Mult0|auto_generated|op_1~12COUT1_33 )) # (!\Mult0|auto_generated|le5a [1] & ((!\Mult0|auto_generated|op_1~12COUT1_33 ) # 
// (!\Mult0|auto_generated|le4a [3]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le5a [1]),
	.datab(\Mult0|auto_generated|le4a [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_1~12 ),
	.cin1(\Mult0|auto_generated|op_1~12COUT1_33 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~15_combout ),
	.regout(),
	.cout(\Mult0|auto_generated|op_1~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~15 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_1~15 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N5
maxii_lcell \Mult0|auto_generated|op_5~25 (
// Equation(s):
// \Mult0|auto_generated|op_5~25_combout  = \Mult0|auto_generated|op_2~5_combout  $ (\Mult0|auto_generated|op_1~15_combout  $ ((\Mult0|auto_generated|op_5~22 )))
// \Mult0|auto_generated|op_5~27  = CARRY((\Mult0|auto_generated|op_2~5_combout  & (!\Mult0|auto_generated|op_1~15_combout  & !\Mult0|auto_generated|op_5~22 )) # (!\Mult0|auto_generated|op_2~5_combout  & ((!\Mult0|auto_generated|op_5~22 ) # 
// (!\Mult0|auto_generated|op_1~15_combout ))))
// \Mult0|auto_generated|op_5~27COUT1_45  = CARRY((\Mult0|auto_generated|op_2~5_combout  & (!\Mult0|auto_generated|op_1~15_combout  & !\Mult0|auto_generated|op_5~22 )) # (!\Mult0|auto_generated|op_2~5_combout  & ((!\Mult0|auto_generated|op_5~22 ) # 
// (!\Mult0|auto_generated|op_1~15_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~5_combout ),
	.datab(\Mult0|auto_generated|op_1~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~25_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~27 ),
	.cout1(\Mult0|auto_generated|op_5~27COUT1_45 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~25 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~25 .lut_mask = "9617";
defparam \Mult0|auto_generated|op_5~25 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N0
maxii_lcell \result~35 (
// Equation(s):
// \result~35_combout  = (\result~5_combout  & ((\result~34_combout ) # ((\result~6_combout )))) # (!\result~5_combout  & (((!\result~6_combout  & \Mult0|auto_generated|op_5~25_combout ))))

	.clk(gnd),
	.dataa(\result~34_combout ),
	.datab(\result~5_combout ),
	.datac(\result~6_combout ),
	.datad(\Mult0|auto_generated|op_5~25_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~35 .lut_mask = "cbc8";
defparam \result~35 .operation_mode = "normal";
defparam \result~35 .output_mode = "comb_only";
defparam \result~35 .register_cascade_mode = "off";
defparam \result~35 .sum_lutc_input = "datac";
defparam \result~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N3
maxii_lcell \result~36 (
// Equation(s):
// \result~36_combout  = (\result~6_combout  & ((\result~35_combout  & (\Add0~25_combout )) # (!\result~35_combout  & ((!\Div0|auto_generated|divider|divider|selnose [18]))))) # (!\result~6_combout  & (((\result~35_combout ))))

	.clk(gnd),
	.dataa(\result~6_combout ),
	.datab(\Add0~25_combout ),
	.datac(\result~35_combout ),
	.datad(\Div0|auto_generated|divider|divider|selnose [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~36_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~36 .lut_mask = "d0da";
defparam \result~36 .operation_mode = "normal";
defparam \result~36 .output_mode = "comb_only";
defparam \result~36 .register_cascade_mode = "off";
defparam \result~36 .sum_lutc_input = "datac";
defparam \result~36 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y5_N6
maxii_lcell \result~37 (
// Equation(s):
// \result~37_combout  = (((\reset~combout  & \result~36_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\result~36_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~37_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~37 .lut_mask = "f000";
defparam \result~37 .operation_mode = "normal";
defparam \result~37 .output_mode = "comb_only";
defparam \result~37 .register_cascade_mode = "off";
defparam \result~37 .sum_lutc_input = "datac";
defparam \result~37 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N2
maxii_lcell \result~39 (
// Equation(s):
// \result~39_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & ((\inp2~combout [7] & (\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout )) # (!\inp2~combout [7] & 
// ((\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout ))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|StageOut[44]~20_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~30_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6|add_sub_cella[2]~5_combout ),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~39_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~39 .lut_mask = "aaca";
defparam \result~39 .operation_mode = "normal";
defparam \result~39 .output_mode = "comb_only";
defparam \result~39 .register_cascade_mode = "off";
defparam \result~39 .sum_lutc_input = "datac";
defparam \result~39 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N7
maxii_lcell \result~50 (
// Equation(s):
// \result~50_combout  = (!\op~combout [1] & ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & ((\result~39_combout )))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~35_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datac(\op~combout [1]),
	.datad(\result~39_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~50_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~50 .lut_mask = "0b08";
defparam \result~50 .operation_mode = "normal";
defparam \result~50 .output_mode = "comb_only";
defparam \result~50 .register_cascade_mode = "off";
defparam \result~50 .sum_lutc_input = "datac";
defparam \result~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N5
maxii_lcell \result~38 (
// Equation(s):
// \result~38_combout  = (\inp1~combout [6] & (((!\op~combout [0]) # (!\inp2~combout [6])))) # (!\inp1~combout [6] & (((\inp2~combout [6]))))

	.clk(gnd),
	.dataa(\inp1~combout [6]),
	.datab(vcc),
	.datac(\inp2~combout [6]),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~38_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~38 .lut_mask = "5afa";
defparam \result~38 .operation_mode = "normal";
defparam \result~38 .output_mode = "comb_only";
defparam \result~38 .register_cascade_mode = "off";
defparam \result~38 .sum_lutc_input = "datac";
defparam \result~38 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N6
maxii_lcell \result~40 (
// Equation(s):
// \result~40_combout  = (\op~combout [0] & (\op~combout [1] $ (((\result~38_combout ))))) # (!\op~combout [0] & ((\result~50_combout ) # ((\op~combout [1] & !\result~38_combout ))))

	.clk(gnd),
	.dataa(\op~combout [1]),
	.datab(\result~50_combout ),
	.datac(\result~38_combout ),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~40_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~40 .lut_mask = "5ace";
defparam \result~40 .operation_mode = "normal";
defparam \result~40 .output_mode = "comb_only";
defparam \result~40 .register_cascade_mode = "off";
defparam \result~40 .sum_lutc_input = "datac";
defparam \result~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \Mult0|auto_generated|le3a[6] (
// Equation(s):
// \Mult0|auto_generated|le3a [6] = LCELL((\Mult0|auto_generated|cs2a [0] & ((\inp1~combout [6] $ (\Mult0|auto_generated|cs1a [0])))) # (!\Mult0|auto_generated|cs2a [0] & (!\inp1~combout [5] & ((\Mult0|auto_generated|cs1a [0])))))

	.clk(gnd),
	.dataa(\inp1~combout [5]),
	.datab(\Mult0|auto_generated|cs2a [0]),
	.datac(\inp1~combout [6]),
	.datad(\Mult0|auto_generated|cs1a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [6]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[6] .lut_mask = "1dc0";
defparam \Mult0|auto_generated|le3a[6] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[6] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[6] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[6] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \Mult0|auto_generated|le4a[4] (
// Equation(s):
// \Mult0|auto_generated|le4a [4] = LCELL((\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] $ ((\inp1~combout [4])))) # (!\Mult0|auto_generated|cs2a [1] & (\Mult0|auto_generated|cs1a [1] & ((!\inp1~combout [3])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\Mult0|auto_generated|cs1a [1]),
	.datac(\inp1~combout [4]),
	.datad(\inp1~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [4]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[4] .lut_mask = "286c";
defparam \Mult0|auto_generated|le4a[4] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[4] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[4] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[4] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \Mult0|auto_generated|op_2~10 (
// Equation(s):
// \Mult0|auto_generated|op_2~10_combout  = \Mult0|auto_generated|le3a [6] $ (\Mult0|auto_generated|le4a [4] $ ((!\Mult0|auto_generated|op_2~7 )))
// \Mult0|auto_generated|op_2~12  = CARRY((\Mult0|auto_generated|le3a [6] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_2~7 ))) # (!\Mult0|auto_generated|le3a [6] & (\Mult0|auto_generated|le4a [4] & !\Mult0|auto_generated|op_2~7 )))
// \Mult0|auto_generated|op_2~12COUT1_23  = CARRY((\Mult0|auto_generated|le3a [6] & ((\Mult0|auto_generated|le4a [4]) # (!\Mult0|auto_generated|op_2~7COUT1_22 ))) # (!\Mult0|auto_generated|le3a [6] & (\Mult0|auto_generated|le4a [4] & 
// !\Mult0|auto_generated|op_2~7COUT1_22 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le3a [6]),
	.datab(\Mult0|auto_generated|le4a [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_2~7 ),
	.cin1(\Mult0|auto_generated|op_2~7COUT1_22 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~10_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_2~12 ),
	.cout1(\Mult0|auto_generated|op_2~12COUT1_23 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~10 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~10 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~10 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_2~10 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_2~10 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~10 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \Mult0|auto_generated|cs2a[3] (
// Equation(s):
// \Mult0|auto_generated|cs2a [3] = \inp2~combout [6] $ ((((\Mult0|auto_generated|cs2a[2]~COUT ))))

	.clk(gnd),
	.dataa(\inp2~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs2a[2]~COUT ),
	.cin1(\Mult0|auto_generated|cs2a[2]~COUTCOUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs2a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|cs2a[3] .cin0_used = "true";
defparam \Mult0|auto_generated|cs2a[3] .cin1_used = "true";
defparam \Mult0|auto_generated|cs2a[3] .lut_mask = "5a5a";
defparam \Mult0|auto_generated|cs2a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|cs2a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs2a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs2a[3] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs2a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \Mult0|auto_generated|le6a[0] (
// Equation(s):
// \Mult0|auto_generated|le6a [0] = LCELL(((\inp1~combout [0] & ((\Mult0|auto_generated|cs2a [3])))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp1~combout [0]),
	.datac(vcc),
	.datad(\Mult0|auto_generated|cs2a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[0] .lut_mask = "cc00";
defparam \Mult0|auto_generated|le6a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N0
maxii_lcell \Mult0|auto_generated|le5a[2] (
// Equation(s):
// \Mult0|auto_generated|le5a [2] = LCELL((\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] $ (((\inp1~combout [2]))))) # (!\Mult0|auto_generated|cs2a [2] & (\Mult0|auto_generated|cs1a [2] & (!\inp1~combout [1]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [2]),
	.datab(\inp1~combout [1]),
	.datac(\inp1~combout [2]),
	.datad(\Mult0|auto_generated|cs2a [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [2]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[2] .lut_mask = "5a22";
defparam \Mult0|auto_generated|le5a[2] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[2] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[2] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[2] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N5
maxii_lcell \Mult0|auto_generated|op_1~20 (
// Equation(s):
// \Mult0|auto_generated|op_1~20_combout  = \Mult0|auto_generated|le6a [0] $ (\Mult0|auto_generated|le5a [2] $ ((!\Mult0|auto_generated|op_1~17 )))
// \Mult0|auto_generated|op_1~22  = CARRY((\Mult0|auto_generated|le6a [0] & ((\Mult0|auto_generated|le5a [2]) # (!\Mult0|auto_generated|op_1~17 ))) # (!\Mult0|auto_generated|le6a [0] & (\Mult0|auto_generated|le5a [2] & !\Mult0|auto_generated|op_1~17 )))
// \Mult0|auto_generated|op_1~22COUT1_34  = CARRY((\Mult0|auto_generated|le6a [0] & ((\Mult0|auto_generated|le5a [2]) # (!\Mult0|auto_generated|op_1~17 ))) # (!\Mult0|auto_generated|le6a [0] & (\Mult0|auto_generated|le5a [2] & !\Mult0|auto_generated|op_1~17 
// )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le6a [0]),
	.datab(\Mult0|auto_generated|le5a [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~20_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_1~22 ),
	.cout1(\Mult0|auto_generated|op_1~22COUT1_34 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~20 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~20 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_1~20 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_1~20 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~20 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \Mult0|auto_generated|op_5~30 (
// Equation(s):
// \Mult0|auto_generated|op_5~30_combout  = \Mult0|auto_generated|op_2~10_combout  $ (\Mult0|auto_generated|op_1~20_combout  $ ((!(!\Mult0|auto_generated|op_5~22  & \Mult0|auto_generated|op_5~27 ) # (\Mult0|auto_generated|op_5~22  & 
// \Mult0|auto_generated|op_5~27COUT1_45 ))))
// \Mult0|auto_generated|op_5~32  = CARRY((\Mult0|auto_generated|op_2~10_combout  & ((\Mult0|auto_generated|op_1~20_combout ) # (!\Mult0|auto_generated|op_5~27 ))) # (!\Mult0|auto_generated|op_2~10_combout  & (\Mult0|auto_generated|op_1~20_combout  & 
// !\Mult0|auto_generated|op_5~27 )))
// \Mult0|auto_generated|op_5~32COUT1_46  = CARRY((\Mult0|auto_generated|op_2~10_combout  & ((\Mult0|auto_generated|op_1~20_combout ) # (!\Mult0|auto_generated|op_5~27COUT1_45 ))) # (!\Mult0|auto_generated|op_2~10_combout  & 
// (\Mult0|auto_generated|op_1~20_combout  & !\Mult0|auto_generated|op_5~27COUT1_45 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_2~10_combout ),
	.datab(\Mult0|auto_generated|op_1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~22 ),
	.cin0(\Mult0|auto_generated|op_5~27 ),
	.cin1(\Mult0|auto_generated|op_5~27COUT1_45 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Mult0|auto_generated|op_5~32 ),
	.cout1(\Mult0|auto_generated|op_5~32COUT1_46 ));
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~30 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~30 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~30 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~30 .lut_mask = "698e";
defparam \Mult0|auto_generated|op_5~30 .operation_mode = "arithmetic";
defparam \Mult0|auto_generated|op_5~30 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~30 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~30 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N7
maxii_lcell \result~41 (
// Equation(s):
// \result~41_combout  = (\result~6_combout  & (((\result~5_combout )) # (!\Mod0|auto_generated|divider|divider|selnose[9]~3_combout ))) # (!\result~6_combout  & (((!\result~5_combout  & \Mult0|auto_generated|op_5~30_combout ))))

	.clk(gnd),
	.dataa(\Mod0|auto_generated|divider|divider|selnose[9]~3_combout ),
	.datab(\result~6_combout ),
	.datac(\result~5_combout ),
	.datad(\Mult0|auto_generated|op_5~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~41_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~41 .lut_mask = "c7c4";
defparam \result~41 .operation_mode = "normal";
defparam \result~41 .output_mode = "comb_only";
defparam \result~41 .register_cascade_mode = "off";
defparam \result~41 .sum_lutc_input = "datac";
defparam \result~41 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N5
maxii_lcell \Add0~51 (
// Equation(s):
// \Add0~51_combout  = \inp2~combout [6] $ (((\op~combout [3]) # ((!\op~combout [0]))))

	.clk(gnd),
	.dataa(\op~combout [3]),
	.datab(\inp2~combout [6]),
	.datac(vcc),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~51_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~51 .lut_mask = "6633";
defparam \Add0~51 .operation_mode = "normal";
defparam \Add0~51 .output_mode = "comb_only";
defparam \Add0~51 .register_cascade_mode = "off";
defparam \Add0~51 .sum_lutc_input = "datac";
defparam \Add0~51 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N7
maxii_lcell \Add0~30 (
// Equation(s):
// \Add0~30_combout  = \Add0~51_combout  $ (\inp1~combout [6] $ ((!(!\Add0~17  & \Add0~27 ) # (\Add0~17  & \Add0~27COUT1_59 ))))
// \Add0~32  = CARRY((\Add0~51_combout  & ((!\Add0~27 ) # (!\inp1~combout [6]))) # (!\Add0~51_combout  & (!\inp1~combout [6] & !\Add0~27 )))
// \Add0~32COUT1_60  = CARRY((\Add0~51_combout  & ((!\Add0~27COUT1_59 ) # (!\inp1~combout [6]))) # (!\Add0~51_combout  & (!\inp1~combout [6] & !\Add0~27COUT1_59 )))

	.clk(gnd),
	.dataa(\Add0~51_combout ),
	.datab(\inp1~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~27 ),
	.cin1(\Add0~27COUT1_59 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\Add0~32 ),
	.cout1(\Add0~32COUT1_60 ));
// synopsys translate_off
defparam \Add0~30 .cin0_used = "true";
defparam \Add0~30 .cin1_used = "true";
defparam \Add0~30 .cin_used = "true";
defparam \Add0~30 .lut_mask = "692b";
defparam \Add0~30 .operation_mode = "arithmetic";
defparam \Add0~30 .output_mode = "comb_only";
defparam \Add0~30 .register_cascade_mode = "off";
defparam \Add0~30 .sum_lutc_input = "cin";
defparam \Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N8
maxii_lcell \result~42 (
// Equation(s):
// \result~42_combout  = (\result~41_combout  & (((\Add0~30_combout ) # (!\result~5_combout )))) # (!\result~41_combout  & (\result~40_combout  & (\result~5_combout )))

	.clk(gnd),
	.dataa(\result~40_combout ),
	.datab(\result~41_combout ),
	.datac(\result~5_combout ),
	.datad(\Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~42_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~42 .lut_mask = "ec2c";
defparam \result~42 .operation_mode = "normal";
defparam \result~42 .output_mode = "comb_only";
defparam \result~42 .register_cascade_mode = "off";
defparam \result~42 .sum_lutc_input = "datac";
defparam \result~42 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N2
maxii_lcell \result~43 (
// Equation(s):
// \result~43_combout  = (((\reset~combout  & \result~42_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\result~42_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~43_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~43 .lut_mask = "f000";
defparam \result~43 .operation_mode = "normal";
defparam \result~43 .output_mode = "comb_only";
defparam \result~43 .register_cascade_mode = "off";
defparam \result~43 .sum_lutc_input = "datac";
defparam \result~43 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N9
maxii_lcell \result~45 (
// Equation(s):
// \result~45_combout  = (\inp1~combout [7] & (((!\inp2~combout [7])) # (!\op~combout [0]))) # (!\inp1~combout [7] & (((\inp2~combout [7]))))

	.clk(gnd),
	.dataa(\inp1~combout [7]),
	.datab(\op~combout [0]),
	.datac(vcc),
	.datad(\inp2~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~45_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~45 .lut_mask = "77aa";
defparam \result~45 .operation_mode = "normal";
defparam \result~45 .output_mode = "comb_only";
defparam \result~45 .register_cascade_mode = "off";
defparam \result~45 .sum_lutc_input = "datac";
defparam \result~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N4
maxii_lcell \result~44 (
// Equation(s):
// \result~44_combout  = ((\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[54]~26_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~40_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7|add_sub_cella[2]~5_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[54]~26_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~44_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~44 .lut_mask = "cfc0";
defparam \result~44 .operation_mode = "normal";
defparam \result~44 .output_mode = "comb_only";
defparam \result~44 .register_cascade_mode = "off";
defparam \result~44 .sum_lutc_input = "datac";
defparam \result~44 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y5_N0
maxii_lcell \result~46 (
// Equation(s):
// \result~46_combout  = (\op~combout [1] & (!\result~45_combout )) # (!\op~combout [1] & ((\op~combout [0] & (\result~45_combout )) # (!\op~combout [0] & ((\result~44_combout )))))

	.clk(gnd),
	.dataa(\op~combout [1]),
	.datab(\result~45_combout ),
	.datac(\result~44_combout ),
	.datad(\op~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~46_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~46 .lut_mask = "6672";
defparam \result~46 .operation_mode = "normal";
defparam \result~46 .output_mode = "comb_only";
defparam \result~46 .register_cascade_mode = "off";
defparam \result~46 .sum_lutc_input = "datac";
defparam \result~46 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \Mult0|auto_generated|le7a[0] (
// Equation(s):
// \Mult0|auto_generated|le7a [0] = LCELL(((\inp1~combout [0] & (\inp2~combout [7]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\inp1~combout [0]),
	.datac(\inp2~combout [7]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le7a [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le7a[0] .lut_mask = "c0c0";
defparam \Mult0|auto_generated|le7a[0] .operation_mode = "normal";
defparam \Mult0|auto_generated|le7a[0] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le7a[0] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le7a[0] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le7a[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N8
maxii_lcell \Mult0|auto_generated|le3a[7] (
// Equation(s):
// \Mult0|auto_generated|le3a [7] = LCELL((\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] $ (((\inp1~combout [7]))))) # (!\Mult0|auto_generated|cs2a [0] & (\Mult0|auto_generated|cs1a [0] & (!\inp1~combout [6]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [0]),
	.datab(\inp1~combout [6]),
	.datac(\inp1~combout [7]),
	.datad(\Mult0|auto_generated|cs2a [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le3a [7]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le3a[7] .lut_mask = "5a22";
defparam \Mult0|auto_generated|le3a[7] .operation_mode = "normal";
defparam \Mult0|auto_generated|le3a[7] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le3a[7] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le3a[7] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le3a[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \Mult0|auto_generated|le4a[5] (
// Equation(s):
// \Mult0|auto_generated|le4a [5] = LCELL((\Mult0|auto_generated|cs2a [1] & (\inp1~combout [5] $ (((\Mult0|auto_generated|cs1a [1]))))) # (!\Mult0|auto_generated|cs2a [1] & (((!\inp1~combout [4] & \Mult0|auto_generated|cs1a [1])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [1]),
	.datab(\inp1~combout [5]),
	.datac(\inp1~combout [4]),
	.datad(\Mult0|auto_generated|cs1a [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le4a [5]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le4a[5] .lut_mask = "2788";
defparam \Mult0|auto_generated|le4a[5] .operation_mode = "normal";
defparam \Mult0|auto_generated|le4a[5] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le4a[5] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le4a[5] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le4a[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \Mult0|auto_generated|op_3~0 (
// Equation(s):
// \Mult0|auto_generated|op_3~0_combout  = (\Mult0|auto_generated|le3a [7] $ ((\Mult0|auto_generated|le4a [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\Mult0|auto_generated|le3a [7]),
	.datac(\Mult0|auto_generated|le4a [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_3~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_3~0 .lut_mask = "3c3c";
defparam \Mult0|auto_generated|op_3~0 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_3~0 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_3~0 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_3~0 .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|op_3~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y5_N6
maxii_lcell \Mult0|auto_generated|op_1~25 (
// Equation(s):
// \Mult0|auto_generated|op_1~25_combout  = \Mult0|auto_generated|le7a [0] $ (\Mult0|auto_generated|op_3~0_combout  $ (((!\Mult0|auto_generated|op_1~17  & \Mult0|auto_generated|op_1~22 ) # (\Mult0|auto_generated|op_1~17  & 
// \Mult0|auto_generated|op_1~22COUT1_34 ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le7a [0]),
	.datab(\Mult0|auto_generated|op_3~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_1~17 ),
	.cin0(\Mult0|auto_generated|op_1~22 ),
	.cin1(\Mult0|auto_generated|op_1~22COUT1_34 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_1~25_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_1~25 .cin0_used = "true";
defparam \Mult0|auto_generated|op_1~25 .cin1_used = "true";
defparam \Mult0|auto_generated|op_1~25 .cin_used = "true";
defparam \Mult0|auto_generated|op_1~25 .lut_mask = "9696";
defparam \Mult0|auto_generated|op_1~25 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_1~25 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_1~25 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_1~25 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_1~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \Mult0|auto_generated|le5a[3] (
// Equation(s):
// \Mult0|auto_generated|le5a [3] = LCELL((\Mult0|auto_generated|cs2a [2] & ((\Mult0|auto_generated|cs1a [2] $ (\inp1~combout [3])))) # (!\Mult0|auto_generated|cs2a [2] & (!\inp1~combout [2] & (\Mult0|auto_generated|cs1a [2]))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs2a [2]),
	.datab(\inp1~combout [2]),
	.datac(\Mult0|auto_generated|cs1a [2]),
	.datad(\inp1~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le5a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le5a[3] .lut_mask = "1ab0";
defparam \Mult0|auto_generated|le5a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|le5a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le5a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le5a[3] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le5a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \Mult0|auto_generated|cs1a[3] (
// Equation(s):
// \Mult0|auto_generated|cs1a [3] = (\inp2~combout [6] & (((\Mult0|auto_generated|cs1a[2]~COUT ))))

	.clk(gnd),
	.dataa(\inp2~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|cs1a[2]~COUT ),
	.cin1(\Mult0|auto_generated|cs1a[2]~COUTCOUT1_11 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|cs1a [3]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|cs1a[3] .cin0_used = "true";
defparam \Mult0|auto_generated|cs1a[3] .cin1_used = "true";
defparam \Mult0|auto_generated|cs1a[3] .lut_mask = "a0a0";
defparam \Mult0|auto_generated|cs1a[3] .operation_mode = "normal";
defparam \Mult0|auto_generated|cs1a[3] .output_mode = "comb_only";
defparam \Mult0|auto_generated|cs1a[3] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|cs1a[3] .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|cs1a[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \Mult0|auto_generated|le6a[1] (
// Equation(s):
// \Mult0|auto_generated|le6a [1] = LCELL((\Mult0|auto_generated|cs1a [3] & ((\inp1~combout [0]) # ((\inp1~combout [1] & \Mult0|auto_generated|cs2a [3])))) # (!\Mult0|auto_generated|cs1a [3] & (((\inp1~combout [1] & \Mult0|auto_generated|cs2a [3])))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|cs1a [3]),
	.datab(\inp1~combout [0]),
	.datac(\inp1~combout [1]),
	.datad(\Mult0|auto_generated|cs2a [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|le6a [1]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|le6a[1] .lut_mask = "f888";
defparam \Mult0|auto_generated|le6a[1] .operation_mode = "normal";
defparam \Mult0|auto_generated|le6a[1] .output_mode = "comb_only";
defparam \Mult0|auto_generated|le6a[1] .register_cascade_mode = "off";
defparam \Mult0|auto_generated|le6a[1] .sum_lutc_input = "datac";
defparam \Mult0|auto_generated|le6a[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \Mult0|auto_generated|op_2~15 (
// Equation(s):
// \Mult0|auto_generated|op_2~15_combout  = \Mult0|auto_generated|le5a [3] $ (\Mult0|auto_generated|le6a [1] $ ((\Mult0|auto_generated|op_2~12 )))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|le5a [3]),
	.datab(\Mult0|auto_generated|le6a [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\Mult0|auto_generated|op_2~12 ),
	.cin1(\Mult0|auto_generated|op_2~12COUT1_23 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_2~15_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_2~15 .cin0_used = "true";
defparam \Mult0|auto_generated|op_2~15 .cin1_used = "true";
defparam \Mult0|auto_generated|op_2~15 .lut_mask = "9696";
defparam \Mult0|auto_generated|op_2~15 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_2~15 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_2~15 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_2~15 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_2~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N7
maxii_lcell \Mult0|auto_generated|op_5~35 (
// Equation(s):
// \Mult0|auto_generated|op_5~35_combout  = \Mult0|auto_generated|op_1~25_combout  $ ((((!\Mult0|auto_generated|op_5~22  & \Mult0|auto_generated|op_5~32 ) # (\Mult0|auto_generated|op_5~22  & \Mult0|auto_generated|op_5~32COUT1_46 ) $ 
// (\Mult0|auto_generated|op_2~15_combout ))))

	.clk(gnd),
	.dataa(\Mult0|auto_generated|op_1~25_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\Mult0|auto_generated|op_2~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Mult0|auto_generated|op_5~22 ),
	.cin0(\Mult0|auto_generated|op_5~32 ),
	.cin1(\Mult0|auto_generated|op_5~32COUT1_46 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mult0|auto_generated|op_5~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mult0|auto_generated|op_5~35 .cin0_used = "true";
defparam \Mult0|auto_generated|op_5~35 .cin1_used = "true";
defparam \Mult0|auto_generated|op_5~35 .cin_used = "true";
defparam \Mult0|auto_generated|op_5~35 .lut_mask = "a55a";
defparam \Mult0|auto_generated|op_5~35 .operation_mode = "normal";
defparam \Mult0|auto_generated|op_5~35 .output_mode = "comb_only";
defparam \Mult0|auto_generated|op_5~35 .register_cascade_mode = "off";
defparam \Mult0|auto_generated|op_5~35 .sum_lutc_input = "cin";
defparam \Mult0|auto_generated|op_5~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N4
maxii_lcell \result~47 (
// Equation(s):
// \result~47_combout  = (\result~5_combout  & ((\result~46_combout ) # ((\result~6_combout )))) # (!\result~5_combout  & (((!\result~6_combout  & \Mult0|auto_generated|op_5~35_combout ))))

	.clk(gnd),
	.dataa(\result~46_combout ),
	.datab(\result~5_combout ),
	.datac(\result~6_combout ),
	.datad(\Mult0|auto_generated|op_5~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~47_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~47 .lut_mask = "cbc8";
defparam \result~47 .operation_mode = "normal";
defparam \result~47 .output_mode = "comb_only";
defparam \result~47 .register_cascade_mode = "off";
defparam \result~47 .sum_lutc_input = "datac";
defparam \result~47 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N2
maxii_lcell \Mod0|auto_generated|divider|divider|selnose[0] (
// Equation(s):
// \Mod0|auto_generated|divider|divider|selnose [0] = (\inp2~combout [1]) # (((\inp2~combout [0] & !\inp1~combout [7])) # (!\Mod0|auto_generated|divider|divider|selnose[0]~2_combout ))

	.clk(gnd),
	.dataa(\inp2~combout [0]),
	.datab(\inp2~combout [1]),
	.datac(\Mod0|auto_generated|divider|divider|selnose[0]~2_combout ),
	.datad(\inp1~combout [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Mod0|auto_generated|divider|divider|selnose [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|selnose[0] .lut_mask = "cfef";
defparam \Mod0|auto_generated|divider|divider|selnose[0] .operation_mode = "normal";
defparam \Mod0|auto_generated|divider|divider|selnose[0] .output_mode = "comb_only";
defparam \Mod0|auto_generated|divider|divider|selnose[0] .register_cascade_mode = "off";
defparam \Mod0|auto_generated|divider|divider|selnose[0] .sum_lutc_input = "datac";
defparam \Mod0|auto_generated|divider|divider|selnose[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N9
maxii_lcell \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (\inp2~combout [7] $ (((\op~combout [3]) # (!\op~combout [0]))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\op~combout [0]),
	.datac(\inp2~combout [7]),
	.datad(\op~combout [3]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~52_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~52 .lut_mask = "0fc3";
defparam \Add0~52 .operation_mode = "normal";
defparam \Add0~52 .output_mode = "comb_only";
defparam \Add0~52 .register_cascade_mode = "off";
defparam \Add0~52 .sum_lutc_input = "datac";
defparam \Add0~52 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y6_N8
maxii_lcell \Add0~35 (
// Equation(s):
// \Add0~35_combout  = \inp1~combout [7] $ ((((!\Add0~17  & \Add0~32 ) # (\Add0~17  & \Add0~32COUT1_60 ) $ (\Add0~52_combout ))))

	.clk(gnd),
	.dataa(\inp1~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\Add0~52_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\Add0~17 ),
	.cin0(\Add0~32 ),
	.cin1(\Add0~32COUT1_60 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \Add0~35 .cin0_used = "true";
defparam \Add0~35 .cin1_used = "true";
defparam \Add0~35 .cin_used = "true";
defparam \Add0~35 .lut_mask = "a55a";
defparam \Add0~35 .operation_mode = "normal";
defparam \Add0~35 .output_mode = "comb_only";
defparam \Add0~35 .register_cascade_mode = "off";
defparam \Add0~35 .sum_lutc_input = "cin";
defparam \Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N9
maxii_lcell \result~48 (
// Equation(s):
// \result~48_combout  = (\result~47_combout  & (((\Add0~35_combout ) # (!\result~6_combout )))) # (!\result~47_combout  & (!\Mod0|auto_generated|divider|divider|selnose [0] & (\result~6_combout )))

	.clk(gnd),
	.dataa(\result~47_combout ),
	.datab(\Mod0|auto_generated|divider|divider|selnose [0]),
	.datac(\result~6_combout ),
	.datad(\Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~48_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~48 .lut_mask = "ba1a";
defparam \result~48 .operation_mode = "normal";
defparam \result~48 .output_mode = "comb_only";
defparam \result~48 .register_cascade_mode = "off";
defparam \result~48 .sum_lutc_input = "datac";
defparam \result~48 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y6_N5
maxii_lcell \result~49 (
// Equation(s):
// \result~49_combout  = (((\reset~combout  & \result~48_combout )))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\result~48_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\result~49_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \result~49 .lut_mask = "f000";
defparam \result~49 .operation_mode = "normal";
defparam \result~49 .output_mode = "comb_only";
defparam \result~49 .register_cascade_mode = "off";
defparam \result~49 .sum_lutc_input = "datac";
defparam \result~49 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_38,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[0]~I (
	.datain(\result~9_combout ),
	.oe(vcc),
	.combout(),
	.padio(out[0]));
// synopsys translate_off
defparam \out[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_85,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[1]~I (
	.datain(\result~52_combout ),
	.oe(vcc),
	.combout(),
	.padio(out[1]));
// synopsys translate_off
defparam \out[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_82,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[2]~I (
	.datain(\result~19_combout ),
	.oe(vcc),
	.combout(),
	.padio(out[2]));
// synopsys translate_off
defparam \out[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_96,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[3]~I (
	.datain(\result~25_combout ),
	.oe(vcc),
	.combout(),
	.padio(out[3]));
// synopsys translate_off
defparam \out[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[4]~I (
	.datain(\result~31_combout ),
	.oe(vcc),
	.combout(),
	.padio(out[4]));
// synopsys translate_off
defparam \out[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[5]~I (
	.datain(\result~37_combout ),
	.oe(vcc),
	.combout(),
	.padio(out[5]));
// synopsys translate_off
defparam \out[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_84,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[6]~I (
	.datain(\result~43_combout ),
	.oe(vcc),
	.combout(),
	.padio(out[6]));
// synopsys translate_off
defparam \out[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_86,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \out[7]~I (
	.datain(\result~49_combout ),
	.oe(vcc),
	.combout(),
	.padio(out[7]));
// synopsys translate_off
defparam \out[7]~I .operation_mode = "output";
// synopsys translate_on

endmodule
