<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DBGDSCRint</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DBGDSCRint, Debug Status and Control Register, Internal View</h1><p>The DBGDSCRint characteristics are:</p><h2>Purpose</h2>
          <p>Main control register for the debug implementation. This is an internal, read-only view.</p>
        <p>This 
        register
       is part of the Debug registers functional group.</p><h2>Configuration</h2>
          <p>This register is required in all implementations.</p>
        
          <p>DBGDSCRint.{NS, SPNIDdis, SPIDdis, MDBGen, UDCCdis, MOE} are <span class="arm-defined-word">UNKNOWN</span> when the register is accessed at EL0. However, although these values are not accessible at EL0 by instructions that are neither <span class="arm-defined-word">UNPREDICTABLE</span> nor return <span class="arm-defined-word">UNKNOWN</span> values, it is permissible for an implementation to return the values of DBGDSCRext.{NS, SPNIDdis, SPIDdis, MDBGen, UDCCdis, MOE} for these fields at EL0.</p>
        
          <p>It is also permissible for an implementation to return the same values as defined for a read of DBGDSCRint at EL1 or above. (This is the case even if the implementation does not support AArch32 at EL1 or above.)</p>
        <h2>Attributes</h2>
          <p>DBGDSCRint is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DBGDSCRint bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="r">0</td><td class="lr" colspan="1"><a href="#RXfull">RXfull</a></td><td class="lr" colspan="1"><a href="#TXfull">TXfull</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#NS">NS</a></td><td class="lr" colspan="1"><a href="#SPNIDdis">SPNIDdis</a></td><td class="lr" colspan="1"><a href="#SPIDdis">SPIDdis</a></td><td class="lr" colspan="1"><a href="#MDBGen">MDBGen</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#UDCCdis">UDCCdis</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4"><a href="#MOE">MOE</a></td><td class="l">0</td><td class="r">0</td></tr></tbody></table><h4 id="0">
                Bit [31]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="RXfull">RXfull, bit [30]
              </h4>
              <p>DTRRX full. Read-only view of the equivalent bit in the <a href="ext-edscr.html">EDSCR</a>.</p>
            <h4 id="TXfull">TXfull, bit [29]
              </h4>
              <p>DTRTX full. Read-only view of the equivalent bit in the <a href="ext-edscr.html">EDSCR</a>.</p>
            <h4 id="0">
                Bits [28:19]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="NS">NS, bit [18]
              </h4>
              <p>Non-secure status.</p>
            
              <p>Read-only view of the equivalent bit in the <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>. ARM deprecates use of this field.</p>
            <h4 id="SPNIDdis">SPNIDdis, bit [17]
              </h4>
              <p>Secure privileged non-invasive debug disable.</p>
            
              <p>Read-only view of the equivalent bit in the <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>. ARM deprecates use of this field.</p>
            <h4 id="SPIDdis">SPIDdis, bit [16]
              </h4>
              <p>Secure privileged invasive debug disable.</p>
            
              <p>Read-only view of the equivalent bit in the <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>. ARM deprecates use of this field.</p>
            <h4 id="MDBGen">MDBGen, bit [15]
              </h4>
              <p>Monitor debug events enable.</p>
            
              <p>Read-only view of the equivalent bit in the <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.</p>
            <h4 id="0">
                Bits [14:13]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="UDCCdis">UDCCdis, bit [12]
              </h4>
              <p>User mode access to Debug Communications Channel disable.</p>
            
              <p>Read-only view of the equivalent bit in the <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>. ARM deprecates use of this field.</p>
            <h4 id="0">
                Bits [11:6]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="MOE">MOE, bits [5:2]
                  </h4>
              <p>Method of Entry for debug exception. When a debug exception is taken to an Exception level using AArch32, this field is set to indicate the event that caused the exception:</p>
            <table class="valuetable"><tr><th>MOE</th><th>Meaning</th></tr><tr><td class="bitfield">0001</td><td>
                  <p>Breakpoint</p>
                </td></tr><tr><td class="bitfield">0011</td><td>
                  <p>Software breakpoint (BKPT) instruction</p>
                </td></tr><tr><td class="bitfield">0101</td><td>
                  <p>Vector catch</p>
                </td></tr><tr><td class="bitfield">1010</td><td>
                  <p>Watchpoint</p>
                </td></tr></table>
              <p>Read-only view of the equivalent bit in the <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.</p>
            <h4 id="0">
                Bits [1:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <div class="access_mechanisms"><h2>Accessing the DBGDSCRint</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c1, 0</td><td>000</td><td>000</td><td>0000</td><td>1110</td><td>0001</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c1, 0</td><td class="accessibility_control">0</td><td>RO</td><td>RO</td><td>RO</td></tr><tr><td>p14, 0, 
                &lt;Rt&gt;, c0, c1, 0</td><td class="accessibility_control">1</td><td>RO</td><td>
        n/a
      </td><td>RO</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>Â®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
            Not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-dbgdscrext.html">DBGDSCRext</a>.UDCCdis==1, read accesses to this register from EL0 are trapped to Undefined mode.</p></li></ul><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hdcr.html">HDCR</a>.TDA==1, read accesses to this register from EL0 and EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright Â© 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
