{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1630458577475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1630458577481 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 01 09:09:37 2021 " "Processing started: Wed Sep 01 09:09:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1630458577481 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458577481 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_test -c sdram_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458577481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1630458577810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1630458577810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "qsys/synthesis/sdram.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_new_sdram_controller_0_input_efifo_module " "Found entity 1: sdram_new_sdram_controller_0_input_efifo_module" {  } { { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585182 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_new_sdram_controller_0 " "Found entity 2: sdram_new_sdram_controller_0" {  } { { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/sdram_test/src/process.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/src/process.v" { { "Info" "ISGN_ENTITY_NAME" "1 process " "Found entity 1: process" {  } { { "../src/process.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/sdram_test/src/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/src/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/sdram_test/src/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/src/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/sdram_test/src/sdram_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/src/sdram_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_test " "Found entity 1: sdram_test" {  } { { "../src/sdram_test.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/sdram_test/ip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/ip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "../ip/pll.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/ip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/tx/desktop/sdram_test/ip/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/tx/desktop/sdram_test/ip/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../ip/fifo.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585222 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1630458585222 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1630458585222 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1630458585223 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1630458585224 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sdram_test " "Elaborating entity \"sdram_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1630458585282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_0\"" {  } { { "../src/sdram_test.v" "pll_0" { Text "C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "altpll_component" { Text "C:/Users/TX/Desktop/SDRAM_test/ip/pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_0\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_0\|altpll:altpll_component\"" {  } { { "../ip/pll.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/ip/pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_0\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585371 ""}  } { { "../ip/pll.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/ip/pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630458585371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_0\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "process process:process_u0 " "Elaborating entity \"process\" for hierarchy \"process:process_u0\"" {  } { { "../src/sdram_test.v" "process_u0" { Text "C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585441 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "process.v(179) " "Verilog HDL Case Statement information at process.v(179): all case item expressions in this case statement are onehot" {  } { { "../src/process.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 179 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630458585442 "|sdram_test|process:process_u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "process.v(197) " "Verilog HDL Case Statement information at process.v(197): all case item expressions in this case statement are onehot" {  } { { "../src/process.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630458585442 "|sdram_test|process:process_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 process.v(298) " "Verilog HDL assignment warning at process.v(298): truncated value with size 32 to match size of target (24)" {  } { { "../src/process.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630458585442 "|sdram_test|process:process_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 process.v(311) " "Verilog HDL assignment warning at process.v(311): truncated value with size 32 to match size of target (24)" {  } { { "../src/process.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630458585443 "|sdram_test|process:process_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo process:process_u0\|fifo:rx_fifo " "Elaborating entity \"fifo\" for hierarchy \"process:process_u0\|fifo:rx_fifo\"" {  } { { "../src/process.v" "rx_fifo" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\"" {  } { { "../ip/fifo.v" "scfifo_component" { Text "C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\"" {  } { { "../ip/fifo.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component " "Instantiated megafunction \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 10 " "Parameter \"almost_empty_value\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 10 " "Parameter \"almost_full_value\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1630458585639 ""}  } { { "../ip/fifo.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/ip/fifo.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1630458585639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4n91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4n91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4n91 " "Found entity 1: scfifo_4n91" {  } { { "db/scfifo_4n91.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/scfifo_4n91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4n91 process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated " "Elaborating entity \"scfifo_4n91\" for hierarchy \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intel_fpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vt31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_vt31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vt31 " "Found entity 1: a_dpfifo_vt31" {  } { { "db/a_dpfifo_vt31.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vt31 process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo " "Elaborating entity \"a_dpfifo_vt31\" for hierarchy \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\"" {  } { { "db/scfifo_4n91.tdf" "dpfifo" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/scfifo_4n91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/a_fefifo_s7f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\|a_fefifo_s7f:fifo_state " "Elaborating entity \"a_fefifo_s7f\" for hierarchy \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_vt31.tdf" "fifo_state" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_go7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_go7:count_usedw " "Elaborating entity \"cntr_go7\" for hierarchy \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/a_fefifo_s7f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_inm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_inm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_inm1 " "Found entity 1: altsyncram_inm1" {  } { { "db/altsyncram_inm1.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/altsyncram_inm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_inm1 process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\|altsyncram_inm1:FIFOram " "Elaborating entity \"altsyncram_inm1\" for hierarchy \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\|altsyncram_inm1:FIFOram\"" {  } { { "db/a_dpfifo_vt31.tdf" "FIFOram" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458585905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458585905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\|cntr_4ob:rd_ptr_count " "Elaborating entity \"cntr_4ob\" for hierarchy \"process:process_u0\|fifo:rx_fifo\|scfifo:scfifo_component\|scfifo_4n91:auto_generated\|a_dpfifo_vt31:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_vt31.tdf" "rd_ptr_count" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/a_dpfifo_vt31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458585908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx process:process_u0\|uart_tx:uart_tx_u0 " "Elaborating entity \"uart_tx\" for hierarchy \"process:process_u0\|uart_tx:uart_tx_u0\"" {  } { { "../src/process.v" "uart_tx_u0" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458586088 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_tx.v(17) " "Verilog HDL assignment warning at uart_tx.v(17): truncated value with size 32 to match size of target (24)" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630458586088 "|sdram_test|process:process_u0|uart_tx:uart_tx_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_tx.v(18) " "Verilog HDL assignment warning at uart_tx.v(18): truncated value with size 32 to match size of target (24)" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630458586088 "|sdram_test|process:process_u0|uart_tx:uart_tx_u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx.v(118) " "Verilog HDL Case Statement information at uart_tx.v(118): all case item expressions in this case statement are onehot" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v" 118 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630458586090 "|sdram_test|process:process_u0|uart_tx:uart_tx_u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_tx.v(135) " "Verilog HDL Case Statement information at uart_tx.v(135): all case item expressions in this case statement are onehot" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v" 135 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630458586090 "|sdram_test|process:process_u0|uart_tx:uart_tx_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx process:process_u0\|uart_rx:uart_rx_u0 " "Elaborating entity \"uart_rx\" for hierarchy \"process:process_u0\|uart_rx:uart_rx_u0\"" {  } { { "../src/process.v" "uart_rx_u0" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458586107 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_rx.v(18) " "Verilog HDL assignment warning at uart_rx.v(18): truncated value with size 32 to match size of target (24)" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630458586108 "|sdram_test|process:process_u0|uart_rx:uart_rx_u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_rx.v(19) " "Verilog HDL assignment warning at uart_rx.v(19): truncated value with size 32 to match size of target (24)" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1630458586108 "|sdram_test|process:process_u0|uart_rx:uart_rx_u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_rx.v(127) " "Verilog HDL Case Statement information at uart_rx.v(127): all case item expressions in this case statement are onehot" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v" 127 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630458586109 "|sdram_test|process:process_u0|uart_rx:uart_rx_u0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "uart_rx.v(174) " "Verilog HDL Case Statement information at uart_rx.v(174): all case item expressions in this case statement are onehot" {  } { { "../src/uart_rx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_rx.v" 174 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1630458586109 "|sdram_test|process:process_u0|uart_rx:uart_rx_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:sdram_u0 " "Elaborating entity \"sdram\" for hierarchy \"sdram:sdram_u0\"" {  } { { "../src/sdram_test.v" "sdram_u0" { Text "C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458586122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_new_sdram_controller_0 sdram:sdram_u0\|sdram_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"sdram_new_sdram_controller_0\" for hierarchy \"sdram:sdram_u0\|sdram_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "qsys/synthesis/sdram.v" "new_sdram_controller_0" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/sdram.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458586129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_new_sdram_controller_0_input_efifo_module sdram:sdram_u0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"sdram_new_sdram_controller_0_input_efifo_module\" for hierarchy \"sdram:sdram_u0\|sdram_new_sdram_controller_0:new_sdram_controller_0\|sdram_new_sdram_controller_0_input_efifo_module:the_sdram_new_sdram_controller_0_input_efifo_module\"" {  } { { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "the_sdram_new_sdram_controller_0_input_efifo_module" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458586182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8d24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8d24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8d24 " "Found entity 1: altsyncram_8d24" {  } { { "db/altsyncram_8d24.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/altsyncram_8d24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458588730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458588730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/mux_psc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhi " "Found entity 1: cntr_uhi" {  } { { "db/cntr_uhi.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_uhi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tgc " "Found entity 1: cmpr_tgc" {  } { { "db/cmpr_tgc.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_tgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_89j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_cgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458589969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458589969 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458590453 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1630458590564 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.09.01.09:09:53 Progress: Loading sld29bdc9c7/alt_sld_fab_wrapper_hw.tcl " "2021.09.01.09:09:53 Progress: Loading sld29bdc9c7/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458593633 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458596075 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458596189 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458600028 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458600121 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458600201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458600296 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458600302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458600303 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1630458601028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld29bdc9c7/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld29bdc9c7/alt_sld_fab.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458601230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458601230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458601321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458601321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458601342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458601342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458601407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458601407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458601485 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458601485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458601485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/db/ip/sld29bdc9c7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1630458601558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458601558 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/uart_tx.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/uart_tx.v" 13 -1 0 } } { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 442 -1 0 } } { "../src/process.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 15 -1 0 } } { "../src/process.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/process.v" 16 -1 0 } } { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 356 -1 0 } } { "qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/prj/qsys/synthesis/submodules/sdram_new_sdram_controller_0.v" 306 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1630458603292 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1630458603292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../src/sdram_test.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630458603460 "|sdram_test|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../src/sdram_test.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630458603460 "|sdram_test|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../src/sdram_test.v" "" { Text "C:/Users/TX/Desktop/SDRAM_test/src/sdram_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1630458603460 "|sdram_test|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1630458603460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458603538 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1630458604002 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 237 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 237 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1630458605593 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1630458605634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1630458605634 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3077 " "Implemented 3077 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1630458605983 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1630458605983 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1630458605983 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2894 " "Implemented 2894 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1630458605983 ""} { "Info" "ICUT_CUT_TM_RAMS" "134 " "Implemented 134 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1630458605983 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1630458605983 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1630458605983 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1630458606019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 01 09:10:06 2021 " "Processing ended: Wed Sep 01 09:10:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1630458606019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1630458606019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1630458606019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1630458606019 ""}
