# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MAQ_EXP_2.srcs/sources_1/new/EDGE_DETECTOR.vhd" \
"../../../../MAQ_EXP_2.srcs/sim_1/new/TB_EDGE.vhd" \

# Do not sort compile order
nosort
