ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/pkg/core/peripheral_dbg_pu_riscv_pkg.vhd

ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/axi4/peripheral_dbg_pu_riscv_axi4_biu.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/axi4/peripheral_dbg_pu_riscv_module_axi4.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/axi4/peripheral_dbg_pu_riscv_jsp_axi4_biu.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/axi4/peripheral_dbg_pu_riscv_jsp_module_axi4.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/peripheral/axi4/peripheral_dbg_pu_riscv_top_axi4.vhd

ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_bus_module_core.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_bytefifo.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_crc32.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_jsp_module_core.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_biu.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_module.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_status_reg.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_syncflop.vhd
ghdl -a --std=08 ../../../../../../../rtl/pu/riscv/vhdl/code/core/peripheral_dbg_pu_riscv_syncreg.vhd

ghdl -a --std=08 ../../../../../../../verification/tasks/pu/riscv/vhdl/code/tests/axi4/peripheral_dbg_testbench.vhd
