Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "project.src"
Input Format                       : mixed

---- Target Parameters
Target Device                      : xc6slx4-2tqg144
Output File Name                   : "project.ngc"
Output Format                      : NGC

---- Source Options
Top Module Name                    : LVDS_test

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 1
RTL Output                         : yes

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" into library work
Parsing module <LVDS_test>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/serializer.v" into library work
Parsing module <serializer>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/lvds_clockgen.v" into library work
Parsing module <lvds_clockgen>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/video_lvds.v" into library work
Parsing module <video_lvds>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/ram.v" into library work
Parsing module <ram>.
Analyzing Verilog file "/media/lexuil/Ubuntu Data/Codigos/LVDS2/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 59: Port CLK180 is not connected to this instance

Elaborating module <LVDS_test>.
WARNING:HDLCompiler:1127 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 46: Assignment to clkprueba ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 54: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 55: Result of 32-bit expression is truncated to fit in 11-bit target.

Elaborating module <DCM_SP(CLKIN_PERIOD=20,CLKFX_DIVIDE=5)>.
WARNING:HDLCompiler:1127 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 69: Assignment to clk_lckd ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <video_lvds>.

Elaborating module <OBUFDS(IOSTANDARD="BLVDS_25")>.
WARNING:HDLCompiler:1016 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/lvds_clockgen.v" Line 57: Port PRE is not connected to this instance

Elaborating module <lvds_clockgen>.

Elaborating module <DCM_SP(CLKIN_PERIOD="15.625",DESKEW_ADJUST="0",CLKFX_MULTIPLY=7,CLKFX_DIVIDE=2)>.

Elaborating module <FDP>.

Elaborating module <serializer>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE")>.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/serializer.v" Line 64: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/serializer.v" Line 83: Result of 4-bit expression is truncated to fit in 3-bit target.

Elaborating module <ram>.
Reading initialization file \"media/lexuil/Ubuntu Data/Codigos/LVDS2//scriptimg2ram/imageR.mem\".
Reading initialization file \"media/lexuil/Ubuntu Data/Codigos/LVDS2//scriptimg2ram/imageG.mem\".
Reading initialization file \"media/lexuil/Ubuntu Data/Codigos/LVDS2//scriptimg2ram/imageB.mem\".
WARNING:HDLCompiler:189 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 97: Size mismatch in connection of port <d_outR>. Formal port size is 6-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 98: Size mismatch in connection of port <d_outG>. Formal port size is 6-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 99: Size mismatch in connection of port <d_outB>. Formal port size is 6-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 101: Size mismatch in connection of port <addrX>. Formal port size is 16-bit while actual signal size is 31-bit.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 128: Result of 32-bit expression is truncated to fit in 31-bit target.
WARNING:HDLCompiler:413 - "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v" Line 138: Result of 32-bit expression is truncated to fit in 31-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <LVDS_test>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/LVDS_test.v".
        ScreenX = 1366
        ScreenY = 768
        BlankingVertical = 12
        BlankingHorizontal = 50
    Found 11-bit register for signal <ContadorY>.
    Found 8-bit register for signal <Red>.
    Found 8-bit register for signal <Green>.
    Found 8-bit register for signal <Blue>.
    Found 31-bit register for signal <Contador>.
    Found 1-bit register for signal <led>.
    Found 2-bit register for signal <en>.
    Found 31-bit register for signal <Cont1>.
    Found 11-bit register for signal <ContadorX>.
    Found 12-bit subtractor for signal <GND_1_o_GND_1_o_sub_1_OUT> created at line 48.
    Found 12-bit adder for signal <n0107[11:0]> created at line 54.
    Found 12-bit adder for signal <n0109[11:0]> created at line 55.
    Found 31-bit adder for signal <Contador[30]_GND_1_o_add_41_OUT> created at line 128.
    Found 31-bit adder for signal <Cont1[30]_GND_1_o_add_47_OUT> created at line 138.
    Found 11-bit comparator greater for signal <GND_1_o_ContadorY[10]_LessThan_6_o> created at line 49
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_7_o> created at line 49
    Found 11-bit comparator greater for signal <ContadorX[10]_PWR_1_o_LessThan_9_o> created at line 50
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_10_o> created at line 50
    Found 11-bit comparator greater for signal <GND_1_o_ContadorX[10]_LessThan_24_o> created at line 106
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_25_o> created at line 106
    Found 11-bit comparator greater for signal <GND_1_o_ContadorY[10]_LessThan_26_o> created at line 110
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_27_o> created at line 110
    Found 11-bit comparator greater for signal <ContadorX[10]_GND_1_o_LessThan_45_o> created at line 133
    Found 11-bit comparator greater for signal <ContadorY[10]_GND_1_o_LessThan_46_o> created at line 133
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred 111 D-type flip-flop(s).
	inferred  10 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <LVDS_test> synthesized.

Synthesizing Unit <video_lvds>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/video_lvds.v".
WARNING:Xst:647 - Input <Red<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Green<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Blue<7:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <video_lvds> synthesized.

Synthesizing Unit <lvds_clockgen>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/lvds_clockgen.v".
    Summary:
	no macro.
Unit <lvds_clockgen> synthesized.

Synthesizing Unit <serializer>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/serializer.v".
    Found 3-bit register for signal <outcount>.
    Found 2-bit register for signal <shiftdata>.
    Found 14-bit register for signal <n0019>.
    Found 1-bit register for signal <datacount>.
    Found 1-bit register for signal <DataInBuffer>.
    Found 1-bit register for signal <SendOK>.
    Found 1-bit adder for signal <datacount_PWR_10_o_add_1_OUT<0>> created at line 64.
    Found 3-bit adder for signal <outcount[2]_GND_9_o_add_8_OUT> created at line 83.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <serializer> synthesized.

Synthesizing Unit <ram>.
    Related source file is "/media/lexuil/Ubuntu Data/Codigos/LVDS2/ram.v".
WARNING:Xst:647 - Input <addrX<15:14>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'ramR', unconnected in block 'ram', is tied to its initial value.
WARNING:Xst:2999 - Signal 'ramG', unconnected in block 'ram', is tied to its initial value.
WARNING:Xst:2999 - Signal 'ramB', unconnected in block 'ram', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ramR>, simulation mismatch.
    Found 10000x6-bit single-port Read Only RAM <Mram_ramR> for signal <ramR>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ramG>, simulation mismatch.
    Found 10000x6-bit single-port Read Only RAM <Mram_ramG> for signal <ramG>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <ramB>, simulation mismatch.
    Found 10000x6-bit single-port Read Only RAM <Mram_ramB> for signal <ramB>.
    Found 6-bit register for signal <d_outG>.
    Found 6-bit register for signal <d_outB>.
    Found 6-bit register for signal <d_outR>.
    Summary:
	inferred   3 RAM(s).
	inferred  18 D-type flip-flop(s).
Unit <ram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 10000x6-bit single-port Read Only RAM                 : 3
# Adders/Subtractors                                   : 13
 1-bit adder                                           : 4
 12-bit adder                                          : 2
 12-bit subtractor                                     : 1
 3-bit adder                                           : 4
 31-bit adder                                          : 2
# Registers                                            : 36
 1-bit register                                        : 13
 11-bit register                                       : 2
 14-bit register                                       : 4
 2-bit register                                        : 5
 3-bit register                                        : 4
 31-bit register                                       : 2
 6-bit register                                        : 3
 8-bit register                                        : 3
# Comparators                                          : 10
 11-bit comparator greater                             : 10
# Multiplexers                                         : 40
 2-bit 2-to-1 multiplexer                              : 24
 3-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <en_1> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Red_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Red_7> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Green_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Green_7> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Blue_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Blue_7> of sequential type is unconnected in block <LVDS_test>.

Synthesizing (advanced) Unit <LVDS_test>.
The following registers are absorbed into counter <Contador>: 1 register on signal <Contador>.
The following registers are absorbed into counter <Cont1>: 1 register on signal <Cont1>.
The following registers are absorbed into counter <ContadorX>: 1 register on signal <ContadorX>.
Unit <LVDS_test> synthesized (advanced).

Synthesizing (advanced) Unit <ram>.
INFO:Xst:3226 - The RAM <Mram_ramG> will be implemented as a BLOCK RAM, absorbing the following register(s): <d_outG>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10000-word x 6-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clkq>          | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addrX>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d_outG>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ramR> will be implemented as a BLOCK RAM, absorbing the following register(s): <d_outR>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10000-word x 6-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clkq>          | rise     |
    |     enA            | connected to internal node          | high     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addrX>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <d_outR>        |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
INFO:Xst:3230 - The RAM description <Mram_ramB> will not be implemented on the device block RAM because of limited available resources. If you would like this RAM to be implemented in block RAM, please select a larger device or increase the value specified by the BRAM_Utilization_Ratio constraint.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 10000-word x 6-bit                  |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <addrX>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ram> synthesized (advanced).

Synthesizing (advanced) Unit <serializer>.
The following registers are absorbed into counter <outcount>: 1 register on signal <outcount>.
The following registers are absorbed into counter <datacount>: 1 register on signal <datacount>.
Unit <serializer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 10000x6-bit single-port block Read Only RAM           : 2
 10000x6-bit single-port distributed Read Only RAM     : 1
# Adders/Subtractors                                   : 2
 12-bit adder                                          : 1
 12-bit subtractor                                     : 1
# Counters                                             : 11
 1-bit up counter                                      : 4
 11-bit up counter                                     : 1
 3-bit up counter                                      : 4
 31-bit up counter                                     : 2
# Registers                                            : 117
 Flip-Flops                                            : 117
# Comparators                                          : 10
 11-bit comparator greater                             : 10
# Multiplexers                                         : 100
 1-bit 2-to-1 multiplexer                              : 88
 2-bit 2-to-1 multiplexer                              : 8
 32-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <en_1> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Red_6> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <Red_7> <Blue_6> <Blue_7> 
INFO:Xst:2261 - The FF/Latch <Green_6> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <Green_7> 

Optimizing unit <LVDS_test> ...

Optimizing unit <video_lvds> ...

Optimizing unit <serializer> ...
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_11> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_10> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_9> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_4> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_3> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_2> (without init value) has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <Red_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:2677 - Node <Green_6> of sequential type is unconnected in block <LVDS_test>.
WARNING:Xst:1293 - FF/Latch <Contador_27> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Contador_28> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Contador_29> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <Contador_30> has a constant value of 0 in block <LVDS_test>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/datacount> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/datacount> <videoencoder/channel2_ser/datacount> <videoencoder/channel1_ser/datacount> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/buffer_0_8> in Unit <LVDS_test> is equivalent to the following FF/Latch, which will be removed : <videoencoder/clockgenerator/lvdsclkman/buffer_0_13> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_0> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/outcount_0> <videoencoder/channel2_ser/outcount_0> <videoencoder/channel1_ser/outcount_0> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_1> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/outcount_1> <videoencoder/channel2_ser/outcount_1> <videoencoder/channel1_ser/outcount_1> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/outcount_2> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/outcount_2> <videoencoder/channel2_ser/outcount_2> <videoencoder/channel1_ser/outcount_2> 
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/DataInBuffer> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/DataInBuffer> <videoencoder/channel2_ser/DataInBuffer> <videoencoder/channel1_ser/DataInBuffer> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <videoencoder/clockgenerator/lvdsclkman/SendOK> in Unit <LVDS_test> is equivalent to the following 3 FFs/Latches, which will be removed : <videoencoder/channel3_ser/SendOK> <videoencoder/channel2_ser/SendOK> <videoencoder/channel1_ser/SendOK> 
Found area constraint ratio of 100 (+ 0) on block LVDS_test, actual ratio is 74.
FlipFlop led has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 171
 Flip-Flops                                            : 171

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : project.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1981
#      GND                         : 1
#      INV                         : 21
#      LUT1                        : 77
#      LUT2                        : 49
#      LUT3                        : 117
#      LUT4                        : 82
#      LUT5                        : 202
#      LUT6                        : 1078
#      MUXCY                       : 87
#      MUXF7                       : 142
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 92
# FlipFlops/Latches                : 175
#      FD                          : 6
#      FDC                         : 54
#      FDCE                        : 9
#      FDE                         : 19
#      FDR                         : 46
#      FDRE                        : 31
#      FDS                         : 6
#      ODDR2                       : 4
# RAMS                             : 12
#      RAMB16BWER                  : 12
# Clock Buffers                    : 5
#      BUFG                        : 5
# IO Buffers                       : 6
#      IBUFG                       : 1
#      OBUF                        : 1
#      OBUFDS                      : 4
# DCMs                             : 2
#      DCM_SP                      : 2

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             174  out of   4800     3%  
 Number of Slice LUTs:                 1626  out of   2400    67%  
    Number used as Logic:              1626  out of   2400    67%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1634
   Number with an unused Flip Flop:    1460  out of   1634    89%  
   Number with an unused LUT:             8  out of   1634     0%  
   Number of fully used LUT-FF pairs:   166  out of   1634    10%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:               12  out of     12   100%  
    Number using Block RAM only:         12
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | DCM_SP:CLKFX+DCM_SP:CLK0    | 171   |
clk                                | DCM_SP:CLKFX+DCM_SP:CLKFX   | 16    |
clk                                | DCM_SP:CLKFX+DCM_SP:CLKFX180| 4     |
-----------------------------------+-----------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 13.169ns (Maximum Frequency: 75.935MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 13.169ns (frequency: 75.935MHz)
  Total number of paths / destination ports: 33135 / 560
-------------------------------------------------------------------------
Delay:               16.461ns (Levels of Logic = 14)
  Source:            Cont1_7 (FF)
  Destination:       image/d_outB_4 (FF)
  Source Clock:      clk rising 0.8X
  Destination Clock: clk rising 0.8X

  Data Path: Cont1_7 to image/d_outB_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           519   0.525   2.891  Cont1_7 (Cont1_7)
     LUT5:I0->O            1   0.254   0.682  image_Mram_ramB670126 (image_Mram_ramB670125)
     LUT6:I5->O            1   0.254   0.790  image_Mram_ramB670127 (image_Mram_ramB670126)
     LUT6:I4->O           13   0.250   1.098  image_Mram_ramB670128 (image_Mram_ramB67011)
     LUT4:I3->O            1   0.254   1.137  image_SF111338 (image_SF111338)
     LUT6:I0->O            1   0.254   0.000  image_SF111341_F (image_N524)
     MUXF7:I0->O           1   0.163   0.682  image_SF111341 (image_SF111341)
     LUT6:I5->O            1   0.254   0.682  image_SF111342 (image_SF111342)
     LUT5:I4->O            1   0.254   0.682  image_SF111343 (image_SF111343)
     LUT6:I5->O            3   0.254   0.766  image_SF111344 (image_SF111344)
     LUT3:I2->O            5   0.254   0.841  image_SF1113108 (image_SF1113)
     LUT6:I5->O            1   0.254   0.790  image_Mram_ramB67011994 (image_Mram_ramB67011995)
     LUT6:I4->O            1   0.250   0.682  image_Mram_ramB670119102 (image_Mram_ramB670119103)
     LUT6:I5->O            1   0.254   0.682  image_Mram_ramB670119110 (image_Mram_ramB670119111)
     LUT6:I5->O            1   0.254   0.000  image_Mram_ramB670119119 (image/_n0023<4>)
     FDE:D                     0.074          image/d_outB_4
    ----------------------------------------
    Total                     16.461ns (4.056ns logic, 12.405ns route)
                                       (24.6% logic, 75.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            led_1 (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising 0.8X

  Data Path: led_1 to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.525   0.681  led_1 (led_1)
     OBUF:I->O                 2.912          led_OBUF (led)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.461|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 78.00 secs
Total CPU time to Xst completion: 77.20 secs
 
--> 


Total memory usage is 409980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :   12 (   0 filtered)

