
TIMERS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b60  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001ce8  08001ce8  00011ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001d18  08001d18  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001d18  08001d18  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001d18  08001d18  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001d18  08001d18  00011d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001d1c  08001d1c  00011d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001d20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000024  2000000c  08001d2c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000030  08001d2c  00020030  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004e8f  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011a2  00000000  00000000  00024ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000448  00000000  00000000  00026070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000003a0  00000000  00000000  000264b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001b6f3  00000000  00000000  00026858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000054d0  00000000  00000000  00041f4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4167  00000000  00000000  0004741b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000eb582  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000eac  00000000  00000000  000eb5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001cd0 	.word	0x08001cd0

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08001cd0 	.word	0x08001cd0

080001c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b083      	sub	sp, #12
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	db0b      	blt.n	80001f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001da:	79fb      	ldrb	r3, [r7, #7]
 80001dc:	f003 021f 	and.w	r2, r3, #31
 80001e0:	4907      	ldr	r1, [pc, #28]	; (8000200 <__NVIC_EnableIRQ+0x38>)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	095b      	lsrs	r3, r3, #5
 80001e8:	2001      	movs	r0, #1
 80001ea:	fa00 f202 	lsl.w	r2, r0, r2
 80001ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80001f2:	bf00      	nop
 80001f4:	370c      	adds	r7, #12
 80001f6:	46bd      	mov	sp, r7
 80001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80001fc:	4770      	bx	lr
 80001fe:	bf00      	nop
 8000200:	e000e100 	.word	0xe000e100

08000204 <button_init>:
	tmp_var = GPIOA -> IDR;
	uint8_t res = (tmp_var >> 0) & 0x01;
	return res;
}

void button_init(){
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	/*Инициализация GPIO для кнопки*/
	GPIOA->MODER|=(0x0<<0);		//установка режима
 8000208:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800020c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER|=(0x0<<0);	//установка типа выхода
 8000214:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000218:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800021c:	685b      	ldr	r3, [r3, #4]
 800021e:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR|=(0x0<<0);	//установка скорости
 8000220:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000224:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000228:	689b      	ldr	r3, [r3, #8]
 800022a:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR|=(0x0<<0);		//отключаем подтяжки порта
 800022c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000230:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000234:	68db      	ldr	r3, [r3, #12]
 8000236:	60d3      	str	r3, [r2, #12]

	NVIC_EnableIRQ(EXTI0_IRQn);	//разрешение прерывания
 8000238:	2006      	movs	r0, #6
 800023a:	f7ff ffc5 	bl	80001c8 <__NVIC_EnableIRQ>
	EXTI->IMR |= (1<<0);		//включение прерывания
 800023e:	4b0a      	ldr	r3, [pc, #40]	; (8000268 <button_init+0x64>)
 8000240:	681b      	ldr	r3, [r3, #0]
 8000242:	4a09      	ldr	r2, [pc, #36]	; (8000268 <button_init+0x64>)
 8000244:	f043 0301 	orr.w	r3, r3, #1
 8000248:	6013      	str	r3, [r2, #0]
	EXTI->RTSR |= (1<<0);		//прерывание по переднему фронту включено
 800024a:	4b07      	ldr	r3, [pc, #28]	; (8000268 <button_init+0x64>)
 800024c:	689b      	ldr	r3, [r3, #8]
 800024e:	4a06      	ldr	r2, [pc, #24]	; (8000268 <button_init+0x64>)
 8000250:	f043 0301 	orr.w	r3, r3, #1
 8000254:	6093      	str	r3, [r2, #8]
	EXTI->FTSR |= (1<<0);
 8000256:	4b04      	ldr	r3, [pc, #16]	; (8000268 <button_init+0x64>)
 8000258:	68db      	ldr	r3, [r3, #12]
 800025a:	4a03      	ldr	r2, [pc, #12]	; (8000268 <button_init+0x64>)
 800025c:	f043 0301 	orr.w	r3, r3, #1
 8000260:	60d3      	str	r3, [r2, #12]
//	EXTI->FTSR &= ~(1<<0);		//прерывание по заднему фронту отключено
//	gpio_set(GPIOE, 9, 0x1);
}
 8000262:	bf00      	nop
 8000264:	bd80      	pop	{r7, pc}
 8000266:	bf00      	nop
 8000268:	40010400 	.word	0x40010400

0800026c <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void){
 800026c:	b580      	push	{r7, lr}
 800026e:	af00      	add	r7, sp, #0
	static volatile uint8_t flag = 0;
	static volatile uint8_t flag_timer = 0;

	if (flag){
 8000270:	4b2c      	ldr	r3, [pc, #176]	; (8000324 <EXTI0_IRQHandler+0xb8>)
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	b2db      	uxtb	r3, r3
 8000276:	2b00      	cmp	r3, #0
 8000278:	d02f      	beq.n	80002da <EXTI0_IRQHandler+0x6e>
		// действия по заднему фронту
		gpio_toggle(GPIOE, 9);
 800027a:	2109      	movs	r1, #9
 800027c:	482a      	ldr	r0, [pc, #168]	; (8000328 <EXTI0_IRQHandler+0xbc>)
 800027e:	f000 f8a0 	bl	80003c2 <gpio_toggle>
		GPIOA->ODR |= GPIO_ODR_A0;	//led on
 8000282:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000286:	695b      	ldr	r3, [r3, #20]
 8000288:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800028c:	f043 0301 	orr.w	r3, r3, #1
 8000290:	6153      	str	r3, [r2, #20]
		flag = 0;
 8000292:	4b24      	ldr	r3, [pc, #144]	; (8000324 <EXTI0_IRQHandler+0xb8>)
 8000294:	2200      	movs	r2, #0
 8000296:	701a      	strb	r2, [r3, #0]
		// timer
		flag_timer = timer_get_state(TIM7);
 8000298:	4824      	ldr	r0, [pc, #144]	; (800032c <EXTI0_IRQHandler+0xc0>)
 800029a:	f000 f919 	bl	80004d0 <timer_get_state>
 800029e:	4603      	mov	r3, r0
 80002a0:	461a      	mov	r2, r3
 80002a2:	4b23      	ldr	r3, [pc, #140]	; (8000330 <EXTI0_IRQHandler+0xc4>)
 80002a4:	701a      	strb	r2, [r3, #0]
		if (flag_timer){
 80002a6:	4b22      	ldr	r3, [pc, #136]	; (8000330 <EXTI0_IRQHandler+0xc4>)
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	b2db      	uxtb	r3, r3
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d005      	beq.n	80002bc <EXTI0_IRQHandler+0x50>
			timer_set_up_period(TIM6, 1000);
 80002b0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80002b4:	481f      	ldr	r0, [pc, #124]	; (8000334 <EXTI0_IRQHandler+0xc8>)
 80002b6:	f000 f8e7 	bl	8000488 <timer_set_up_period>
 80002ba:	e004      	b.n	80002c6 <EXTI0_IRQHandler+0x5a>

		}
		else{
			timer_set_up_period(TIM6, 5000);
 80002bc:	f241 3188 	movw	r1, #5000	; 0x1388
 80002c0:	481c      	ldr	r0, [pc, #112]	; (8000334 <EXTI0_IRQHandler+0xc8>)
 80002c2:	f000 f8e1 	bl	8000488 <timer_set_up_period>
		}
		gpio_set(GPIOE, 13, 0x1);
 80002c6:	2201      	movs	r2, #1
 80002c8:	210d      	movs	r1, #13
 80002ca:	4817      	ldr	r0, [pc, #92]	; (8000328 <EXTI0_IRQHandler+0xbc>)
 80002cc:	f000 f85d 	bl	800038a <gpio_set>
		timer_set_state(TIM6, 0x1);
 80002d0:	2101      	movs	r1, #1
 80002d2:	4818      	ldr	r0, [pc, #96]	; (8000334 <EXTI0_IRQHandler+0xc8>)
 80002d4:	f000 f8ea 	bl	80004ac <timer_set_state>
 80002d8:	e01b      	b.n	8000312 <EXTI0_IRQHandler+0xa6>
	}
	else{
		// действия по переднему фронту
		gpio_toggle(GPIOE, 9);
 80002da:	2109      	movs	r1, #9
 80002dc:	4812      	ldr	r0, [pc, #72]	; (8000328 <EXTI0_IRQHandler+0xbc>)
 80002de:	f000 f870 	bl	80003c2 <gpio_toggle>
		gpio_toggle(GPIOE, 10);
 80002e2:	210a      	movs	r1, #10
 80002e4:	4810      	ldr	r0, [pc, #64]	; (8000328 <EXTI0_IRQHandler+0xbc>)
 80002e6:	f000 f86c 	bl	80003c2 <gpio_toggle>
		GPIOA->ODR &= ~GPIO_ODR_A0;	//led off
 80002ea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80002ee:	695b      	ldr	r3, [r3, #20]
 80002f0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80002f4:	f023 0301 	bic.w	r3, r3, #1
 80002f8:	6153      	str	r3, [r2, #20]
		flag = 1;
 80002fa:	4b0a      	ldr	r3, [pc, #40]	; (8000324 <EXTI0_IRQHandler+0xb8>)
 80002fc:	2201      	movs	r2, #1
 80002fe:	701a      	strb	r2, [r3, #0]
		// timer
		timer_set_up_period(TIM7, 1000);
 8000300:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000304:	4809      	ldr	r0, [pc, #36]	; (800032c <EXTI0_IRQHandler+0xc0>)
 8000306:	f000 f8bf 	bl	8000488 <timer_set_up_period>
		timer_set_state(TIM7, 0x1);
 800030a:	2101      	movs	r1, #1
 800030c:	4807      	ldr	r0, [pc, #28]	; (800032c <EXTI0_IRQHandler+0xc0>)
 800030e:	f000 f8cd 	bl	80004ac <timer_set_state>
	}


	EXTI->PR |= (1<<0);
 8000312:	4b09      	ldr	r3, [pc, #36]	; (8000338 <EXTI0_IRQHandler+0xcc>)
 8000314:	695b      	ldr	r3, [r3, #20]
 8000316:	4a08      	ldr	r2, [pc, #32]	; (8000338 <EXTI0_IRQHandler+0xcc>)
 8000318:	f043 0301 	orr.w	r3, r3, #1
 800031c:	6153      	str	r3, [r2, #20]
}
 800031e:	bf00      	nop
 8000320:	bd80      	pop	{r7, pc}
 8000322:	bf00      	nop
 8000324:	20000028 	.word	0x20000028
 8000328:	48001000 	.word	0x48001000
 800032c:	40001400 	.word	0x40001400
 8000330:	20000029 	.word	0x20000029
 8000334:	40001000 	.word	0x40001000
 8000338:	40010400 	.word	0x40010400

0800033c <gpio_init>:
# include "gpio_ctrl.h"


void gpio_init(GPIO_TypeDef* port, uint32_t line){
 800033c:	b480      	push	{r7}
 800033e:	b083      	sub	sp, #12
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
 8000344:	6039      	str	r1, [r7, #0]
	/*comment*/
	port -> MODER |= (0x1 << (2 * line));
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	681b      	ldr	r3, [r3, #0]
 800034a:	683a      	ldr	r2, [r7, #0]
 800034c:	0052      	lsls	r2, r2, #1
 800034e:	2101      	movs	r1, #1
 8000350:	fa01 f202 	lsl.w	r2, r1, r2
 8000354:	431a      	orrs	r2, r3
 8000356:	687b      	ldr	r3, [r7, #4]
 8000358:	601a      	str	r2, [r3, #0]
	port -> OTYPER |= (0x0 << line);
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	685a      	ldr	r2, [r3, #4]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	605a      	str	r2, [r3, #4]
	port -> OSPEEDR |= (0x3 << (2*line));
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	689b      	ldr	r3, [r3, #8]
 8000366:	683a      	ldr	r2, [r7, #0]
 8000368:	0052      	lsls	r2, r2, #1
 800036a:	2103      	movs	r1, #3
 800036c:	fa01 f202 	lsl.w	r2, r1, r2
 8000370:	431a      	orrs	r2, r3
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	609a      	str	r2, [r3, #8]
	port -> PUPDR |= (0x0 << (2*line));
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	68da      	ldr	r2, [r3, #12]
 800037a:	687b      	ldr	r3, [r7, #4]
 800037c:	60da      	str	r2, [r3, #12]
}
 800037e:	bf00      	nop
 8000380:	370c      	adds	r7, #12
 8000382:	46bd      	mov	sp, r7
 8000384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000388:	4770      	bx	lr

0800038a <gpio_set>:

void gpio_set(GPIO_TypeDef* port, uint32_t line, uint8_t state){
 800038a:	b480      	push	{r7}
 800038c:	b087      	sub	sp, #28
 800038e:	af00      	add	r7, sp, #0
 8000390:	60f8      	str	r0, [r7, #12]
 8000392:	60b9      	str	r1, [r7, #8]
 8000394:	4613      	mov	r3, r2
 8000396:	71fb      	strb	r3, [r7, #7]
	uint8_t x = state^0x1;
 8000398:	79fb      	ldrb	r3, [r7, #7]
 800039a:	f083 0301 	eor.w	r3, r3, #1
 800039e:	75fb      	strb	r3, [r7, #23]
	port -> BSRR = (0x01 << (line + 16*x));
 80003a0:	7dfb      	ldrb	r3, [r7, #23]
 80003a2:	011b      	lsls	r3, r3, #4
 80003a4:	461a      	mov	r2, r3
 80003a6:	68bb      	ldr	r3, [r7, #8]
 80003a8:	4413      	add	r3, r2
 80003aa:	2201      	movs	r2, #1
 80003ac:	fa02 f303 	lsl.w	r3, r2, r3
 80003b0:	461a      	mov	r2, r3
 80003b2:	68fb      	ldr	r3, [r7, #12]
 80003b4:	619a      	str	r2, [r3, #24]
//	uint32_t tmp_var = 0;
//	tmp_var = port -> IDR;
//	port->ODR = tmp_var | (state<<line);
}
 80003b6:	bf00      	nop
 80003b8:	371c      	adds	r7, #28
 80003ba:	46bd      	mov	sp, r7
 80003bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c0:	4770      	bx	lr

080003c2 <gpio_toggle>:
	tmp_var = port -> IDR;
	uint8_t res = (tmp_var >> line) & 0x01;
	return res;
}

void gpio_toggle(GPIO_TypeDef* port, uint32_t line){
 80003c2:	b480      	push	{r7}
 80003c4:	b085      	sub	sp, #20
 80003c6:	af00      	add	r7, sp, #0
 80003c8:	6078      	str	r0, [r7, #4]
 80003ca:	6039      	str	r1, [r7, #0]
	uint32_t tmp_var = 0;
 80003cc:	2300      	movs	r3, #0
 80003ce:	60fb      	str	r3, [r7, #12]
	tmp_var = port -> IDR;
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	691b      	ldr	r3, [r3, #16]
 80003d4:	60fb      	str	r3, [r7, #12]
	port -> ODR = tmp_var ^ (0x1 << line);
 80003d6:	2201      	movs	r2, #1
 80003d8:	683b      	ldr	r3, [r7, #0]
 80003da:	fa02 f303 	lsl.w	r3, r2, r3
 80003de:	461a      	mov	r2, r3
 80003e0:	68fb      	ldr	r3, [r7, #12]
 80003e2:	405a      	eors	r2, r3
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	615a      	str	r2, [r3, #20]
}
 80003e8:	bf00      	nop
 80003ea:	3714      	adds	r7, #20
 80003ec:	46bd      	mov	sp, r7
 80003ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f2:	4770      	bx	lr

080003f4 <delay>:

void delay(uint32_t value){
 80003f4:	b480      	push	{r7}
 80003f6:	b085      	sub	sp, #20
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0;i<value;i++){
 80003fc:	2300      	movs	r3, #0
 80003fe:	60fb      	str	r3, [r7, #12]
 8000400:	e002      	b.n	8000408 <delay+0x14>
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	3301      	adds	r3, #1
 8000406:	60fb      	str	r3, [r7, #12]
 8000408:	68fb      	ldr	r3, [r7, #12]
 800040a:	687a      	ldr	r2, [r7, #4]
 800040c:	429a      	cmp	r2, r3
 800040e:	d8f8      	bhi.n	8000402 <delay+0xe>
	}
}
 8000410:	bf00      	nop
 8000412:	bf00      	nop
 8000414:	3714      	adds	r7, #20
 8000416:	46bd      	mov	sp, r7
 8000418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800041c:	4770      	bx	lr

0800041e <timer_init>:
#include "button.h"
#include "stm32f303xc.h"
#include "gpio_ctrl.h"


void timer_init(TIM_TypeDef* tim, uint8_t irq_state){
 800041e:	b480      	push	{r7}
 8000420:	b083      	sub	sp, #12
 8000422:	af00      	add	r7, sp, #0
 8000424:	6078      	str	r0, [r7, #4]
 8000426:	460b      	mov	r3, r1
 8000428:	70fb      	strb	r3, [r7, #3]
	/*настройка таймера:
	считает вверх;
	остановка до ARR;
	счетчик отключен;
	разрешение генерации события по переполнению таймера*/
	tim->CR1 |= (0<<11)|(0<<7)|(1<<3)|(0<<1)|(0<<0);
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	f043 0208 	orr.w	r2, r3, #8
 8000432:	687b      	ldr	r3, [r7, #4]
 8000434:	601a      	str	r2, [r3, #0]
	tim->CR2 |= 0;					// работа в режиме мастера
 8000436:	687b      	ldr	r3, [r7, #4]
 8000438:	685a      	ldr	r2, [r3, #4]
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	605a      	str	r2, [r3, #4]
	tim->EGR |= 0;					// не используется
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	695a      	ldr	r2, [r3, #20]
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	615a      	str	r2, [r3, #20]
	tim->DIER |= (irq_state<<0);	// настройка прерываний
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	68da      	ldr	r2, [r3, #12]
 800044a:	78fb      	ldrb	r3, [r7, #3]
 800044c:	431a      	orrs	r2, r3
 800044e:	687b      	ldr	r3, [r7, #4]
 8000450:	60da      	str	r2, [r3, #12]
	// предварительный запуск таймера
	tim->PSC = 9999;
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	f242 720f 	movw	r2, #9999	; 0x270f
 8000458:	629a      	str	r2, [r3, #40]	; 0x28
	tim->ARR = 1;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	2201      	movs	r2, #1
 800045e:	62da      	str	r2, [r3, #44]	; 0x2c
	tim->CR1 |= (1<<0);
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	681b      	ldr	r3, [r3, #0]
 8000464:	f043 0201 	orr.w	r2, r3, #1
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	601a      	str	r2, [r3, #0]
	while((tim->CR1 & 0x01) != 0x0){};
 800046c:	bf00      	nop
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	f003 0301 	and.w	r3, r3, #1
 8000476:	2b00      	cmp	r3, #0
 8000478:	d1f9      	bne.n	800046e <timer_init+0x50>
}
 800047a:	bf00      	nop
 800047c:	bf00      	nop
 800047e:	370c      	adds	r7, #12
 8000480:	46bd      	mov	sp, r7
 8000482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000486:	4770      	bx	lr

08000488 <timer_set_up_period>:

void timer_set_up_period(TIM_TypeDef* tim, uint32_t period){
 8000488:	b480      	push	{r7}
 800048a:	b083      	sub	sp, #12
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
 8000490:	6039      	str	r1, [r7, #0]
	/*period в мс*/
	tim->PSC = 9999;				// период счетчика 1 мс
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	f242 720f 	movw	r2, #9999	; 0x270f
 8000498:	629a      	str	r2, [r3, #40]	; 0x28
	tim->ARR = period;				// период срабатывания в мс
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	683a      	ldr	r2, [r7, #0]
 800049e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80004a0:	bf00      	nop
 80004a2:	370c      	adds	r7, #12
 80004a4:	46bd      	mov	sp, r7
 80004a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004aa:	4770      	bx	lr

080004ac <timer_set_state>:

void timer_set_state(TIM_TypeDef* tim, uint8_t state){
 80004ac:	b480      	push	{r7}
 80004ae:	b083      	sub	sp, #12
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	460b      	mov	r3, r1
 80004b6:	70fb      	strb	r3, [r7, #3]
	tim->CR1 |= (state<<0);
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	78fb      	ldrb	r3, [r7, #3]
 80004be:	431a      	orrs	r2, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	601a      	str	r2, [r3, #0]
}
 80004c4:	bf00      	nop
 80004c6:	370c      	adds	r7, #12
 80004c8:	46bd      	mov	sp, r7
 80004ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004ce:	4770      	bx	lr

080004d0 <timer_get_state>:

uint8_t timer_get_state(TIM_TypeDef* tim){
 80004d0:	b480      	push	{r7}
 80004d2:	b085      	sub	sp, #20
 80004d4:	af00      	add	r7, sp, #0
 80004d6:	6078      	str	r0, [r7, #4]
	uint32_t tmp_var = 0;
 80004d8:	2300      	movs	r3, #0
 80004da:	60fb      	str	r3, [r7, #12]
	tmp_var = tim->CR1;
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	60fb      	str	r3, [r7, #12]
	uint8_t res = (tmp_var >> 0) & 0x1;
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	b2db      	uxtb	r3, r3
 80004e6:	f003 0301 	and.w	r3, r3, #1
 80004ea:	72fb      	strb	r3, [r7, #11]
	return res;
 80004ec:	7afb      	ldrb	r3, [r7, #11]
}
 80004ee:	4618      	mov	r0, r3
 80004f0:	3714      	adds	r7, #20
 80004f2:	46bd      	mov	sp, r7
 80004f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f8:	4770      	bx	lr
	...

080004fc <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void){
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
	gpio_set(GPIOE, 13, 0x0);
 8000500:	2200      	movs	r2, #0
 8000502:	210d      	movs	r1, #13
 8000504:	4805      	ldr	r0, [pc, #20]	; (800051c <TIM6_DAC_IRQHandler+0x20>)
 8000506:	f7ff ff40 	bl	800038a <gpio_set>
	// очистка прерывания
	TIM6->SR &= ~(0x01);			// обнуление флага вызова прерывания
 800050a:	4b05      	ldr	r3, [pc, #20]	; (8000520 <TIM6_DAC_IRQHandler+0x24>)
 800050c:	691b      	ldr	r3, [r3, #16]
 800050e:	4a04      	ldr	r2, [pc, #16]	; (8000520 <TIM6_DAC_IRQHandler+0x24>)
 8000510:	f023 0301 	bic.w	r3, r3, #1
 8000514:	6113      	str	r3, [r2, #16]
}
 8000516:	bf00      	nop
 8000518:	bd80      	pop	{r7, pc}
 800051a:	bf00      	nop
 800051c:	48001000 	.word	0x48001000
 8000520:	40001000 	.word	0x40001000

08000524 <TIM7_IRQHandler>:

void TIM7_IRQHandler(void){
 8000524:	b580      	push	{r7, lr}
 8000526:	af00      	add	r7, sp, #0
	gpio_set(GPIOE, 15, 0x0);
 8000528:	2200      	movs	r2, #0
 800052a:	210f      	movs	r1, #15
 800052c:	4805      	ldr	r0, [pc, #20]	; (8000544 <TIM7_IRQHandler+0x20>)
 800052e:	f7ff ff2c 	bl	800038a <gpio_set>
	// очистка прерывания
	TIM7->SR &= ~(0x01);			// обнуление флага вызова прерывания
 8000532:	4b05      	ldr	r3, [pc, #20]	; (8000548 <TIM7_IRQHandler+0x24>)
 8000534:	691b      	ldr	r3, [r3, #16]
 8000536:	4a04      	ldr	r2, [pc, #16]	; (8000548 <TIM7_IRQHandler+0x24>)
 8000538:	f023 0301 	bic.w	r3, r3, #1
 800053c:	6113      	str	r3, [r2, #16]
}
 800053e:	bf00      	nop
 8000540:	bd80      	pop	{r7, pc}
 8000542:	bf00      	nop
 8000544:	48001000 	.word	0x48001000
 8000548:	40001400 	.word	0x40001400

0800054c <__NVIC_EnableIRQ>:
{
 800054c:	b480      	push	{r7}
 800054e:	b083      	sub	sp, #12
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055a:	2b00      	cmp	r3, #0
 800055c:	db0b      	blt.n	8000576 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800055e:	79fb      	ldrb	r3, [r7, #7]
 8000560:	f003 021f 	and.w	r2, r3, #31
 8000564:	4907      	ldr	r1, [pc, #28]	; (8000584 <__NVIC_EnableIRQ+0x38>)
 8000566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800056a:	095b      	lsrs	r3, r3, #5
 800056c:	2001      	movs	r0, #1
 800056e:	fa00 f202 	lsl.w	r2, r0, r2
 8000572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000576:	bf00      	nop
 8000578:	370c      	adds	r7, #12
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	e000e100 	.word	0xe000e100

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058e:	f000 f939 	bl	8000804 <HAL_Init>

  /* USER CODE BEGIN Init */
  RCC->AHBENR |= RCC_AHBENR_GPIOEEN;
 8000592:	4b2f      	ldr	r3, [pc, #188]	; (8000650 <main+0xc8>)
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	4a2e      	ldr	r2, [pc, #184]	; (8000650 <main+0xc8>)
 8000598:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800059c:	6153      	str	r3, [r2, #20]
  RCC->AHBENR |= RCC_AHBENR_GPIOAEN;
 800059e:	4b2c      	ldr	r3, [pc, #176]	; (8000650 <main+0xc8>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	4a2b      	ldr	r2, [pc, #172]	; (8000650 <main+0xc8>)
 80005a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a8:	6153      	str	r3, [r2, #20]
  RCC->APB1ENR |= RCC_APB1ENR_TIM6EN;
 80005aa:	4b29      	ldr	r3, [pc, #164]	; (8000650 <main+0xc8>)
 80005ac:	69db      	ldr	r3, [r3, #28]
 80005ae:	4a28      	ldr	r2, [pc, #160]	; (8000650 <main+0xc8>)
 80005b0:	f043 0310 	orr.w	r3, r3, #16
 80005b4:	61d3      	str	r3, [r2, #28]
  RCC->APB1ENR |= RCC_APB1ENR_TIM7EN;
 80005b6:	4b26      	ldr	r3, [pc, #152]	; (8000650 <main+0xc8>)
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	4a25      	ldr	r2, [pc, #148]	; (8000650 <main+0xc8>)
 80005bc:	f043 0320 	orr.w	r3, r3, #32
 80005c0:	61d3      	str	r3, [r2, #28]
  gpio_init(GPIOE, 8);
 80005c2:	2108      	movs	r1, #8
 80005c4:	4823      	ldr	r0, [pc, #140]	; (8000654 <main+0xcc>)
 80005c6:	f7ff feb9 	bl	800033c <gpio_init>
  gpio_init(GPIOE, 9);
 80005ca:	2109      	movs	r1, #9
 80005cc:	4821      	ldr	r0, [pc, #132]	; (8000654 <main+0xcc>)
 80005ce:	f7ff feb5 	bl	800033c <gpio_init>
  gpio_init(GPIOE, 10);
 80005d2:	210a      	movs	r1, #10
 80005d4:	481f      	ldr	r0, [pc, #124]	; (8000654 <main+0xcc>)
 80005d6:	f7ff feb1 	bl	800033c <gpio_init>
  gpio_init(GPIOE, 11);
 80005da:	210b      	movs	r1, #11
 80005dc:	481d      	ldr	r0, [pc, #116]	; (8000654 <main+0xcc>)
 80005de:	f7ff fead 	bl	800033c <gpio_init>
  gpio_init(GPIOE, 12);
 80005e2:	210c      	movs	r1, #12
 80005e4:	481b      	ldr	r0, [pc, #108]	; (8000654 <main+0xcc>)
 80005e6:	f7ff fea9 	bl	800033c <gpio_init>
  gpio_init(GPIOE, 13);
 80005ea:	210d      	movs	r1, #13
 80005ec:	4819      	ldr	r0, [pc, #100]	; (8000654 <main+0xcc>)
 80005ee:	f7ff fea5 	bl	800033c <gpio_init>
  gpio_init(GPIOE, 14);
 80005f2:	210e      	movs	r1, #14
 80005f4:	4817      	ldr	r0, [pc, #92]	; (8000654 <main+0xcc>)
 80005f6:	f7ff fea1 	bl	800033c <gpio_init>
  gpio_init(GPIOE, 15);
 80005fa:	210f      	movs	r1, #15
 80005fc:	4815      	ldr	r0, [pc, #84]	; (8000654 <main+0xcc>)
 80005fe:	f7ff fe9d 	bl	800033c <gpio_init>
  button_init();
 8000602:	f7ff fdff 	bl	8000204 <button_init>

  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000606:	2036      	movs	r0, #54	; 0x36
 8000608:	f7ff ffa0 	bl	800054c <__NVIC_EnableIRQ>
  NVIC_EnableIRQ(TIM7_IRQn);
 800060c:	2037      	movs	r0, #55	; 0x37
 800060e:	f7ff ff9d 	bl	800054c <__NVIC_EnableIRQ>
  timer_init(TIM6, TIM_IRQ_ENABLE);		// инициализация таймера 6 с разрешением прерываний
 8000612:	2101      	movs	r1, #1
 8000614:	4810      	ldr	r0, [pc, #64]	; (8000658 <main+0xd0>)
 8000616:	f7ff ff02 	bl	800041e <timer_init>
  timer_init(TIM7, TIM_IRQ_ENABLE);		// инициализация таймера 7 с разрешением прерываний
 800061a:	2101      	movs	r1, #1
 800061c:	480f      	ldr	r0, [pc, #60]	; (800065c <main+0xd4>)
 800061e:	f7ff fefe 	bl	800041e <timer_init>
  timer_set_up_period(TIM6, 5000);		// установка периода 5000 мс
 8000622:	f241 3188 	movw	r1, #5000	; 0x1388
 8000626:	480c      	ldr	r0, [pc, #48]	; (8000658 <main+0xd0>)
 8000628:	f7ff ff2e 	bl	8000488 <timer_set_up_period>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062c:	f000 f81a 	bl	8000664 <SystemClock_Config>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t flag = 0x1;
 8000630:	2301      	movs	r3, #1
 8000632:	71fb      	strb	r3, [r7, #7]
  while (1)
  {
    /* USER CODE END WHILE */
	  gpio_set(GPIOE, 8, flag);
 8000634:	79fb      	ldrb	r3, [r7, #7]
 8000636:	461a      	mov	r2, r3
 8000638:	2108      	movs	r1, #8
 800063a:	4806      	ldr	r0, [pc, #24]	; (8000654 <main+0xcc>)
 800063c:	f7ff fea5 	bl	800038a <gpio_set>
	  delay(1e6);
 8000640:	4807      	ldr	r0, [pc, #28]	; (8000660 <main+0xd8>)
 8000642:	f7ff fed7 	bl	80003f4 <delay>
	  flag ^= (0x1);
 8000646:	79fb      	ldrb	r3, [r7, #7]
 8000648:	f083 0301 	eor.w	r3, r3, #1
 800064c:	71fb      	strb	r3, [r7, #7]
	  gpio_set(GPIOE, 8, flag);
 800064e:	e7f1      	b.n	8000634 <main+0xac>
 8000650:	40021000 	.word	0x40021000
 8000654:	48001000 	.word	0x48001000
 8000658:	40001000 	.word	0x40001000
 800065c:	40001400 	.word	0x40001400
 8000660:	000f4240 	.word	0x000f4240

08000664 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b090      	sub	sp, #64	; 0x40
 8000668:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066a:	f107 0318 	add.w	r3, r7, #24
 800066e:	2228      	movs	r2, #40	; 0x28
 8000670:	2100      	movs	r1, #0
 8000672:	4618      	mov	r0, r3
 8000674:	f001 fb24 	bl	8001cc0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000678:	1d3b      	adds	r3, r7, #4
 800067a:	2200      	movs	r2, #0
 800067c:	601a      	str	r2, [r3, #0]
 800067e:	605a      	str	r2, [r3, #4]
 8000680:	609a      	str	r2, [r3, #8]
 8000682:	60da      	str	r2, [r3, #12]
 8000684:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000686:	2302      	movs	r3, #2
 8000688:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800068a:	2301      	movs	r3, #1
 800068c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068e:	2310      	movs	r3, #16
 8000690:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000692:	2302      	movs	r3, #2
 8000694:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000696:	2300      	movs	r3, #0
 8000698:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL5;
 800069a:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 800069e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a0:	f107 0318 	add.w	r3, r7, #24
 80006a4:	4618      	mov	r0, r3
 80006a6:	f000 f9f9 	bl	8000a9c <HAL_RCC_OscConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0x50>
  {
    Error_Handler();
 80006b0:	f000 f818 	bl	80006e4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b4:	230f      	movs	r3, #15
 80006b6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b8:	2302      	movs	r3, #2
 80006ba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80006bc:	2380      	movs	r3, #128	; 0x80
 80006be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006c8:	1d3b      	adds	r3, r7, #4
 80006ca:	2100      	movs	r1, #0
 80006cc:	4618      	mov	r0, r3
 80006ce:	f001 f8ed 	bl	80018ac <HAL_RCC_ClockConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x78>
  {
    Error_Handler();
 80006d8:	f000 f804 	bl	80006e4 <Error_Handler>
  }
}
 80006dc:	bf00      	nop
 80006de:	3740      	adds	r7, #64	; 0x40
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}

080006e4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006e4:	b480      	push	{r7}
 80006e6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006e8:	b672      	cpsid	i
}
 80006ea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ec:	e7fe      	b.n	80006ec <Error_Handler+0x8>
	...

080006f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b083      	sub	sp, #12
 80006f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006f6:	4b0f      	ldr	r3, [pc, #60]	; (8000734 <HAL_MspInit+0x44>)
 80006f8:	699b      	ldr	r3, [r3, #24]
 80006fa:	4a0e      	ldr	r2, [pc, #56]	; (8000734 <HAL_MspInit+0x44>)
 80006fc:	f043 0301 	orr.w	r3, r3, #1
 8000700:	6193      	str	r3, [r2, #24]
 8000702:	4b0c      	ldr	r3, [pc, #48]	; (8000734 <HAL_MspInit+0x44>)
 8000704:	699b      	ldr	r3, [r3, #24]
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <HAL_MspInit+0x44>)
 8000710:	69db      	ldr	r3, [r3, #28]
 8000712:	4a08      	ldr	r2, [pc, #32]	; (8000734 <HAL_MspInit+0x44>)
 8000714:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000718:	61d3      	str	r3, [r2, #28]
 800071a:	4b06      	ldr	r3, [pc, #24]	; (8000734 <HAL_MspInit+0x44>)
 800071c:	69db      	ldr	r3, [r3, #28]
 800071e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000722:	603b      	str	r3, [r7, #0]
 8000724:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000726:	bf00      	nop
 8000728:	370c      	adds	r7, #12
 800072a:	46bd      	mov	sp, r7
 800072c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000730:	4770      	bx	lr
 8000732:	bf00      	nop
 8000734:	40021000 	.word	0x40021000

08000738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000738:	b480      	push	{r7}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800073c:	e7fe      	b.n	800073c <NMI_Handler+0x4>

0800073e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800073e:	b480      	push	{r7}
 8000740:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000742:	e7fe      	b.n	8000742 <HardFault_Handler+0x4>

08000744 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000748:	e7fe      	b.n	8000748 <MemManage_Handler+0x4>

0800074a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800074a:	b480      	push	{r7}
 800074c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800074e:	e7fe      	b.n	800074e <BusFault_Handler+0x4>

08000750 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000750:	b480      	push	{r7}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000754:	e7fe      	b.n	8000754 <UsageFault_Handler+0x4>

08000756 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000756:	b480      	push	{r7}
 8000758:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800075a:	bf00      	nop
 800075c:	46bd      	mov	sp, r7
 800075e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000762:	4770      	bx	lr

08000764 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000768:	bf00      	nop
 800076a:	46bd      	mov	sp, r7
 800076c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000770:	4770      	bx	lr

08000772 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000772:	b480      	push	{r7}
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000776:	bf00      	nop
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr

08000780 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000784:	f000 f884 	bl	8000890 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}

0800078c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000790:	4b06      	ldr	r3, [pc, #24]	; (80007ac <SystemInit+0x20>)
 8000792:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000796:	4a05      	ldr	r2, [pc, #20]	; (80007ac <SystemInit+0x20>)
 8000798:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800079c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007a0:	bf00      	nop
 80007a2:	46bd      	mov	sp, r7
 80007a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a8:	4770      	bx	lr
 80007aa:	bf00      	nop
 80007ac:	e000ed00 	.word	0xe000ed00

080007b0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007b0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80007e8 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80007b4:	f7ff ffea 	bl	800078c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007b8:	480c      	ldr	r0, [pc, #48]	; (80007ec <LoopForever+0x6>)
  ldr r1, =_edata
 80007ba:	490d      	ldr	r1, [pc, #52]	; (80007f0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007bc:	4a0d      	ldr	r2, [pc, #52]	; (80007f4 <LoopForever+0xe>)
  movs r3, #0
 80007be:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007c0:	e002      	b.n	80007c8 <LoopCopyDataInit>

080007c2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007c2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007c4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007c6:	3304      	adds	r3, #4

080007c8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007c8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007ca:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007cc:	d3f9      	bcc.n	80007c2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ce:	4a0a      	ldr	r2, [pc, #40]	; (80007f8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007d0:	4c0a      	ldr	r4, [pc, #40]	; (80007fc <LoopForever+0x16>)
  movs r3, #0
 80007d2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007d4:	e001      	b.n	80007da <LoopFillZerobss>

080007d6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007d6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007d8:	3204      	adds	r2, #4

080007da <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007da:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007dc:	d3fb      	bcc.n	80007d6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80007de:	f001 fa4b 	bl	8001c78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80007e2:	f7ff fed1 	bl	8000588 <main>

080007e6 <LoopForever>:

LoopForever:
    b LoopForever
 80007e6:	e7fe      	b.n	80007e6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80007e8:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80007ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80007f0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80007f4:	08001d20 	.word	0x08001d20
  ldr r2, =_sbss
 80007f8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80007fc:	20000030 	.word	0x20000030

08000800 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000800:	e7fe      	b.n	8000800 <ADC1_2_IRQHandler>
	...

08000804 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <HAL_Init+0x28>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	4a07      	ldr	r2, [pc, #28]	; (800082c <HAL_Init+0x28>)
 800080e:	f043 0310 	orr.w	r3, r3, #16
 8000812:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000814:	2003      	movs	r0, #3
 8000816:	f000 f90d 	bl	8000a34 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800081a:	2000      	movs	r0, #0
 800081c:	f000 f808 	bl	8000830 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000820:	f7ff ff66 	bl	80006f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000824:	2300      	movs	r3, #0
}
 8000826:	4618      	mov	r0, r3
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40022000 	.word	0x40022000

08000830 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000838:	4b12      	ldr	r3, [pc, #72]	; (8000884 <HAL_InitTick+0x54>)
 800083a:	681a      	ldr	r2, [r3, #0]
 800083c:	4b12      	ldr	r3, [pc, #72]	; (8000888 <HAL_InitTick+0x58>)
 800083e:	781b      	ldrb	r3, [r3, #0]
 8000840:	4619      	mov	r1, r3
 8000842:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000846:	fbb3 f3f1 	udiv	r3, r3, r1
 800084a:	fbb2 f3f3 	udiv	r3, r2, r3
 800084e:	4618      	mov	r0, r3
 8000850:	f000 f917 	bl	8000a82 <HAL_SYSTICK_Config>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800085a:	2301      	movs	r3, #1
 800085c:	e00e      	b.n	800087c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	2b0f      	cmp	r3, #15
 8000862:	d80a      	bhi.n	800087a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000864:	2200      	movs	r2, #0
 8000866:	6879      	ldr	r1, [r7, #4]
 8000868:	f04f 30ff 	mov.w	r0, #4294967295
 800086c:	f000 f8ed 	bl	8000a4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000870:	4a06      	ldr	r2, [pc, #24]	; (800088c <HAL_InitTick+0x5c>)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000876:	2300      	movs	r3, #0
 8000878:	e000      	b.n	800087c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800087a:	2301      	movs	r3, #1
}
 800087c:	4618      	mov	r0, r3
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	20000000 	.word	0x20000000
 8000888:	20000008 	.word	0x20000008
 800088c:	20000004 	.word	0x20000004

08000890 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000890:	b480      	push	{r7}
 8000892:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <HAL_IncTick+0x20>)
 8000896:	781b      	ldrb	r3, [r3, #0]
 8000898:	461a      	mov	r2, r3
 800089a:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <HAL_IncTick+0x24>)
 800089c:	681b      	ldr	r3, [r3, #0]
 800089e:	4413      	add	r3, r2
 80008a0:	4a04      	ldr	r2, [pc, #16]	; (80008b4 <HAL_IncTick+0x24>)
 80008a2:	6013      	str	r3, [r2, #0]
}
 80008a4:	bf00      	nop
 80008a6:	46bd      	mov	sp, r7
 80008a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ac:	4770      	bx	lr
 80008ae:	bf00      	nop
 80008b0:	20000008 	.word	0x20000008
 80008b4:	2000002c 	.word	0x2000002c

080008b8 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  return uwTick;  
 80008bc:	4b03      	ldr	r3, [pc, #12]	; (80008cc <HAL_GetTick+0x14>)
 80008be:	681b      	ldr	r3, [r3, #0]
}
 80008c0:	4618      	mov	r0, r3
 80008c2:	46bd      	mov	sp, r7
 80008c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008c8:	4770      	bx	lr
 80008ca:	bf00      	nop
 80008cc:	2000002c 	.word	0x2000002c

080008d0 <__NVIC_SetPriorityGrouping>:
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	f003 0307 	and.w	r3, r3, #7
 80008de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008e0:	4b0c      	ldr	r3, [pc, #48]	; (8000914 <__NVIC_SetPriorityGrouping+0x44>)
 80008e2:	68db      	ldr	r3, [r3, #12]
 80008e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008e6:	68ba      	ldr	r2, [r7, #8]
 80008e8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008ec:	4013      	ands	r3, r2
 80008ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008f0:	68fb      	ldr	r3, [r7, #12]
 80008f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008f4:	68bb      	ldr	r3, [r7, #8]
 80008f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000900:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000902:	4a04      	ldr	r2, [pc, #16]	; (8000914 <__NVIC_SetPriorityGrouping+0x44>)
 8000904:	68bb      	ldr	r3, [r7, #8]
 8000906:	60d3      	str	r3, [r2, #12]
}
 8000908:	bf00      	nop
 800090a:	3714      	adds	r7, #20
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr
 8000914:	e000ed00 	.word	0xe000ed00

08000918 <__NVIC_GetPriorityGrouping>:
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800091c:	4b04      	ldr	r3, [pc, #16]	; (8000930 <__NVIC_GetPriorityGrouping+0x18>)
 800091e:	68db      	ldr	r3, [r3, #12]
 8000920:	0a1b      	lsrs	r3, r3, #8
 8000922:	f003 0307 	and.w	r3, r3, #7
}
 8000926:	4618      	mov	r0, r3
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr
 8000930:	e000ed00 	.word	0xe000ed00

08000934 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
 800093a:	4603      	mov	r3, r0
 800093c:	6039      	str	r1, [r7, #0]
 800093e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000940:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000944:	2b00      	cmp	r3, #0
 8000946:	db0a      	blt.n	800095e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000948:	683b      	ldr	r3, [r7, #0]
 800094a:	b2da      	uxtb	r2, r3
 800094c:	490c      	ldr	r1, [pc, #48]	; (8000980 <__NVIC_SetPriority+0x4c>)
 800094e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000952:	0112      	lsls	r2, r2, #4
 8000954:	b2d2      	uxtb	r2, r2
 8000956:	440b      	add	r3, r1
 8000958:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800095c:	e00a      	b.n	8000974 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800095e:	683b      	ldr	r3, [r7, #0]
 8000960:	b2da      	uxtb	r2, r3
 8000962:	4908      	ldr	r1, [pc, #32]	; (8000984 <__NVIC_SetPriority+0x50>)
 8000964:	79fb      	ldrb	r3, [r7, #7]
 8000966:	f003 030f 	and.w	r3, r3, #15
 800096a:	3b04      	subs	r3, #4
 800096c:	0112      	lsls	r2, r2, #4
 800096e:	b2d2      	uxtb	r2, r2
 8000970:	440b      	add	r3, r1
 8000972:	761a      	strb	r2, [r3, #24]
}
 8000974:	bf00      	nop
 8000976:	370c      	adds	r7, #12
 8000978:	46bd      	mov	sp, r7
 800097a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097e:	4770      	bx	lr
 8000980:	e000e100 	.word	0xe000e100
 8000984:	e000ed00 	.word	0xe000ed00

08000988 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000988:	b480      	push	{r7}
 800098a:	b089      	sub	sp, #36	; 0x24
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	60b9      	str	r1, [r7, #8]
 8000992:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000994:	68fb      	ldr	r3, [r7, #12]
 8000996:	f003 0307 	and.w	r3, r3, #7
 800099a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800099c:	69fb      	ldr	r3, [r7, #28]
 800099e:	f1c3 0307 	rsb	r3, r3, #7
 80009a2:	2b04      	cmp	r3, #4
 80009a4:	bf28      	it	cs
 80009a6:	2304      	movcs	r3, #4
 80009a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009aa:	69fb      	ldr	r3, [r7, #28]
 80009ac:	3304      	adds	r3, #4
 80009ae:	2b06      	cmp	r3, #6
 80009b0:	d902      	bls.n	80009b8 <NVIC_EncodePriority+0x30>
 80009b2:	69fb      	ldr	r3, [r7, #28]
 80009b4:	3b03      	subs	r3, #3
 80009b6:	e000      	b.n	80009ba <NVIC_EncodePriority+0x32>
 80009b8:	2300      	movs	r3, #0
 80009ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009bc:	f04f 32ff 	mov.w	r2, #4294967295
 80009c0:	69bb      	ldr	r3, [r7, #24]
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	43da      	mvns	r2, r3
 80009c8:	68bb      	ldr	r3, [r7, #8]
 80009ca:	401a      	ands	r2, r3
 80009cc:	697b      	ldr	r3, [r7, #20]
 80009ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009d0:	f04f 31ff 	mov.w	r1, #4294967295
 80009d4:	697b      	ldr	r3, [r7, #20]
 80009d6:	fa01 f303 	lsl.w	r3, r1, r3
 80009da:	43d9      	mvns	r1, r3
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009e0:	4313      	orrs	r3, r2
         );
}
 80009e2:	4618      	mov	r0, r3
 80009e4:	3724      	adds	r7, #36	; 0x24
 80009e6:	46bd      	mov	sp, r7
 80009e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ec:	4770      	bx	lr
	...

080009f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b082      	sub	sp, #8
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	3b01      	subs	r3, #1
 80009fc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a00:	d301      	bcc.n	8000a06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a02:	2301      	movs	r3, #1
 8000a04:	e00f      	b.n	8000a26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a06:	4a0a      	ldr	r2, [pc, #40]	; (8000a30 <SysTick_Config+0x40>)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	3b01      	subs	r3, #1
 8000a0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a0e:	210f      	movs	r1, #15
 8000a10:	f04f 30ff 	mov.w	r0, #4294967295
 8000a14:	f7ff ff8e 	bl	8000934 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a18:	4b05      	ldr	r3, [pc, #20]	; (8000a30 <SysTick_Config+0x40>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a1e:	4b04      	ldr	r3, [pc, #16]	; (8000a30 <SysTick_Config+0x40>)
 8000a20:	2207      	movs	r2, #7
 8000a22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a24:	2300      	movs	r3, #0
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	3708      	adds	r7, #8
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	bd80      	pop	{r7, pc}
 8000a2e:	bf00      	nop
 8000a30:	e000e010 	.word	0xe000e010

08000a34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f7ff ff47 	bl	80008d0 <__NVIC_SetPriorityGrouping>
}
 8000a42:	bf00      	nop
 8000a44:	3708      	adds	r7, #8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}

08000a4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a4a:	b580      	push	{r7, lr}
 8000a4c:	b086      	sub	sp, #24
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	4603      	mov	r3, r0
 8000a52:	60b9      	str	r1, [r7, #8]
 8000a54:	607a      	str	r2, [r7, #4]
 8000a56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a5c:	f7ff ff5c 	bl	8000918 <__NVIC_GetPriorityGrouping>
 8000a60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a62:	687a      	ldr	r2, [r7, #4]
 8000a64:	68b9      	ldr	r1, [r7, #8]
 8000a66:	6978      	ldr	r0, [r7, #20]
 8000a68:	f7ff ff8e 	bl	8000988 <NVIC_EncodePriority>
 8000a6c:	4602      	mov	r2, r0
 8000a6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a72:	4611      	mov	r1, r2
 8000a74:	4618      	mov	r0, r3
 8000a76:	f7ff ff5d 	bl	8000934 <__NVIC_SetPriority>
}
 8000a7a:	bf00      	nop
 8000a7c:	3718      	adds	r7, #24
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	bd80      	pop	{r7, pc}

08000a82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a82:	b580      	push	{r7, lr}
 8000a84:	b082      	sub	sp, #8
 8000a86:	af00      	add	r7, sp, #0
 8000a88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a8a:	6878      	ldr	r0, [r7, #4]
 8000a8c:	f7ff ffb0 	bl	80009f0 <SysTick_Config>
 8000a90:	4603      	mov	r3, r0
}
 8000a92:	4618      	mov	r0, r3
 8000a94:	3708      	adds	r7, #8
 8000a96:	46bd      	mov	sp, r7
 8000a98:	bd80      	pop	{r7, pc}
	...

08000a9c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8000aa2:	af00      	add	r7, sp, #0
 8000aa4:	1d3b      	adds	r3, r7, #4
 8000aa6:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d102      	bne.n	8000ab6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	f000 bef4 	b.w	800189e <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ab6:	1d3b      	adds	r3, r7, #4
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	f003 0301 	and.w	r3, r3, #1
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	f000 816a 	beq.w	8000d9a <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000ac6:	4bb3      	ldr	r3, [pc, #716]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000ac8:	685b      	ldr	r3, [r3, #4]
 8000aca:	f003 030c 	and.w	r3, r3, #12
 8000ace:	2b04      	cmp	r3, #4
 8000ad0:	d00c      	beq.n	8000aec <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ad2:	4bb0      	ldr	r3, [pc, #704]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000ad4:	685b      	ldr	r3, [r3, #4]
 8000ad6:	f003 030c 	and.w	r3, r3, #12
 8000ada:	2b08      	cmp	r3, #8
 8000adc:	d159      	bne.n	8000b92 <HAL_RCC_OscConfig+0xf6>
 8000ade:	4bad      	ldr	r3, [pc, #692]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ae6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000aea:	d152      	bne.n	8000b92 <HAL_RCC_OscConfig+0xf6>
 8000aec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000af0:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000af4:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8000af8:	fa93 f3a3 	rbit	r3, r3
 8000afc:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000b00:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b04:	fab3 f383 	clz	r3, r3
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	095b      	lsrs	r3, r3, #5
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	f043 0301 	orr.w	r3, r3, #1
 8000b12:	b2db      	uxtb	r3, r3
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d102      	bne.n	8000b1e <HAL_RCC_OscConfig+0x82>
 8000b18:	4b9e      	ldr	r3, [pc, #632]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	e015      	b.n	8000b4a <HAL_RCC_OscConfig+0xae>
 8000b1e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b22:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b26:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8000b2a:	fa93 f3a3 	rbit	r3, r3
 8000b2e:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000b32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000b36:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000b3a:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 8000b3e:	fa93 f3a3 	rbit	r3, r3
 8000b42:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8000b46:	4b93      	ldr	r3, [pc, #588]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000b48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b4a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000b4e:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8000b52:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000b56:	fa92 f2a2 	rbit	r2, r2
 8000b5a:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 8000b5e:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8000b62:	fab2 f282 	clz	r2, r2
 8000b66:	b2d2      	uxtb	r2, r2
 8000b68:	f042 0220 	orr.w	r2, r2, #32
 8000b6c:	b2d2      	uxtb	r2, r2
 8000b6e:	f002 021f 	and.w	r2, r2, #31
 8000b72:	2101      	movs	r1, #1
 8000b74:	fa01 f202 	lsl.w	r2, r1, r2
 8000b78:	4013      	ands	r3, r2
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	f000 810c 	beq.w	8000d98 <HAL_RCC_OscConfig+0x2fc>
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	f040 8106 	bne.w	8000d98 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000b8c:	2301      	movs	r3, #1
 8000b8e:	f000 be86 	b.w	800189e <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b92:	1d3b      	adds	r3, r7, #4
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b9c:	d106      	bne.n	8000bac <HAL_RCC_OscConfig+0x110>
 8000b9e:	4b7d      	ldr	r3, [pc, #500]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	4a7c      	ldr	r2, [pc, #496]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000ba4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ba8:	6013      	str	r3, [r2, #0]
 8000baa:	e030      	b.n	8000c0e <HAL_RCC_OscConfig+0x172>
 8000bac:	1d3b      	adds	r3, r7, #4
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	685b      	ldr	r3, [r3, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d10c      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x134>
 8000bb6:	4b77      	ldr	r3, [pc, #476]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a76      	ldr	r2, [pc, #472]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bbc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bc0:	6013      	str	r3, [r2, #0]
 8000bc2:	4b74      	ldr	r3, [pc, #464]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	4a73      	ldr	r2, [pc, #460]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bcc:	6013      	str	r3, [r2, #0]
 8000bce:	e01e      	b.n	8000c0e <HAL_RCC_OscConfig+0x172>
 8000bd0:	1d3b      	adds	r3, r7, #4
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000bda:	d10c      	bne.n	8000bf6 <HAL_RCC_OscConfig+0x15a>
 8000bdc:	4b6d      	ldr	r3, [pc, #436]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a6c      	ldr	r2, [pc, #432]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000be2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000be6:	6013      	str	r3, [r2, #0]
 8000be8:	4b6a      	ldr	r3, [pc, #424]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a69      	ldr	r2, [pc, #420]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bf2:	6013      	str	r3, [r2, #0]
 8000bf4:	e00b      	b.n	8000c0e <HAL_RCC_OscConfig+0x172>
 8000bf6:	4b67      	ldr	r3, [pc, #412]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4a66      	ldr	r2, [pc, #408]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000bfc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c00:	6013      	str	r3, [r2, #0]
 8000c02:	4b64      	ldr	r3, [pc, #400]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	4a63      	ldr	r2, [pc, #396]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000c08:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c0c:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000c0e:	4b61      	ldr	r3, [pc, #388]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c12:	f023 020f 	bic.w	r2, r3, #15
 8000c16:	1d3b      	adds	r3, r7, #4
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	495d      	ldr	r1, [pc, #372]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000c22:	1d3b      	adds	r3, r7, #4
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d059      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c2c:	f7ff fe44 	bl	80008b8 <HAL_GetTick>
 8000c30:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c34:	e00a      	b.n	8000c4c <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c36:	f7ff fe3f 	bl	80008b8 <HAL_GetTick>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000c40:	1ad3      	subs	r3, r2, r3
 8000c42:	2b64      	cmp	r3, #100	; 0x64
 8000c44:	d902      	bls.n	8000c4c <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8000c46:	2303      	movs	r3, #3
 8000c48:	f000 be29 	b.w	800189e <HAL_RCC_OscConfig+0xe02>
 8000c4c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c50:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c54:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 8000c58:	fa93 f3a3 	rbit	r3, r3
 8000c5c:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 8000c60:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000c64:	fab3 f383 	clz	r3, r3
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	095b      	lsrs	r3, r3, #5
 8000c6c:	b2db      	uxtb	r3, r3
 8000c6e:	f043 0301 	orr.w	r3, r3, #1
 8000c72:	b2db      	uxtb	r3, r3
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d102      	bne.n	8000c7e <HAL_RCC_OscConfig+0x1e2>
 8000c78:	4b46      	ldr	r3, [pc, #280]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	e015      	b.n	8000caa <HAL_RCC_OscConfig+0x20e>
 8000c7e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c82:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c86:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 8000c8a:	fa93 f3a3 	rbit	r3, r3
 8000c8e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000c92:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c96:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000c9a:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8000c9e:	fa93 f3a3 	rbit	r3, r3
 8000ca2:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8000ca6:	4b3b      	ldr	r3, [pc, #236]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000caa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cae:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8000cb2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000cb6:	fa92 f2a2 	rbit	r2, r2
 8000cba:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8000cbe:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8000cc2:	fab2 f282 	clz	r2, r2
 8000cc6:	b2d2      	uxtb	r2, r2
 8000cc8:	f042 0220 	orr.w	r2, r2, #32
 8000ccc:	b2d2      	uxtb	r2, r2
 8000cce:	f002 021f 	and.w	r2, r2, #31
 8000cd2:	2101      	movs	r1, #1
 8000cd4:	fa01 f202 	lsl.w	r2, r1, r2
 8000cd8:	4013      	ands	r3, r2
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d0ab      	beq.n	8000c36 <HAL_RCC_OscConfig+0x19a>
 8000cde:	e05c      	b.n	8000d9a <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce0:	f7ff fdea 	bl	80008b8 <HAL_GetTick>
 8000ce4:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ce8:	e00a      	b.n	8000d00 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000cea:	f7ff fde5 	bl	80008b8 <HAL_GetTick>
 8000cee:	4602      	mov	r2, r0
 8000cf0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000cf4:	1ad3      	subs	r3, r2, r3
 8000cf6:	2b64      	cmp	r3, #100	; 0x64
 8000cf8:	d902      	bls.n	8000d00 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 8000cfa:	2303      	movs	r3, #3
 8000cfc:	f000 bdcf 	b.w	800189e <HAL_RCC_OscConfig+0xe02>
 8000d00:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d04:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d08:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8000d0c:	fa93 f3a3 	rbit	r3, r3
 8000d10:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8000d14:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d18:	fab3 f383 	clz	r3, r3
 8000d1c:	b2db      	uxtb	r3, r3
 8000d1e:	095b      	lsrs	r3, r3, #5
 8000d20:	b2db      	uxtb	r3, r3
 8000d22:	f043 0301 	orr.w	r3, r3, #1
 8000d26:	b2db      	uxtb	r3, r3
 8000d28:	2b01      	cmp	r3, #1
 8000d2a:	d102      	bne.n	8000d32 <HAL_RCC_OscConfig+0x296>
 8000d2c:	4b19      	ldr	r3, [pc, #100]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	e015      	b.n	8000d5e <HAL_RCC_OscConfig+0x2c2>
 8000d32:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d36:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d3a:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8000d3e:	fa93 f3a3 	rbit	r3, r3
 8000d42:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000d46:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000d4a:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000d4e:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 8000d52:	fa93 f3a3 	rbit	r3, r3
 8000d56:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 8000d5a:	4b0e      	ldr	r3, [pc, #56]	; (8000d94 <HAL_RCC_OscConfig+0x2f8>)
 8000d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d62:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 8000d66:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000d6a:	fa92 f2a2 	rbit	r2, r2
 8000d6e:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 8000d72:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	b2d2      	uxtb	r2, r2
 8000d7c:	f042 0220 	orr.w	r2, r2, #32
 8000d80:	b2d2      	uxtb	r2, r2
 8000d82:	f002 021f 	and.w	r2, r2, #31
 8000d86:	2101      	movs	r1, #1
 8000d88:	fa01 f202 	lsl.w	r2, r1, r2
 8000d8c:	4013      	ands	r3, r2
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1ab      	bne.n	8000cea <HAL_RCC_OscConfig+0x24e>
 8000d92:	e002      	b.n	8000d9a <HAL_RCC_OscConfig+0x2fe>
 8000d94:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d9a:	1d3b      	adds	r3, r7, #4
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f003 0302 	and.w	r3, r3, #2
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	f000 816f 	beq.w	8001088 <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000daa:	4bd0      	ldr	r3, [pc, #832]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f003 030c 	and.w	r3, r3, #12
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d00b      	beq.n	8000dce <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000db6:	4bcd      	ldr	r3, [pc, #820]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000db8:	685b      	ldr	r3, [r3, #4]
 8000dba:	f003 030c 	and.w	r3, r3, #12
 8000dbe:	2b08      	cmp	r3, #8
 8000dc0:	d16c      	bne.n	8000e9c <HAL_RCC_OscConfig+0x400>
 8000dc2:	4bca      	ldr	r3, [pc, #808]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d166      	bne.n	8000e9c <HAL_RCC_OscConfig+0x400>
 8000dce:	2302      	movs	r3, #2
 8000dd0:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd4:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8000dd8:	fa93 f3a3 	rbit	r3, r3
 8000ddc:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8000de0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000de4:	fab3 f383 	clz	r3, r3
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	095b      	lsrs	r3, r3, #5
 8000dec:	b2db      	uxtb	r3, r3
 8000dee:	f043 0301 	orr.w	r3, r3, #1
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	2b01      	cmp	r3, #1
 8000df6:	d102      	bne.n	8000dfe <HAL_RCC_OscConfig+0x362>
 8000df8:	4bbc      	ldr	r3, [pc, #752]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	e013      	b.n	8000e26 <HAL_RCC_OscConfig+0x38a>
 8000dfe:	2302      	movs	r3, #2
 8000e00:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e04:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8000e08:	fa93 f3a3 	rbit	r3, r3
 8000e0c:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000e10:	2302      	movs	r3, #2
 8000e12:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000e16:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8000e1a:	fa93 f3a3 	rbit	r3, r3
 8000e1e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8000e22:	4bb2      	ldr	r3, [pc, #712]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e26:	2202      	movs	r2, #2
 8000e28:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8000e2c:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000e30:	fa92 f2a2 	rbit	r2, r2
 8000e34:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8000e38:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8000e3c:	fab2 f282 	clz	r2, r2
 8000e40:	b2d2      	uxtb	r2, r2
 8000e42:	f042 0220 	orr.w	r2, r2, #32
 8000e46:	b2d2      	uxtb	r2, r2
 8000e48:	f002 021f 	and.w	r2, r2, #31
 8000e4c:	2101      	movs	r1, #1
 8000e4e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e52:	4013      	ands	r3, r2
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d007      	beq.n	8000e68 <HAL_RCC_OscConfig+0x3cc>
 8000e58:	1d3b      	adds	r3, r7, #4
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	691b      	ldr	r3, [r3, #16]
 8000e5e:	2b01      	cmp	r3, #1
 8000e60:	d002      	beq.n	8000e68 <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
 8000e64:	f000 bd1b 	b.w	800189e <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e68:	4ba0      	ldr	r3, [pc, #640]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000e70:	1d3b      	adds	r3, r7, #4
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	695b      	ldr	r3, [r3, #20]
 8000e76:	21f8      	movs	r1, #248	; 0xf8
 8000e78:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e7c:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8000e80:	fa91 f1a1 	rbit	r1, r1
 8000e84:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 8000e88:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 8000e8c:	fab1 f181 	clz	r1, r1
 8000e90:	b2c9      	uxtb	r1, r1
 8000e92:	408b      	lsls	r3, r1
 8000e94:	4995      	ldr	r1, [pc, #596]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000e96:	4313      	orrs	r3, r2
 8000e98:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e9a:	e0f5      	b.n	8001088 <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e9c:	1d3b      	adds	r3, r7, #4
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	691b      	ldr	r3, [r3, #16]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	f000 8085 	beq.w	8000fb2 <HAL_RCC_OscConfig+0x516>
 8000ea8:	2301      	movs	r3, #1
 8000eaa:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000eae:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8000eb2:	fa93 f3a3 	rbit	r3, r3
 8000eb6:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8000eba:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000ebe:	fab3 f383 	clz	r3, r3
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000ec8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000ecc:	009b      	lsls	r3, r3, #2
 8000ece:	461a      	mov	r2, r3
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fcf0 	bl	80008b8 <HAL_GetTick>
 8000ed8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000edc:	e00a      	b.n	8000ef4 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ede:	f7ff fceb 	bl	80008b8 <HAL_GetTick>
 8000ee2:	4602      	mov	r2, r0
 8000ee4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	2b02      	cmp	r3, #2
 8000eec:	d902      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8000eee:	2303      	movs	r3, #3
 8000ef0:	f000 bcd5 	b.w	800189e <HAL_RCC_OscConfig+0xe02>
 8000ef4:	2302      	movs	r3, #2
 8000ef6:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000efa:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8000efe:	fa93 f3a3 	rbit	r3, r3
 8000f02:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8000f06:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f0a:	fab3 f383 	clz	r3, r3
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	095b      	lsrs	r3, r3, #5
 8000f12:	b2db      	uxtb	r3, r3
 8000f14:	f043 0301 	orr.w	r3, r3, #1
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	2b01      	cmp	r3, #1
 8000f1c:	d102      	bne.n	8000f24 <HAL_RCC_OscConfig+0x488>
 8000f1e:	4b73      	ldr	r3, [pc, #460]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	e013      	b.n	8000f4c <HAL_RCC_OscConfig+0x4b0>
 8000f24:	2302      	movs	r3, #2
 8000f26:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f2a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8000f2e:	fa93 f3a3 	rbit	r3, r3
 8000f32:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8000f36:	2302      	movs	r3, #2
 8000f38:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8000f3c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8000f40:	fa93 f3a3 	rbit	r3, r3
 8000f44:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8000f48:	4b68      	ldr	r3, [pc, #416]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4c:	2202      	movs	r2, #2
 8000f4e:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8000f52:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8000f56:	fa92 f2a2 	rbit	r2, r2
 8000f5a:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 8000f5e:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8000f62:	fab2 f282 	clz	r2, r2
 8000f66:	b2d2      	uxtb	r2, r2
 8000f68:	f042 0220 	orr.w	r2, r2, #32
 8000f6c:	b2d2      	uxtb	r2, r2
 8000f6e:	f002 021f 	and.w	r2, r2, #31
 8000f72:	2101      	movs	r1, #1
 8000f74:	fa01 f202 	lsl.w	r2, r1, r2
 8000f78:	4013      	ands	r3, r2
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d0af      	beq.n	8000ede <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f7e:	4b5b      	ldr	r3, [pc, #364]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000f86:	1d3b      	adds	r3, r7, #4
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	695b      	ldr	r3, [r3, #20]
 8000f8c:	21f8      	movs	r1, #248	; 0xf8
 8000f8e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f92:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8000f96:	fa91 f1a1 	rbit	r1, r1
 8000f9a:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8000f9e:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8000fa2:	fab1 f181 	clz	r1, r1
 8000fa6:	b2c9      	uxtb	r1, r1
 8000fa8:	408b      	lsls	r3, r1
 8000faa:	4950      	ldr	r1, [pc, #320]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8000fac:	4313      	orrs	r3, r2
 8000fae:	600b      	str	r3, [r1, #0]
 8000fb0:	e06a      	b.n	8001088 <HAL_RCC_OscConfig+0x5ec>
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000fb8:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8000fbc:	fa93 f3a3 	rbit	r3, r3
 8000fc0:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8000fc4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fc8:	fab3 f383 	clz	r3, r3
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8000fd2:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8000fd6:	009b      	lsls	r3, r3, #2
 8000fd8:	461a      	mov	r2, r3
 8000fda:	2300      	movs	r3, #0
 8000fdc:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fde:	f7ff fc6b 	bl	80008b8 <HAL_GetTick>
 8000fe2:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fe6:	e00a      	b.n	8000ffe <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fe8:	f7ff fc66 	bl	80008b8 <HAL_GetTick>
 8000fec:	4602      	mov	r2, r0
 8000fee:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d902      	bls.n	8000ffe <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 8000ff8:	2303      	movs	r3, #3
 8000ffa:	f000 bc50 	b.w	800189e <HAL_RCC_OscConfig+0xe02>
 8000ffe:	2302      	movs	r3, #2
 8001000:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001004:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 8001008:	fa93 f3a3 	rbit	r3, r3
 800100c:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8001010:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001014:	fab3 f383 	clz	r3, r3
 8001018:	b2db      	uxtb	r3, r3
 800101a:	095b      	lsrs	r3, r3, #5
 800101c:	b2db      	uxtb	r3, r3
 800101e:	f043 0301 	orr.w	r3, r3, #1
 8001022:	b2db      	uxtb	r3, r3
 8001024:	2b01      	cmp	r3, #1
 8001026:	d102      	bne.n	800102e <HAL_RCC_OscConfig+0x592>
 8001028:	4b30      	ldr	r3, [pc, #192]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	e013      	b.n	8001056 <HAL_RCC_OscConfig+0x5ba>
 800102e:	2302      	movs	r3, #2
 8001030:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001034:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8001038:	fa93 f3a3 	rbit	r3, r3
 800103c:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8001040:	2302      	movs	r3, #2
 8001042:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8001046:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800104a:	fa93 f3a3 	rbit	r3, r3
 800104e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8001052:	4b26      	ldr	r3, [pc, #152]	; (80010ec <HAL_RCC_OscConfig+0x650>)
 8001054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001056:	2202      	movs	r2, #2
 8001058:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 800105c:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001060:	fa92 f2a2 	rbit	r2, r2
 8001064:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 8001068:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800106c:	fab2 f282 	clz	r2, r2
 8001070:	b2d2      	uxtb	r2, r2
 8001072:	f042 0220 	orr.w	r2, r2, #32
 8001076:	b2d2      	uxtb	r2, r2
 8001078:	f002 021f 	and.w	r2, r2, #31
 800107c:	2101      	movs	r1, #1
 800107e:	fa01 f202 	lsl.w	r2, r1, r2
 8001082:	4013      	ands	r3, r2
 8001084:	2b00      	cmp	r3, #0
 8001086:	d1af      	bne.n	8000fe8 <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	f003 0308 	and.w	r3, r3, #8
 8001092:	2b00      	cmp	r3, #0
 8001094:	f000 80da 	beq.w	800124c <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001098:	1d3b      	adds	r3, r7, #4
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	699b      	ldr	r3, [r3, #24]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d069      	beq.n	8001176 <HAL_RCC_OscConfig+0x6da>
 80010a2:	2301      	movs	r3, #1
 80010a4:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010a8:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80010ac:	fa93 f3a3 	rbit	r3, r3
 80010b0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 80010b4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010b8:	fab3 f383 	clz	r3, r3
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	461a      	mov	r2, r3
 80010c0:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <HAL_RCC_OscConfig+0x654>)
 80010c2:	4413      	add	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	461a      	mov	r2, r3
 80010c8:	2301      	movs	r3, #1
 80010ca:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010cc:	f7ff fbf4 	bl	80008b8 <HAL_GetTick>
 80010d0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80010d4:	e00e      	b.n	80010f4 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80010d6:	f7ff fbef 	bl	80008b8 <HAL_GetTick>
 80010da:	4602      	mov	r2, r0
 80010dc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80010e0:	1ad3      	subs	r3, r2, r3
 80010e2:	2b02      	cmp	r3, #2
 80010e4:	d906      	bls.n	80010f4 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 80010e6:	2303      	movs	r3, #3
 80010e8:	e3d9      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
 80010ea:	bf00      	nop
 80010ec:	40021000 	.word	0x40021000
 80010f0:	10908120 	.word	0x10908120
 80010f4:	2302      	movs	r3, #2
 80010f6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010fa:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80010fe:	fa93 f3a3 	rbit	r3, r3
 8001102:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8001106:	f507 7380 	add.w	r3, r7, #256	; 0x100
 800110a:	2202      	movs	r2, #2
 800110c:	601a      	str	r2, [r3, #0]
 800110e:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	fa93 f2a3 	rbit	r2, r3
 8001118:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800111c:	601a      	str	r2, [r3, #0]
 800111e:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8001122:	2202      	movs	r2, #2
 8001124:	601a      	str	r2, [r3, #0]
 8001126:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	fa93 f2a3 	rbit	r2, r3
 8001130:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8001134:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001136:	4ba5      	ldr	r3, [pc, #660]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001138:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800113a:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 800113e:	2102      	movs	r1, #2
 8001140:	6019      	str	r1, [r3, #0]
 8001142:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	fa93 f1a3 	rbit	r1, r3
 800114c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001150:	6019      	str	r1, [r3, #0]
  return result;
 8001152:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	fab3 f383 	clz	r3, r3
 800115c:	b2db      	uxtb	r3, r3
 800115e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8001162:	b2db      	uxtb	r3, r3
 8001164:	f003 031f 	and.w	r3, r3, #31
 8001168:	2101      	movs	r1, #1
 800116a:	fa01 f303 	lsl.w	r3, r1, r3
 800116e:	4013      	ands	r3, r2
 8001170:	2b00      	cmp	r3, #0
 8001172:	d0b0      	beq.n	80010d6 <HAL_RCC_OscConfig+0x63a>
 8001174:	e06a      	b.n	800124c <HAL_RCC_OscConfig+0x7b0>
 8001176:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 800117a:	2201      	movs	r2, #1
 800117c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800117e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	fa93 f2a3 	rbit	r2, r3
 8001188:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 800118c:	601a      	str	r2, [r3, #0]
  return result;
 800118e:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001192:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001194:	fab3 f383 	clz	r3, r3
 8001198:	b2db      	uxtb	r3, r3
 800119a:	461a      	mov	r2, r3
 800119c:	4b8c      	ldr	r3, [pc, #560]	; (80013d0 <HAL_RCC_OscConfig+0x934>)
 800119e:	4413      	add	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	461a      	mov	r2, r3
 80011a4:	2300      	movs	r3, #0
 80011a6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011a8:	f7ff fb86 	bl	80008b8 <HAL_GetTick>
 80011ac:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80011b0:	e009      	b.n	80011c6 <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011b2:	f7ff fb81 	bl	80008b8 <HAL_GetTick>
 80011b6:	4602      	mov	r2, r0
 80011b8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80011bc:	1ad3      	subs	r3, r2, r3
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d901      	bls.n	80011c6 <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e36b      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
 80011c6:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80011ca:	2202      	movs	r2, #2
 80011cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ce:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	fa93 f2a3 	rbit	r2, r3
 80011d8:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80011dc:	601a      	str	r2, [r3, #0]
 80011de:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80011e2:	2202      	movs	r2, #2
 80011e4:	601a      	str	r2, [r3, #0]
 80011e6:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	fa93 f2a3 	rbit	r2, r3
 80011f0:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80011f4:	601a      	str	r2, [r3, #0]
 80011f6:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80011fa:	2202      	movs	r2, #2
 80011fc:	601a      	str	r2, [r3, #0]
 80011fe:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	fa93 f2a3 	rbit	r2, r3
 8001208:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 800120c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800120e:	4b6f      	ldr	r3, [pc, #444]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001210:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001212:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8001216:	2102      	movs	r1, #2
 8001218:	6019      	str	r1, [r3, #0]
 800121a:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	fa93 f1a3 	rbit	r1, r3
 8001224:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001228:	6019      	str	r1, [r3, #0]
  return result;
 800122a:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	fab3 f383 	clz	r3, r3
 8001234:	b2db      	uxtb	r3, r3
 8001236:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800123a:	b2db      	uxtb	r3, r3
 800123c:	f003 031f 	and.w	r3, r3, #31
 8001240:	2101      	movs	r1, #1
 8001242:	fa01 f303 	lsl.w	r3, r1, r3
 8001246:	4013      	ands	r3, r2
 8001248:	2b00      	cmp	r3, #0
 800124a:	d1b2      	bne.n	80011b2 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800124c:	1d3b      	adds	r3, r7, #4
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0304 	and.w	r3, r3, #4
 8001256:	2b00      	cmp	r3, #0
 8001258:	f000 8158 	beq.w	800150c <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 800125c:	2300      	movs	r3, #0
 800125e:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001262:	4b5a      	ldr	r3, [pc, #360]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800126a:	2b00      	cmp	r3, #0
 800126c:	d112      	bne.n	8001294 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800126e:	4b57      	ldr	r3, [pc, #348]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	4a56      	ldr	r2, [pc, #344]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001274:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001278:	61d3      	str	r3, [r2, #28]
 800127a:	4b54      	ldr	r3, [pc, #336]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 800127c:	69db      	ldr	r3, [r3, #28]
 800127e:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001282:	f107 0308 	add.w	r3, r7, #8
 8001286:	601a      	str	r2, [r3, #0]
 8001288:	f107 0308 	add.w	r3, r7, #8
 800128c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800128e:	2301      	movs	r3, #1
 8001290:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001294:	4b4f      	ldr	r3, [pc, #316]	; (80013d4 <HAL_RCC_OscConfig+0x938>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800129c:	2b00      	cmp	r3, #0
 800129e:	d11a      	bne.n	80012d6 <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80012a0:	4b4c      	ldr	r3, [pc, #304]	; (80013d4 <HAL_RCC_OscConfig+0x938>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	4a4b      	ldr	r2, [pc, #300]	; (80013d4 <HAL_RCC_OscConfig+0x938>)
 80012a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80012aa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80012ac:	f7ff fb04 	bl	80008b8 <HAL_GetTick>
 80012b0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b4:	e009      	b.n	80012ca <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012b6:	f7ff faff 	bl	80008b8 <HAL_GetTick>
 80012ba:	4602      	mov	r2, r0
 80012bc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b64      	cmp	r3, #100	; 0x64
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e2e9      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012ca:	4b42      	ldr	r3, [pc, #264]	; (80013d4 <HAL_RCC_OscConfig+0x938>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0ef      	beq.n	80012b6 <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	2b01      	cmp	r3, #1
 80012de:	d106      	bne.n	80012ee <HAL_RCC_OscConfig+0x852>
 80012e0:	4b3a      	ldr	r3, [pc, #232]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 80012e2:	6a1b      	ldr	r3, [r3, #32]
 80012e4:	4a39      	ldr	r2, [pc, #228]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 80012e6:	f043 0301 	orr.w	r3, r3, #1
 80012ea:	6213      	str	r3, [r2, #32]
 80012ec:	e02f      	b.n	800134e <HAL_RCC_OscConfig+0x8b2>
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d10c      	bne.n	8001312 <HAL_RCC_OscConfig+0x876>
 80012f8:	4b34      	ldr	r3, [pc, #208]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 80012fa:	6a1b      	ldr	r3, [r3, #32]
 80012fc:	4a33      	ldr	r2, [pc, #204]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 80012fe:	f023 0301 	bic.w	r3, r3, #1
 8001302:	6213      	str	r3, [r2, #32]
 8001304:	4b31      	ldr	r3, [pc, #196]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001306:	6a1b      	ldr	r3, [r3, #32]
 8001308:	4a30      	ldr	r2, [pc, #192]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 800130a:	f023 0304 	bic.w	r3, r3, #4
 800130e:	6213      	str	r3, [r2, #32]
 8001310:	e01d      	b.n	800134e <HAL_RCC_OscConfig+0x8b2>
 8001312:	1d3b      	adds	r3, r7, #4
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	2b05      	cmp	r3, #5
 800131a:	d10c      	bne.n	8001336 <HAL_RCC_OscConfig+0x89a>
 800131c:	4b2b      	ldr	r3, [pc, #172]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 800131e:	6a1b      	ldr	r3, [r3, #32]
 8001320:	4a2a      	ldr	r2, [pc, #168]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001322:	f043 0304 	orr.w	r3, r3, #4
 8001326:	6213      	str	r3, [r2, #32]
 8001328:	4b28      	ldr	r3, [pc, #160]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 800132a:	6a1b      	ldr	r3, [r3, #32]
 800132c:	4a27      	ldr	r2, [pc, #156]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	6213      	str	r3, [r2, #32]
 8001334:	e00b      	b.n	800134e <HAL_RCC_OscConfig+0x8b2>
 8001336:	4b25      	ldr	r3, [pc, #148]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001338:	6a1b      	ldr	r3, [r3, #32]
 800133a:	4a24      	ldr	r2, [pc, #144]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 800133c:	f023 0301 	bic.w	r3, r3, #1
 8001340:	6213      	str	r3, [r2, #32]
 8001342:	4b22      	ldr	r3, [pc, #136]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001344:	6a1b      	ldr	r3, [r3, #32]
 8001346:	4a21      	ldr	r2, [pc, #132]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 8001348:	f023 0304 	bic.w	r3, r3, #4
 800134c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800134e:	1d3b      	adds	r3, r7, #4
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	68db      	ldr	r3, [r3, #12]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d06b      	beq.n	8001430 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001358:	f7ff faae 	bl	80008b8 <HAL_GetTick>
 800135c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001360:	e00b      	b.n	800137a <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001362:	f7ff faa9 	bl	80008b8 <HAL_GetTick>
 8001366:	4602      	mov	r2, r0
 8001368:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001372:	4293      	cmp	r3, r2
 8001374:	d901      	bls.n	800137a <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8001376:	2303      	movs	r3, #3
 8001378:	e291      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
 800137a:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 800137e:	2202      	movs	r2, #2
 8001380:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001382:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	fa93 f2a3 	rbit	r2, r3
 800138c:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001396:	2202      	movs	r2, #2
 8001398:	601a      	str	r2, [r3, #0]
 800139a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	fa93 f2a3 	rbit	r2, r3
 80013a4:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80013a8:	601a      	str	r2, [r3, #0]
  return result;
 80013aa:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80013ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80013b0:	fab3 f383 	clz	r3, r3
 80013b4:	b2db      	uxtb	r3, r3
 80013b6:	095b      	lsrs	r3, r3, #5
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	f043 0302 	orr.w	r3, r3, #2
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d109      	bne.n	80013d8 <HAL_RCC_OscConfig+0x93c>
 80013c4:	4b01      	ldr	r3, [pc, #4]	; (80013cc <HAL_RCC_OscConfig+0x930>)
 80013c6:	6a1b      	ldr	r3, [r3, #32]
 80013c8:	e014      	b.n	80013f4 <HAL_RCC_OscConfig+0x958>
 80013ca:	bf00      	nop
 80013cc:	40021000 	.word	0x40021000
 80013d0:	10908120 	.word	0x10908120
 80013d4:	40007000 	.word	0x40007000
 80013d8:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80013dc:	2202      	movs	r2, #2
 80013de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013e0:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	fa93 f2a3 	rbit	r2, r3
 80013ea:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	4bbb      	ldr	r3, [pc, #748]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 80013f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013f4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80013f8:	2102      	movs	r1, #2
 80013fa:	6011      	str	r1, [r2, #0]
 80013fc:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001400:	6812      	ldr	r2, [r2, #0]
 8001402:	fa92 f1a2 	rbit	r1, r2
 8001406:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 800140a:	6011      	str	r1, [r2, #0]
  return result;
 800140c:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001410:	6812      	ldr	r2, [r2, #0]
 8001412:	fab2 f282 	clz	r2, r2
 8001416:	b2d2      	uxtb	r2, r2
 8001418:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800141c:	b2d2      	uxtb	r2, r2
 800141e:	f002 021f 	and.w	r2, r2, #31
 8001422:	2101      	movs	r1, #1
 8001424:	fa01 f202 	lsl.w	r2, r1, r2
 8001428:	4013      	ands	r3, r2
 800142a:	2b00      	cmp	r3, #0
 800142c:	d099      	beq.n	8001362 <HAL_RCC_OscConfig+0x8c6>
 800142e:	e063      	b.n	80014f8 <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001430:	f7ff fa42 	bl	80008b8 <HAL_GetTick>
 8001434:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001438:	e00b      	b.n	8001452 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800143a:	f7ff fa3d 	bl	80008b8 <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	f241 3288 	movw	r2, #5000	; 0x1388
 800144a:	4293      	cmp	r3, r2
 800144c:	d901      	bls.n	8001452 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 800144e:	2303      	movs	r3, #3
 8001450:	e225      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
 8001452:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8001456:	2202      	movs	r2, #2
 8001458:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800145a:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	fa93 f2a3 	rbit	r2, r3
 8001464:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001468:	601a      	str	r2, [r3, #0]
 800146a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800146e:	2202      	movs	r2, #2
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	fa93 f2a3 	rbit	r2, r3
 800147c:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001480:	601a      	str	r2, [r3, #0]
  return result;
 8001482:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001486:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001488:	fab3 f383 	clz	r3, r3
 800148c:	b2db      	uxtb	r3, r3
 800148e:	095b      	lsrs	r3, r3, #5
 8001490:	b2db      	uxtb	r3, r3
 8001492:	f043 0302 	orr.w	r3, r3, #2
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2b02      	cmp	r3, #2
 800149a:	d102      	bne.n	80014a2 <HAL_RCC_OscConfig+0xa06>
 800149c:	4b90      	ldr	r3, [pc, #576]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 800149e:	6a1b      	ldr	r3, [r3, #32]
 80014a0:	e00d      	b.n	80014be <HAL_RCC_OscConfig+0xa22>
 80014a2:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80014a6:	2202      	movs	r2, #2
 80014a8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014aa:	f107 0390 	add.w	r3, r7, #144	; 0x90
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	fa93 f2a3 	rbit	r2, r3
 80014b4:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	4b89      	ldr	r3, [pc, #548]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 80014bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014be:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80014c2:	2102      	movs	r1, #2
 80014c4:	6011      	str	r1, [r2, #0]
 80014c6:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80014ca:	6812      	ldr	r2, [r2, #0]
 80014cc:	fa92 f1a2 	rbit	r1, r2
 80014d0:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80014d4:	6011      	str	r1, [r2, #0]
  return result;
 80014d6:	f107 0284 	add.w	r2, r7, #132	; 0x84
 80014da:	6812      	ldr	r2, [r2, #0]
 80014dc:	fab2 f282 	clz	r2, r2
 80014e0:	b2d2      	uxtb	r2, r2
 80014e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80014e6:	b2d2      	uxtb	r2, r2
 80014e8:	f002 021f 	and.w	r2, r2, #31
 80014ec:	2101      	movs	r1, #1
 80014ee:	fa01 f202 	lsl.w	r2, r1, r2
 80014f2:	4013      	ands	r3, r2
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d1a0      	bne.n	800143a <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014f8:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 80014fc:	2b01      	cmp	r3, #1
 80014fe:	d105      	bne.n	800150c <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001500:	4b77      	ldr	r3, [pc, #476]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 8001502:	69db      	ldr	r3, [r3, #28]
 8001504:	4a76      	ldr	r2, [pc, #472]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 8001506:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800150a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800150c:	1d3b      	adds	r3, r7, #4
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	69db      	ldr	r3, [r3, #28]
 8001512:	2b00      	cmp	r3, #0
 8001514:	f000 81c2 	beq.w	800189c <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001518:	4b71      	ldr	r3, [pc, #452]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f003 030c 	and.w	r3, r3, #12
 8001520:	2b08      	cmp	r3, #8
 8001522:	f000 819c 	beq.w	800185e <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001526:	1d3b      	adds	r3, r7, #4
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	69db      	ldr	r3, [r3, #28]
 800152c:	2b02      	cmp	r3, #2
 800152e:	f040 8114 	bne.w	800175a <HAL_RCC_OscConfig+0xcbe>
 8001532:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001536:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800153a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800153c:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	fa93 f2a3 	rbit	r2, r3
 8001546:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800154a:	601a      	str	r2, [r3, #0]
  return result;
 800154c:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001550:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001552:	fab3 f383 	clz	r3, r3
 8001556:	b2db      	uxtb	r3, r3
 8001558:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800155c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	461a      	mov	r2, r3
 8001564:	2300      	movs	r3, #0
 8001566:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001568:	f7ff f9a6 	bl	80008b8 <HAL_GetTick>
 800156c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001570:	e009      	b.n	8001586 <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001572:	f7ff f9a1 	bl	80008b8 <HAL_GetTick>
 8001576:	4602      	mov	r2, r0
 8001578:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	2b02      	cmp	r3, #2
 8001580:	d901      	bls.n	8001586 <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8001582:	2303      	movs	r3, #3
 8001584:	e18b      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
 8001586:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800158a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800158e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001590:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	fa93 f2a3 	rbit	r2, r3
 800159a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800159e:	601a      	str	r2, [r3, #0]
  return result;
 80015a0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80015a4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80015a6:	fab3 f383 	clz	r3, r3
 80015aa:	b2db      	uxtb	r3, r3
 80015ac:	095b      	lsrs	r3, r3, #5
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	2b01      	cmp	r3, #1
 80015b8:	d102      	bne.n	80015c0 <HAL_RCC_OscConfig+0xb24>
 80015ba:	4b49      	ldr	r3, [pc, #292]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	e01b      	b.n	80015f8 <HAL_RCC_OscConfig+0xb5c>
 80015c0:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015c8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ca:	f107 0370 	add.w	r3, r7, #112	; 0x70
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	fa93 f2a3 	rbit	r2, r3
 80015d4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80015d8:	601a      	str	r2, [r3, #0]
 80015da:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80015de:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80015e2:	601a      	str	r2, [r3, #0]
 80015e4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	fa93 f2a3 	rbit	r2, r3
 80015ee:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80015f2:	601a      	str	r2, [r3, #0]
 80015f4:	4b3a      	ldr	r3, [pc, #232]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 80015f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f8:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80015fc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001600:	6011      	str	r1, [r2, #0]
 8001602:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8001606:	6812      	ldr	r2, [r2, #0]
 8001608:	fa92 f1a2 	rbit	r1, r2
 800160c:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001610:	6011      	str	r1, [r2, #0]
  return result;
 8001612:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8001616:	6812      	ldr	r2, [r2, #0]
 8001618:	fab2 f282 	clz	r2, r2
 800161c:	b2d2      	uxtb	r2, r2
 800161e:	f042 0220 	orr.w	r2, r2, #32
 8001622:	b2d2      	uxtb	r2, r2
 8001624:	f002 021f 	and.w	r2, r2, #31
 8001628:	2101      	movs	r1, #1
 800162a:	fa01 f202 	lsl.w	r2, r1, r2
 800162e:	4013      	ands	r3, r2
 8001630:	2b00      	cmp	r3, #0
 8001632:	d19e      	bne.n	8001572 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001634:	4b2a      	ldr	r3, [pc, #168]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800163c:	1d3b      	adds	r3, r7, #4
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001642:	1d3b      	adds	r3, r7, #4
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	6a1b      	ldr	r3, [r3, #32]
 8001648:	430b      	orrs	r3, r1
 800164a:	4925      	ldr	r1, [pc, #148]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 800164c:	4313      	orrs	r3, r2
 800164e:	604b      	str	r3, [r1, #4]
 8001650:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001654:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001658:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800165a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	fa93 f2a3 	rbit	r2, r3
 8001664:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001668:	601a      	str	r2, [r3, #0]
  return result;
 800166a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800166e:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001670:	fab3 f383 	clz	r3, r3
 8001674:	b2db      	uxtb	r3, r3
 8001676:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800167a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	461a      	mov	r2, r3
 8001682:	2301      	movs	r3, #1
 8001684:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001686:	f7ff f917 	bl	80008b8 <HAL_GetTick>
 800168a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800168e:	e009      	b.n	80016a4 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001690:	f7ff f912 	bl	80008b8 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e0fc      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
 80016a4:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016a8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016ac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ae:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	fa93 f2a3 	rbit	r2, r3
 80016b8:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80016bc:	601a      	str	r2, [r3, #0]
  return result;
 80016be:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80016c2:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80016c4:	fab3 f383 	clz	r3, r3
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	095b      	lsrs	r3, r3, #5
 80016cc:	b2db      	uxtb	r3, r3
 80016ce:	f043 0301 	orr.w	r3, r3, #1
 80016d2:	b2db      	uxtb	r3, r3
 80016d4:	2b01      	cmp	r3, #1
 80016d6:	d105      	bne.n	80016e4 <HAL_RCC_OscConfig+0xc48>
 80016d8:	4b01      	ldr	r3, [pc, #4]	; (80016e0 <HAL_RCC_OscConfig+0xc44>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	e01e      	b.n	800171c <HAL_RCC_OscConfig+0xc80>
 80016de:	bf00      	nop
 80016e0:	40021000 	.word	0x40021000
 80016e4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016e8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80016ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ee:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	fa93 f2a3 	rbit	r2, r3
 80016f8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80016fc:	601a      	str	r2, [r3, #0]
 80016fe:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001702:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	fa93 f2a3 	rbit	r2, r3
 8001712:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	4b63      	ldr	r3, [pc, #396]	; (80018a8 <HAL_RCC_OscConfig+0xe0c>)
 800171a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800171c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001720:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001724:	6011      	str	r1, [r2, #0]
 8001726:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800172a:	6812      	ldr	r2, [r2, #0]
 800172c:	fa92 f1a2 	rbit	r1, r2
 8001730:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001734:	6011      	str	r1, [r2, #0]
  return result;
 8001736:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800173a:	6812      	ldr	r2, [r2, #0]
 800173c:	fab2 f282 	clz	r2, r2
 8001740:	b2d2      	uxtb	r2, r2
 8001742:	f042 0220 	orr.w	r2, r2, #32
 8001746:	b2d2      	uxtb	r2, r2
 8001748:	f002 021f 	and.w	r2, r2, #31
 800174c:	2101      	movs	r1, #1
 800174e:	fa01 f202 	lsl.w	r2, r1, r2
 8001752:	4013      	ands	r3, r2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d09b      	beq.n	8001690 <HAL_RCC_OscConfig+0xbf4>
 8001758:	e0a0      	b.n	800189c <HAL_RCC_OscConfig+0xe00>
 800175a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800175e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001762:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001764:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	fa93 f2a3 	rbit	r2, r3
 800176e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001772:	601a      	str	r2, [r3, #0]
  return result;
 8001774:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001778:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800177a:	fab3 f383 	clz	r3, r3
 800177e:	b2db      	uxtb	r3, r3
 8001780:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001784:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	461a      	mov	r2, r3
 800178c:	2300      	movs	r3, #0
 800178e:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001790:	f7ff f892 	bl	80008b8 <HAL_GetTick>
 8001794:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001798:	e009      	b.n	80017ae <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800179a:	f7ff f88d 	bl	80008b8 <HAL_GetTick>
 800179e:	4602      	mov	r2, r0
 80017a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80017a4:	1ad3      	subs	r3, r2, r3
 80017a6:	2b02      	cmp	r3, #2
 80017a8:	d901      	bls.n	80017ae <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 80017aa:	2303      	movs	r3, #3
 80017ac:	e077      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
 80017ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017b2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017b6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	fa93 f2a3 	rbit	r2, r3
 80017c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017c6:	601a      	str	r2, [r3, #0]
  return result;
 80017c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80017cc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017ce:	fab3 f383 	clz	r3, r3
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	095b      	lsrs	r3, r3, #5
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	b2db      	uxtb	r3, r3
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d102      	bne.n	80017e8 <HAL_RCC_OscConfig+0xd4c>
 80017e2:	4b31      	ldr	r3, [pc, #196]	; (80018a8 <HAL_RCC_OscConfig+0xe0c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	e01b      	b.n	8001820 <HAL_RCC_OscConfig+0xd84>
 80017e8:	f107 0320 	add.w	r3, r7, #32
 80017ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80017f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017f2:	f107 0320 	add.w	r3, r7, #32
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	fa93 f2a3 	rbit	r2, r3
 80017fc:	f107 031c 	add.w	r3, r7, #28
 8001800:	601a      	str	r2, [r3, #0]
 8001802:	f107 0318 	add.w	r3, r7, #24
 8001806:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800180a:	601a      	str	r2, [r3, #0]
 800180c:	f107 0318 	add.w	r3, r7, #24
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	fa93 f2a3 	rbit	r2, r3
 8001816:	f107 0314 	add.w	r3, r7, #20
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	4b22      	ldr	r3, [pc, #136]	; (80018a8 <HAL_RCC_OscConfig+0xe0c>)
 800181e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001820:	f107 0210 	add.w	r2, r7, #16
 8001824:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001828:	6011      	str	r1, [r2, #0]
 800182a:	f107 0210 	add.w	r2, r7, #16
 800182e:	6812      	ldr	r2, [r2, #0]
 8001830:	fa92 f1a2 	rbit	r1, r2
 8001834:	f107 020c 	add.w	r2, r7, #12
 8001838:	6011      	str	r1, [r2, #0]
  return result;
 800183a:	f107 020c 	add.w	r2, r7, #12
 800183e:	6812      	ldr	r2, [r2, #0]
 8001840:	fab2 f282 	clz	r2, r2
 8001844:	b2d2      	uxtb	r2, r2
 8001846:	f042 0220 	orr.w	r2, r2, #32
 800184a:	b2d2      	uxtb	r2, r2
 800184c:	f002 021f 	and.w	r2, r2, #31
 8001850:	2101      	movs	r1, #1
 8001852:	fa01 f202 	lsl.w	r2, r1, r2
 8001856:	4013      	ands	r3, r2
 8001858:	2b00      	cmp	r3, #0
 800185a:	d19e      	bne.n	800179a <HAL_RCC_OscConfig+0xcfe>
 800185c:	e01e      	b.n	800189c <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800185e:	1d3b      	adds	r3, r7, #4
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	69db      	ldr	r3, [r3, #28]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d101      	bne.n	800186c <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e018      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800186c:	4b0e      	ldr	r3, [pc, #56]	; (80018a8 <HAL_RCC_OscConfig+0xe0c>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001874:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8001878:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800187c:	1d3b      	adds	r3, r7, #4
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	6a1b      	ldr	r3, [r3, #32]
 8001882:	429a      	cmp	r2, r3
 8001884:	d108      	bne.n	8001898 <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8001886:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800188a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800188e:	1d3b      	adds	r3, r7, #4
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001894:	429a      	cmp	r2, r3
 8001896:	d001      	beq.n	800189c <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e000      	b.n	800189e <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	f507 7700 	add.w	r7, r7, #512	; 0x200
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40021000 	.word	0x40021000

080018ac <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b09e      	sub	sp, #120	; 0x78
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
 80018b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80018b6:	2300      	movs	r3, #0
 80018b8:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d101      	bne.n	80018c4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e162      	b.n	8001b8a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80018c4:	4b90      	ldr	r3, [pc, #576]	; (8001b08 <HAL_RCC_ClockConfig+0x25c>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f003 0307 	and.w	r3, r3, #7
 80018cc:	683a      	ldr	r2, [r7, #0]
 80018ce:	429a      	cmp	r2, r3
 80018d0:	d910      	bls.n	80018f4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018d2:	4b8d      	ldr	r3, [pc, #564]	; (8001b08 <HAL_RCC_ClockConfig+0x25c>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f023 0207 	bic.w	r2, r3, #7
 80018da:	498b      	ldr	r1, [pc, #556]	; (8001b08 <HAL_RCC_ClockConfig+0x25c>)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	4313      	orrs	r3, r2
 80018e0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e2:	4b89      	ldr	r3, [pc, #548]	; (8001b08 <HAL_RCC_ClockConfig+0x25c>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0307 	and.w	r3, r3, #7
 80018ea:	683a      	ldr	r2, [r7, #0]
 80018ec:	429a      	cmp	r2, r3
 80018ee:	d001      	beq.n	80018f4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80018f0:	2301      	movs	r3, #1
 80018f2:	e14a      	b.n	8001b8a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d008      	beq.n	8001912 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001900:	4b82      	ldr	r3, [pc, #520]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	497f      	ldr	r1, [pc, #508]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 800190e:	4313      	orrs	r3, r2
 8001910:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	2b00      	cmp	r3, #0
 800191c:	f000 80dc 	beq.w	8001ad8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	2b01      	cmp	r3, #1
 8001926:	d13c      	bne.n	80019a2 <HAL_RCC_ClockConfig+0xf6>
 8001928:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800192c:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800192e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001930:	fa93 f3a3 	rbit	r3, r3
 8001934:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001936:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001938:	fab3 f383 	clz	r3, r3
 800193c:	b2db      	uxtb	r3, r3
 800193e:	095b      	lsrs	r3, r3, #5
 8001940:	b2db      	uxtb	r3, r3
 8001942:	f043 0301 	orr.w	r3, r3, #1
 8001946:	b2db      	uxtb	r3, r3
 8001948:	2b01      	cmp	r3, #1
 800194a:	d102      	bne.n	8001952 <HAL_RCC_ClockConfig+0xa6>
 800194c:	4b6f      	ldr	r3, [pc, #444]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	e00f      	b.n	8001972 <HAL_RCC_ClockConfig+0xc6>
 8001952:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001956:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001958:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800195a:	fa93 f3a3 	rbit	r3, r3
 800195e:	667b      	str	r3, [r7, #100]	; 0x64
 8001960:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001964:	663b      	str	r3, [r7, #96]	; 0x60
 8001966:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001968:	fa93 f3a3 	rbit	r3, r3
 800196c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800196e:	4b67      	ldr	r3, [pc, #412]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 8001970:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001972:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001976:	65ba      	str	r2, [r7, #88]	; 0x58
 8001978:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800197a:	fa92 f2a2 	rbit	r2, r2
 800197e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001980:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001982:	fab2 f282 	clz	r2, r2
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	f042 0220 	orr.w	r2, r2, #32
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	f002 021f 	and.w	r2, r2, #31
 8001992:	2101      	movs	r1, #1
 8001994:	fa01 f202 	lsl.w	r2, r1, r2
 8001998:	4013      	ands	r3, r2
 800199a:	2b00      	cmp	r3, #0
 800199c:	d17b      	bne.n	8001a96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800199e:	2301      	movs	r3, #1
 80019a0:	e0f3      	b.n	8001b8a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	2b02      	cmp	r3, #2
 80019a8:	d13c      	bne.n	8001a24 <HAL_RCC_ClockConfig+0x178>
 80019aa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019ae:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80019b2:	fa93 f3a3 	rbit	r3, r3
 80019b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80019b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019ba:	fab3 f383 	clz	r3, r3
 80019be:	b2db      	uxtb	r3, r3
 80019c0:	095b      	lsrs	r3, r3, #5
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	f043 0301 	orr.w	r3, r3, #1
 80019c8:	b2db      	uxtb	r3, r3
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d102      	bne.n	80019d4 <HAL_RCC_ClockConfig+0x128>
 80019ce:	4b4f      	ldr	r3, [pc, #316]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	e00f      	b.n	80019f4 <HAL_RCC_ClockConfig+0x148>
 80019d4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019d8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80019dc:	fa93 f3a3 	rbit	r3, r3
 80019e0:	647b      	str	r3, [r7, #68]	; 0x44
 80019e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019e6:	643b      	str	r3, [r7, #64]	; 0x40
 80019e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80019ea:	fa93 f3a3 	rbit	r3, r3
 80019ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019f0:	4b46      	ldr	r3, [pc, #280]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 80019f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019f4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019f8:	63ba      	str	r2, [r7, #56]	; 0x38
 80019fa:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80019fc:	fa92 f2a2 	rbit	r2, r2
 8001a00:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001a02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001a04:	fab2 f282 	clz	r2, r2
 8001a08:	b2d2      	uxtb	r2, r2
 8001a0a:	f042 0220 	orr.w	r2, r2, #32
 8001a0e:	b2d2      	uxtb	r2, r2
 8001a10:	f002 021f 	and.w	r2, r2, #31
 8001a14:	2101      	movs	r1, #1
 8001a16:	fa01 f202 	lsl.w	r2, r1, r2
 8001a1a:	4013      	ands	r3, r2
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d13a      	bne.n	8001a96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001a20:	2301      	movs	r3, #1
 8001a22:	e0b2      	b.n	8001b8a <HAL_RCC_ClockConfig+0x2de>
 8001a24:	2302      	movs	r3, #2
 8001a26:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a2a:	fa93 f3a3 	rbit	r3, r3
 8001a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001a30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a32:	fab3 f383 	clz	r3, r3
 8001a36:	b2db      	uxtb	r3, r3
 8001a38:	095b      	lsrs	r3, r3, #5
 8001a3a:	b2db      	uxtb	r3, r3
 8001a3c:	f043 0301 	orr.w	r3, r3, #1
 8001a40:	b2db      	uxtb	r3, r3
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d102      	bne.n	8001a4c <HAL_RCC_ClockConfig+0x1a0>
 8001a46:	4b31      	ldr	r3, [pc, #196]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	e00d      	b.n	8001a68 <HAL_RCC_ClockConfig+0x1bc>
 8001a4c:	2302      	movs	r3, #2
 8001a4e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a52:	fa93 f3a3 	rbit	r3, r3
 8001a56:	627b      	str	r3, [r7, #36]	; 0x24
 8001a58:	2302      	movs	r3, #2
 8001a5a:	623b      	str	r3, [r7, #32]
 8001a5c:	6a3b      	ldr	r3, [r7, #32]
 8001a5e:	fa93 f3a3 	rbit	r3, r3
 8001a62:	61fb      	str	r3, [r7, #28]
 8001a64:	4b29      	ldr	r3, [pc, #164]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 8001a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a68:	2202      	movs	r2, #2
 8001a6a:	61ba      	str	r2, [r7, #24]
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	fa92 f2a2 	rbit	r2, r2
 8001a72:	617a      	str	r2, [r7, #20]
  return result;
 8001a74:	697a      	ldr	r2, [r7, #20]
 8001a76:	fab2 f282 	clz	r2, r2
 8001a7a:	b2d2      	uxtb	r2, r2
 8001a7c:	f042 0220 	orr.w	r2, r2, #32
 8001a80:	b2d2      	uxtb	r2, r2
 8001a82:	f002 021f 	and.w	r2, r2, #31
 8001a86:	2101      	movs	r1, #1
 8001a88:	fa01 f202 	lsl.w	r2, r1, r2
 8001a8c:	4013      	ands	r3, r2
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d101      	bne.n	8001a96 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e079      	b.n	8001b8a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a96:	4b1d      	ldr	r3, [pc, #116]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 8001a98:	685b      	ldr	r3, [r3, #4]
 8001a9a:	f023 0203 	bic.w	r2, r3, #3
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	491a      	ldr	r1, [pc, #104]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 8001aa4:	4313      	orrs	r3, r2
 8001aa6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001aa8:	f7fe ff06 	bl	80008b8 <HAL_GetTick>
 8001aac:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001aae:	e00a      	b.n	8001ac6 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ab0:	f7fe ff02 	bl	80008b8 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e061      	b.n	8001b8a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ac6:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <HAL_RCC_ClockConfig+0x260>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 020c 	and.w	r2, r3, #12
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	685b      	ldr	r3, [r3, #4]
 8001ad2:	009b      	lsls	r3, r3, #2
 8001ad4:	429a      	cmp	r2, r3
 8001ad6:	d1eb      	bne.n	8001ab0 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001ad8:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <HAL_RCC_ClockConfig+0x25c>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0307 	and.w	r3, r3, #7
 8001ae0:	683a      	ldr	r2, [r7, #0]
 8001ae2:	429a      	cmp	r2, r3
 8001ae4:	d214      	bcs.n	8001b10 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ae6:	4b08      	ldr	r3, [pc, #32]	; (8001b08 <HAL_RCC_ClockConfig+0x25c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f023 0207 	bic.w	r2, r3, #7
 8001aee:	4906      	ldr	r1, [pc, #24]	; (8001b08 <HAL_RCC_ClockConfig+0x25c>)
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	4313      	orrs	r3, r2
 8001af4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001af6:	4b04      	ldr	r3, [pc, #16]	; (8001b08 <HAL_RCC_ClockConfig+0x25c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	683a      	ldr	r2, [r7, #0]
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d005      	beq.n	8001b10 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001b04:	2301      	movs	r3, #1
 8001b06:	e040      	b.n	8001b8a <HAL_RCC_ClockConfig+0x2de>
 8001b08:	40022000 	.word	0x40022000
 8001b0c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 0304 	and.w	r3, r3, #4
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d008      	beq.n	8001b2e <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b1c:	4b1d      	ldr	r3, [pc, #116]	; (8001b94 <HAL_RCC_ClockConfig+0x2e8>)
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	68db      	ldr	r3, [r3, #12]
 8001b28:	491a      	ldr	r1, [pc, #104]	; (8001b94 <HAL_RCC_ClockConfig+0x2e8>)
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0308 	and.w	r3, r3, #8
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d009      	beq.n	8001b4e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b3a:	4b16      	ldr	r3, [pc, #88]	; (8001b94 <HAL_RCC_ClockConfig+0x2e8>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	691b      	ldr	r3, [r3, #16]
 8001b46:	00db      	lsls	r3, r3, #3
 8001b48:	4912      	ldr	r1, [pc, #72]	; (8001b94 <HAL_RCC_ClockConfig+0x2e8>)
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001b4e:	f000 f829 	bl	8001ba4 <HAL_RCC_GetSysClockFreq>
 8001b52:	4601      	mov	r1, r0
 8001b54:	4b0f      	ldr	r3, [pc, #60]	; (8001b94 <HAL_RCC_ClockConfig+0x2e8>)
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001b5c:	22f0      	movs	r2, #240	; 0xf0
 8001b5e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b60:	693a      	ldr	r2, [r7, #16]
 8001b62:	fa92 f2a2 	rbit	r2, r2
 8001b66:	60fa      	str	r2, [r7, #12]
  return result;
 8001b68:	68fa      	ldr	r2, [r7, #12]
 8001b6a:	fab2 f282 	clz	r2, r2
 8001b6e:	b2d2      	uxtb	r2, r2
 8001b70:	40d3      	lsrs	r3, r2
 8001b72:	4a09      	ldr	r2, [pc, #36]	; (8001b98 <HAL_RCC_ClockConfig+0x2ec>)
 8001b74:	5cd3      	ldrb	r3, [r2, r3]
 8001b76:	fa21 f303 	lsr.w	r3, r1, r3
 8001b7a:	4a08      	ldr	r2, [pc, #32]	; (8001b9c <HAL_RCC_ClockConfig+0x2f0>)
 8001b7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001b7e:	4b08      	ldr	r3, [pc, #32]	; (8001ba0 <HAL_RCC_ClockConfig+0x2f4>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	4618      	mov	r0, r3
 8001b84:	f7fe fe54 	bl	8000830 <HAL_InitTick>
  
  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3778      	adds	r7, #120	; 0x78
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}
 8001b92:	bf00      	nop
 8001b94:	40021000 	.word	0x40021000
 8001b98:	08001ce8 	.word	0x08001ce8
 8001b9c:	20000000 	.word	0x20000000
 8001ba0:	20000004 	.word	0x20000004

08001ba4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b08b      	sub	sp, #44	; 0x2c
 8001ba8:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001baa:	2300      	movs	r3, #0
 8001bac:	61fb      	str	r3, [r7, #28]
 8001bae:	2300      	movs	r3, #0
 8001bb0:	61bb      	str	r3, [r7, #24]
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001bbe:	4b29      	ldr	r3, [pc, #164]	; (8001c64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	f003 030c 	and.w	r3, r3, #12
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d002      	beq.n	8001bd4 <HAL_RCC_GetSysClockFreq+0x30>
 8001bce:	2b08      	cmp	r3, #8
 8001bd0:	d003      	beq.n	8001bda <HAL_RCC_GetSysClockFreq+0x36>
 8001bd2:	e03c      	b.n	8001c4e <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bd4:	4b24      	ldr	r3, [pc, #144]	; (8001c68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001bd6:	623b      	str	r3, [r7, #32]
      break;
 8001bd8:	e03c      	b.n	8001c54 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001bda:	69fb      	ldr	r3, [r7, #28]
 8001bdc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001be0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001be4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be6:	68ba      	ldr	r2, [r7, #8]
 8001be8:	fa92 f2a2 	rbit	r2, r2
 8001bec:	607a      	str	r2, [r7, #4]
  return result;
 8001bee:	687a      	ldr	r2, [r7, #4]
 8001bf0:	fab2 f282 	clz	r2, r2
 8001bf4:	b2d2      	uxtb	r2, r2
 8001bf6:	40d3      	lsrs	r3, r2
 8001bf8:	4a1c      	ldr	r2, [pc, #112]	; (8001c6c <HAL_RCC_GetSysClockFreq+0xc8>)
 8001bfa:	5cd3      	ldrb	r3, [r2, r3]
 8001bfc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001bfe:	4b19      	ldr	r3, [pc, #100]	; (8001c64 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c02:	f003 030f 	and.w	r3, r3, #15
 8001c06:	220f      	movs	r2, #15
 8001c08:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c0a:	693a      	ldr	r2, [r7, #16]
 8001c0c:	fa92 f2a2 	rbit	r2, r2
 8001c10:	60fa      	str	r2, [r7, #12]
  return result;
 8001c12:	68fa      	ldr	r2, [r7, #12]
 8001c14:	fab2 f282 	clz	r2, r2
 8001c18:	b2d2      	uxtb	r2, r2
 8001c1a:	40d3      	lsrs	r3, r2
 8001c1c:	4a14      	ldr	r2, [pc, #80]	; (8001c70 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001c1e:	5cd3      	ldrb	r3, [r2, r3]
 8001c20:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8001c22:	69fb      	ldr	r3, [r7, #28]
 8001c24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d008      	beq.n	8001c3e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001c2c:	4a0e      	ldr	r2, [pc, #56]	; (8001c68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	fbb2 f2f3 	udiv	r2, r2, r3
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	fb02 f303 	mul.w	r3, r2, r3
 8001c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c3c:	e004      	b.n	8001c48 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	4a0c      	ldr	r2, [pc, #48]	; (8001c74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001c42:	fb02 f303 	mul.w	r3, r2, r3
 8001c46:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4a:	623b      	str	r3, [r7, #32]
      break;
 8001c4c:	e002      	b.n	8001c54 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001c4e:	4b06      	ldr	r3, [pc, #24]	; (8001c68 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001c50:	623b      	str	r3, [r7, #32]
      break;
 8001c52:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c54:	6a3b      	ldr	r3, [r7, #32]
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	372c      	adds	r7, #44	; 0x2c
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40021000 	.word	0x40021000
 8001c68:	007a1200 	.word	0x007a1200
 8001c6c:	08001cf8 	.word	0x08001cf8
 8001c70:	08001d08 	.word	0x08001d08
 8001c74:	003d0900 	.word	0x003d0900

08001c78 <__libc_init_array>:
 8001c78:	b570      	push	{r4, r5, r6, lr}
 8001c7a:	4d0d      	ldr	r5, [pc, #52]	; (8001cb0 <__libc_init_array+0x38>)
 8001c7c:	4c0d      	ldr	r4, [pc, #52]	; (8001cb4 <__libc_init_array+0x3c>)
 8001c7e:	1b64      	subs	r4, r4, r5
 8001c80:	10a4      	asrs	r4, r4, #2
 8001c82:	2600      	movs	r6, #0
 8001c84:	42a6      	cmp	r6, r4
 8001c86:	d109      	bne.n	8001c9c <__libc_init_array+0x24>
 8001c88:	4d0b      	ldr	r5, [pc, #44]	; (8001cb8 <__libc_init_array+0x40>)
 8001c8a:	4c0c      	ldr	r4, [pc, #48]	; (8001cbc <__libc_init_array+0x44>)
 8001c8c:	f000 f820 	bl	8001cd0 <_init>
 8001c90:	1b64      	subs	r4, r4, r5
 8001c92:	10a4      	asrs	r4, r4, #2
 8001c94:	2600      	movs	r6, #0
 8001c96:	42a6      	cmp	r6, r4
 8001c98:	d105      	bne.n	8001ca6 <__libc_init_array+0x2e>
 8001c9a:	bd70      	pop	{r4, r5, r6, pc}
 8001c9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8001ca0:	4798      	blx	r3
 8001ca2:	3601      	adds	r6, #1
 8001ca4:	e7ee      	b.n	8001c84 <__libc_init_array+0xc>
 8001ca6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001caa:	4798      	blx	r3
 8001cac:	3601      	adds	r6, #1
 8001cae:	e7f2      	b.n	8001c96 <__libc_init_array+0x1e>
 8001cb0:	08001d18 	.word	0x08001d18
 8001cb4:	08001d18 	.word	0x08001d18
 8001cb8:	08001d18 	.word	0x08001d18
 8001cbc:	08001d1c 	.word	0x08001d1c

08001cc0 <memset>:
 8001cc0:	4402      	add	r2, r0
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	4293      	cmp	r3, r2
 8001cc6:	d100      	bne.n	8001cca <memset+0xa>
 8001cc8:	4770      	bx	lr
 8001cca:	f803 1b01 	strb.w	r1, [r3], #1
 8001cce:	e7f9      	b.n	8001cc4 <memset+0x4>

08001cd0 <_init>:
 8001cd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cd2:	bf00      	nop
 8001cd4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001cd6:	bc08      	pop	{r3}
 8001cd8:	469e      	mov	lr, r3
 8001cda:	4770      	bx	lr

08001cdc <_fini>:
 8001cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001cde:	bf00      	nop
 8001ce0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ce2:	bc08      	pop	{r3}
 8001ce4:	469e      	mov	lr, r3
 8001ce6:	4770      	bx	lr
