#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Apr 24 15:16:29 2024
# Process ID: 16576
# Current directory: C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3548 C:\Users\An\Desktop\计IC]p\HW2\HW2\ref\project_1\project_1.xpr
# Log file: C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/vivado.log
# Journal file: C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1\vivado.jou
# Running On: DESKTOP-1IK0CIF, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 34253 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1692.301 ; gain = 311.688
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'textfixture'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'textfixture' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim/golden_thing.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim/golden.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim/pop_num.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim/pattern_thing.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim/pattern.dat'
INFO: [SIM-utils-43] Exported 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim/pat.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj textfixture_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/An/Desktop/计IC]p/HW2/ref/CIPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CIPU
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot textfixture_behav xil_defaultlib.textfixture xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot textfixture_behav xil_defaultlib.textfixture xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/An/Desktop/计IC]p/HW2/ref/CIPU.v" Line 1. Module CIPU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/An/Desktop/计IC]p/HW2/ref/CIPU.v" Line 1. Module CIPU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.CIPU
Compiling module xil_defaultlib.textfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot textfixture_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/An/Desktop/计IC]p/HW2/HW2/ref/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "textfixture_behav -key {Behavioral:sim_1:Functional:textfixture} -tclbatch {textfixture.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source textfixture.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
**************************************************
***********      Simulation Start      ***********
**************************************************


There are total   0 errors in FIFO  !!


There are total   0 errors in LIFO  !!
INFO: [USF-XSim-96] XSim completed. Design snapshot 'textfixture_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1749.199 ; gain = 19.152
run all


There are total   0 errors in FIFO2 !!


        ****************************               
        **                        **       |__||  
        **  Congratulations!!     **      / O.O  | 
        **                        **    /_____   | 
        **  Simulation PASS!!     **   /^ ^ ^ \  |
        **                        **  |^ ^ ^ ^ |w| 
        ****************************   \m___m__|_|

        Correct / Total :   100 / 100  


$finish called at time : 1035 ns : File "C:/Users/An/Desktop/计IC]p/HW2/ref/tb.sv" Line 300
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 24 15:18:02 2024...
