;redcode
;assert 1
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
	MOV -71, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 72, 0
	ADD 270, 60
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
	CMP @121, 103
	SLT @0, @2
	ADD #270, <1
	SUB @121, 103
	JMP 1, <1
	JMP 1, <1
	SUB @-127, 100
	SLT #270, <1
	MOV -7, <-20
	ADD 270, 61
	SLT 20, @12
	CMP @-127, 100
	CMP @-127, 100
	JMZ <70, 9
	DJN -1, <-20
	JMN <1, <2
	JMP -1, @-20
	ADD 217, 62
	SUB 271, 66
	SUB 207, <120
	SUB 207, <120
	SLT 20, @12
	SUB 27, 76
	ADD 310, -30
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	JMP 1, <1
	SUB <0, @2
	CMP -207, <-120
	SPL 0, <484
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <484
	ADD #270, <1
	SPL 0, <484
	CMP -207, <-120
	MOV -1, <-20
	MOV -71, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -7, <-20
	ADD 270, 60
	MOV -7, <-20
	MOV -7, <-20
