INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/EEE4120F - High Performance ES/EEE4120F-Pracs-master/Prac4/Clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WallClock
WARNING: [VRFC 10-3676] redeclaration of ansi port 'hours1' is not allowed [C:/Users/Derick Nyende/Documents/EEE4120F - High Performance ES/EEE4120F-Pracs-master/Prac4/Clock.v:28]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'hours2' is not allowed [C:/Users/Derick Nyende/Documents/EEE4120F - High Performance ES/EEE4120F-Pracs-master/Prac4/Clock.v:29]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mins1' is not allowed [C:/Users/Derick Nyende/Documents/EEE4120F - High Performance ES/EEE4120F-Pracs-master/Prac4/Clock.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'mins2' is not allowed [C:/Users/Derick Nyende/Documents/EEE4120F - High Performance ES/EEE4120F-Pracs-master/Prac4/Clock.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sources_1/new/ClockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDiv
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Derick Nyende/Documents/GitHub/EEE4120F/Prac_4/Prac_4.srcs/sim_1/new/testbench_WallClock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_WallClock
