

================================================================
== Vitis HLS Report for 'compute_Pipeline_DOT_DOT_INNER'
================================================================
* Date:           Tue Dec 17 15:07:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.637 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DOT_DOT_INNER  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      136|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       58|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|       58|      237|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_16s_44_1_1_U6  |mul_32s_16s_44_1_1  |        0|   2|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|   2|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln124_1_fu_156_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln124_fu_130_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln127_fu_198_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln129_fu_186_p2       |         +|   0|  0|  17|          10|          10|
    |result_V_3_fu_246_p2      |         +|   0|  0|  39|          32|          32|
    |icmp_ln124_fu_124_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln127_fu_142_p2      |      icmp|   0|  0|  10|           6|           7|
    |select_ln124_1_fu_162_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln124_fu_148_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 136|          85|          73|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_60                               |   9|          2|    6|         12|
    |indvar_flatten_fu_64                  |   9|          2|   11|         22|
    |j_fu_56                               |   9|          2|    6|         12|
    |result_V_fu_52                        |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   80|        160|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_60                  |   6|   0|    6|          0|
    |indvar_flatten_fu_64     |  11|   0|   11|          0|
    |j_fu_56                  |   6|   0|    6|          0|
    |result_V_fu_52           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  58|   0|   58|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+--------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  compute_Pipeline_DOT_DOT_INNER|  return value|
|result_V_out                  |  out|   32|      ap_vld|                    result_V_out|       pointer|
|result_V_out_ap_vld           |  out|    1|      ap_vld|                    result_V_out|       pointer|
|theta_local_V_address0        |  out|   10|   ap_memory|                   theta_local_V|         array|
|theta_local_V_ce0             |  out|    1|   ap_memory|                   theta_local_V|         array|
|theta_local_V_q0              |   in|   32|   ap_memory|                   theta_local_V|         array|
|training_instance_V_address0  |  out|   10|   ap_memory|             training_instance_V|         array|
|training_instance_V_ce0       |  out|    1|   ap_memory|             training_instance_V|         array|
|training_instance_V_q0        |   in|   16|   ap_memory|             training_instance_V|         array|
+------------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%result_V = alloca i32 1"   --->   Operation 5 'alloca' 'result_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %result_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i227.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [sgd.cpp:124]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.61ns)   --->   "%icmp_ln124 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [sgd.cpp:124]   --->   Operation 16 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.73ns)   --->   "%add_ln124 = add i11 %indvar_flatten_load, i11 1" [sgd.cpp:124]   --->   Operation 17 'add' 'add_ln124' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %for.cond.cleanup3.i220.i.i, void %_Z10dotProductP8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS_ILi16ELi4ELS0_5ELS1_3ELi0EE.exit.i.i_ifconv.exitStub" [sgd.cpp:124]   --->   Operation 18 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [sgd.cpp:127]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [sgd.cpp:124]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln127 = icmp_eq  i6 %j_load, i6 32" [sgd.cpp:127]   --->   Operation 21 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.29ns)   --->   "%select_ln124 = select i1 %icmp_ln127, i6 0, i6 %j_load" [sgd.cpp:124]   --->   Operation 22 'select' 'select_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln124_1 = add i6 %i_load, i6 1" [sgd.cpp:124]   --->   Operation 23 'add' 'add_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.29ns)   --->   "%select_ln124_1 = select i1 %icmp_ln127, i6 %add_ln124_1, i6 %i_load" [sgd.cpp:124]   --->   Operation 24 'select' 'select_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i6 %select_ln124_1" [sgd.cpp:124]   --->   Operation 25 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln124, i5 0" [sgd.cpp:124]   --->   Operation 26 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_cast_i_i = zext i6 %select_ln124" [sgd.cpp:124]   --->   Operation 27 'zext' 'j_cast_i_i' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.72ns)   --->   "%add_ln129 = add i10 %p_mid2, i10 %j_cast_i_i" [sgd.cpp:129]   --->   Operation 28 'add' 'add_ln129' <Predicate = (!icmp_ln124)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i10 %add_ln129"   --->   Operation 29 'zext' 'zext_ln1271' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%theta_local_V_addr = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln1271"   --->   Operation 30 'getelementptr' 'theta_local_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.20ns)   --->   "%r_V = load i10 %theta_local_V_addr"   --->   Operation 31 'load' 'r_V' <Predicate = (!icmp_ln124)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%training_instance_V_addr = getelementptr i16 %training_instance_V, i64 0, i64 %zext_ln1271"   --->   Operation 32 'getelementptr' 'training_instance_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.17ns)   --->   "%training_instance_V_load = load i10 %training_instance_V_addr"   --->   Operation 33 'load' 'training_instance_V_load' <Predicate = (!icmp_ln124)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln127 = add i6 %select_ln124, i6 1" [sgd.cpp:127]   --->   Operation 34 'add' 'add_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln127 = store i11 %add_ln124, i11 %indvar_flatten" [sgd.cpp:127]   --->   Operation 35 'store' 'store_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln127 = store i6 %select_ln124_1, i6 %i" [sgd.cpp:127]   --->   Operation 36 'store' 'store_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln127 = store i6 %add_ln127, i6 %j" [sgd.cpp:127]   --->   Operation 37 'store' 'store_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%result_V_load_1 = load i32 %result_V"   --->   Operation 52 'load' 'result_V_load_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_V_out, i32 %result_V_load_1"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%result_V_load = load i32 %result_V"   --->   Operation 38 'load' 'result_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @DOT_DOT_INNER_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sgd.cpp:123]   --->   Operation 42 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.20ns)   --->   "%r_V = load i10 %theta_local_V_addr"   --->   Operation 43 'load' 'r_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %r_V"   --->   Operation 44 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.17ns)   --->   "%training_instance_V_load = load i10 %training_instance_V_addr"   --->   Operation 45 'load' 'training_instance_V_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i16 %training_instance_V_load"   --->   Operation 46 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.17ns)   --->   "%mul_ln1270 = mul i44 %sext_ln1270, i44 %sext_ln1270_1"   --->   Operation 47 'mul' 'mul_ln1270' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%term = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %mul_ln1270, i32 12, i32 43"   --->   Operation 48 'partselect' 'term' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.88ns)   --->   "%result_V_3 = add i32 %term, i32 %result_V_load"   --->   Operation 49 'add' 'result_V_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln127 = store i32 %result_V_3, i32 %result_V" [sgd.cpp:127]   --->   Operation 50 'store' 'store_ln127' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.body4.i227.i.i" [sgd.cpp:127]   --->   Operation 51 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ theta_local_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_instance_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_V                 (alloca           ) [ 011]
j                        (alloca           ) [ 010]
i                        (alloca           ) [ 010]
indvar_flatten           (alloca           ) [ 010]
store_ln0                (store            ) [ 000]
store_ln0                (store            ) [ 000]
store_ln0                (store            ) [ 000]
store_ln0                (store            ) [ 000]
br_ln0                   (br               ) [ 000]
indvar_flatten_load      (load             ) [ 000]
specpipeline_ln0         (specpipeline     ) [ 000]
icmp_ln124               (icmp             ) [ 010]
add_ln124                (add              ) [ 000]
br_ln124                 (br               ) [ 000]
j_load                   (load             ) [ 000]
i_load                   (load             ) [ 000]
icmp_ln127               (icmp             ) [ 000]
select_ln124             (select           ) [ 000]
add_ln124_1              (add              ) [ 000]
select_ln124_1           (select           ) [ 000]
trunc_ln124              (trunc            ) [ 000]
p_mid2                   (bitconcatenate   ) [ 000]
j_cast_i_i               (zext             ) [ 000]
add_ln129                (add              ) [ 000]
zext_ln1271              (zext             ) [ 000]
theta_local_V_addr       (getelementptr    ) [ 011]
training_instance_V_addr (getelementptr    ) [ 011]
add_ln127                (add              ) [ 000]
store_ln127              (store            ) [ 000]
store_ln127              (store            ) [ 000]
store_ln127              (store            ) [ 000]
result_V_load            (load             ) [ 000]
specloopname_ln0         (specloopname     ) [ 000]
empty                    (speclooptripcount) [ 000]
specpipeline_ln0         (specpipeline     ) [ 000]
specloopname_ln123       (specloopname     ) [ 000]
r_V                      (load             ) [ 000]
sext_ln1270              (sext             ) [ 000]
training_instance_V_load (load             ) [ 000]
sext_ln1270_1            (sext             ) [ 000]
mul_ln1270               (mul              ) [ 000]
term                     (partselect       ) [ 000]
result_V_3               (add              ) [ 000]
store_ln127              (store            ) [ 000]
br_ln127                 (br               ) [ 000]
result_V_load_1          (load             ) [ 000]
write_ln0                (write            ) [ 000]
ret_ln0                  (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_V_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="theta_local_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta_local_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training_instance_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="DOT_DOT_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="result_V_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="j_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="indvar_flatten_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="32" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="theta_local_V_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="10" slack="0"/>
<pin id="79" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="theta_local_V_addr/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="10" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="training_instance_V_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_instance_V_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_instance_V_load/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="11" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="6" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln0_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="6" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="store_ln0_store_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="11" slack="0"/>
<pin id="123" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="icmp_ln124_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="11" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln124/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="add_ln124_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="11" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="j_load_load_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln127_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="0"/>
<pin id="144" dir="0" index="1" bw="6" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="select_ln124_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="6" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln124_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="select_ln124_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln124_1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="trunc_ln124_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_mid2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="5" slack="0"/>
<pin id="177" dir="0" index="2" bw="1" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_cast_i_i_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast_i_i/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln129_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="0" index="1" bw="6" slack="0"/>
<pin id="189" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln129/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="zext_ln1271_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="10" slack="0"/>
<pin id="194" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1271/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln127_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln127/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln127_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="0"/>
<pin id="206" dir="0" index="1" bw="11" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln127_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="6" slack="0"/>
<pin id="211" dir="0" index="1" bw="6" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln127_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="0" index="1" bw="6" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="result_V_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="1"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_V_load/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sext_ln1270_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln1270_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="16" slack="0"/>
<pin id="228" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1270_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="mul_ln1270_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="16" slack="0"/>
<pin id="233" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1270/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="term_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="44" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="0" index="3" bw="7" slack="0"/>
<pin id="241" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="term/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="result_V_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V_3/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln127_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="result_V_load_1_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_V_load_1/1 "/>
</bind>
</comp>

<comp id="261" class="1005" name="result_V_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="indvar_flatten_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="293" class="1005" name="theta_local_V_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="1"/>
<pin id="295" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="theta_local_V_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="training_instance_V_addr_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="10" slack="1"/>
<pin id="300" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="training_instance_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="50" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="32" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="32" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="121" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="121" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="136" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="139" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="26" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="142" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="156" pin="2"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="139" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="30" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="185"><net_src comp="148" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="174" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="195"><net_src comp="186" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="197"><net_src comp="192" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="202"><net_src comp="148" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="130" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="162" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="198" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="82" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="95" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="222" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="250"><net_src comp="236" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="219" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="264"><net_src comp="52" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="56" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="279"><net_src comp="60" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="286"><net_src comp="64" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="296"><net_src comp="75" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="301"><net_src comp="88" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_V_out | {1 }
	Port: theta_local_V | {}
	Port: training_instance_V | {}
 - Input state : 
	Port: compute_Pipeline_DOT_DOT_INNER : theta_local_V | {1 2 }
	Port: compute_Pipeline_DOT_DOT_INNER : training_instance_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln124 : 2
		add_ln124 : 2
		br_ln124 : 3
		j_load : 1
		i_load : 1
		icmp_ln127 : 2
		select_ln124 : 3
		add_ln124_1 : 2
		select_ln124_1 : 3
		trunc_ln124 : 4
		p_mid2 : 5
		j_cast_i_i : 4
		add_ln129 : 6
		zext_ln1271 : 7
		theta_local_V_addr : 8
		r_V : 9
		training_instance_V_addr : 8
		training_instance_V_load : 9
		add_ln127 : 4
		store_ln127 : 3
		store_ln127 : 4
		store_ln127 : 5
		result_V_load_1 : 1
		write_ln0 : 2
	State 2
		sext_ln1270 : 1
		sext_ln1270_1 : 1
		mul_ln1270 : 2
		term : 3
		result_V_3 : 4
		store_ln127 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln124_fu_130   |    0    |    0    |    18   |
|          |   add_ln124_1_fu_156  |    0    |    0    |    13   |
|    add   |    add_ln129_fu_186   |    0    |    0    |    17   |
|          |    add_ln127_fu_198   |    0    |    0    |    13   |
|          |   result_V_3_fu_246   |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|    mul   |   mul_ln1270_fu_230   |    2    |    0    |    20   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln124_fu_124   |    0    |    0    |    11   |
|          |   icmp_ln127_fu_142   |    0    |    0    |    10   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln124_fu_148  |    0    |    0    |    6    |
|          | select_ln124_1_fu_162 |    0    |    0    |    6    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_68 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln124_fu_170  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     p_mid2_fu_174     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   j_cast_i_i_fu_182   |    0    |    0    |    0    |
|          |   zext_ln1271_fu_192  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |   sext_ln1270_fu_222  |    0    |    0    |    0    |
|          |  sext_ln1270_1_fu_226 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|      term_fu_236      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |    0    |   153   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|            i_reg_276           |    6   |
|     indvar_flatten_reg_283     |   11   |
|            j_reg_269           |    6   |
|        result_V_reg_261        |   32   |
|   theta_local_V_addr_reg_293   |   10   |
|training_instance_V_addr_reg_298|   10   |
+--------------------------------+--------+
|              Total             |   75   |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_82 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_95 |  p0  |   2  |  10  |   20   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   153  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   75   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   75   |   171  |
+-----------+--------+--------+--------+--------+
