

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-192e696560217fbde0ca32c0b7f1cb04a8d61fd3_modified_1] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          1 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            1 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      1 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
3501b5493ff1377ba2c37016a25e01d4  /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/hotspot/hotspot
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/hotspot/hotspot
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVM_nvlink_rdma_without_eviction/benchmarks/Managed/hotspot/hotspot "
Parsing file _cuobjdump_complete_output_L1p146
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x401ae2, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16165_39_non_const_temp_on_cuda" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16166_39_non_const_power_on_cuda" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z14calculate_tempiPfS_S_iiiiffffff$__cuda_local_var_16167_39_non_const_temp_t" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x118 (_1.ptx:82) @!%p7 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:106) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x120 (_1.ptx:83) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x128 (_1.ptx:86) mad.lo.s32 %r27, %r1, %r10, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:108) @%p8 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x338 (_1.ptx:157) @!%p15 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x340 (_1.ptx:158) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x348 (_1.ptx:161) setp.gt.s32%p16, %r23, %r6;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d0 (_1.ptx:178) @%p28 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x538 (_1.ptx:226) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x548 (_1.ptx:228) @%p31 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x558 (_1.ptx:231) @%p32 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x590 (_1.ptx:241) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5a8 (_1.ptx:244) @%p33 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b0 (_1.ptx:247) and.b16 %rs7, %rs8, 255;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x5c0 (_1.ptx:249) @%p34 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x620 (_1.ptx:264) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hXYvGc"
Running: cat _ptx_hXYvGc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3F32hi
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3F32hi --output-file  /dev/null 2> _ptx_hXYvGcinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=34, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hXYvGc _ptx2_3F32hi _ptx_hXYvGcinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
WG size of kernel = 16 X 16
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature

GPGPU-Sim PTX: cudaLaunch for 0x0x401ae2 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 0, gridDim= (43,43,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z14calculate_tempiPfS_S_iiiiffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 136956
gpu_sim_insn = 103760320
gpu_ipc =     757.6179
gpu_tot_sim_cycle = 359106
gpu_tot_sim_insn = 103760320
gpu_tot_ipc =     288.9406
gpu_tot_issued_cta = 1849
max_total_param_size = 0
gpu_stall_dramfull = 84545
gpu_stall_icnt2sh    = 277086
partiton_reqs_in_parallel = 2928487
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.3827
partiton_level_parallism_total  =       8.1549
partiton_reqs_in_parallel_util = 2928487
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 135114
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.6742
partiton_level_parallism_util_total  =      21.6742
partiton_replys_in_parallel = 113236
partiton_replys_in_parallel_total    = 0
L2_BW  =      78.3680 GB/Sec
L2_BW_total  =      29.8880 GB/Sec
gpu_total_sim_rate=182035

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1933624
	L1I_total_cache_misses = 9084
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 192296
	L1C_total_cache_misses = 2195
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 190101
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 2195
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1924540
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9084
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 192296
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1933624
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 
distro:
2434, 3142, 3150, 3137, 3147, 3141, 3146, 2518, 2516, 3150, 3153, 3144, 3151, 3140, 3149, 2523, 2518, 3148, 3154, 3144, 3152, 3143, 3148, 2522, 2514, 3145, 3150, 3141, 3152, 3140, 3152, 2517, 2518, 3147, 3154, 3142, 3153, 3140, 3154, 2525, 2516, 3142, 3152, 3141, 3151, 2993, 3009, 2442, 2265, 2831, 2837, 2830, 2840, 2830, 2836, 2269, 
gpgpu_n_tot_thrd_icount = 121236608
gpgpu_n_tot_w_icount = 3788644
gpgpu_n_stall_shd_mem = 122645
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 85680
gpgpu_n_mem_write_global = 27136
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 56
gpgpu_n_load_insn  = 924800
gpgpu_n_store_insn = 262144
gpgpu_n_shmem_insn = 6218896
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6153472
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 74964
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 42795
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152676	W0_Idle:693164	W0_Scoreboard:3578422	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:4200	W10:0	W11:0	W12:0	W13:4200	W14:172200	W15:0	W16:14080	W17:0	W18:12800	W19:0	W20:6460	W21:0	W22:0	W23:0	W24:872408	W25:0	W26:12800	W27:0	W28:812308	W29:0	W30:0	W31:0	W32:1877188
traffic_breakdown_coretomem[CONST_ACC_R] = 448 {8:56,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 685440 {8:85680,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1970176 {40:10752,72:10752,136:5632,}
traffic_breakdown_coretomem[INST_ACC_R] = 2912 {8:364,}
traffic_breakdown_memtocore[CONST_ACC_R] = 4032 {72:56,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7126400 {40:27200,72:29920,136:28560,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 217088 {8:27136,}
traffic_breakdown_memtocore[INST_ACC_R] = 49504 {136:364,}
maxmrqlatency = 556 
maxdqlatency = 0 
maxmflatency = 17225 
averagemflatency = 2609 
max_icnt2mem_latency = 16908 
max_icnt2sh_latency = 359105 
mrq_lat_table:17577 	1551 	1577 	3089 	3602 	4480 	4383 	4177 	4492 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	36829 	31361 	767 	7693 	12643 	12064 	9956 	1559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	24577 	4775 	682 	484 	36260 	2366 	171 	1517 	9132 	9745 	12509 	9459 	1559 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16697 	37619 	29729 	1687 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3180 	23956 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	46 	5 	15 	30 	33 	7 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        65        68        70        57        58        68        70        58        57        60        60        50        54        41        41 
dram[1]:        66        70        68        70        56        61        68        70        58        61        60        62        51        51        43        38 
dram[2]:        64        67        68        70        57        56        68        70        59        56        58        62        52        70        43        41 
dram[3]:        66        67        68        70        55        62        68        70        58        61        60        60        50        53        41        40 
dram[4]:        66        69        68        70        63        65        68        70        64        65        60        62        52        51        43        39 
dram[5]:        66        69        68        70        62        61        68        70        63        61        63        66        51        54        42        41 
dram[6]:        68        68        68        70        60        65        68        70        62        65        64        65        50        52        42        39 
dram[7]:        66        70        68        70        60        60        68        70        62        60        64        66        48        47        43        40 
dram[8]:        66        67        68        70        57        55        68        70        57        57        64        65        46        50        41        37 
dram[9]:        66        70        68        70        56        61        68        70        58        61        64        66        46        47        38        34 
dram[10]:        66        68        68        70        55        56        68        70        60        56        63        66        48        70        39        36 
maximum service time to same row:
dram[0]:     25457     25362     35641     35643     35723     35699     36139     35815     40935     35128     34938     35851     34357     33987     38377     38021 
dram[1]:     25450     25348     30802     35644     35715     35716     36123     36153     35120     35127     35242     35912     34237     34366     38405     38122 
dram[2]:     25132     25142     35641     35644     35738     35704     36230     35827     35123     35123     35183     35223     34165     34112     38423     38167 
dram[3]:     25177     25229     35645     35643     35708     35717     36120     36171     41187     35118     35125     35969     34136     34228     38478     38179 
dram[4]:     25380     25237     35644     35645     35713     35714     36083     35829     35114     35117     35311     36005     34487     34365     38505     38242 
dram[5]:     24984     24953     35646     35647     35735     35700     36170     35832     38363     38363     35183     35261     38458     38453     38492     38227 
dram[6]:     24894     25104     35646     35648     35707     35713     36158     35837     35127     35115     35163     36002     38453     38469     38487     38205 
dram[7]:     25376     25167     35643     35646     35709     35711     36167     35827     35118     35532     35322     35301     38456     38455     38367     38114 
dram[8]:     25167     25318     35645     35646     35727     35701     36190     35818     38385     38343     34941     35006     34293     33987     38375     38028 
dram[9]:     25386     25126     31055     35645     35711     35710     36079     35835     35131     35129     35067     35923     34237     34330     38388     38123 
dram[10]:     25398     25462     35643     35646     35711     35715     36148     35825     35134     35131     35253     35233     34306     34287     38369     38111 
average row accesses per activate:
dram[0]: 19.538462 22.727272 18.187500 18.500000 11.173913 15.235294 22.727272 23.272728 15.500000 16.538462 16.200001 13.631579 15.764706 16.687500  8.892858  9.107142 
dram[1]: 23.181818 23.636364 21.769230 20.785715 13.473684 13.631579 22.272728 22.818182 15.285714 18.583334 15.437500 11.681818 17.600000 18.133333  9.000000 10.666667 
dram[2]: 19.846153 23.454546 20.571428 19.466667 11.086957 15.117647 22.727272 23.090910 15.285714 15.642858 13.000000 13.050000 15.529411 20.384615  8.266666  9.923077 
dram[3]: 23.090910 22.818182 20.428572 18.500000 11.857142 15.235294 22.454546 23.181818 15.357142 18.166666 13.666667 14.333333 18.066668 16.058823  9.384615  8.300000 
dram[4]: 23.181818 23.727272 21.692308 20.642857  9.666667 13.684211 22.090910 22.454546 15.285714 15.571428 15.500000 14.823529 17.466667 16.750000  7.636364 11.391304 
dram[5]: 23.545454 23.454546 20.285715 19.600000 12.238095 13.578947 22.363636 23.000000 15.214286 18.166666 16.466667 14.666667 19.071428 18.857143  7.806452  8.896552 
dram[6]: 23.454546 23.181818 20.642857 18.250000 12.142858 13.631579 22.545454 22.818182 16.461538 15.785714 13.666667 17.133333 22.416666 16.875000  8.517241  7.727273 
dram[7]: 23.272728 24.181818 19.266666 22.384615 10.120000 13.473684 22.272728 22.636364 15.000000 15.714286 15.875000 15.117647 17.799999 19.428572  8.161290  8.600000 
dram[8]: 20.000000 23.181818 18.062500 18.375000 12.095238 13.368421 22.545454 23.272728 15.285714 14.400000 16.400000 14.777778 15.882353 17.866667  7.264706  8.827586 
dram[9]: 23.272728 23.727272 19.133333 19.333334 11.086957 13.473684 22.545454 22.727272 15.357142 15.642858 15.625000 15.352942 17.533333 17.799999  6.971428  8.793103 
dram[10]: 19.846153 24.181818 18.187500 22.615385 11.952381 13.368421 22.545454 22.909090 15.142858 15.500000 14.823529 14.666667 15.647058 20.615385  7.812500  8.566667 
average row locality = 44938/2925 = 15.363419
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       145       144       144       144       144       144       139       139       128       128       130       130       144       144       144       144 
dram[1]:       144       144       144       144       144       144       139       139       128       128       131       131       144       144       144       144 
dram[2]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[3]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       144       144 
dram[4]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[5]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[6]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[7]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[8]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[9]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       145 
dram[10]:       144       144       144       144       144       144       138       138       128       128       131       131       144       144       145       144 
total reads: 24590
bank skew: 145/128 = 1.13
chip skew: 2236/2234 = 1.00
number of total write accesses:
dram[0]:       109       106       147       152       113       115       111       117        89        87       113       129       124       123       105       111 
dram[1]:       111       116       139       147       112       115       106       112        86        95       116       126       120       128       108       112 
dram[2]:       114       114       144       148       111       113       112       116        86        91       116       130       120       121       104       114 
dram[3]:       110       107       142       152       105       115       109       117        87        90       115       127       127       129       100       105 
dram[4]:       111       117       138       145       117       116       105       109        86        90       117       121       118       124       107       117 
dram[5]:       115       114       140       150       113       114       108       115        85        90       116       133       123       120        97       113 
dram[6]:       114       111       145       148       111       115       110       113        86        93       115       126       125       126       102       110 
dram[7]:       112       122       145       147       109       112       107       111        82        92       123       126       123       128       108       113 
dram[8]:       116       111       145       150       110       110       110       118        86        88       115       135       126       124       102       111 
dram[9]:       112       117       143       146       111       112       110       112        87        91       119       130       119       123        99       110 
dram[10]:       114       122       147       150       107       110       110       114        84        89       121       133       122       124       105       113 
total reads: 20348
bank skew: 152/82 = 1.85
chip skew: 1865/1837 = 1.02
average mf latency per bank:
dram[0]:       6333      6493      7613      7729      9295      9410      5750      5651      5919      6196      4313      4080      6018      6237      5903      6193
dram[1]:       6320      6218      7755      7863      9401      9585      5872      5748      6169      6051      4391      4326      6234      6238      6041      6081
dram[2]:       6163      6224      7763      7919      9540      9547      5915      5864      6121      6086      4423      4201      6216      6287      6123      6125
dram[3]:       6194      6290      7980      7968      9468      9360      5948      5829      5824      6005      4387      4338      5708      5950      6358      6589
dram[4]:       6098      5936      8029      8116      9201      9482      6028      5910      6062      6019      4443      4407      6254      6262      6378      6320
dram[5]:       5874      5903      8034      7974      9365      9431      5930      5853      5963      5908      4428      4219      6047      6238      6585      6451
dram[6]:       5949      6098      7840      7973      9372      9525      5792      5780      5797      5904      4454      4451      5770      6105      6612      6680
dram[7]:       5979      5863      7822      7982      9491      9503      6036      5903      6045      5863      4419      4397      6072      6090      6469      6380
dram[8]:       6151      6332      7789      7903      9396      9526      5707      5572      6005      6139      4308      4009      6051      6272      6181      6178
dram[9]:       6206      6126      7906      8123      9253      9514      5740      5764      5987      6118      4283      4273      6115      6264      6419      6328
dram[10]:       5983      5918      7778      7883      9496      9537      5842      5744      6171      6096      4360      4193      6129      6247      6263      6122
maximum mf latency per bank:
dram[0]:      17110     17127     13861     13883     13862     13758     11105     11025      9984      9906     14458     14477     14634     14728     17090     17110
dram[1]:      17168     17169     13928     13898     13894     13857     11072     11073      9871      9856     14463     14481     14680     14701     17091     17117
dram[2]:      17172     17159     13892     13927     13910     13950     11110     11074      9493      9510     14453     14446     14687     14681     17188     17076
dram[3]:      17165     17166     13857     13881     13892     13936     11000     11024      9408      9549     14447     14480     14638     14700     17137     17160
dram[4]:      17193     17202     13882     13849     13897     13802     11061     11034      9371      9410     14456     14463     14677     14716     17143     17176
dram[5]:      17199     17189     13874     13926     13900     13920     11044     10998      9563      9526     14443     14449     14725     14719     17199     17215
dram[6]:      17155     17161     13948     13939     13918     13859     11076     11006      9388      9534     14425     14465     14646     14717     17202     17186
dram[7]:      17165     17166     13910     13905     13902     13784     11109     11092      9429      9430     14451     14469     14656     14744     17155     17185
dram[8]:      17170     17143     13858     13923     13904     13805     11119     11093      9987      9975     14450     14484     14708     14726     17178     17127
dram[9]:      17139     17106     13970     13925     13897     13832     11150     11064      9915      9859     14455     14471     14654     14713     17195     17137
dram[10]:      16994     16852     13908     13915     13905     13742     11077     11082      9421      9434     14447     14441     14645     14690     17225     17123
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241028 n_act=269 n_pre=253 n_req=4086 n_rd=8940 n_write=3816 bw_util=0.1003
n_activity=41199 dram_eff=0.6192
bk0: 580a 250201i bk1: 576a 249719i bk2: 576a 248110i bk3: 576a 248247i bk4: 576a 248856i bk5: 576a 248701i bk6: 556a 249573i bk7: 556a 249518i bk8: 512a 250124i bk9: 512a 249872i bk10: 520a 249660i bk11: 520a 249481i bk12: 576a 249766i bk13: 576a 249114i bk14: 576a 249668i bk15: 576a 249745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02541
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241066 n_act=255 n_pre=239 n_req=4085 n_rd=8944 n_write=3802 bw_util=0.1002
n_activity=41015 dram_eff=0.6215
bk0: 576a 250521i bk1: 576a 249906i bk2: 576a 248810i bk3: 576a 248169i bk4: 576a 249141i bk5: 576a 248856i bk6: 556a 249614i bk7: 556a 249592i bk8: 512a 250378i bk9: 512a 249864i bk10: 524a 249814i bk11: 524a 249279i bk12: 576a 249704i bk13: 576a 249254i bk14: 576a 249902i bk15: 576a 249473i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99819
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241045 n_act=268 n_pre=252 n_req=4088 n_rd=8936 n_write=3805 bw_util=0.1002
n_activity=41101 dram_eff=0.62
bk0: 576a 250177i bk1: 576a 249838i bk2: 576a 248478i bk3: 576a 248062i bk4: 576a 249046i bk5: 576a 248783i bk6: 552a 249802i bk7: 552a 249332i bk8: 512a 250280i bk9: 512a 249837i bk10: 524a 249680i bk11: 524a 249343i bk12: 576a 249659i bk13: 576a 249442i bk14: 576a 249789i bk15: 576a 249524i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01833
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241080 n_act=262 n_pre=246 n_req=4071 n_rd=8936 n_write=3782 bw_util=0.1
n_activity=40710 dram_eff=0.6248
bk0: 576a 250324i bk1: 576a 250044i bk2: 576a 248284i bk3: 576a 247731i bk4: 576a 249121i bk5: 576a 248749i bk6: 552a 249740i bk7: 552a 249820i bk8: 512a 250056i bk9: 512a 249765i bk10: 524a 249775i bk11: 524a 249603i bk12: 576a 249676i bk13: 576a 249229i bk14: 576a 250081i bk15: 576a 249562i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02315
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241081 n_act=265 n_pre=249 n_req=4074 n_rd=8944 n_write=3767 bw_util=0.09997
n_activity=41102 dram_eff=0.6185
bk0: 576a 250369i bk1: 576a 249794i bk2: 576a 248691i bk3: 576a 248067i bk4: 576a 248911i bk5: 576a 248875i bk6: 552a 249946i bk7: 552a 249614i bk8: 512a 250188i bk9: 512a 249760i bk10: 524a 250016i bk11: 524a 249589i bk12: 576a 249759i bk13: 576a 249378i bk14: 580a 249776i bk15: 580a 249751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241079 n_act=260 n_pre=244 n_req=4082 n_rd=8944 n_write=3779 bw_util=0.1001
n_activity=41069 dram_eff=0.6196
bk0: 576a 250165i bk1: 576a 249654i bk2: 576a 248733i bk3: 576a 247982i bk4: 576a 249025i bk5: 576a 248647i bk6: 552a 250041i bk7: 552a 249876i bk8: 512a 250346i bk9: 512a 249906i bk10: 524a 250122i bk11: 524a 249416i bk12: 576a 249749i bk13: 576a 249249i bk14: 580a 250107i bk15: 580a 249538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02508
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241054 n_act=264 n_pre=248 n_req=4086 n_rd=8944 n_write=3796 bw_util=0.1002
n_activity=41030 dram_eff=0.621
bk0: 576a 250034i bk1: 576a 249831i bk2: 576a 248330i bk3: 576a 247894i bk4: 576a 248873i bk5: 576a 248801i bk6: 552a 249984i bk7: 552a 249815i bk8: 512a 250266i bk9: 512a 249948i bk10: 524a 249762i bk11: 524a 249759i bk12: 576a 249780i bk13: 576a 249309i bk14: 580a 249912i bk15: 580a 249370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.06966
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241017 n_act=267 n_pre=251 n_req=4096 n_rd=8944 n_write=3827 bw_util=0.1004
n_activity=41141 dram_eff=0.6208
bk0: 576a 250187i bk1: 576a 249974i bk2: 576a 248239i bk3: 576a 248194i bk4: 576a 248967i bk5: 576a 248788i bk6: 552a 249733i bk7: 552a 249434i bk8: 512a 250316i bk9: 512a 249806i bk10: 524a 249778i bk11: 524a 249529i bk12: 576a 249885i bk13: 576a 249314i bk14: 580a 249708i bk15: 580a 249628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02451
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=240996 n_act=275 n_pre=259 n_req=4093 n_rd=8944 n_write=3832 bw_util=0.1005
n_activity=41229 dram_eff=0.6198
bk0: 576a 250092i bk1: 576a 249590i bk2: 576a 248076i bk3: 576a 247814i bk4: 576a 248960i bk5: 576a 248699i bk6: 552a 249872i bk7: 552a 249438i bk8: 512a 250250i bk9: 512a 249792i bk10: 524a 249987i bk11: 524a 249455i bk12: 576a 249454i bk13: 576a 249136i bk14: 580a 249972i bk15: 580a 249437i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9859
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241052 n_act=271 n_pre=255 n_req=4077 n_rd=8944 n_write=3784 bw_util=0.1001
n_activity=40994 dram_eff=0.621
bk0: 576a 250282i bk1: 576a 249821i bk2: 576a 248151i bk3: 576a 248016i bk4: 576a 249043i bk5: 576a 249114i bk6: 552a 249712i bk7: 552a 249593i bk8: 512a 250195i bk9: 512a 249935i bk10: 524a 249571i bk11: 524a 249518i bk12: 576a 249608i bk13: 576a 249087i bk14: 580a 249970i bk15: 580a 249595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96396
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=254306 n_nop=241004 n_act=270 n_pre=254 n_req=4100 n_rd=8940 n_write=3838 bw_util=0.1005
n_activity=41140 dram_eff=0.6212
bk0: 576a 250075i bk1: 576a 249651i bk2: 576a 248290i bk3: 576a 247919i bk4: 576a 248959i bk5: 576a 248788i bk6: 552a 249863i bk7: 552a 249429i bk8: 512a 250234i bk9: 512a 249942i bk10: 524a 249326i bk11: 524a 249167i bk12: 576a 249721i bk13: 576a 249422i bk14: 580a 249865i bk15: 576a 249565i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5094, Miss = 1118, Miss_rate = 0.219, Pending_hits = 2169, Reservation_fails = 0
L2_cache_bank[1]: Access = 5211, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2327, Reservation_fails = 1
L2_cache_bank[2]: Access = 5049, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2156, Reservation_fails = 0
L2_cache_bank[3]: Access = 5215, Miss = 1118, Miss_rate = 0.214, Pending_hits = 2346, Reservation_fails = 0
L2_cache_bank[4]: Access = 5040, Miss = 1117, Miss_rate = 0.222, Pending_hits = 2179, Reservation_fails = 0
L2_cache_bank[5]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2316, Reservation_fails = 0
L2_cache_bank[6]: Access = 5043, Miss = 1117, Miss_rate = 0.221, Pending_hits = 2145, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2292, Reservation_fails = 0
L2_cache_bank[8]: Access = 5074, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2165, Reservation_fails = 1
L2_cache_bank[9]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2356, Reservation_fails = 0
L2_cache_bank[10]: Access = 5066, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2197, Reservation_fails = 0
L2_cache_bank[11]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2344, Reservation_fails = 0
L2_cache_bank[12]: Access = 5076, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2164, Reservation_fails = 0
L2_cache_bank[13]: Access = 5245, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2372, Reservation_fails = 0
L2_cache_bank[14]: Access = 5072, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2178, Reservation_fails = 0
L2_cache_bank[15]: Access = 5240, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2382, Reservation_fails = 0
L2_cache_bank[16]: Access = 5065, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2219, Reservation_fails = 0
L2_cache_bank[17]: Access = 5239, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2336, Reservation_fails = 0
L2_cache_bank[18]: Access = 5075, Miss = 1118, Miss_rate = 0.220, Pending_hits = 2148, Reservation_fails = 1
L2_cache_bank[19]: Access = 5242, Miss = 1118, Miss_rate = 0.213, Pending_hits = 2414, Reservation_fails = 0
L2_cache_bank[20]: Access = 5070, Miss = 1118, Miss_rate = 0.221, Pending_hits = 2219, Reservation_fails = 0
L2_cache_bank[21]: Access = 5213, Miss = 1117, Miss_rate = 0.214, Pending_hits = 2356, Reservation_fails = 0
L2_total_cache_accesses = 113236
L2_total_cache_misses = 24590
L2_total_cache_miss_rate = 0.2172
L2_total_cache_pending_hits = 49780
L2_total_cache_reservation_fails = 3
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 32000
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 37296
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 28
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6836
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8192
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 349
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 13
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 85680
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27136
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 364
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.033

icnt_total_pkts_mem_to_simt=316084
icnt_total_pkts_simt_to_mem=168020
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.1186
	minimum = 6
	maximum = 742
Network latency average = 15.8356
	minimum = 6
	maximum = 742
Slowest packet = 61074
Flit latency average = 14.6081
	minimum = 6
	maximum = 742
Slowest flit = 127290
Fragmentation average = 0.00450387
	minimum = 0
	maximum = 564
Injected packet rate average = 0.0165362
	minimum = 0.0134314 (at node 2)
	maximum = 0.0191486 (at node 41)
Accepted packet rate average = 0.0165362
	minimum = 0.0134314 (at node 2)
	maximum = 0.0191486 (at node 41)
Injected flit rate average = 0.0353477
	minimum = 0.020368 (at node 2)
	maximum = 0.0534628 (at node 41)
Accepted flit rate average= 0.0353477
	minimum = 0.0275711 (at node 32)
	maximum = 0.0437333 (at node 0)
Injected packet length average = 2.13759
Accepted packet length average = 2.13759
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1186 (1 samples)
	minimum = 6 (1 samples)
	maximum = 742 (1 samples)
Network latency average = 15.8356 (1 samples)
	minimum = 6 (1 samples)
	maximum = 742 (1 samples)
Flit latency average = 14.6081 (1 samples)
	minimum = 6 (1 samples)
	maximum = 742 (1 samples)
Fragmentation average = 0.00450387 (1 samples)
	minimum = 0 (1 samples)
	maximum = 564 (1 samples)
Injected packet rate average = 0.0165362 (1 samples)
	minimum = 0.0134314 (1 samples)
	maximum = 0.0191486 (1 samples)
Accepted packet rate average = 0.0165362 (1 samples)
	minimum = 0.0134314 (1 samples)
	maximum = 0.0191486 (1 samples)
Injected flit rate average = 0.0353477 (1 samples)
	minimum = 0.020368 (1 samples)
	maximum = 0.0534628 (1 samples)
Accepted flit rate average = 0.0353477 (1 samples)
	minimum = 0.0275711 (1 samples)
	maximum = 0.0437333 (1 samples)
Injected packet size average = 2.13759 (1 samples)
Accepted packet size average = 2.13759 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 30 sec (570 sec)
gpgpu_simulation_rate = 182035 (inst/sec)
gpgpu_simulation_rate = 630 (cycle/sec)
Ending simulation
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 4388 Tlb_hit: 1558 Tlb_miss: 2830 Tlb_hit_rate: 0.355059
Shader1: Tlb_access: 3804 Tlb_hit: 854 Tlb_miss: 2950 Tlb_hit_rate: 0.224501
Shader2: Tlb_access: 3664 Tlb_hit: 1028 Tlb_miss: 2636 Tlb_hit_rate: 0.280568
Shader3: Tlb_access: 4008 Tlb_hit: 1042 Tlb_miss: 2966 Tlb_hit_rate: 0.259980
Shader4: Tlb_access: 4136 Tlb_hit: 1082 Tlb_miss: 3054 Tlb_hit_rate: 0.261605
Shader5: Tlb_access: 4112 Tlb_hit: 1226 Tlb_miss: 2886 Tlb_hit_rate: 0.298152
Shader6: Tlb_access: 3876 Tlb_hit: 940 Tlb_miss: 2936 Tlb_hit_rate: 0.242518
Shader7: Tlb_access: 4244 Tlb_hit: 984 Tlb_miss: 3260 Tlb_hit_rate: 0.231857
Shader8: Tlb_access: 3940 Tlb_hit: 1052 Tlb_miss: 2888 Tlb_hit_rate: 0.267005
Shader9: Tlb_access: 4204 Tlb_hit: 1178 Tlb_miss: 3026 Tlb_hit_rate: 0.280209
Shader10: Tlb_access: 3700 Tlb_hit: 1078 Tlb_miss: 2622 Tlb_hit_rate: 0.291351
Shader11: Tlb_access: 4196 Tlb_hit: 824 Tlb_miss: 3372 Tlb_hit_rate: 0.196378
Shader12: Tlb_access: 4220 Tlb_hit: 1278 Tlb_miss: 2942 Tlb_hit_rate: 0.302844
Shader13: Tlb_access: 4016 Tlb_hit: 1000 Tlb_miss: 3016 Tlb_hit_rate: 0.249004
Shader14: Tlb_access: 4228 Tlb_hit: 1236 Tlb_miss: 2992 Tlb_hit_rate: 0.292337
Shader15: Tlb_access: 4036 Tlb_hit: 1114 Tlb_miss: 2922 Tlb_hit_rate: 0.276016
Shader16: Tlb_access: 4044 Tlb_hit: 1022 Tlb_miss: 3022 Tlb_hit_rate: 0.252720
Shader17: Tlb_access: 3768 Tlb_hit: 1084 Tlb_miss: 2684 Tlb_hit_rate: 0.287686
Shader18: Tlb_access: 3932 Tlb_hit: 776 Tlb_miss: 3156 Tlb_hit_rate: 0.197355
Shader19: Tlb_access: 3956 Tlb_hit: 1000 Tlb_miss: 2956 Tlb_hit_rate: 0.252781
Shader20: Tlb_access: 3888 Tlb_hit: 1182 Tlb_miss: 2706 Tlb_hit_rate: 0.304012
Shader21: Tlb_access: 3948 Tlb_hit: 910 Tlb_miss: 3038 Tlb_hit_rate: 0.230496
Shader22: Tlb_access: 4068 Tlb_hit: 1240 Tlb_miss: 2828 Tlb_hit_rate: 0.304818
Shader23: Tlb_access: 3960 Tlb_hit: 1266 Tlb_miss: 2694 Tlb_hit_rate: 0.319697
Shader24: Tlb_access: 4284 Tlb_hit: 1288 Tlb_miss: 2996 Tlb_hit_rate: 0.300654
Shader25: Tlb_access: 4216 Tlb_hit: 1412 Tlb_miss: 2804 Tlb_hit_rate: 0.334915
Shader26: Tlb_access: 3988 Tlb_hit: 1050 Tlb_miss: 2938 Tlb_hit_rate: 0.263290
Shader27: Tlb_access: 3992 Tlb_hit: 1020 Tlb_miss: 2972 Tlb_hit_rate: 0.255511
Tlb_tot_access: 112816 Tlb_tot_hit: 30724, Tlb_tot_miss: 82092, Tlb_tot_hit_rate: 0.272337
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 630 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader1: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader2: Tlb_validate: 550 Tlb_invalidate: 166 Tlb_evict: 0 Tlb_page_evict: 166
Shader3: Tlb_validate: 628 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader4: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader5: Tlb_validate: 628 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader6: Tlb_validate: 610 Tlb_invalidate: 190 Tlb_evict: 0 Tlb_page_evict: 190
Shader7: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader8: Tlb_validate: 642 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader9: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader10: Tlb_validate: 588 Tlb_invalidate: 184 Tlb_evict: 0 Tlb_page_evict: 184
Shader11: Tlb_validate: 740 Tlb_invalidate: 244 Tlb_evict: 0 Tlb_page_evict: 244
Shader12: Tlb_validate: 708 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader13: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader14: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader15: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader16: Tlb_validate: 716 Tlb_invalidate: 234 Tlb_evict: 0 Tlb_page_evict: 234
Shader17: Tlb_validate: 680 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Shader18: Tlb_validate: 620 Tlb_invalidate: 196 Tlb_evict: 0 Tlb_page_evict: 196
Shader19: Tlb_validate: 712 Tlb_invalidate: 232 Tlb_evict: 0 Tlb_page_evict: 232
Shader20: Tlb_validate: 628 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader21: Tlb_validate: 646 Tlb_invalidate: 204 Tlb_evict: 0 Tlb_page_evict: 204
Shader22: Tlb_validate: 656 Tlb_invalidate: 210 Tlb_evict: 0 Tlb_page_evict: 210
Shader23: Tlb_validate: 628 Tlb_invalidate: 198 Tlb_evict: 0 Tlb_page_evict: 198
Shader24: Tlb_validate: 666 Tlb_invalidate: 214 Tlb_evict: 0 Tlb_page_evict: 214
Shader25: Tlb_validate: 638 Tlb_invalidate: 202 Tlb_evict: 0 Tlb_page_evict: 202
Shader26: Tlb_validate: 698 Tlb_invalidate: 226 Tlb_evict: 0 Tlb_page_evict: 226
Shader27: Tlb_validate: 684 Tlb_invalidate: 220 Tlb_evict: 0 Tlb_page_evict: 220
Tlb_tot_valiate: 18526 Tlb_invalidate: 5924, Tlb_tot_evict: 0, Tlb_tot_evict page: 5924
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:2830 Page_hit: 1420 Page_miss: 1410 Page_hit_rate: 0.501767 Page_fault: 1 Page_pending: 1380
Shader1: Page_table_access:2950 Page_hit: 1326 Page_miss: 1624 Page_hit_rate: 0.449492 Page_fault: 1 Page_pending: 1614
Shader2: Page_table_access:2636 Page_hit: 1164 Page_miss: 1472 Page_hit_rate: 0.441578 Page_fault: 2 Page_pending: 1467
Shader3: Page_table_access:2966 Page_hit: 1376 Page_miss: 1590 Page_hit_rate: 0.463924 Page_fault: 0 Page_pending: 1568
Shader4: Page_table_access:3054 Page_hit: 1340 Page_miss: 1714 Page_hit_rate: 0.438769 Page_fault: 1 Page_pending: 1706
Shader5: Page_table_access:2886 Page_hit: 1260 Page_miss: 1626 Page_hit_rate: 0.436590 Page_fault: 0 Page_pending: 1622
Shader6: Page_table_access:2936 Page_hit: 1348 Page_miss: 1588 Page_hit_rate: 0.459128 Page_fault: 0 Page_pending: 1588
Shader7: Page_table_access:3260 Page_hit: 1716 Page_miss: 1544 Page_hit_rate: 0.526380 Page_fault: 0 Page_pending: 1544
Shader8: Page_table_access:2888 Page_hit: 1292 Page_miss: 1596 Page_hit_rate: 0.447368 Page_fault: 0 Page_pending: 1578
Shader9: Page_table_access:3026 Page_hit: 1540 Page_miss: 1486 Page_hit_rate: 0.508923 Page_fault: 0 Page_pending: 1486
Shader10: Page_table_access:2622 Page_hit: 1114 Page_miss: 1508 Page_hit_rate: 0.424867 Page_fault: 0 Page_pending: 1508
Shader11: Page_table_access:3372 Page_hit: 1712 Page_miss: 1660 Page_hit_rate: 0.507711 Page_fault: 0 Page_pending: 1660
Shader12: Page_table_access:2942 Page_hit: 1392 Page_miss: 1550 Page_hit_rate: 0.473148 Page_fault: 0 Page_pending: 1550
Shader13: Page_table_access:3016 Page_hit: 1318 Page_miss: 1698 Page_hit_rate: 0.437003 Page_fault: 2 Page_pending: 1694
Shader14: Page_table_access:2992 Page_hit: 1492 Page_miss: 1500 Page_hit_rate: 0.498663 Page_fault: 0 Page_pending: 1499
Shader15: Page_table_access:2922 Page_hit: 1456 Page_miss: 1466 Page_hit_rate: 0.498289 Page_fault: 0 Page_pending: 1460
Shader16: Page_table_access:3022 Page_hit: 1486 Page_miss: 1536 Page_hit_rate: 0.491727 Page_fault: 0 Page_pending: 1536
Shader17: Page_table_access:2684 Page_hit: 1198 Page_miss: 1486 Page_hit_rate: 0.446349 Page_fault: 0 Page_pending: 1477
Shader18: Page_table_access:3156 Page_hit: 1338 Page_miss: 1818 Page_hit_rate: 0.423954 Page_fault: 0 Page_pending: 1818
Shader19: Page_table_access:2956 Page_hit: 1398 Page_miss: 1558 Page_hit_rate: 0.472936 Page_fault: 1 Page_pending: 1557
Shader20: Page_table_access:2706 Page_hit: 1358 Page_miss: 1348 Page_hit_rate: 0.501848 Page_fault: 0 Page_pending: 1344
Shader21: Page_table_access:3038 Page_hit: 1296 Page_miss: 1742 Page_hit_rate: 0.426596 Page_fault: 0 Page_pending: 1742
Shader22: Page_table_access:2828 Page_hit: 1266 Page_miss: 1562 Page_hit_rate: 0.447666 Page_fault: 2 Page_pending: 1554
Shader23: Page_table_access:2694 Page_hit: 1220 Page_miss: 1474 Page_hit_rate: 0.452858 Page_fault: 0 Page_pending: 1466
Shader24: Page_table_access:2996 Page_hit: 1296 Page_miss: 1700 Page_hit_rate: 0.432577 Page_fault: 3 Page_pending: 1698
Shader25: Page_table_access:2804 Page_hit: 1264 Page_miss: 1540 Page_hit_rate: 0.450785 Page_fault: 0 Page_pending: 1540
Shader26: Page_table_access:2938 Page_hit: 1264 Page_miss: 1674 Page_hit_rate: 0.430225 Page_fault: 2 Page_pending: 1672
Shader27: Page_table_access:2972 Page_hit: 1394 Page_miss: 1578 Page_hit_rate: 0.469044 Page_fault: 0 Page_pending: 1568
Page_talbe_tot_access: 82092 Page_tot_hit: 38044, Page_tot_miss 44048, Page_tot_hit_rate: 0.463431 Page_tot_fault: 15 Page_tot_pending: 43896
Total_memory_access_page_fault: 15, Average_latency: 267556.593750
========================================Page threshing statistics==============================
Page_validate: 768 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 137
Rdma_migration_read 11
Rdma_migration_write 5
========================================PCI-e statistics==============================
Pcie_read_utilization: 6.668929
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 1.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   359106 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(92.475357)
F:   223850----T:   224103 	 St: c000b560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224103----T:   224356 	 St: c000b580 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   224356----T:   224609 	 St: c00111c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   224609----T:   224862 	 St: c000bd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   224862----T:   225115 	 St: c0011200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   225115----T:   225368 	 St: c0011000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   225368----T:   225621 	 St: c000bd80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   225621----T:   225874 	 St: c00119c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   225874----T:   226127 	 St: c0011800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   226127----T:   226380 	 St: c0011a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   226380----T:   226633 	 St: c000b500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   226633----T:   226886 	 St: c00131c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   226886----T:   227139 	 St: c000bd00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   227139----T:   227392 	 St: c0013200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   227392----T:   227645 	 St: c000b4c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   227645----T:   227898 	 St: c00139c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   227898----T:   228151 	 St: c000b500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   228151----T:   228404 	 St: c0013a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   228404----T:   228657 	 St: c000bcc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   228657----T:   228910 	 St: c0001000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   228910----T:   229163 	 St: c0011700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229163----T:   229416 	 St: c0001800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229416----T:   229669 	 St: c0011f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229669----T:   229922 	 St: c0013700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   229922----T:   230175 	 St: c0013f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230175----T:   230428 	 St: c0015700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230428----T:   230681 	 St: c0015f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230681----T:   230934 	 St: c0011200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   230934----T:   231187 	 St: c00151c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   231187----T:   231440 	 St: c020b560 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   231440----T:   231693 	 St: c020b580 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   231693----T:   231946 	 St: c020bd60 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   231946----T:   232199 	 St: c020bd80 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   232199----T:   232452 	 St: c0211000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   232452----T:   232705 	 St: c0211800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   232705----T:   232958 	 St: c02111c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   232958----T:   233211 	 St: c0211200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   233211----T:   233464 	 St: c02119c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   233464----T:   233717 	 St: c0211a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   233717----T:   233970 	 St: c020b500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   233970----T:   234223 	 St: c020bd00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   234223----T:   234476 	 St: c02131c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   234476----T:   234729 	 St: c0213200 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   234729----T:   234982 	 St: c02139c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   234982----T:   235235 	 St: c0213a00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   235235----T:   235488 	 St: c0201000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235488----T:   235741 	 St: c0201800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235741----T:   235994 	 St: c0211700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   235994----T:   236247 	 St: c0211f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236247----T:   236500 	 St: c0213700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236500----T:   236753 	 St: c0213f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   236753----T:   237006 	 St: c0215700 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   237006----T:   237259 	 St: c0215f00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   237259----T:   237945 	 St: c0000000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   237945----T:   238288 	 St: c000c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   238288----T:   238541 	 St: c0201000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   238541----T:   238794 	 St: c0201800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   238794----T:   239047 	 St: c020b500 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239047----T:   239300 	 St: c020bd00 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239300----T:   239553 	 St: c020b480 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   239553----T:   239833 	 St: c0010000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   239833----T:   240611 	 St: c0012000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   240611----T:   240864 	 St: c0211200 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   240864----T:   241550 	 St: c0200000 Sz: 49152 	 Sm: 0 	 T: memcpy_h2d(0.463201)
F:   241550----T:   241893 	 St: c020c000 Sz: 16384 	 Sm: 0 	 T: memcpy_h2d(0.231600)
F:   241893----T:   242173 	 St: c0210000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   242173----T:   242951 	 St: c0212000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   248306----T:   248566 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   248566----T:   249390 	 St: c0101000 Sz: 61440 	 Sm: 0 	 T: memcpy_h2d(0.556381)
F:   249390----T:   249670 	 St: c0110000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   249670----T:   250448 	 St: c0112000 Sz: 57344 	 Sm: 0 	 T: memcpy_h2d(0.525321)
F:   250448----T:   250701 	 St: c0021080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   250701----T:   250954 	 St: c0021000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   250954----T:   251207 	 St: c0021880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   251207----T:   251460 	 St: c0021000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   251460----T:   251713 	 St: c0021800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   251713----T:   251966 	 St: c0021800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   251966----T:   252219 	 St: c0021100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252219----T:   252472 	 St: c0021900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252472----T:   252725 	 St: c0023100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252725----T:   252978 	 St: c0023900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   252978----T:   253231 	 St: c0021140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   253231----T:   253484 	 St: c0221080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253484----T:   253737 	 St: c0221880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   253737----T:   253990 	 St: c0221000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   253990----T:   254243 	 St: c0221800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   254243----T:   254496 	 St: c0221000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254496----T:   254749 	 St: c0221800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   254749----T:   255002 	 St: c0221100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255002----T:   255255 	 St: c0221900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255255----T:   255508 	 St: c0223100 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255508----T:   255761 	 St: c0223900 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   255761----T:   256041 	 St: c0020000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   256041----T:   257563 	 St: c0022000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(1.027684)
F:   257563----T:   257816 	 St: c0221080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   257816----T:   258096 	 St: c0220000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   258096----T:   259618 	 St: c0222000 Sz: 122880 	 Sm: 0 	 T: memcpy_h2d(1.027684)
F:   264662----T:   264922 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   264922----T:   266491 	 St: c0121000 Sz: 126976 	 Sm: 0 	 T: memcpy_h2d(1.059419)
F:   267284----T:   267537 	 St: c0041080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   267537----T:   267790 	 St: c0041880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   267790----T:   268043 	 St: c0040080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268043----T:   268296 	 St: c0040880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268296----T:   268549 	 St: c0041080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268549----T:   268802 	 St: c0041880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   268802----T:   269055 	 St: c0041140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   269055----T:   269308 	 St: c0041180 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   269308----T:   269561 	 St: c0041940 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   269561----T:   269814 	 St: c0041980 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   269814----T:   270067 	 St: c0042080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   270067----T:   270320 	 St: c0042880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   270320----T:   270573 	 St: c00413e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   270573----T:   270826 	 St: c02414c0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   270826----T:   271079 	 St: c0241500 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   271079----T:   271332 	 St: c0241cc0 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   271332----T:   271585 	 St: c0241d00 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   271585----T:   271838 	 St: c0241080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   271838----T:   272091 	 St: c0241880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272091----T:   272344 	 St: c0240080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272344----T:   272597 	 St: c0240880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272597----T:   272850 	 St: c0241080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   272850----T:   273103 	 St: c0241880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   273103----T:   273356 	 St: c0241140 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   273356----T:   273636 	 St: c0040000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   273636----T:   276661 	 St: c0042000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   276661----T:   276941 	 St: c0240000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   276941----T:   279966 	 St: c0242000 Sz: 253952 	 Sm: 0 	 T: memcpy_h2d(2.042539)
F:   284802----T:   285062 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   285062----T:   288134 	 St: c0141000 Sz: 258048 	 Sm: 0 	 T: memcpy_h2d(2.074274)
F:   296886----T:   297139 	 St: c0081080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   297139----T:   297392 	 St: c0081880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   297392----T:   297645 	 St: c0083080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   297645----T:   297898 	 St: c0083880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   297898----T:   298151 	 St: c0081000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   298151----T:   298404 	 St: c0081800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   298404----T:   298657 	 St: c0083000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   298657----T:   298910 	 St: c0083800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   298910----T:   299163 	 St: c0080000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   299163----T:   299416 	 St: c0080800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   299416----T:   299669 	 St: c00812e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   299669----T:   299922 	 St: c0081300 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   299922----T:   300175 	 St: c0081ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   300175----T:   300428 	 St: c0081b00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   300428----T:   300681 	 St: c0081080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   300681----T:   300934 	 St: c0281080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   300934----T:   301187 	 St: c0281880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   301187----T:   301440 	 St: c0283080 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   301440----T:   301693 	 St: c0283880 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   301693----T:   301946 	 St: c0281000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   301946----T:   302199 	 St: c0281800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   302199----T:   302452 	 St: c0283000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   302452----T:   302705 	 St: c0283800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   302705----T:   302958 	 St: c0280000 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   302958----T:   303211 	 St: c0280800 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   303211----T:   303464 	 St: c02812e0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   303464----T:   303717 	 St: c0281300 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   303717----T:   303970 	 St: c0281ae0 Sz: 32 	 Sm: 0 	 T: rdma(0.170831)
F:   303970----T:   304223 	 St: c0281b00 Sz: 64 	 Sm: 0 	 T: rdma(0.170831)
F:   304223----T:   304503 	 St: c0080000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   304503----T:   310539 	 St: c0082000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(4.075624)
F:   310539----T:   310792 	 St: c0280000 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   310792----T:   311045 	 St: c0281280 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   311045----T:   311298 	 St: c0280800 Sz: 128 	 Sm: 0 	 T: rdma(0.170831)
F:   311298----T:   311578 	 St: c0280000 Sz: 8192 	 Sm: 0 	 T: memcpy_h2d(0.189061)
F:   311578----T:   317614 	 St: c0282000 Sz: 516096 	 Sm: 0 	 T: memcpy_h2d(4.075624)
F:   322573----T:   322833 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(0.175557)
F:   322833----T:   328916 	 St: c0181000 Sz: 520192 	 Sm: 0 	 T: memcpy_h2d(4.107360)
F:   359106----T:   359366 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   359106----T:   359930 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   360190----T:   360450 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   360190----T:   361014 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(0.556381)
F:   361274----T:   361534 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   361274----T:   362843 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(1.059419)
F:   363103----T:   363363 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   363103----T:   366175 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(2.074274)
F:   366435----T:   366695 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(0.175557)
F:   366435----T:   372518 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(4.107360)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 136956(cycle), 92.475357(us)
Tot_kernel_exec_time_and_fault_time: 1136631(cycle), 767.475342(us)
Tot_memcpy_h2d_time: 40666(cycle), 27.458473(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 40666(cycle), 27.458473(us)
Tot_devicesync_time: 13672(cycle), 9.231600(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 34661(cycle), 23.403782(us)
Tot_memcpy_d2h_sync_wb_time: 13672(cycle), 9.231600(us)
GPGPU-Sim: *** exit detected ***
