###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 18:09:13 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.237
  Slack Time                    0.247
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[6] v |                            | 0.032 |       |   0.147 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.002 |   0.149 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd4_4i_8b      | 0.035 | 0.027 |   0.176 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.035 | 0.000 |   0.176 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.086 | 0.054 |   0.230 |   -0.017 | 
     | sb_wide                          | out_0_1[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.237 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.087 | 0.007 |   0.237 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.239
  Slack Time                    0.249
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[12] v |                            | 0.032 |       |   0.147 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.033 | 0.003 |   0.150 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_4 v -> ZN_4 ^     | nem_ohmux_invd4_4i_8b      | 0.030 | 0.027 |   0.177 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.177 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd4_2i_8b      | 0.085 | 0.055 |   0.232 |   -0.017 | 
     | sb_wide                           | out_0_1[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.239 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.087 | 0.007 |   0.239 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.240
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[9] v |                            | 0.033 |       |   0.148 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.034 | 0.002 |   0.150 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.028 |   0.178 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.178 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.084 | 0.055 |   0.234 |   -0.017 | 
     | sb_wide                           | out_0_1[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.240 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.086 | 0.007 |   0.240 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.241
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[4] v |                            | 0.032 |       |   0.147 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.003 |   0.150 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.035 | 0.028 |   0.178 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.035 | 0.000 |   0.178 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.087 | 0.056 |   0.233 |   -0.017 | 
     | sb_wide                          | out_0_1[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.241 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.088 | 0.007 |   0.241 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.241
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[1] v |                            | 0.032 |       |   0.147 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.002 |   0.149 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.034 | 0.029 |   0.178 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.034 | 0.000 |   0.179 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.087 | 0.054 |   0.233 |   -0.018 | 
     | sb_wide                          | out_0_1[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.241 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.088 | 0.008 |   0.241 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[12] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[12]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.241
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[12] v |                            | 0.044 |       |   0.150 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.047 | 0.003 |   0.153 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_4 v -> ZN_4 ^     | nem_ohmux_invd4_4i_8b      | 0.031 | 0.032 |   0.185 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.185 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_4 ^ -> ZN_4 v     | nem_ohmux_invd4_2i_8b      | 0.072 | 0.054 |   0.239 |   -0.012 | 
     | sb_wide                           | out_3_0[12] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.241 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.072 | 0.002 |   0.241 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.241
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[1] v |                            | 0.029 |       |   0.146 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.029 | 0.003 |   0.149 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.027 |   0.176 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.176 |   -0.075 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.096 | 0.059 |   0.235 |   -0.016 | 
     | sb_wide                          | out_2_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.241 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.097 | 0.006 |   0.241 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.241
  Slack Time                    0.251
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[13] v |                            | 0.033 |       |   0.148 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.034 | 0.002 |   0.150 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd4_4i_8b      | 0.031 | 0.028 |   0.178 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.178 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd4_2i_8b      | 0.085 | 0.056 |   0.234 |   -0.017 | 
     | sb_wide                           | out_0_1[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.241 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.087 | 0.007 |   0.241 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.242
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[7] v |                            | 0.038 |       |   0.151 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.038 | 0.004 |   0.155 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.029 |   0.184 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.184 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.077 | 0.054 |   0.237 |   -0.014 | 
     | sb_wide                          | out_3_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.242 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.077 | 0.004 |   0.242 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.242
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[8] v |                            | 0.034 |       |   0.148 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.036 | 0.004 |   0.152 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.030 |   0.181 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.181 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.088 | 0.051 |   0.232 |   -0.019 | 
     | sb_wide                           | out_0_1[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.242 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.090 | 0.009 |   0.242 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.242
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[6] v |                            | 0.039 |       |   0.150 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.040 | 0.005 |   0.155 |   -0.097 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.030 |   0.185 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.185 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.076 | 0.054 |   0.239 |   -0.013 | 
     | sb_wide                          | out_3_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.242 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.076 | 0.003 |   0.242 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.242
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[11] v |                            | 0.033 |       |   0.147 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.034 | 0.004 |   0.151 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_3 v -> ZN_3 ^     | nem_ohmux_invd4_4i_8b      | 0.030 | 0.028 |   0.179 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.179 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd4_2i_8b      | 0.086 | 0.055 |   0.235 |   -0.018 | 
     | sb_wide                           | out_0_1[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.242 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.087 | 0.008 |   0.242 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.242
  Slack Time                    0.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[15] v |                            | 0.032 |       |   0.147 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.033 | 0.004 |   0.151 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_7 v -> ZN_7 ^     | nem_ohmux_invd4_4i_8b      | 0.030 | 0.029 |   0.180 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.180 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd4_2i_8b      | 0.085 | 0.055 |   0.235 |   -0.017 | 
     | sb_wide                           | out_0_1[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.242 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.086 | 0.007 |   0.242 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[2] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[2]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.243
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[2] v |                            | 0.039 |       |   0.151 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.040 | 0.003 |   0.154 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_2 v -> ZN_2 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.030 |   0.185 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.185 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_2 ^ -> ZN_2 v    | nem_ohmux_invd4_2i_8b      | 0.078 | 0.054 |   0.239 |   -0.014 | 
     | sb_wide                          | out_3_0[2] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.243 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.078 | 0.004 |   0.243 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.243
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[14] v |                            | 0.033 |       |   0.147 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.034 | 0.003 |   0.150 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.029 |   0.179 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.179 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd4_2i_8b      | 0.086 | 0.055 |   0.235 |   -0.018 | 
     | sb_wide                           | out_0_1[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.243 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.087 | 0.008 |   0.243 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.243
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[3] v |                            | 0.041 |       |   0.149 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.044 | 0.003 |   0.152 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.033 |   0.185 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.185 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.077 | 0.054 |   0.240 |   -0.014 | 
     | sb_wide                          | out_3_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.243 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.077 | 0.004 |   0.243 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.243
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[1] v |                            | 0.039 |       |   0.151 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.040 | 0.003 |   0.155 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.030 |   0.185 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.185 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.078 | 0.054 |   0.239 |   -0.014 | 
     | sb_wide                          | out_3_0[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.243 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.079 | 0.004 |   0.243 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[15] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[15]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.243
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[15] v |                            | 0.045 |       |   0.151 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.047 | 0.004 |   0.154 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_7 v -> ZN_7 ^     | nem_ohmux_invd4_4i_8b      | 0.031 | 0.032 |   0.186 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.186 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_7 ^ -> ZN_7 v     | nem_ohmux_invd4_2i_8b      | 0.072 | 0.054 |   0.241 |   -0.013 | 
     | sb_wide                           | out_3_0[15] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.243 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.072 | 0.003 |   0.243 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.243
  Slack Time                    0.253
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[0] v |                            | 0.032 |       |   0.147 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.033 | 0.003 |   0.150 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.038 | 0.030 |   0.179 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.038 | 0.001 |   0.180 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.089 | 0.054 |   0.235 |   -0.019 | 
     | sb_wide                          | out_0_1[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.243 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.091 | 0.009 |   0.243 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.244
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[3] v |                            | 0.033 |       |   0.148 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.033 | 0.002 |   0.150 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.036 | 0.029 |   0.179 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.036 | 0.001 |   0.180 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.087 | 0.056 |   0.236 |   -0.017 | 
     | sb_wide                          | out_0_1[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.244 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.088 | 0.007 |   0.244 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[9] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[9]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.244
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[9] v |                            | 0.042 |       |   0.150 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.044 | 0.005 |   0.154 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.033 |   0.187 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.187 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.075 | 0.053 |   0.241 |   -0.013 | 
     | sb_wide                           | out_3_0[9] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.244 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.076 | 0.003 |   0.244 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.244
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[0] v |                            | 0.034 |       |   0.148 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.035 | 0.003 |   0.151 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.031 |   0.181 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.181 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.085 | 0.056 |   0.237 |   -0.017 | 
     | sb_wide                          | out_3_4[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.244 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.086 | 0.007 |   0.244 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.244
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[13] v |                            | 0.041 |       |   0.149 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.043 | 0.006 |   0.155 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_5 v -> ZN_5 ^     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.032 |   0.187 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.187 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd4_2i_8b      | 0.072 | 0.054 |   0.242 |   -0.012 | 
     | sb_wide                           | out_3_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.244 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.072 | 0.002 |   0.244 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.244
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T1[10] v |                            | 0.034 |       |   0.148 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.034 | 0.004 |   0.152 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_1_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.029 |   0.181 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.181 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_1_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.085 | 0.056 |   0.237 |   -0.017 | 
     | sb_wide                           | out_0_1[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.244 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.086 | 0.007 |   0.244 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.244
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[14] v |                            | 0.043 |       |   0.150 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.045 | 0.005 |   0.155 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_6 v -> ZN_6 ^     | nem_ohmux_invd4_4i_8b      | 0.031 | 0.032 |   0.188 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.188 |   -0.066 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd4_2i_8b      | 0.072 | 0.054 |   0.242 |   -0.012 | 
     | sb_wide                           | out_3_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.244 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.072 | 0.002 |   0.244 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.244
  Slack Time                    0.254
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.026
     = Beginpoint Arrival Time            0.153
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S2_T0[5] v |                            | 0.041 |       |   0.153 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.042 | 0.003 |   0.157 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.030 |   0.187 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.187 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.076 | 0.054 |   0.241 |   -0.013 | 
     | sb_wide                          | out_3_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.244 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.076 | 0.003 |   0.244 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[11] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[11]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.244
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[11] v |                            | 0.042 |       |   0.150 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.045 | 0.006 |   0.156 |   -0.098 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_3 v -> ZN_3 ^     | nem_ohmux_invd4_4i_8b      | 0.031 | 0.031 |   0.188 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.188 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_3 ^ -> ZN_3 v     | nem_ohmux_invd4_2i_8b      | 0.072 | 0.054 |   0.242 |   -0.013 | 
     | sb_wide                           | out_3_0[11] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.244 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.072 | 0.003 |   0.244 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.245
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[7] v |                            | 0.028 |       |   0.146 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.029 | 0.002 |   0.148 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.028 |   0.176 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.176 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.095 | 0.063 |   0.239 |   -0.016 | 
     | sb_wide                          | out_2_0[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.245 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.096 | 0.006 |   0.245 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.245
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[6] v |                            | 0.035 |       |   0.148 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.036 | 0.005 |   0.153 |   -0.102 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_6 v -> ZN_6 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.031 |   0.184 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.184 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.085 | 0.054 |   0.238 |   -0.017 | 
     | sb_wide                          | out_3_4[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.245 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.086 | 0.007 |   0.245 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.245
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[5] v |                            | 0.029 |       |   0.146 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.030 | 0.003 |   0.149 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.027 |   0.176 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.176 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.096 | 0.062 |   0.238 |   -0.017 | 
     | sb_wide                          | out_2_0[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.245 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.097 | 0.007 |   0.245 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[8] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[8]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.245
  Slack Time                    0.255
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                     |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S0_T0[8] v |                            | 0.043 |       |   0.150 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                     | nem_ohmux_invd4_4i_8b      | 0.045 | 0.004 |   0.154 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.033 |   0.187 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.187 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.073 | 0.055 |   0.243 |   -0.013 | 
     | sb_wide                           | out_3_0[8] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.245 |   -0.010 | 
     |                                   |                     | pe_tile_new_unq1           | 0.073 | 0.003 |   0.245 |   -0.010 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.246
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[4] v |                            | 0.041 |       |   0.149 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.044 | 0.006 |   0.155 |   -0.100 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.033 |   0.188 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.188 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.076 | 0.054 |   0.242 |   -0.013 | 
     | sb_wide                          | out_3_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.246 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.076 | 0.003 |   0.246 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[13] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[13]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.246
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T0[13] v |                            | 0.032 |       |   0.148 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.033 | 0.003 |   0.151 |   -0.105 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_5 v -> ZN_5 ^     | nem_ohmux_invd4_4i_8b      | 0.039 | 0.033 |   0.183 |   -0.072 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.039 | 0.001 |   0.184 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_5 ^ -> ZN_5 v     | nem_ohmux_invd4_2i_8b      | 0.087 | 0.053 |   0.237 |   -0.018 | 
     | sb_wide                           | out_0_0[13] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.246 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.089 | 0.008 |   0.246 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.246
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.018
     = Beginpoint Arrival Time            0.145
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[0] v |                            | 0.028 |       |   0.145 |   -0.111 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.029 | 0.003 |   0.148 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.028 |   0.176 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.176 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.097 | 0.064 |   0.240 |   -0.016 | 
     | sb_wide                          | out_2_0[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.246 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.098 | 0.006 |   0.246 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[7] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[7]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.246
  Slack Time                    0.256
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[7] v |                            | 0.032 |       |   0.146 |   -0.110 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.003 |   0.149 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_7 v -> ZN_7 ^    | nem_ohmux_invd4_4i_8b      | 0.036 | 0.030 |   0.180 |   -0.077 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.036 | 0.000 |   0.180 |   -0.076 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_7 ^ -> ZN_7 v    | nem_ohmux_invd4_2i_8b      | 0.088 | 0.058 |   0.238 |   -0.018 | 
     | sb_wide                          | out_0_1[7] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.246 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.089 | 0.008 |   0.246 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[10] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S2_T0[10]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.247
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.029
     = Beginpoint Arrival Time            0.156
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S2_T0[10] v |                            | 0.044 |       |   0.156 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.045 | 0.002 |   0.158 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_3_0_8_15 | I2_2 v -> ZN_2 ^     | nem_ohmux_invd4_4i_8b      | 0.031 | 0.031 |   0.189 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.189 |   -0.067 | 
     | sb_wide/sb_unq1_mux_gate_3_0_8_15 | I0_2 ^ -> ZN_2 v     | nem_ohmux_invd4_2i_8b      | 0.073 | 0.055 |   0.244 |   -0.013 | 
     | sb_wide                           | out_3_0[10] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.247 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.073 | 0.003 |   0.247 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.247
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[5] v |                            | 0.035 |       |   0.148 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.037 | 0.005 |   0.153 |   -0.104 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_5 v -> ZN_5 ^    | nem_ohmux_invd4_4i_8b      | 0.035 | 0.033 |   0.186 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.035 | 0.001 |   0.187 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.086 | 0.053 |   0.240 |   -0.017 | 
     | sb_wide                          | out_3_4[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.247 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.088 | 0.007 |   0.247 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T0[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T0[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.247
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.023
     = Beginpoint Arrival Time            0.150
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T0[0] v |                            | 0.043 |       |   0.150 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.045 | 0.006 |   0.156 |   -0.101 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.033 |   0.188 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.188 |   -0.068 | 
     | sb_wide/sb_unq1_mux_gate_3_0_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.078 | 0.054 |   0.243 |   -0.014 | 
     | sb_wide                          | out_3_0[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.247 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.078 | 0.004 |   0.247 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.247
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[3] v |                            | 0.031 |       |   0.147 |   -0.110 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.003 |   0.150 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.029 |   0.178 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.178 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.095 | 0.063 |   0.241 |   -0.016 | 
     | sb_wide                          | out_2_0[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.247 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.096 | 0.006 |   0.247 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.247
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.024
     = Beginpoint Arrival Time            0.151
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[0] v |                            | 0.042 |       |   0.151 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.044 | 0.007 |   0.158 |   -0.099 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.038 | 0.030 |   0.188 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.038 | 0.000 |   0.188 |   -0.070 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.077 | 0.056 |   0.244 |   -0.013 | 
     | sb_wide                          | out_0_3[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.247 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.077 | 0.003 |   0.247 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[1] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[1]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.247
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[1] v |                            | 0.033 |       |   0.147 |   -0.110 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.034 | 0.004 |   0.152 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_1 v -> ZN_1 ^    | nem_ohmux_invd4_4i_8b      | 0.036 | 0.032 |   0.183 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.036 | 0.000 |   0.184 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_1 ^ -> ZN_1 v    | nem_ohmux_invd4_2i_8b      | 0.087 | 0.056 |   0.240 |   -0.018 | 
     | sb_wide                          | out_3_4[1] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.247 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.088 | 0.008 |   0.247 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T1[5] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T1[5]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.247
  Slack Time                    0.257
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T1[5] v |                            | 0.031 |       |   0.147 |   -0.111 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.032 | 0.003 |   0.150 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7 | I2_5 v -> ZN_5 ^    | nem_ohmux_invd4_4i_8b      | 0.037 | 0.033 |   0.183 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.037 | 0.000 |   0.183 |   -0.074 | 
     | sb_wide/sb_unq1_mux_gate_0_1_0_7 | I0_5 ^ -> ZN_5 v    | nem_ohmux_invd4_2i_8b      | 0.087 | 0.056 |   0.240 |   -0.018 | 
     | sb_wide                          | out_0_1[5] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.247 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.088 | 0.008 |   0.247 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S3_T4[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T4[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.248
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.021
     = Beginpoint Arrival Time            0.148
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T4[3] v |                            | 0.035 |       |   0.148 |   -0.110 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.036 | 0.004 |   0.152 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_3_4_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.034 | 0.033 |   0.185 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.034 | 0.000 |   0.185 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_3_4_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.086 | 0.055 |   0.240 |   -0.018 | 
     | sb_wide                          | out_3_4[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.248 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.088 | 0.008 |   0.248 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[14] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[14]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.248
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.022
     = Beginpoint Arrival Time            0.149
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |         Arc          |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                   |                      |                            |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------------+----------------------------+-------+-------+---------+----------| 
     |                                   | in_BUS16_S3_T0[14] v |                            | 0.035 |       |   0.149 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 |                      | nem_ohmux_invd4_4i_8b      | 0.036 | 0.003 |   0.152 |   -0.106 | 
     | sb_wide/sb_unq1_side_sel_0_0_8_15 | I2_6 v -> ZN_6 ^     | nem_ohmux_invd4_4i_8b      | 0.039 | 0.032 |   0.184 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 |                      | nem_ohmux_invd4_2i_8b      | 0.039 | 0.000 |   0.185 |   -0.073 | 
     | sb_wide/sb_unq1_mux_gate_0_0_8_15 | I0_6 ^ -> ZN_6 v     | nem_ohmux_invd4_2i_8b      | 0.086 | 0.056 |   0.241 |   -0.017 | 
     | sb_wide                           | out_0_0[14] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.248 |   -0.010 | 
     |                                   |                      | pe_tile_new_unq1           | 0.088 | 0.007 |   0.248 |   -0.010 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.248
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[4] v |                            | 0.029 |       |   0.146 |   -0.112 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.030 | 0.003 |   0.149 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.032 | 0.028 |   0.177 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.032 | 0.000 |   0.177 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.097 | 0.064 |   0.241 |   -0.017 | 
     | sb_wide                          | out_2_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.248 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.097 | 0.007 |   0.248 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T0[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.248
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[4] v |                            | 0.029 |       |   0.146 |   -0.112 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.030 | 0.003 |   0.148 |   -0.110 | 
     | sb_wide/sb_unq1_side_sel_0_0_0_7 | I2_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.041 | 0.030 |   0.179 |   -0.080 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.041 | 0.001 |   0.180 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_0_0_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.093 | 0.058 |   0.238 |   -0.020 | 
     | sb_wide                          | out_0_0[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.248 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.095 | 0.010 |   0.248 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[4] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[4]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.248
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T3[4] v |                            | 0.034 |       |   0.147 |   -0.111 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.035 | 0.003 |   0.151 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 | I0_4 v -> ZN_4 ^    | nem_ohmux_invd4_4i_8b      | 0.030 | 0.030 |   0.180 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.030 | 0.000 |   0.180 |   -0.078 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 | I0_4 ^ -> ZN_4 v    | nem_ohmux_invd4_2i_8b      | 0.094 | 0.059 |   0.239 |   -0.019 | 
     | sb_wide                          | out_1_3[4] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.248 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.096 | 0.009 |   0.248 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S2_T0[6] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S3_T0[6]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.248
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.019
     = Beginpoint Arrival Time            0.146
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S3_T0[6] v |                            | 0.029 |       |   0.146 |   -0.113 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.030 | 0.003 |   0.149 |   -0.109 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7 | I2_6 v -> ZN_6 ^    | nem_ohmux_invd4_4i_8b      | 0.033 | 0.029 |   0.178 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.033 | 0.000 |   0.178 |   -0.081 | 
     | sb_wide/sb_unq1_mux_gate_2_0_0_7 | I0_6 ^ -> ZN_6 v    | nem_ohmux_invd4_2i_8b      | 0.096 | 0.064 |   0.242 |   -0.017 | 
     | sb_wide                          | out_2_0[6] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.248 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.097 | 0.007 |   0.248 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S1_T3[0] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S0_T3[0]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.248
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.020
     = Beginpoint Arrival Time            0.147
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S0_T3[0] v |                            | 0.033 |       |   0.147 |   -0.111 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.034 | 0.003 |   0.150 |   -0.108 | 
     | sb_wide/sb_unq1_side_sel_1_3_0_7 | I0_0 v -> ZN_0 ^    | nem_ohmux_invd4_4i_8b      | 0.031 | 0.029 |   0.179 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.031 | 0.000 |   0.179 |   -0.079 | 
     | sb_wide/sb_unq1_mux_gate_1_3_0_7 | I0_0 ^ -> ZN_0 v    | nem_ohmux_invd4_2i_8b      | 0.096 | 0.059 |   0.238 |   -0.020 | 
     | sb_wide                          | out_1_3[0] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.248 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.098 | 0.010 |   0.248 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   out_BUS16_S0_T3[3] (v) checked with  leading edge of 'ideal_clock'
Beginpoint: in_BUS16_S1_T3[3]  (v) triggered by  leading edge of 'ideal_clock'
Path Groups: {In2Out}
Analysis View: analysis_default
Other End Arrival Time          0.000
- External Delay                0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                -0.010
  Arrival Time                  0.248
  Slack Time                    0.258
     Clock Rise Edge                      0.000
     + Input Delay                        0.127
     + Drive Adjustment                   0.025
     = Beginpoint Arrival Time            0.152
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance             |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                  |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                                  | in_BUS16_S1_T3[3] v |                            | 0.042 |       |   0.152 |   -0.107 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 |                     | nem_ohmux_invd4_4i_8b      | 0.043 | 0.004 |   0.156 |   -0.103 | 
     | sb_wide/sb_unq1_side_sel_0_3_0_7 | I0_3 v -> ZN_3 ^    | nem_ohmux_invd4_4i_8b      | 0.038 | 0.032 |   0.188 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 |                     | nem_ohmux_invd4_2i_8b      | 0.038 | 0.000 |   0.188 |   -0.071 | 
     | sb_wide/sb_unq1_mux_gate_0_3_0_7 | I0_3 ^ -> ZN_3 v    | nem_ohmux_invd4_2i_8b      | 0.075 | 0.058 |   0.246 |   -0.013 | 
     | sb_wide                          | out_0_3[3] v        | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.248 |   -0.010 | 
     |                                  |                     | pe_tile_new_unq1           | 0.075 | 0.003 |   0.248 |   -0.010 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 

