0.4
2016.2
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.sim/sim_1/behav/glbl.v,1464879896,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/alu_128bit.sv,1477890292,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/alu_1bit.sv,1477890215,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/arith.sv,1477890011,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/asel1.sv,1477890011,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/asel2.sv,1477890577,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/carrygen.sv,1477889314,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/flaggen.sv,1477890012,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/fulladder.sv,1477890011,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/log.sv,1477890011,verilog,,,,,,,,,,,
C:/Users/marissa/Documents/GitHub/Turing_Test_Midterm_Project_EECS_31L/project_1/project_1.srcs/sources_1/new/mux2to1.sv,1477890011,verilog,,,,,,,,,,,
