def	,	V_122
vram_end	,	V_16
PDE2_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_101
upper_32_bits	,	F_11
INVALIDATE_ALL_L1_TLBS	,	V_47
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_88
mmhub_v1_0_wait_for_idle	,	F_23
vram_start	,	V_14
state	,	V_154
num_level	,	V_83
amdgpu_sriov_vf	,	F_7
mmMC_VM_AGP_TOP	,	V_25
mmVM_CONTEXT1_CNTL	,	V_81
asic_type	,	V_155
mmMC_VM_MX_L1_TLB_CNTL	,	V_27
IDENTITY_MODE_FRAGMENT_SIZE	,	V_44
ENABLE_L2_FRAGMENT_PROCESSING	,	V_40
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_84
AMD_CG_STATE_GATE	,	V_157
adev	,	V_2
ATC_L2_MISC_CG__ENABLE_MASK	,	V_133
VM_CONTEXT0_CNTL	,	V_72
DAGB0_CNTL_MISC2__DISABLE_WRRET_CG_MASK	,	V_135
mmhub_v1_0_is_idle	,	F_22
cg_flags	,	V_131
RREG32	,	F_2
mmMC_VM_AGP_BOT	,	V_26
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_86
mmhub_v1_0_sw_init	,	F_16
PAGE_TABLE_DEPTH	,	V_74
amd_powergating_state	,	V_159
mmhub_v1_0_late_init	,	F_15
data2	,	V_127
data1	,	V_125
i	,	V_10
mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_LO32	,	V_79
mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET_HI32	,	V_80
uint32_t	,	T_4
CONTEXT1_IDENTITY_ACCESS_MODE	,	V_43
MTYPE_UC	,	V_35
mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_15
vmhub	,	V_107
DAGB0_CNTL_MISC2__DISABLE_WRREQ_CG_MASK	,	V_134
mmVM_L2_PROTECTION_FAULT_STATUS	,	V_117
ATHUB	,	V_146
CHIP_VEGA10	,	V_156
PDE1_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_100
TRANSLATE_FURTHER_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_102
DAGB0_CNTL_MISC2__DISABLE_RDREQ_CG_MASK	,	V_136
PDE_FAULT_CLASSIFICATION	,	V_42
DAGB0_CNTL_MISC2__DISABLE_TLBWR_CG_MASK	,	V_138
DAGB1_CNTL_MISC2__DISABLE_WRREQ_CG_MASK	,	V_140
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_HI32	,	V_97
VM_L2_PROTECTION_FAULT_CNTL	,	V_99
mmhub_v1_0_early_init	,	F_14
MC_VM_MX_L1_TLB_CNTL	,	V_28
amdgpu_vmhub	,	V_105
athub_update_medium_grain_light_sleep	,	F_28
vram_base_offset	,	V_20
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_89
INVALIDATE_L2_CACHE	,	V_48
mmVM_L2_PROTECTION_FAULT_CNTL2	,	V_68
mmhub_v1_0_gart_disable	,	F_12
gart	,	V_61
mmMC_VM_AGP_BASE	,	V_24
mmhub_v1_0_resume	,	F_21
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR_LO32	,	V_95
athub_update_medium_grain_clock_gating	,	F_26
ACTIVE_PAGE_MIGRATION_PTE_READ_RETRY	,	V_70
AMD_CG_SUPPORT_MC_MGCG	,	V_132
WREG32	,	F_6
BUG_ON	,	F_9
ENABLE_CONTEXT	,	V_73
gpu_addr	,	V_18
DAGB1_CNTL_MISC2__DISABLE_RDRET_CG_MASK	,	V_143
mmhub_v1_0_set_clockgating_state	,	F_29
VM_L2_CNTL2	,	V_46
DAGB1_CNTL_MISC2__DISABLE_WRRET_CG_MASK	,	V_141
block_size	,	V_92
SOC15_REG_OFFSET	,	F_3
EXECUTE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_90
vm_context0_cntl	,	V_115
gtt_end	,	V_59
def1	,	V_124
def2	,	V_126
mmDAGB1_CNTL_MISC2	,	V_130
vm_inv_eng0_req	,	V_111
DAGB1_CNTL_MISC2__DISABLE_TLBRD_CG_MASK	,	V_145
VM_L2_CNTL4	,	V_52
NACK_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_103
mmhub_v1_0_set_powergating_state	,	F_31
hub	,	V_106
mmhub_v1_0_get_fb_location	,	F_1
base	,	V_3
dummy_page	,	V_66
VM_L2_CNTL	,	V_38
DAGB1_CNTL_MISC2__DISABLE_RDREQ_CG_MASK	,	V_142
uint64_t	,	T_3
DAGB0_CNTL_MISC2__DISABLE_TLBRD_CG_MASK	,	V_139
VMC_TAP_PDE_REQUEST_PHYSICAL	,	V_53
mmMC_VM_FB_LOCATION_TOP	,	V_23
ECO_BITS	,	V_33
mmVM_INVALIDATE_ENG0_ADDR_RANGE_HI32	,	V_120
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_LO32	,	V_77
tmp	,	V_7
enable	,	V_121
mmhub_v1_0_hw_fini	,	F_19
vm_inv_eng0_ack	,	V_113
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR_HI32	,	V_78
ENABLE_L2_CACHE	,	V_39
mmhub_v1_0_set_fault_enable_default	,	F_13
ctx0_ptb_addr_lo32	,	V_109
mmhub_v1_0_sw_fini	,	F_17
handle	,	V_104
mmhub_v1_0_gart_enable	,	F_4
mmhub_v1_0_get_clockgating_state	,	F_30
ctx0_ptb_addr_hi32	,	V_110
mmMC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_12
mmVM_INVALIDATE_ENG0_ADDR_RANGE_LO32	,	V_119
__func__	,	V_11
PAGE_TABLE_BLOCK_SIZE	,	V_91
mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_HI32	,	V_67
vm_l2_pro_fault_cntl	,	V_118
DRM_INFO	,	F_5
mmVM_L2_CNTL4	,	V_51
mmVM_L2_CNTL3	,	V_50
mmVM_L2_CNTL2	,	V_45
mmVM_INVALIDATE_ENG0_ACK	,	V_114
mmVM_L2_PROTECTION_FAULT_DEFAULT_ADDR_LO32	,	V_65
flags	,	V_158
"%s -- in\n"	,	L_1
ATHUB_MISC_CNTL__CG_ENABLE_MASK	,	V_148
MMHUB	,	V_4
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LO32	,	V_63
ENABLE_ADVANCED_DRIVER_MODEL	,	V_31
VM_L2_PROTECTION_FAULT_CNTL2	,	V_69
L2_PDE0_CACHE_TAG_GENERATION_MODE	,	V_41
amd_clockgating_state	,	V_153
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR_HI32	,	V_64
ENABLE_L1_TLB	,	V_29
MTYPE	,	V_34
ATC_EN	,	V_36
vm_manager	,	V_19
mmVM_CONTEXT0_CNTL	,	V_71
ATC_L2_MISC_CG__MEM_LS_ENABLE_MASK	,	V_150
SYSTEM_APERTURE_UNMAPPED_ACCESS	,	V_32
mmhub_v1_0_suspend	,	F_20
mmVM_L2_PROTECTION_FAULT_CNTL	,	V_98
mmhub_v1_0_soft_reset	,	F_24
AMDGPU_MMHUB	,	V_108
data	,	V_123
max_pfn	,	V_96
table_addr	,	V_62
lower_32_bits	,	F_10
u32	,	T_2
mc	,	V_13
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_HI32	,	V_76
mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB	,	V_21
mmhub_v1_0_update_medium_grain_clock_gating	,	F_25
DAGB1_CNTL_MISC2__DISABLE_TLBWR_CG_MASK	,	V_144
REG_SET_FIELD	,	F_8
mmVM_L2_CNTL	,	V_37
mmATHUB_MISC_CNTL	,	V_147
vram_scratch	,	V_17
DAGB0_CNTL_MISC2__DISABLE_RDRET_CG_MASK	,	V_137
mmhub_v1_0_update_medium_grain_light_sleep	,	F_27
mmVM_INVALIDATE_ENG0_REQ	,	V_112
mmMC_VM_FB_LOCATION_BASE	,	V_5
VM_CONTEXT1_CNTL	,	V_82
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_LO32	,	V_58
VMC_TAP_PTE_REQUEST_PHYSICAL	,	V_54
MC_VM_FB_LOCATION_BASE__FB_BASE_MASK	,	V_6
gtt_start	,	V_56
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_LO32	,	V_93
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR_HI32	,	V_94
mmhub_v1_0_hw_init	,	F_18
SYSTEM_ACCESS_MODE	,	V_30
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR_HI32	,	V_60
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_85
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_87
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_HI32	,	V_57
mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB	,	V_22
mmVM_L2_CNTL3_DEFAULT	,	V_49
addr	,	V_9
value	,	V_8
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR_LO32	,	V_55
amdgpu_device	,	V_1
vm_l2_pro_fault_status	,	V_116
mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR_LO32	,	V_75
u64	,	T_1
ATHUB_MISC_CNTL__CG_MEM_LS_ENABLE_MASK	,	V_152
AMD_CG_SUPPORT_MC_LS	,	V_149
mmDAGB0_CNTL_MISC2	,	V_129
AMD_CG_SUPPORT_HDP_LS	,	V_151
mmATC_L2_MISC_CG	,	V_128
