[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/WireType/slpp_all/surelog.log".
AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/WireType/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<728> s<727> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<725> c<2> s<17> l<1:1> el<1:12>
n<> u<5> t<NetType_Wire> p<12> s<8> l<2:5> el<2:9>
n<> u<6> t<IntVec_TypeLogic> p<7> l<2:10> el<2:15>
n<> u<7> t<Data_type> p<8> c<6> l<2:10> el<2:15>
n<> u<8> t<Data_type_or_implicit> p<12> c<7> s<11> l<2:10> el<2:15>
n<wire_logic_0> u<9> t<StringConst> p<10> l<2:16> el<2:28>
n<> u<10> t<Net_decl_assignment> p<11> c<9> l<2:16> el<2:28>
n<> u<11> t<List_of_net_decl_assignments> p<12> c<10> l<2:16> el<2:28>
n<> u<12> t<Net_declaration> p<13> c<5> l<2:5> el<2:29>
n<> u<13> t<Package_or_generate_item_declaration> p<14> c<12> l<2:5> el<2:29>
n<> u<14> t<Module_or_generate_item_declaration> p<15> c<13> l<2:5> el<2:29>
n<> u<15> t<Module_common_item> p<16> c<14> l<2:5> el<2:29>
n<> u<16> t<Module_or_generate_item> p<17> c<15> l<2:5> el<2:29>
n<> u<17> t<Non_port_module_item> p<725> c<16> s<32> l<2:5> el<2:29>
n<wire_logic_0> u<18> t<StringConst> p<19> l<2:37> el<2:49>
n<> u<19> t<Ps_or_hierarchical_identifier> p<22> c<18> s<21> l<2:37> el<2:49>
n<> u<20> t<Constant_bit_select> p<21> l<2:50> el<2:50>
n<> u<21> t<Constant_select> p<22> c<20> l<2:50> el<2:50>
n<> u<22> t<Net_lvalue> p<27> c<19> s<26> l<2:37> el<2:49>
n<0> u<23> t<IntConst> p<24> l<2:52> el<2:53>
n<> u<24> t<Primary_literal> p<25> c<23> l<2:52> el<2:53>
n<> u<25> t<Primary> p<26> c<24> l<2:52> el<2:53>
n<> u<26> t<Expression> p<27> c<25> l<2:52> el<2:53>
n<> u<27> t<Net_assignment> p<28> c<22> l<2:37> el<2:53>
n<> u<28> t<List_of_net_assignments> p<29> c<27> l<2:37> el<2:53>
n<> u<29> t<Continuous_assign> p<30> c<28> l<2:30> el<2:54>
n<> u<30> t<Module_common_item> p<31> c<29> l<2:30> el<2:54>
n<> u<31> t<Module_or_generate_item> p<32> c<30> l<2:30> el<2:54>
n<> u<32> t<Non_port_module_item> p<725> c<31> s<45> l<2:30> el<2:54>
n<> u<33> t<NetType_Wire> p<40> s<36> l<3:5> el<3:9>
n<> u<34> t<IntVec_TypeLogic> p<35> l<3:10> el<3:15>
n<> u<35> t<Data_type> p<36> c<34> l<3:10> el<3:15>
n<> u<36> t<Data_type_or_implicit> p<40> c<35> s<39> l<3:10> el<3:15>
n<wire_logic_1> u<37> t<StringConst> p<38> l<3:16> el<3:28>
n<> u<38> t<Net_decl_assignment> p<39> c<37> l<3:16> el<3:28>
n<> u<39> t<List_of_net_decl_assignments> p<40> c<38> l<3:16> el<3:28>
n<> u<40> t<Net_declaration> p<41> c<33> l<3:5> el<3:29>
n<> u<41> t<Package_or_generate_item_declaration> p<42> c<40> l<3:5> el<3:29>
n<> u<42> t<Module_or_generate_item_declaration> p<43> c<41> l<3:5> el<3:29>
n<> u<43> t<Module_common_item> p<44> c<42> l<3:5> el<3:29>
n<> u<44> t<Module_or_generate_item> p<45> c<43> l<3:5> el<3:29>
n<> u<45> t<Non_port_module_item> p<725> c<44> s<60> l<3:5> el<3:29>
n<wire_logic_1> u<46> t<StringConst> p<47> l<3:37> el<3:49>
n<> u<47> t<Ps_or_hierarchical_identifier> p<50> c<46> s<49> l<3:37> el<3:49>
n<> u<48> t<Constant_bit_select> p<49> l<3:50> el<3:50>
n<> u<49> t<Constant_select> p<50> c<48> l<3:50> el<3:50>
n<> u<50> t<Net_lvalue> p<55> c<47> s<54> l<3:37> el<3:49>
n<1> u<51> t<IntConst> p<52> l<3:52> el<3:53>
n<> u<52> t<Primary_literal> p<53> c<51> l<3:52> el<3:53>
n<> u<53> t<Primary> p<54> c<52> l<3:52> el<3:53>
n<> u<54> t<Expression> p<55> c<53> l<3:52> el<3:53>
n<> u<55> t<Net_assignment> p<56> c<50> l<3:37> el<3:53>
n<> u<56> t<List_of_net_assignments> p<57> c<55> l<3:37> el<3:53>
n<> u<57> t<Continuous_assign> p<58> c<56> l<3:30> el<3:54>
n<> u<58> t<Module_common_item> p<59> c<57> l<3:30> el<3:54>
n<> u<59> t<Module_or_generate_item> p<60> c<58> l<3:30> el<3:54>
n<> u<60> t<Non_port_module_item> p<725> c<59> s<73> l<3:30> el<3:54>
n<> u<61> t<NetType_Wand> p<68> s<64> l<4:5> el<4:9>
n<> u<62> t<IntVec_TypeLogic> p<63> l<4:10> el<4:15>
n<> u<63> t<Data_type> p<64> c<62> l<4:10> el<4:15>
n<> u<64> t<Data_type_or_implicit> p<68> c<63> s<67> l<4:10> el<4:15>
n<wand_logic_0> u<65> t<StringConst> p<66> l<4:16> el<4:28>
n<> u<66> t<Net_decl_assignment> p<67> c<65> l<4:16> el<4:28>
n<> u<67> t<List_of_net_decl_assignments> p<68> c<66> l<4:16> el<4:28>
n<> u<68> t<Net_declaration> p<69> c<61> l<4:5> el<4:29>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<4:5> el<4:29>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<4:5> el<4:29>
n<> u<71> t<Module_common_item> p<72> c<70> l<4:5> el<4:29>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<4:5> el<4:29>
n<> u<73> t<Non_port_module_item> p<725> c<72> s<88> l<4:5> el<4:29>
n<wand_logic_0> u<74> t<StringConst> p<75> l<4:37> el<4:49>
n<> u<75> t<Ps_or_hierarchical_identifier> p<78> c<74> s<77> l<4:37> el<4:49>
n<> u<76> t<Constant_bit_select> p<77> l<4:50> el<4:50>
n<> u<77> t<Constant_select> p<78> c<76> l<4:50> el<4:50>
n<> u<78> t<Net_lvalue> p<83> c<75> s<82> l<4:37> el<4:49>
n<0> u<79> t<IntConst> p<80> l<4:52> el<4:53>
n<> u<80> t<Primary_literal> p<81> c<79> l<4:52> el<4:53>
n<> u<81> t<Primary> p<82> c<80> l<4:52> el<4:53>
n<> u<82> t<Expression> p<83> c<81> l<4:52> el<4:53>
n<> u<83> t<Net_assignment> p<84> c<78> l<4:37> el<4:53>
n<> u<84> t<List_of_net_assignments> p<85> c<83> l<4:37> el<4:53>
n<> u<85> t<Continuous_assign> p<86> c<84> l<4:30> el<4:54>
n<> u<86> t<Module_common_item> p<87> c<85> l<4:30> el<4:54>
n<> u<87> t<Module_or_generate_item> p<88> c<86> l<4:30> el<4:54>
n<> u<88> t<Non_port_module_item> p<725> c<87> s<103> l<4:30> el<4:54>
n<wand_logic_0> u<89> t<StringConst> p<90> l<4:62> el<4:74>
n<> u<90> t<Ps_or_hierarchical_identifier> p<93> c<89> s<92> l<4:62> el<4:74>
n<> u<91> t<Constant_bit_select> p<92> l<4:75> el<4:75>
n<> u<92> t<Constant_select> p<93> c<91> l<4:75> el<4:75>
n<> u<93> t<Net_lvalue> p<98> c<90> s<97> l<4:62> el<4:74>
n<1> u<94> t<IntConst> p<95> l<4:77> el<4:78>
n<> u<95> t<Primary_literal> p<96> c<94> l<4:77> el<4:78>
n<> u<96> t<Primary> p<97> c<95> l<4:77> el<4:78>
n<> u<97> t<Expression> p<98> c<96> l<4:77> el<4:78>
n<> u<98> t<Net_assignment> p<99> c<93> l<4:62> el<4:78>
n<> u<99> t<List_of_net_assignments> p<100> c<98> l<4:62> el<4:78>
n<> u<100> t<Continuous_assign> p<101> c<99> l<4:55> el<4:79>
n<> u<101> t<Module_common_item> p<102> c<100> l<4:55> el<4:79>
n<> u<102> t<Module_or_generate_item> p<103> c<101> l<4:55> el<4:79>
n<> u<103> t<Non_port_module_item> p<725> c<102> s<116> l<4:55> el<4:79>
n<> u<104> t<NetType_Wand> p<111> s<107> l<5:5> el<5:9>
n<> u<105> t<IntVec_TypeLogic> p<106> l<5:10> el<5:15>
n<> u<106> t<Data_type> p<107> c<105> l<5:10> el<5:15>
n<> u<107> t<Data_type_or_implicit> p<111> c<106> s<110> l<5:10> el<5:15>
n<wand_logic_1> u<108> t<StringConst> p<109> l<5:16> el<5:28>
n<> u<109> t<Net_decl_assignment> p<110> c<108> l<5:16> el<5:28>
n<> u<110> t<List_of_net_decl_assignments> p<111> c<109> l<5:16> el<5:28>
n<> u<111> t<Net_declaration> p<112> c<104> l<5:5> el<5:29>
n<> u<112> t<Package_or_generate_item_declaration> p<113> c<111> l<5:5> el<5:29>
n<> u<113> t<Module_or_generate_item_declaration> p<114> c<112> l<5:5> el<5:29>
n<> u<114> t<Module_common_item> p<115> c<113> l<5:5> el<5:29>
n<> u<115> t<Module_or_generate_item> p<116> c<114> l<5:5> el<5:29>
n<> u<116> t<Non_port_module_item> p<725> c<115> s<131> l<5:5> el<5:29>
n<wand_logic_1> u<117> t<StringConst> p<118> l<5:37> el<5:49>
n<> u<118> t<Ps_or_hierarchical_identifier> p<121> c<117> s<120> l<5:37> el<5:49>
n<> u<119> t<Constant_bit_select> p<120> l<5:50> el<5:50>
n<> u<120> t<Constant_select> p<121> c<119> l<5:50> el<5:50>
n<> u<121> t<Net_lvalue> p<126> c<118> s<125> l<5:37> el<5:49>
n<1> u<122> t<IntConst> p<123> l<5:52> el<5:53>
n<> u<123> t<Primary_literal> p<124> c<122> l<5:52> el<5:53>
n<> u<124> t<Primary> p<125> c<123> l<5:52> el<5:53>
n<> u<125> t<Expression> p<126> c<124> l<5:52> el<5:53>
n<> u<126> t<Net_assignment> p<127> c<121> l<5:37> el<5:53>
n<> u<127> t<List_of_net_assignments> p<128> c<126> l<5:37> el<5:53>
n<> u<128> t<Continuous_assign> p<129> c<127> l<5:30> el<5:54>
n<> u<129> t<Module_common_item> p<130> c<128> l<5:30> el<5:54>
n<> u<130> t<Module_or_generate_item> p<131> c<129> l<5:30> el<5:54>
n<> u<131> t<Non_port_module_item> p<725> c<130> s<146> l<5:30> el<5:54>
n<wand_logic_1> u<132> t<StringConst> p<133> l<5:62> el<5:74>
n<> u<133> t<Ps_or_hierarchical_identifier> p<136> c<132> s<135> l<5:62> el<5:74>
n<> u<134> t<Constant_bit_select> p<135> l<5:75> el<5:75>
n<> u<135> t<Constant_select> p<136> c<134> l<5:75> el<5:75>
n<> u<136> t<Net_lvalue> p<141> c<133> s<140> l<5:62> el<5:74>
n<1> u<137> t<IntConst> p<138> l<5:77> el<5:78>
n<> u<138> t<Primary_literal> p<139> c<137> l<5:77> el<5:78>
n<> u<139> t<Primary> p<140> c<138> l<5:77> el<5:78>
n<> u<140> t<Expression> p<141> c<139> l<5:77> el<5:78>
n<> u<141> t<Net_assignment> p<142> c<136> l<5:62> el<5:78>
n<> u<142> t<List_of_net_assignments> p<143> c<141> l<5:62> el<5:78>
n<> u<143> t<Continuous_assign> p<144> c<142> l<5:55> el<5:79>
n<> u<144> t<Module_common_item> p<145> c<143> l<5:55> el<5:79>
n<> u<145> t<Module_or_generate_item> p<146> c<144> l<5:55> el<5:79>
n<> u<146> t<Non_port_module_item> p<725> c<145> s<159> l<5:55> el<5:79>
n<> u<147> t<NetType_Wor> p<154> s<150> l<6:5> el<6:8>
n<> u<148> t<IntVec_TypeLogic> p<149> l<6:9> el<6:14>
n<> u<149> t<Data_type> p<150> c<148> l<6:9> el<6:14>
n<> u<150> t<Data_type_or_implicit> p<154> c<149> s<153> l<6:9> el<6:14>
n<wor_logic_0> u<151> t<StringConst> p<152> l<6:15> el<6:26>
n<> u<152> t<Net_decl_assignment> p<153> c<151> l<6:15> el<6:26>
n<> u<153> t<List_of_net_decl_assignments> p<154> c<152> l<6:15> el<6:26>
n<> u<154> t<Net_declaration> p<155> c<147> l<6:5> el<6:27>
n<> u<155> t<Package_or_generate_item_declaration> p<156> c<154> l<6:5> el<6:27>
n<> u<156> t<Module_or_generate_item_declaration> p<157> c<155> l<6:5> el<6:27>
n<> u<157> t<Module_common_item> p<158> c<156> l<6:5> el<6:27>
n<> u<158> t<Module_or_generate_item> p<159> c<157> l<6:5> el<6:27>
n<> u<159> t<Non_port_module_item> p<725> c<158> s<174> l<6:5> el<6:27>
n<wor_logic_0> u<160> t<StringConst> p<161> l<6:35> el<6:46>
n<> u<161> t<Ps_or_hierarchical_identifier> p<164> c<160> s<163> l<6:35> el<6:46>
n<> u<162> t<Constant_bit_select> p<163> l<6:47> el<6:47>
n<> u<163> t<Constant_select> p<164> c<162> l<6:47> el<6:47>
n<> u<164> t<Net_lvalue> p<169> c<161> s<168> l<6:35> el<6:46>
n<0> u<165> t<IntConst> p<166> l<6:49> el<6:50>
n<> u<166> t<Primary_literal> p<167> c<165> l<6:49> el<6:50>
n<> u<167> t<Primary> p<168> c<166> l<6:49> el<6:50>
n<> u<168> t<Expression> p<169> c<167> l<6:49> el<6:50>
n<> u<169> t<Net_assignment> p<170> c<164> l<6:35> el<6:50>
n<> u<170> t<List_of_net_assignments> p<171> c<169> l<6:35> el<6:50>
n<> u<171> t<Continuous_assign> p<172> c<170> l<6:28> el<6:51>
n<> u<172> t<Module_common_item> p<173> c<171> l<6:28> el<6:51>
n<> u<173> t<Module_or_generate_item> p<174> c<172> l<6:28> el<6:51>
n<> u<174> t<Non_port_module_item> p<725> c<173> s<189> l<6:28> el<6:51>
n<wor_logic_0> u<175> t<StringConst> p<176> l<6:59> el<6:70>
n<> u<176> t<Ps_or_hierarchical_identifier> p<179> c<175> s<178> l<6:59> el<6:70>
n<> u<177> t<Constant_bit_select> p<178> l<6:71> el<6:71>
n<> u<178> t<Constant_select> p<179> c<177> l<6:71> el<6:71>
n<> u<179> t<Net_lvalue> p<184> c<176> s<183> l<6:59> el<6:70>
n<0> u<180> t<IntConst> p<181> l<6:73> el<6:74>
n<> u<181> t<Primary_literal> p<182> c<180> l<6:73> el<6:74>
n<> u<182> t<Primary> p<183> c<181> l<6:73> el<6:74>
n<> u<183> t<Expression> p<184> c<182> l<6:73> el<6:74>
n<> u<184> t<Net_assignment> p<185> c<179> l<6:59> el<6:74>
n<> u<185> t<List_of_net_assignments> p<186> c<184> l<6:59> el<6:74>
n<> u<186> t<Continuous_assign> p<187> c<185> l<6:52> el<6:75>
n<> u<187> t<Module_common_item> p<188> c<186> l<6:52> el<6:75>
n<> u<188> t<Module_or_generate_item> p<189> c<187> l<6:52> el<6:75>
n<> u<189> t<Non_port_module_item> p<725> c<188> s<202> l<6:52> el<6:75>
n<> u<190> t<NetType_Wor> p<197> s<193> l<7:5> el<7:8>
n<> u<191> t<IntVec_TypeLogic> p<192> l<7:9> el<7:14>
n<> u<192> t<Data_type> p<193> c<191> l<7:9> el<7:14>
n<> u<193> t<Data_type_or_implicit> p<197> c<192> s<196> l<7:9> el<7:14>
n<wor_logic_1> u<194> t<StringConst> p<195> l<7:15> el<7:26>
n<> u<195> t<Net_decl_assignment> p<196> c<194> l<7:15> el<7:26>
n<> u<196> t<List_of_net_decl_assignments> p<197> c<195> l<7:15> el<7:26>
n<> u<197> t<Net_declaration> p<198> c<190> l<7:5> el<7:27>
n<> u<198> t<Package_or_generate_item_declaration> p<199> c<197> l<7:5> el<7:27>
n<> u<199> t<Module_or_generate_item_declaration> p<200> c<198> l<7:5> el<7:27>
n<> u<200> t<Module_common_item> p<201> c<199> l<7:5> el<7:27>
n<> u<201> t<Module_or_generate_item> p<202> c<200> l<7:5> el<7:27>
n<> u<202> t<Non_port_module_item> p<725> c<201> s<217> l<7:5> el<7:27>
n<wor_logic_1> u<203> t<StringConst> p<204> l<7:35> el<7:46>
n<> u<204> t<Ps_or_hierarchical_identifier> p<207> c<203> s<206> l<7:35> el<7:46>
n<> u<205> t<Constant_bit_select> p<206> l<7:47> el<7:47>
n<> u<206> t<Constant_select> p<207> c<205> l<7:47> el<7:47>
n<> u<207> t<Net_lvalue> p<212> c<204> s<211> l<7:35> el<7:46>
n<1> u<208> t<IntConst> p<209> l<7:49> el<7:50>
n<> u<209> t<Primary_literal> p<210> c<208> l<7:49> el<7:50>
n<> u<210> t<Primary> p<211> c<209> l<7:49> el<7:50>
n<> u<211> t<Expression> p<212> c<210> l<7:49> el<7:50>
n<> u<212> t<Net_assignment> p<213> c<207> l<7:35> el<7:50>
n<> u<213> t<List_of_net_assignments> p<214> c<212> l<7:35> el<7:50>
n<> u<214> t<Continuous_assign> p<215> c<213> l<7:28> el<7:51>
n<> u<215> t<Module_common_item> p<216> c<214> l<7:28> el<7:51>
n<> u<216> t<Module_or_generate_item> p<217> c<215> l<7:28> el<7:51>
n<> u<217> t<Non_port_module_item> p<725> c<216> s<232> l<7:28> el<7:51>
n<wor_logic_1> u<218> t<StringConst> p<219> l<7:59> el<7:70>
n<> u<219> t<Ps_or_hierarchical_identifier> p<222> c<218> s<221> l<7:59> el<7:70>
n<> u<220> t<Constant_bit_select> p<221> l<7:71> el<7:71>
n<> u<221> t<Constant_select> p<222> c<220> l<7:71> el<7:71>
n<> u<222> t<Net_lvalue> p<227> c<219> s<226> l<7:59> el<7:70>
n<0> u<223> t<IntConst> p<224> l<7:73> el<7:74>
n<> u<224> t<Primary_literal> p<225> c<223> l<7:73> el<7:74>
n<> u<225> t<Primary> p<226> c<224> l<7:73> el<7:74>
n<> u<226> t<Expression> p<227> c<225> l<7:73> el<7:74>
n<> u<227> t<Net_assignment> p<228> c<222> l<7:59> el<7:74>
n<> u<228> t<List_of_net_assignments> p<229> c<227> l<7:59> el<7:74>
n<> u<229> t<Continuous_assign> p<230> c<228> l<7:52> el<7:75>
n<> u<230> t<Module_common_item> p<231> c<229> l<7:52> el<7:75>
n<> u<231> t<Module_or_generate_item> p<232> c<230> l<7:52> el<7:75>
n<> u<232> t<Non_port_module_item> p<725> c<231> s<245> l<7:52> el<7:75>
n<> u<233> t<NetType_Wire> p<240> s<236> l<9:5> el<9:9>
n<> u<234> t<IntegerAtomType_Integer> p<235> l<9:10> el<9:17>
n<> u<235> t<Data_type> p<236> c<234> l<9:10> el<9:17>
n<> u<236> t<Data_type_or_implicit> p<240> c<235> s<239> l<9:10> el<9:17>
n<wire_integer> u<237> t<StringConst> p<238> l<9:18> el<9:30>
n<> u<238> t<Net_decl_assignment> p<239> c<237> l<9:18> el<9:30>
n<> u<239> t<List_of_net_decl_assignments> p<240> c<238> l<9:18> el<9:30>
n<> u<240> t<Net_declaration> p<241> c<233> l<9:5> el<9:31>
n<> u<241> t<Package_or_generate_item_declaration> p<242> c<240> l<9:5> el<9:31>
n<> u<242> t<Module_or_generate_item_declaration> p<243> c<241> l<9:5> el<9:31>
n<> u<243> t<Module_common_item> p<244> c<242> l<9:5> el<9:31>
n<> u<244> t<Module_or_generate_item> p<245> c<243> l<9:5> el<9:31>
n<> u<245> t<Non_port_module_item> p<725> c<244> s<260> l<9:5> el<9:31>
n<wire_integer> u<246> t<StringConst> p<247> l<9:39> el<9:51>
n<> u<247> t<Ps_or_hierarchical_identifier> p<250> c<246> s<249> l<9:39> el<9:51>
n<> u<248> t<Constant_bit_select> p<249> l<9:52> el<9:52>
n<> u<249> t<Constant_select> p<250> c<248> l<9:52> el<9:52>
n<> u<250> t<Net_lvalue> p<255> c<247> s<254> l<9:39> el<9:51>
n<4'b1001> u<251> t<IntConst> p<252> l<9:54> el<9:61>
n<> u<252> t<Primary_literal> p<253> c<251> l<9:54> el<9:61>
n<> u<253> t<Primary> p<254> c<252> l<9:54> el<9:61>
n<> u<254> t<Expression> p<255> c<253> l<9:54> el<9:61>
n<> u<255> t<Net_assignment> p<256> c<250> l<9:39> el<9:61>
n<> u<256> t<List_of_net_assignments> p<257> c<255> l<9:39> el<9:61>
n<> u<257> t<Continuous_assign> p<258> c<256> l<9:32> el<9:62>
n<> u<258> t<Module_common_item> p<259> c<257> l<9:32> el<9:62>
n<> u<259> t<Module_or_generate_item> p<260> c<258> l<9:32> el<9:62>
n<> u<260> t<Non_port_module_item> p<725> c<259> s<273> l<9:32> el<9:62>
n<> u<261> t<NetType_Wand> p<268> s<264> l<10:5> el<10:9>
n<> u<262> t<IntegerAtomType_Integer> p<263> l<10:10> el<10:17>
n<> u<263> t<Data_type> p<264> c<262> l<10:10> el<10:17>
n<> u<264> t<Data_type_or_implicit> p<268> c<263> s<267> l<10:10> el<10:17>
n<wand_integer> u<265> t<StringConst> p<266> l<10:18> el<10:30>
n<> u<266> t<Net_decl_assignment> p<267> c<265> l<10:18> el<10:30>
n<> u<267> t<List_of_net_decl_assignments> p<268> c<266> l<10:18> el<10:30>
n<> u<268> t<Net_declaration> p<269> c<261> l<10:5> el<10:31>
n<> u<269> t<Package_or_generate_item_declaration> p<270> c<268> l<10:5> el<10:31>
n<> u<270> t<Module_or_generate_item_declaration> p<271> c<269> l<10:5> el<10:31>
n<> u<271> t<Module_common_item> p<272> c<270> l<10:5> el<10:31>
n<> u<272> t<Module_or_generate_item> p<273> c<271> l<10:5> el<10:31>
n<> u<273> t<Non_port_module_item> p<725> c<272> s<288> l<10:5> el<10:31>
n<wand_integer> u<274> t<StringConst> p<275> l<10:39> el<10:51>
n<> u<275> t<Ps_or_hierarchical_identifier> p<278> c<274> s<277> l<10:39> el<10:51>
n<> u<276> t<Constant_bit_select> p<277> l<10:52> el<10:52>
n<> u<277> t<Constant_select> p<278> c<276> l<10:52> el<10:52>
n<> u<278> t<Net_lvalue> p<283> c<275> s<282> l<10:39> el<10:51>
n<4'b1001> u<279> t<IntConst> p<280> l<10:54> el<10:61>
n<> u<280> t<Primary_literal> p<281> c<279> l<10:54> el<10:61>
n<> u<281> t<Primary> p<282> c<280> l<10:54> el<10:61>
n<> u<282> t<Expression> p<283> c<281> l<10:54> el<10:61>
n<> u<283> t<Net_assignment> p<284> c<278> l<10:39> el<10:61>
n<> u<284> t<List_of_net_assignments> p<285> c<283> l<10:39> el<10:61>
n<> u<285> t<Continuous_assign> p<286> c<284> l<10:32> el<10:62>
n<> u<286> t<Module_common_item> p<287> c<285> l<10:32> el<10:62>
n<> u<287> t<Module_or_generate_item> p<288> c<286> l<10:32> el<10:62>
n<> u<288> t<Non_port_module_item> p<725> c<287> s<303> l<10:32> el<10:62>
n<wand_integer> u<289> t<StringConst> p<290> l<10:70> el<10:82>
n<> u<290> t<Ps_or_hierarchical_identifier> p<293> c<289> s<292> l<10:70> el<10:82>
n<> u<291> t<Constant_bit_select> p<292> l<10:83> el<10:83>
n<> u<292> t<Constant_select> p<293> c<291> l<10:83> el<10:83>
n<> u<293> t<Net_lvalue> p<298> c<290> s<297> l<10:70> el<10:82>
n<4'b1010> u<294> t<IntConst> p<295> l<10:85> el<10:92>
n<> u<295> t<Primary_literal> p<296> c<294> l<10:85> el<10:92>
n<> u<296> t<Primary> p<297> c<295> l<10:85> el<10:92>
n<> u<297> t<Expression> p<298> c<296> l<10:85> el<10:92>
n<> u<298> t<Net_assignment> p<299> c<293> l<10:70> el<10:92>
n<> u<299> t<List_of_net_assignments> p<300> c<298> l<10:70> el<10:92>
n<> u<300> t<Continuous_assign> p<301> c<299> l<10:63> el<10:93>
n<> u<301> t<Module_common_item> p<302> c<300> l<10:63> el<10:93>
n<> u<302> t<Module_or_generate_item> p<303> c<301> l<10:63> el<10:93>
n<> u<303> t<Non_port_module_item> p<725> c<302> s<316> l<10:63> el<10:93>
n<> u<304> t<NetType_Wor> p<311> s<307> l<11:5> el<11:8>
n<> u<305> t<IntegerAtomType_Integer> p<306> l<11:9> el<11:16>
n<> u<306> t<Data_type> p<307> c<305> l<11:9> el<11:16>
n<> u<307> t<Data_type_or_implicit> p<311> c<306> s<310> l<11:9> el<11:16>
n<wor_integer> u<308> t<StringConst> p<309> l<11:17> el<11:28>
n<> u<309> t<Net_decl_assignment> p<310> c<308> l<11:17> el<11:28>
n<> u<310> t<List_of_net_decl_assignments> p<311> c<309> l<11:17> el<11:28>
n<> u<311> t<Net_declaration> p<312> c<304> l<11:5> el<11:29>
n<> u<312> t<Package_or_generate_item_declaration> p<313> c<311> l<11:5> el<11:29>
n<> u<313> t<Module_or_generate_item_declaration> p<314> c<312> l<11:5> el<11:29>
n<> u<314> t<Module_common_item> p<315> c<313> l<11:5> el<11:29>
n<> u<315> t<Module_or_generate_item> p<316> c<314> l<11:5> el<11:29>
n<> u<316> t<Non_port_module_item> p<725> c<315> s<331> l<11:5> el<11:29>
n<wor_integer> u<317> t<StringConst> p<318> l<11:37> el<11:48>
n<> u<318> t<Ps_or_hierarchical_identifier> p<321> c<317> s<320> l<11:37> el<11:48>
n<> u<319> t<Constant_bit_select> p<320> l<11:49> el<11:49>
n<> u<320> t<Constant_select> p<321> c<319> l<11:49> el<11:49>
n<> u<321> t<Net_lvalue> p<326> c<318> s<325> l<11:37> el<11:48>
n<4'b1001> u<322> t<IntConst> p<323> l<11:51> el<11:58>
n<> u<323> t<Primary_literal> p<324> c<322> l<11:51> el<11:58>
n<> u<324> t<Primary> p<325> c<323> l<11:51> el<11:58>
n<> u<325> t<Expression> p<326> c<324> l<11:51> el<11:58>
n<> u<326> t<Net_assignment> p<327> c<321> l<11:37> el<11:58>
n<> u<327> t<List_of_net_assignments> p<328> c<326> l<11:37> el<11:58>
n<> u<328> t<Continuous_assign> p<329> c<327> l<11:30> el<11:59>
n<> u<329> t<Module_common_item> p<330> c<328> l<11:30> el<11:59>
n<> u<330> t<Module_or_generate_item> p<331> c<329> l<11:30> el<11:59>
n<> u<331> t<Non_port_module_item> p<725> c<330> s<346> l<11:30> el<11:59>
n<wor_integer> u<332> t<StringConst> p<333> l<11:67> el<11:78>
n<> u<333> t<Ps_or_hierarchical_identifier> p<336> c<332> s<335> l<11:67> el<11:78>
n<> u<334> t<Constant_bit_select> p<335> l<11:79> el<11:79>
n<> u<335> t<Constant_select> p<336> c<334> l<11:79> el<11:79>
n<> u<336> t<Net_lvalue> p<341> c<333> s<340> l<11:67> el<11:78>
n<4'b1010> u<337> t<IntConst> p<338> l<11:81> el<11:88>
n<> u<338> t<Primary_literal> p<339> c<337> l<11:81> el<11:88>
n<> u<339> t<Primary> p<340> c<338> l<11:81> el<11:88>
n<> u<340> t<Expression> p<341> c<339> l<11:81> el<11:88>
n<> u<341> t<Net_assignment> p<342> c<336> l<11:67> el<11:88>
n<> u<342> t<List_of_net_assignments> p<343> c<341> l<11:67> el<11:88>
n<> u<343> t<Continuous_assign> p<344> c<342> l<11:60> el<11:89>
n<> u<344> t<Module_common_item> p<345> c<343> l<11:60> el<11:89>
n<> u<345> t<Module_or_generate_item> p<346> c<344> l<11:60> el<11:89>
n<> u<346> t<Non_port_module_item> p<725> c<345> s<366> l<11:60> el<11:89>
n<> u<347> t<IntVec_TypeLogic> p<358> s<357> l<13:13> el<13:18>
n<3> u<348> t<IntConst> p<349> l<13:20> el<13:21>
n<> u<349> t<Primary_literal> p<350> c<348> l<13:20> el<13:21>
n<> u<350> t<Constant_primary> p<351> c<349> l<13:20> el<13:21>
n<> u<351> t<Constant_expression> p<356> c<350> s<355> l<13:20> el<13:21>
n<0> u<352> t<IntConst> p<353> l<13:22> el<13:23>
n<> u<353> t<Primary_literal> p<354> c<352> l<13:22> el<13:23>
n<> u<354> t<Constant_primary> p<355> c<353> l<13:22> el<13:23>
n<> u<355> t<Constant_expression> p<356> c<354> l<13:22> el<13:23>
n<> u<356> t<Constant_range> p<357> c<351> l<13:20> el<13:23>
n<> u<357> t<Packed_dimension> p<358> c<356> l<13:19> el<13:24>
n<> u<358> t<Data_type> p<360> c<347> s<359> l<13:13> el<13:24>
n<typename> u<359> t<StringConst> p<360> l<13:25> el<13:33>
n<> u<360> t<Type_declaration> p<361> c<358> l<13:5> el<13:34>
n<> u<361> t<Data_declaration> p<362> c<360> l<13:5> el<13:34>
n<> u<362> t<Package_or_generate_item_declaration> p<363> c<361> l<13:5> el<13:34>
n<> u<363> t<Module_or_generate_item_declaration> p<364> c<362> l<13:5> el<13:34>
n<> u<364> t<Module_common_item> p<365> c<363> l<13:5> el<13:34>
n<> u<365> t<Module_or_generate_item> p<366> c<364> l<13:5> el<13:34>
n<> u<366> t<Non_port_module_item> p<725> c<365> s<379> l<13:5> el<13:34>
n<> u<367> t<NetType_Wire> p<374> s<370> l<14:5> el<14:9>
n<typename> u<368> t<StringConst> p<369> l<14:10> el<14:18>
n<> u<369> t<Data_type> p<370> c<368> l<14:10> el<14:18>
n<> u<370> t<Data_type_or_implicit> p<374> c<369> s<373> l<14:10> el<14:18>
n<wire_typename> u<371> t<StringConst> p<372> l<14:19> el<14:32>
n<> u<372> t<Net_decl_assignment> p<373> c<371> l<14:19> el<14:32>
n<> u<373> t<List_of_net_decl_assignments> p<374> c<372> l<14:19> el<14:32>
n<> u<374> t<Net_declaration> p<375> c<367> l<14:5> el<14:33>
n<> u<375> t<Package_or_generate_item_declaration> p<376> c<374> l<14:5> el<14:33>
n<> u<376> t<Module_or_generate_item_declaration> p<377> c<375> l<14:5> el<14:33>
n<> u<377> t<Module_common_item> p<378> c<376> l<14:5> el<14:33>
n<> u<378> t<Module_or_generate_item> p<379> c<377> l<14:5> el<14:33>
n<> u<379> t<Non_port_module_item> p<725> c<378> s<394> l<14:5> el<14:33>
n<wire_typename> u<380> t<StringConst> p<381> l<14:41> el<14:54>
n<> u<381> t<Ps_or_hierarchical_identifier> p<384> c<380> s<383> l<14:41> el<14:54>
n<> u<382> t<Constant_bit_select> p<383> l<14:55> el<14:55>
n<> u<383> t<Constant_select> p<384> c<382> l<14:55> el<14:55>
n<> u<384> t<Net_lvalue> p<389> c<381> s<388> l<14:41> el<14:54>
n<4'b1001> u<385> t<IntConst> p<386> l<14:57> el<14:64>
n<> u<386> t<Primary_literal> p<387> c<385> l<14:57> el<14:64>
n<> u<387> t<Primary> p<388> c<386> l<14:57> el<14:64>
n<> u<388> t<Expression> p<389> c<387> l<14:57> el<14:64>
n<> u<389> t<Net_assignment> p<390> c<384> l<14:41> el<14:64>
n<> u<390> t<List_of_net_assignments> p<391> c<389> l<14:41> el<14:64>
n<> u<391> t<Continuous_assign> p<392> c<390> l<14:34> el<14:65>
n<> u<392> t<Module_common_item> p<393> c<391> l<14:34> el<14:65>
n<> u<393> t<Module_or_generate_item> p<394> c<392> l<14:34> el<14:65>
n<> u<394> t<Non_port_module_item> p<725> c<393> s<407> l<14:34> el<14:65>
n<> u<395> t<NetType_Wand> p<402> s<398> l<15:5> el<15:9>
n<typename> u<396> t<StringConst> p<397> l<15:10> el<15:18>
n<> u<397> t<Data_type> p<398> c<396> l<15:10> el<15:18>
n<> u<398> t<Data_type_or_implicit> p<402> c<397> s<401> l<15:10> el<15:18>
n<wand_typename> u<399> t<StringConst> p<400> l<15:19> el<15:32>
n<> u<400> t<Net_decl_assignment> p<401> c<399> l<15:19> el<15:32>
n<> u<401> t<List_of_net_decl_assignments> p<402> c<400> l<15:19> el<15:32>
n<> u<402> t<Net_declaration> p<403> c<395> l<15:5> el<15:33>
n<> u<403> t<Package_or_generate_item_declaration> p<404> c<402> l<15:5> el<15:33>
n<> u<404> t<Module_or_generate_item_declaration> p<405> c<403> l<15:5> el<15:33>
n<> u<405> t<Module_common_item> p<406> c<404> l<15:5> el<15:33>
n<> u<406> t<Module_or_generate_item> p<407> c<405> l<15:5> el<15:33>
n<> u<407> t<Non_port_module_item> p<725> c<406> s<422> l<15:5> el<15:33>
n<wand_typename> u<408> t<StringConst> p<409> l<15:41> el<15:54>
n<> u<409> t<Ps_or_hierarchical_identifier> p<412> c<408> s<411> l<15:41> el<15:54>
n<> u<410> t<Constant_bit_select> p<411> l<15:55> el<15:55>
n<> u<411> t<Constant_select> p<412> c<410> l<15:55> el<15:55>
n<> u<412> t<Net_lvalue> p<417> c<409> s<416> l<15:41> el<15:54>
n<4'b1001> u<413> t<IntConst> p<414> l<15:57> el<15:64>
n<> u<414> t<Primary_literal> p<415> c<413> l<15:57> el<15:64>
n<> u<415> t<Primary> p<416> c<414> l<15:57> el<15:64>
n<> u<416> t<Expression> p<417> c<415> l<15:57> el<15:64>
n<> u<417> t<Net_assignment> p<418> c<412> l<15:41> el<15:64>
n<> u<418> t<List_of_net_assignments> p<419> c<417> l<15:41> el<15:64>
n<> u<419> t<Continuous_assign> p<420> c<418> l<15:34> el<15:65>
n<> u<420> t<Module_common_item> p<421> c<419> l<15:34> el<15:65>
n<> u<421> t<Module_or_generate_item> p<422> c<420> l<15:34> el<15:65>
n<> u<422> t<Non_port_module_item> p<725> c<421> s<437> l<15:34> el<15:65>
n<wand_typename> u<423> t<StringConst> p<424> l<15:73> el<15:86>
n<> u<424> t<Ps_or_hierarchical_identifier> p<427> c<423> s<426> l<15:73> el<15:86>
n<> u<425> t<Constant_bit_select> p<426> l<15:87> el<15:87>
n<> u<426> t<Constant_select> p<427> c<425> l<15:87> el<15:87>
n<> u<427> t<Net_lvalue> p<432> c<424> s<431> l<15:73> el<15:86>
n<4'b1010> u<428> t<IntConst> p<429> l<15:89> el<15:96>
n<> u<429> t<Primary_literal> p<430> c<428> l<15:89> el<15:96>
n<> u<430> t<Primary> p<431> c<429> l<15:89> el<15:96>
n<> u<431> t<Expression> p<432> c<430> l<15:89> el<15:96>
n<> u<432> t<Net_assignment> p<433> c<427> l<15:73> el<15:96>
n<> u<433> t<List_of_net_assignments> p<434> c<432> l<15:73> el<15:96>
n<> u<434> t<Continuous_assign> p<435> c<433> l<15:66> el<15:97>
n<> u<435> t<Module_common_item> p<436> c<434> l<15:66> el<15:97>
n<> u<436> t<Module_or_generate_item> p<437> c<435> l<15:66> el<15:97>
n<> u<437> t<Non_port_module_item> p<725> c<436> s<450> l<15:66> el<15:97>
n<> u<438> t<NetType_Wor> p<445> s<441> l<16:5> el<16:8>
n<typename> u<439> t<StringConst> p<440> l<16:9> el<16:17>
n<> u<440> t<Data_type> p<441> c<439> l<16:9> el<16:17>
n<> u<441> t<Data_type_or_implicit> p<445> c<440> s<444> l<16:9> el<16:17>
n<wor_typename> u<442> t<StringConst> p<443> l<16:18> el<16:30>
n<> u<443> t<Net_decl_assignment> p<444> c<442> l<16:18> el<16:30>
n<> u<444> t<List_of_net_decl_assignments> p<445> c<443> l<16:18> el<16:30>
n<> u<445> t<Net_declaration> p<446> c<438> l<16:5> el<16:31>
n<> u<446> t<Package_or_generate_item_declaration> p<447> c<445> l<16:5> el<16:31>
n<> u<447> t<Module_or_generate_item_declaration> p<448> c<446> l<16:5> el<16:31>
n<> u<448> t<Module_common_item> p<449> c<447> l<16:5> el<16:31>
n<> u<449> t<Module_or_generate_item> p<450> c<448> l<16:5> el<16:31>
n<> u<450> t<Non_port_module_item> p<725> c<449> s<465> l<16:5> el<16:31>
n<wor_typename> u<451> t<StringConst> p<452> l<16:39> el<16:51>
n<> u<452> t<Ps_or_hierarchical_identifier> p<455> c<451> s<454> l<16:39> el<16:51>
n<> u<453> t<Constant_bit_select> p<454> l<16:52> el<16:52>
n<> u<454> t<Constant_select> p<455> c<453> l<16:52> el<16:52>
n<> u<455> t<Net_lvalue> p<460> c<452> s<459> l<16:39> el<16:51>
n<4'b1001> u<456> t<IntConst> p<457> l<16:54> el<16:61>
n<> u<457> t<Primary_literal> p<458> c<456> l<16:54> el<16:61>
n<> u<458> t<Primary> p<459> c<457> l<16:54> el<16:61>
n<> u<459> t<Expression> p<460> c<458> l<16:54> el<16:61>
n<> u<460> t<Net_assignment> p<461> c<455> l<16:39> el<16:61>
n<> u<461> t<List_of_net_assignments> p<462> c<460> l<16:39> el<16:61>
n<> u<462> t<Continuous_assign> p<463> c<461> l<16:32> el<16:62>
n<> u<463> t<Module_common_item> p<464> c<462> l<16:32> el<16:62>
n<> u<464> t<Module_or_generate_item> p<465> c<463> l<16:32> el<16:62>
n<> u<465> t<Non_port_module_item> p<725> c<464> s<480> l<16:32> el<16:62>
n<wor_typename> u<466> t<StringConst> p<467> l<16:70> el<16:82>
n<> u<467> t<Ps_or_hierarchical_identifier> p<470> c<466> s<469> l<16:70> el<16:82>
n<> u<468> t<Constant_bit_select> p<469> l<16:83> el<16:83>
n<> u<469> t<Constant_select> p<470> c<468> l<16:83> el<16:83>
n<> u<470> t<Net_lvalue> p<475> c<467> s<474> l<16:70> el<16:82>
n<4'b1010> u<471> t<IntConst> p<472> l<16:85> el<16:92>
n<> u<472> t<Primary_literal> p<473> c<471> l<16:85> el<16:92>
n<> u<473> t<Primary> p<474> c<472> l<16:85> el<16:92>
n<> u<474> t<Expression> p<475> c<473> l<16:85> el<16:92>
n<> u<475> t<Net_assignment> p<476> c<470> l<16:70> el<16:92>
n<> u<476> t<List_of_net_assignments> p<477> c<475> l<16:70> el<16:92>
n<> u<477> t<Continuous_assign> p<478> c<476> l<16:63> el<16:93>
n<> u<478> t<Module_common_item> p<479> c<477> l<16:63> el<16:93>
n<> u<479> t<Module_or_generate_item> p<480> c<478> l<16:63> el<16:93>
n<> u<480> t<Non_port_module_item> p<725> c<479> s<723> l<16:63> el<16:93>
n<> u<481> t<ALWAYS> p<720> s<719> l<18:5> el<18:11>
n<> u<482> t<Event_control> p<483> l<18:12> el<18:14>
n<> u<483> t<Procedural_timing_control> p<717> c<482> s<716> l<18:12> el<18:14>
n<wire_logic_0> u<484> t<StringConst> p<485> l<19:17> el<19:29>
n<> u<485> t<Primary_literal> p<486> c<484> l<19:17> el<19:29>
n<> u<486> t<Primary> p<487> c<485> l<19:17> el<19:29>
n<> u<487> t<Expression> p<493> c<486> s<492> l<19:17> el<19:29>
n<0> u<488> t<IntConst> p<489> l<19:33> el<19:34>
n<> u<489> t<Primary_literal> p<490> c<488> l<19:33> el<19:34>
n<> u<490> t<Primary> p<491> c<489> l<19:33> el<19:34>
n<> u<491> t<Expression> p<493> c<490> l<19:33> el<19:34>
n<> u<492> t<BinOp_Equiv> p<493> s<491> l<19:30> el<19:32>
n<> u<493> t<Expression> p<496> c<487> s<495> l<19:17> el<19:34>
n<> u<494> t<Statement_or_null> p<495> l<19:35> el<19:36>
n<> u<495> t<Action_block> p<496> c<494> l<19:35> el<19:36>
n<> u<496> t<Simple_immediate_assert_statement> p<497> c<493> l<19:9> el<19:36>
n<> u<497> t<Simple_immediate_assertion_statement> p<498> c<496> l<19:9> el<19:36>
n<> u<498> t<Immediate_assertion_statement> p<499> c<497> l<19:9> el<19:36>
n<> u<499> t<Procedural_assertion_statement> p<500> c<498> l<19:9> el<19:36>
n<> u<500> t<Statement_item> p<501> c<499> l<19:9> el<19:36>
n<> u<501> t<Statement> p<502> c<500> l<19:9> el<19:36>
n<> u<502> t<Statement_or_null> p<713> c<501> s<521> l<19:9> el<19:36>
n<wire_logic_1> u<503> t<StringConst> p<504> l<20:17> el<20:29>
n<> u<504> t<Primary_literal> p<505> c<503> l<20:17> el<20:29>
n<> u<505> t<Primary> p<506> c<504> l<20:17> el<20:29>
n<> u<506> t<Expression> p<512> c<505> s<511> l<20:17> el<20:29>
n<1> u<507> t<IntConst> p<508> l<20:33> el<20:34>
n<> u<508> t<Primary_literal> p<509> c<507> l<20:33> el<20:34>
n<> u<509> t<Primary> p<510> c<508> l<20:33> el<20:34>
n<> u<510> t<Expression> p<512> c<509> l<20:33> el<20:34>
n<> u<511> t<BinOp_Equiv> p<512> s<510> l<20:30> el<20:32>
n<> u<512> t<Expression> p<515> c<506> s<514> l<20:17> el<20:34>
n<> u<513> t<Statement_or_null> p<514> l<20:35> el<20:36>
n<> u<514> t<Action_block> p<515> c<513> l<20:35> el<20:36>
n<> u<515> t<Simple_immediate_assert_statement> p<516> c<512> l<20:9> el<20:36>
n<> u<516> t<Simple_immediate_assertion_statement> p<517> c<515> l<20:9> el<20:36>
n<> u<517> t<Immediate_assertion_statement> p<518> c<516> l<20:9> el<20:36>
n<> u<518> t<Procedural_assertion_statement> p<519> c<517> l<20:9> el<20:36>
n<> u<519> t<Statement_item> p<520> c<518> l<20:9> el<20:36>
n<> u<520> t<Statement> p<521> c<519> l<20:9> el<20:36>
n<> u<521> t<Statement_or_null> p<713> c<520> s<540> l<20:9> el<20:36>
n<wand_logic_0> u<522> t<StringConst> p<523> l<21:17> el<21:29>
n<> u<523> t<Primary_literal> p<524> c<522> l<21:17> el<21:29>
n<> u<524> t<Primary> p<525> c<523> l<21:17> el<21:29>
n<> u<525> t<Expression> p<531> c<524> s<530> l<21:17> el<21:29>
n<0> u<526> t<IntConst> p<527> l<21:33> el<21:34>
n<> u<527> t<Primary_literal> p<528> c<526> l<21:33> el<21:34>
n<> u<528> t<Primary> p<529> c<527> l<21:33> el<21:34>
n<> u<529> t<Expression> p<531> c<528> l<21:33> el<21:34>
n<> u<530> t<BinOp_Equiv> p<531> s<529> l<21:30> el<21:32>
n<> u<531> t<Expression> p<534> c<525> s<533> l<21:17> el<21:34>
n<> u<532> t<Statement_or_null> p<533> l<21:35> el<21:36>
n<> u<533> t<Action_block> p<534> c<532> l<21:35> el<21:36>
n<> u<534> t<Simple_immediate_assert_statement> p<535> c<531> l<21:9> el<21:36>
n<> u<535> t<Simple_immediate_assertion_statement> p<536> c<534> l<21:9> el<21:36>
n<> u<536> t<Immediate_assertion_statement> p<537> c<535> l<21:9> el<21:36>
n<> u<537> t<Procedural_assertion_statement> p<538> c<536> l<21:9> el<21:36>
n<> u<538> t<Statement_item> p<539> c<537> l<21:9> el<21:36>
n<> u<539> t<Statement> p<540> c<538> l<21:9> el<21:36>
n<> u<540> t<Statement_or_null> p<713> c<539> s<559> l<21:9> el<21:36>
n<wand_logic_1> u<541> t<StringConst> p<542> l<22:17> el<22:29>
n<> u<542> t<Primary_literal> p<543> c<541> l<22:17> el<22:29>
n<> u<543> t<Primary> p<544> c<542> l<22:17> el<22:29>
n<> u<544> t<Expression> p<550> c<543> s<549> l<22:17> el<22:29>
n<1> u<545> t<IntConst> p<546> l<22:33> el<22:34>
n<> u<546> t<Primary_literal> p<547> c<545> l<22:33> el<22:34>
n<> u<547> t<Primary> p<548> c<546> l<22:33> el<22:34>
n<> u<548> t<Expression> p<550> c<547> l<22:33> el<22:34>
n<> u<549> t<BinOp_Equiv> p<550> s<548> l<22:30> el<22:32>
n<> u<550> t<Expression> p<553> c<544> s<552> l<22:17> el<22:34>
n<> u<551> t<Statement_or_null> p<552> l<22:35> el<22:36>
n<> u<552> t<Action_block> p<553> c<551> l<22:35> el<22:36>
n<> u<553> t<Simple_immediate_assert_statement> p<554> c<550> l<22:9> el<22:36>
n<> u<554> t<Simple_immediate_assertion_statement> p<555> c<553> l<22:9> el<22:36>
n<> u<555> t<Immediate_assertion_statement> p<556> c<554> l<22:9> el<22:36>
n<> u<556> t<Procedural_assertion_statement> p<557> c<555> l<22:9> el<22:36>
n<> u<557> t<Statement_item> p<558> c<556> l<22:9> el<22:36>
n<> u<558> t<Statement> p<559> c<557> l<22:9> el<22:36>
n<> u<559> t<Statement_or_null> p<713> c<558> s<578> l<22:9> el<22:36>
n<wor_logic_0> u<560> t<StringConst> p<561> l<23:17> el<23:28>
n<> u<561> t<Primary_literal> p<562> c<560> l<23:17> el<23:28>
n<> u<562> t<Primary> p<563> c<561> l<23:17> el<23:28>
n<> u<563> t<Expression> p<569> c<562> s<568> l<23:17> el<23:28>
n<0> u<564> t<IntConst> p<565> l<23:32> el<23:33>
n<> u<565> t<Primary_literal> p<566> c<564> l<23:32> el<23:33>
n<> u<566> t<Primary> p<567> c<565> l<23:32> el<23:33>
n<> u<567> t<Expression> p<569> c<566> l<23:32> el<23:33>
n<> u<568> t<BinOp_Equiv> p<569> s<567> l<23:29> el<23:31>
n<> u<569> t<Expression> p<572> c<563> s<571> l<23:17> el<23:33>
n<> u<570> t<Statement_or_null> p<571> l<23:34> el<23:35>
n<> u<571> t<Action_block> p<572> c<570> l<23:34> el<23:35>
n<> u<572> t<Simple_immediate_assert_statement> p<573> c<569> l<23:9> el<23:35>
n<> u<573> t<Simple_immediate_assertion_statement> p<574> c<572> l<23:9> el<23:35>
n<> u<574> t<Immediate_assertion_statement> p<575> c<573> l<23:9> el<23:35>
n<> u<575> t<Procedural_assertion_statement> p<576> c<574> l<23:9> el<23:35>
n<> u<576> t<Statement_item> p<577> c<575> l<23:9> el<23:35>
n<> u<577> t<Statement> p<578> c<576> l<23:9> el<23:35>
n<> u<578> t<Statement_or_null> p<713> c<577> s<597> l<23:9> el<23:35>
n<wor_logic_1> u<579> t<StringConst> p<580> l<24:17> el<24:28>
n<> u<580> t<Primary_literal> p<581> c<579> l<24:17> el<24:28>
n<> u<581> t<Primary> p<582> c<580> l<24:17> el<24:28>
n<> u<582> t<Expression> p<588> c<581> s<587> l<24:17> el<24:28>
n<1> u<583> t<IntConst> p<584> l<24:32> el<24:33>
n<> u<584> t<Primary_literal> p<585> c<583> l<24:32> el<24:33>
n<> u<585> t<Primary> p<586> c<584> l<24:32> el<24:33>
n<> u<586> t<Expression> p<588> c<585> l<24:32> el<24:33>
n<> u<587> t<BinOp_Equiv> p<588> s<586> l<24:29> el<24:31>
n<> u<588> t<Expression> p<591> c<582> s<590> l<24:17> el<24:33>
n<> u<589> t<Statement_or_null> p<590> l<24:34> el<24:35>
n<> u<590> t<Action_block> p<591> c<589> l<24:34> el<24:35>
n<> u<591> t<Simple_immediate_assert_statement> p<592> c<588> l<24:9> el<24:35>
n<> u<592> t<Simple_immediate_assertion_statement> p<593> c<591> l<24:9> el<24:35>
n<> u<593> t<Immediate_assertion_statement> p<594> c<592> l<24:9> el<24:35>
n<> u<594> t<Procedural_assertion_statement> p<595> c<593> l<24:9> el<24:35>
n<> u<595> t<Statement_item> p<596> c<594> l<24:9> el<24:35>
n<> u<596> t<Statement> p<597> c<595> l<24:9> el<24:35>
n<> u<597> t<Statement_or_null> p<713> c<596> s<616> l<24:9> el<24:35>
n<wire_integer> u<598> t<StringConst> p<599> l<26:17> el<26:29>
n<> u<599> t<Primary_literal> p<600> c<598> l<26:17> el<26:29>
n<> u<600> t<Primary> p<601> c<599> l<26:17> el<26:29>
n<> u<601> t<Expression> p<607> c<600> s<606> l<26:17> el<26:29>
n<4'b1001> u<602> t<IntConst> p<603> l<26:33> el<26:40>
n<> u<603> t<Primary_literal> p<604> c<602> l<26:33> el<26:40>
n<> u<604> t<Primary> p<605> c<603> l<26:33> el<26:40>
n<> u<605> t<Expression> p<607> c<604> l<26:33> el<26:40>
n<> u<606> t<BinOp_Equiv> p<607> s<605> l<26:30> el<26:32>
n<> u<607> t<Expression> p<610> c<601> s<609> l<26:17> el<26:40>
n<> u<608> t<Statement_or_null> p<609> l<26:41> el<26:42>
n<> u<609> t<Action_block> p<610> c<608> l<26:41> el<26:42>
n<> u<610> t<Simple_immediate_assert_statement> p<611> c<607> l<26:9> el<26:42>
n<> u<611> t<Simple_immediate_assertion_statement> p<612> c<610> l<26:9> el<26:42>
n<> u<612> t<Immediate_assertion_statement> p<613> c<611> l<26:9> el<26:42>
n<> u<613> t<Procedural_assertion_statement> p<614> c<612> l<26:9> el<26:42>
n<> u<614> t<Statement_item> p<615> c<613> l<26:9> el<26:42>
n<> u<615> t<Statement> p<616> c<614> l<26:9> el<26:42>
n<> u<616> t<Statement_or_null> p<713> c<615> s<635> l<26:9> el<26:42>
n<wand_integer> u<617> t<StringConst> p<618> l<27:17> el<27:29>
n<> u<618> t<Primary_literal> p<619> c<617> l<27:17> el<27:29>
n<> u<619> t<Primary> p<620> c<618> l<27:17> el<27:29>
n<> u<620> t<Expression> p<626> c<619> s<625> l<27:17> el<27:29>
n<4'b1000> u<621> t<IntConst> p<622> l<27:33> el<27:40>
n<> u<622> t<Primary_literal> p<623> c<621> l<27:33> el<27:40>
n<> u<623> t<Primary> p<624> c<622> l<27:33> el<27:40>
n<> u<624> t<Expression> p<626> c<623> l<27:33> el<27:40>
n<> u<625> t<BinOp_Equiv> p<626> s<624> l<27:30> el<27:32>
n<> u<626> t<Expression> p<629> c<620> s<628> l<27:17> el<27:40>
n<> u<627> t<Statement_or_null> p<628> l<27:41> el<27:42>
n<> u<628> t<Action_block> p<629> c<627> l<27:41> el<27:42>
n<> u<629> t<Simple_immediate_assert_statement> p<630> c<626> l<27:9> el<27:42>
n<> u<630> t<Simple_immediate_assertion_statement> p<631> c<629> l<27:9> el<27:42>
n<> u<631> t<Immediate_assertion_statement> p<632> c<630> l<27:9> el<27:42>
n<> u<632> t<Procedural_assertion_statement> p<633> c<631> l<27:9> el<27:42>
n<> u<633> t<Statement_item> p<634> c<632> l<27:9> el<27:42>
n<> u<634> t<Statement> p<635> c<633> l<27:9> el<27:42>
n<> u<635> t<Statement_or_null> p<713> c<634> s<654> l<27:9> el<27:42>
n<wor_integer> u<636> t<StringConst> p<637> l<28:17> el<28:28>
n<> u<637> t<Primary_literal> p<638> c<636> l<28:17> el<28:28>
n<> u<638> t<Primary> p<639> c<637> l<28:17> el<28:28>
n<> u<639> t<Expression> p<645> c<638> s<644> l<28:17> el<28:28>
n<4'b1011> u<640> t<IntConst> p<641> l<28:32> el<28:39>
n<> u<641> t<Primary_literal> p<642> c<640> l<28:32> el<28:39>
n<> u<642> t<Primary> p<643> c<641> l<28:32> el<28:39>
n<> u<643> t<Expression> p<645> c<642> l<28:32> el<28:39>
n<> u<644> t<BinOp_Equiv> p<645> s<643> l<28:29> el<28:31>
n<> u<645> t<Expression> p<648> c<639> s<647> l<28:17> el<28:39>
n<> u<646> t<Statement_or_null> p<647> l<28:40> el<28:41>
n<> u<647> t<Action_block> p<648> c<646> l<28:40> el<28:41>
n<> u<648> t<Simple_immediate_assert_statement> p<649> c<645> l<28:9> el<28:41>
n<> u<649> t<Simple_immediate_assertion_statement> p<650> c<648> l<28:9> el<28:41>
n<> u<650> t<Immediate_assertion_statement> p<651> c<649> l<28:9> el<28:41>
n<> u<651> t<Procedural_assertion_statement> p<652> c<650> l<28:9> el<28:41>
n<> u<652> t<Statement_item> p<653> c<651> l<28:9> el<28:41>
n<> u<653> t<Statement> p<654> c<652> l<28:9> el<28:41>
n<> u<654> t<Statement_or_null> p<713> c<653> s<673> l<28:9> el<28:41>
n<wire_typename> u<655> t<StringConst> p<656> l<30:17> el<30:30>
n<> u<656> t<Primary_literal> p<657> c<655> l<30:17> el<30:30>
n<> u<657> t<Primary> p<658> c<656> l<30:17> el<30:30>
n<> u<658> t<Expression> p<664> c<657> s<663> l<30:17> el<30:30>
n<4'b1001> u<659> t<IntConst> p<660> l<30:34> el<30:41>
n<> u<660> t<Primary_literal> p<661> c<659> l<30:34> el<30:41>
n<> u<661> t<Primary> p<662> c<660> l<30:34> el<30:41>
n<> u<662> t<Expression> p<664> c<661> l<30:34> el<30:41>
n<> u<663> t<BinOp_Equiv> p<664> s<662> l<30:31> el<30:33>
n<> u<664> t<Expression> p<667> c<658> s<666> l<30:17> el<30:41>
n<> u<665> t<Statement_or_null> p<666> l<30:42> el<30:43>
n<> u<666> t<Action_block> p<667> c<665> l<30:42> el<30:43>
n<> u<667> t<Simple_immediate_assert_statement> p<668> c<664> l<30:9> el<30:43>
n<> u<668> t<Simple_immediate_assertion_statement> p<669> c<667> l<30:9> el<30:43>
n<> u<669> t<Immediate_assertion_statement> p<670> c<668> l<30:9> el<30:43>
n<> u<670> t<Procedural_assertion_statement> p<671> c<669> l<30:9> el<30:43>
n<> u<671> t<Statement_item> p<672> c<670> l<30:9> el<30:43>
n<> u<672> t<Statement> p<673> c<671> l<30:9> el<30:43>
n<> u<673> t<Statement_or_null> p<713> c<672> s<692> l<30:9> el<30:43>
n<wand_typename> u<674> t<StringConst> p<675> l<31:17> el<31:30>
n<> u<675> t<Primary_literal> p<676> c<674> l<31:17> el<31:30>
n<> u<676> t<Primary> p<677> c<675> l<31:17> el<31:30>
n<> u<677> t<Expression> p<683> c<676> s<682> l<31:17> el<31:30>
n<4'b1000> u<678> t<IntConst> p<679> l<31:34> el<31:41>
n<> u<679> t<Primary_literal> p<680> c<678> l<31:34> el<31:41>
n<> u<680> t<Primary> p<681> c<679> l<31:34> el<31:41>
n<> u<681> t<Expression> p<683> c<680> l<31:34> el<31:41>
n<> u<682> t<BinOp_Equiv> p<683> s<681> l<31:31> el<31:33>
n<> u<683> t<Expression> p<686> c<677> s<685> l<31:17> el<31:41>
n<> u<684> t<Statement_or_null> p<685> l<31:42> el<31:43>
n<> u<685> t<Action_block> p<686> c<684> l<31:42> el<31:43>
n<> u<686> t<Simple_immediate_assert_statement> p<687> c<683> l<31:9> el<31:43>
n<> u<687> t<Simple_immediate_assertion_statement> p<688> c<686> l<31:9> el<31:43>
n<> u<688> t<Immediate_assertion_statement> p<689> c<687> l<31:9> el<31:43>
n<> u<689> t<Procedural_assertion_statement> p<690> c<688> l<31:9> el<31:43>
n<> u<690> t<Statement_item> p<691> c<689> l<31:9> el<31:43>
n<> u<691> t<Statement> p<692> c<690> l<31:9> el<31:43>
n<> u<692> t<Statement_or_null> p<713> c<691> s<711> l<31:9> el<31:43>
n<wor_typename> u<693> t<StringConst> p<694> l<32:17> el<32:29>
n<> u<694> t<Primary_literal> p<695> c<693> l<32:17> el<32:29>
n<> u<695> t<Primary> p<696> c<694> l<32:17> el<32:29>
n<> u<696> t<Expression> p<702> c<695> s<701> l<32:17> el<32:29>
n<4'b1011> u<697> t<IntConst> p<698> l<32:33> el<32:40>
n<> u<698> t<Primary_literal> p<699> c<697> l<32:33> el<32:40>
n<> u<699> t<Primary> p<700> c<698> l<32:33> el<32:40>
n<> u<700> t<Expression> p<702> c<699> l<32:33> el<32:40>
n<> u<701> t<BinOp_Equiv> p<702> s<700> l<32:30> el<32:32>
n<> u<702> t<Expression> p<705> c<696> s<704> l<32:17> el<32:40>
n<> u<703> t<Statement_or_null> p<704> l<32:41> el<32:42>
n<> u<704> t<Action_block> p<705> c<703> l<32:41> el<32:42>
n<> u<705> t<Simple_immediate_assert_statement> p<706> c<702> l<32:9> el<32:42>
n<> u<706> t<Simple_immediate_assertion_statement> p<707> c<705> l<32:9> el<32:42>
n<> u<707> t<Immediate_assertion_statement> p<708> c<706> l<32:9> el<32:42>
n<> u<708> t<Procedural_assertion_statement> p<709> c<707> l<32:9> el<32:42>
n<> u<709> t<Statement_item> p<710> c<708> l<32:9> el<32:42>
n<> u<710> t<Statement> p<711> c<709> l<32:9> el<32:42>
n<> u<711> t<Statement_or_null> p<713> c<710> s<712> l<32:9> el<32:42>
n<> u<712> t<END> p<713> l<33:5> el<33:8>
n<> u<713> t<Seq_block> p<714> c<502> l<18:15> el<33:8>
n<> u<714> t<Statement_item> p<715> c<713> l<18:15> el<33:8>
n<> u<715> t<Statement> p<716> c<714> l<18:15> el<33:8>
n<> u<716> t<Statement_or_null> p<717> c<715> l<18:15> el<33:8>
n<> u<717> t<Procedural_timing_control_statement> p<718> c<483> l<18:12> el<33:8>
n<> u<718> t<Statement_item> p<719> c<717> l<18:12> el<33:8>
n<> u<719> t<Statement> p<720> c<718> l<18:12> el<33:8>
n<> u<720> t<Always_construct> p<721> c<481> l<18:5> el<33:8>
n<> u<721> t<Module_common_item> p<722> c<720> l<18:5> el<33:8>
n<> u<722> t<Module_or_generate_item> p<723> c<721> l<18:5> el<33:8>
n<> u<723> t<Non_port_module_item> p<725> c<722> s<724> l<18:5> el<33:8>
n<> u<724> t<ENDMODULE> p<725> l<34:1> el<34:10>
n<> u<725> t<Module_declaration> p<726> c<4> l<1:1> el<34:10>
n<> u<726> t<Description> p<727> c<725> l<1:1> el<34:10>
n<> u<727> t<Source_text> p<728> c<726> l<1:1> el<34:10>
n<> u<728> t<Top_level_rule> c<1> l<1:1> el<35:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/WireType/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/WireType/dut.sv:1:1: Compile module "work@top".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/WireType/dut.sv:1:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 1.
[NTE:EL0510] Nb instances: 1.
[NTE:EL0511] Nb leaf instances: 0.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                 1
begin                                                  1
constant                                              78
cont_assign                                           40
design                                                 1
event_control                                          1
immediate_assert                                      12
integer_typespec                                       6
logic_net                                             24
logic_typespec                                        19
module_inst                                            3
operation                                             12
packed_array_typespec                                  1
range                                                  8
ref_obj                                               52
ref_typespec                                          30
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...
=== UHDM Object Stats Begin (Elaborated Model) ===
always                                                 2
begin                                                  2
constant                                              78
cont_assign                                           60
design                                                 1
event_control                                          2
immediate_assert                                      24
integer_typespec                                       6
logic_net                                             24
logic_typespec                                        19
module_inst                                            3
operation                                             24
packed_array_typespec                                  1
range                                                  8
ref_obj                                               84
ref_typespec                                          30
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/WireType/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/WireType/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/WireType/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiTypedef:
  \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiName:typename
    |vpiInstance:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRange:
    \_range: , line:13:19, endln:13:24
      |vpiParent:
      \_logic_typespec: (typename), line:13:13, endln:13:24
      |vpiLeftRange:
      \_constant: , line:13:20, endln:13:21
        |vpiParent:
        \_range: , line:13:19, endln:13:24
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:13:22, endln:13:23
        |vpiParent:
        \_range: , line:13:19, endln:13:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wire_logic_0)
      |vpiParent:
      \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
      |vpiFullName:work@top.wire_logic_0
      |vpiActual:
      \_logic_typespec: , line:2:10, endln:2:15
    |vpiName:wire_logic_0
    |vpiFullName:work@top.wire_logic_0
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wire_logic_1)
      |vpiParent:
      \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
      |vpiFullName:work@top.wire_logic_1
      |vpiActual:
      \_logic_typespec: , line:3:10, endln:3:15
    |vpiName:wire_logic_1
    |vpiFullName:work@top.wire_logic_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wand_logic_0)
      |vpiParent:
      \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
      |vpiFullName:work@top.wand_logic_0
      |vpiActual:
      \_logic_typespec: , line:4:10, endln:4:15
    |vpiName:wand_logic_0
    |vpiFullName:work@top.wand_logic_0
    |vpiNetType:2
  |vpiNet:
  \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wand_logic_1)
      |vpiParent:
      \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
      |vpiFullName:work@top.wand_logic_1
      |vpiActual:
      \_logic_typespec: , line:5:10, endln:5:15
    |vpiName:wand_logic_1
    |vpiFullName:work@top.wand_logic_1
    |vpiNetType:2
  |vpiNet:
  \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wor_logic_0)
      |vpiParent:
      \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
      |vpiFullName:work@top.wor_logic_0
      |vpiActual:
      \_logic_typespec: , line:6:9, endln:6:14
    |vpiName:wor_logic_0
    |vpiFullName:work@top.wor_logic_0
    |vpiNetType:3
  |vpiNet:
  \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wor_logic_1)
      |vpiParent:
      \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
      |vpiFullName:work@top.wor_logic_1
      |vpiActual:
      \_logic_typespec: , line:7:9, endln:7:14
    |vpiName:wor_logic_1
    |vpiFullName:work@top.wor_logic_1
    |vpiNetType:3
  |vpiNet:
  \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wire_integer)
      |vpiParent:
      \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
      |vpiFullName:work@top.wire_integer
      |vpiActual:
      \_integer_typespec: , line:9:10, endln:9:17
    |vpiName:wire_integer
    |vpiFullName:work@top.wire_integer
  |vpiNet:
  \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wand_integer)
      |vpiParent:
      \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
      |vpiFullName:work@top.wand_integer
      |vpiActual:
      \_integer_typespec: , line:10:10, endln:10:17
    |vpiName:wand_integer
    |vpiFullName:work@top.wand_integer
  |vpiNet:
  \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wor_integer)
      |vpiParent:
      \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
      |vpiFullName:work@top.wor_integer
      |vpiActual:
      \_integer_typespec: , line:11:9, endln:11:16
    |vpiName:wor_integer
    |vpiFullName:work@top.wor_integer
  |vpiNet:
  \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wire_typename)
      |vpiParent:
      \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
      |vpiFullName:work@top.wire_typename
      |vpiActual:
      \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiName:wire_typename
    |vpiFullName:work@top.wire_typename
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wand_typename)
      |vpiParent:
      \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
      |vpiFullName:work@top.wand_typename
      |vpiActual:
      \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiName:wand_typename
    |vpiFullName:work@top.wand_typename
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wor_typename)
      |vpiParent:
      \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
      |vpiFullName:work@top.wor_typename
      |vpiActual:
      \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiName:wor_typename
    |vpiFullName:work@top.wor_typename
    |vpiNetType:36
  |vpiProcess:
  \_always: , line:18:5, endln:33:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiStmt:
    \_event_control: , line:18:12, endln:18:14
      |vpiParent:
      \_always: , line:18:5, endln:33:8
      |vpiStmt:
      \_begin: (work@top), line:18:15, endln:33:8
        |vpiParent:
        \_event_control: , line:18:12, endln:18:14
        |vpiFullName:work@top
        |vpiStmt:
        \_immediate_assert: , line:19:9, endln:19:36
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:19:17, endln:19:34
            |vpiParent:
            \_immediate_assert: , line:19:9, endln:19:36
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wire_logic_0), line:19:17, endln:19:29
              |vpiParent:
              \_operation: , line:19:17, endln:19:34
              |vpiName:wire_logic_0
              |vpiFullName:work@top.wire_logic_0
              |vpiActual:
              \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
            |vpiOperand:
            \_constant: , line:19:33, endln:19:34
              |vpiParent:
              \_operation: , line:19:17, endln:19:34
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiStmt:
        \_immediate_assert: , line:20:9, endln:20:36
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:20:17, endln:20:34
            |vpiParent:
            \_immediate_assert: , line:20:9, endln:20:36
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wire_logic_1), line:20:17, endln:20:29
              |vpiParent:
              \_operation: , line:20:17, endln:20:34
              |vpiName:wire_logic_1
              |vpiFullName:work@top.wire_logic_1
              |vpiActual:
              \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
            |vpiOperand:
            \_constant: , line:20:33, endln:20:34
              |vpiParent:
              \_operation: , line:20:17, endln:20:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiStmt:
        \_immediate_assert: , line:21:9, endln:21:36
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:21:17, endln:21:34
            |vpiParent:
            \_immediate_assert: , line:21:9, endln:21:36
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wand_logic_0), line:21:17, endln:21:29
              |vpiParent:
              \_operation: , line:21:17, endln:21:34
              |vpiName:wand_logic_0
              |vpiFullName:work@top.wand_logic_0
              |vpiActual:
              \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
            |vpiOperand:
            \_constant: , line:21:33, endln:21:34
              |vpiParent:
              \_operation: , line:21:17, endln:21:34
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiStmt:
        \_immediate_assert: , line:22:9, endln:22:36
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:22:17, endln:22:34
            |vpiParent:
            \_immediate_assert: , line:22:9, endln:22:36
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wand_logic_1), line:22:17, endln:22:29
              |vpiParent:
              \_operation: , line:22:17, endln:22:34
              |vpiName:wand_logic_1
              |vpiFullName:work@top.wand_logic_1
              |vpiActual:
              \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
            |vpiOperand:
            \_constant: , line:22:33, endln:22:34
              |vpiParent:
              \_operation: , line:22:17, endln:22:34
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiStmt:
        \_immediate_assert: , line:23:9, endln:23:35
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:23:17, endln:23:33
            |vpiParent:
            \_immediate_assert: , line:23:9, endln:23:35
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wor_logic_0), line:23:17, endln:23:28
              |vpiParent:
              \_operation: , line:23:17, endln:23:33
              |vpiName:wor_logic_0
              |vpiFullName:work@top.wor_logic_0
              |vpiActual:
              \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
            |vpiOperand:
            \_constant: , line:23:32, endln:23:33
              |vpiParent:
              \_operation: , line:23:17, endln:23:33
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiStmt:
        \_immediate_assert: , line:24:9, endln:24:35
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:24:17, endln:24:33
            |vpiParent:
            \_immediate_assert: , line:24:9, endln:24:35
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wor_logic_1), line:24:17, endln:24:28
              |vpiParent:
              \_operation: , line:24:17, endln:24:33
              |vpiName:wor_logic_1
              |vpiFullName:work@top.wor_logic_1
              |vpiActual:
              \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
            |vpiOperand:
            \_constant: , line:24:32, endln:24:33
              |vpiParent:
              \_operation: , line:24:17, endln:24:33
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiStmt:
        \_immediate_assert: , line:26:9, endln:26:42
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:26:17, endln:26:40
            |vpiParent:
            \_immediate_assert: , line:26:9, endln:26:42
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wire_integer), line:26:17, endln:26:29
              |vpiParent:
              \_operation: , line:26:17, endln:26:40
              |vpiName:wire_integer
              |vpiFullName:work@top.wire_integer
              |vpiActual:
              \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
            |vpiOperand:
            \_constant: , line:26:33, endln:26:40
              |vpiParent:
              \_operation: , line:26:17, endln:26:40
              |vpiDecompile:4'b1001
              |vpiSize:4
              |BIN:1001
              |vpiConstType:3
        |vpiStmt:
        \_immediate_assert: , line:27:9, endln:27:42
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:27:17, endln:27:40
            |vpiParent:
            \_immediate_assert: , line:27:9, endln:27:42
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wand_integer), line:27:17, endln:27:29
              |vpiParent:
              \_operation: , line:27:17, endln:27:40
              |vpiName:wand_integer
              |vpiFullName:work@top.wand_integer
              |vpiActual:
              \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
            |vpiOperand:
            \_constant: , line:27:33, endln:27:40
              |vpiParent:
              \_operation: , line:27:17, endln:27:40
              |vpiDecompile:4'b1000
              |vpiSize:4
              |BIN:1000
              |vpiConstType:3
        |vpiStmt:
        \_immediate_assert: , line:28:9, endln:28:41
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:28:17, endln:28:39
            |vpiParent:
            \_immediate_assert: , line:28:9, endln:28:41
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wor_integer), line:28:17, endln:28:28
              |vpiParent:
              \_operation: , line:28:17, endln:28:39
              |vpiName:wor_integer
              |vpiFullName:work@top.wor_integer
              |vpiActual:
              \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
            |vpiOperand:
            \_constant: , line:28:32, endln:28:39
              |vpiParent:
              \_operation: , line:28:17, endln:28:39
              |vpiDecompile:4'b1011
              |vpiSize:4
              |BIN:1011
              |vpiConstType:3
        |vpiStmt:
        \_immediate_assert: , line:30:9, endln:30:43
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:30:17, endln:30:41
            |vpiParent:
            \_immediate_assert: , line:30:9, endln:30:43
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wire_typename), line:30:17, endln:30:30
              |vpiParent:
              \_operation: , line:30:17, endln:30:41
              |vpiName:wire_typename
              |vpiFullName:work@top.wire_typename
              |vpiActual:
              \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
            |vpiOperand:
            \_constant: , line:30:34, endln:30:41
              |vpiParent:
              \_operation: , line:30:17, endln:30:41
              |vpiDecompile:4'b1001
              |vpiSize:4
              |BIN:1001
              |vpiConstType:3
        |vpiStmt:
        \_immediate_assert: , line:31:9, endln:31:43
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:31:17, endln:31:41
            |vpiParent:
            \_immediate_assert: , line:31:9, endln:31:43
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wand_typename), line:31:17, endln:31:30
              |vpiParent:
              \_operation: , line:31:17, endln:31:41
              |vpiName:wand_typename
              |vpiFullName:work@top.wand_typename
              |vpiActual:
              \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
            |vpiOperand:
            \_constant: , line:31:34, endln:31:41
              |vpiParent:
              \_operation: , line:31:17, endln:31:41
              |vpiDecompile:4'b1000
              |vpiSize:4
              |BIN:1000
              |vpiConstType:3
        |vpiStmt:
        \_immediate_assert: , line:32:9, endln:32:42
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:32:17, endln:32:40
            |vpiParent:
            \_immediate_assert: , line:32:9, endln:32:42
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wor_typename), line:32:17, endln:32:29
              |vpiParent:
              \_operation: , line:32:17, endln:32:40
              |vpiName:wor_typename
              |vpiFullName:work@top.wor_typename
              |vpiActual:
              \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
            |vpiOperand:
            \_constant: , line:32:33, endln:32:40
              |vpiParent:
              \_operation: , line:32:17, endln:32:40
              |vpiDecompile:4'b1011
              |vpiSize:4
              |BIN:1011
              |vpiConstType:3
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:2:37, endln:2:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:2:52, endln:2:53
      |vpiParent:
      \_cont_assign: , line:2:37, endln:2:53
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wire_logic_0), line:2:37, endln:2:49
      |vpiParent:
      \_cont_assign: , line:2:37, endln:2:53
      |vpiName:wire_logic_0
      |vpiFullName:work@top.wire_logic_0
      |vpiActual:
      \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
  |vpiContAssign:
  \_cont_assign: , line:3:37, endln:3:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:3:52, endln:3:53
      |vpiParent:
      \_cont_assign: , line:3:37, endln:3:53
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wire_logic_1), line:3:37, endln:3:49
      |vpiParent:
      \_cont_assign: , line:3:37, endln:3:53
      |vpiName:wire_logic_1
      |vpiFullName:work@top.wire_logic_1
      |vpiActual:
      \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
  |vpiContAssign:
  \_cont_assign: , line:4:37, endln:4:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:4:52, endln:4:53
      |vpiParent:
      \_cont_assign: , line:4:37, endln:4:53
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wand_logic_0), line:4:37, endln:4:49
      |vpiParent:
      \_cont_assign: , line:4:37, endln:4:53
      |vpiName:wand_logic_0
      |vpiFullName:work@top.wand_logic_0
      |vpiActual:
      \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
  |vpiContAssign:
  \_cont_assign: , line:4:62, endln:4:78
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:4:77, endln:4:78
      |vpiParent:
      \_cont_assign: , line:4:62, endln:4:78
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wand_logic_0), line:4:62, endln:4:74
      |vpiParent:
      \_cont_assign: , line:4:62, endln:4:78
      |vpiName:wand_logic_0
      |vpiFullName:work@top.wand_logic_0
      |vpiActual:
      \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
  |vpiContAssign:
  \_cont_assign: , line:5:37, endln:5:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:5:52, endln:5:53
      |vpiParent:
      \_cont_assign: , line:5:37, endln:5:53
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wand_logic_1), line:5:37, endln:5:49
      |vpiParent:
      \_cont_assign: , line:5:37, endln:5:53
      |vpiName:wand_logic_1
      |vpiFullName:work@top.wand_logic_1
      |vpiActual:
      \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
  |vpiContAssign:
  \_cont_assign: , line:5:62, endln:5:78
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:5:77, endln:5:78
      |vpiParent:
      \_cont_assign: , line:5:62, endln:5:78
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wand_logic_1), line:5:62, endln:5:74
      |vpiParent:
      \_cont_assign: , line:5:62, endln:5:78
      |vpiName:wand_logic_1
      |vpiFullName:work@top.wand_logic_1
      |vpiActual:
      \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
  |vpiContAssign:
  \_cont_assign: , line:6:35, endln:6:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:6:49, endln:6:50
      |vpiParent:
      \_cont_assign: , line:6:35, endln:6:50
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wor_logic_0), line:6:35, endln:6:46
      |vpiParent:
      \_cont_assign: , line:6:35, endln:6:50
      |vpiName:wor_logic_0
      |vpiFullName:work@top.wor_logic_0
      |vpiActual:
      \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
  |vpiContAssign:
  \_cont_assign: , line:6:59, endln:6:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:6:73, endln:6:74
      |vpiParent:
      \_cont_assign: , line:6:59, endln:6:74
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wor_logic_0), line:6:59, endln:6:70
      |vpiParent:
      \_cont_assign: , line:6:59, endln:6:74
      |vpiName:wor_logic_0
      |vpiFullName:work@top.wor_logic_0
      |vpiActual:
      \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
  |vpiContAssign:
  \_cont_assign: , line:7:35, endln:7:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:7:49, endln:7:50
      |vpiParent:
      \_cont_assign: , line:7:35, endln:7:50
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wor_logic_1), line:7:35, endln:7:46
      |vpiParent:
      \_cont_assign: , line:7:35, endln:7:50
      |vpiName:wor_logic_1
      |vpiFullName:work@top.wor_logic_1
      |vpiActual:
      \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
  |vpiContAssign:
  \_cont_assign: , line:7:59, endln:7:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:7:73, endln:7:74
      |vpiParent:
      \_cont_assign: , line:7:59, endln:7:74
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wor_logic_1), line:7:59, endln:7:70
      |vpiParent:
      \_cont_assign: , line:7:59, endln:7:74
      |vpiName:wor_logic_1
      |vpiFullName:work@top.wor_logic_1
      |vpiActual:
      \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
  |vpiContAssign:
  \_cont_assign: , line:9:39, endln:9:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:9:54, endln:9:61
      |vpiParent:
      \_cont_assign: , line:9:39, endln:9:61
      |vpiDecompile:4'b1001
      |vpiSize:4
      |BIN:1001
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wire_integer), line:9:39, endln:9:51
      |vpiParent:
      \_cont_assign: , line:9:39, endln:9:61
      |vpiName:wire_integer
      |vpiFullName:work@top.wire_integer
      |vpiActual:
      \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
  |vpiContAssign:
  \_cont_assign: , line:10:39, endln:10:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:10:54, endln:10:61
      |vpiParent:
      \_cont_assign: , line:10:39, endln:10:61
      |vpiDecompile:4'b1001
      |vpiSize:4
      |BIN:1001
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wand_integer), line:10:39, endln:10:51
      |vpiParent:
      \_cont_assign: , line:10:39, endln:10:61
      |vpiName:wand_integer
      |vpiFullName:work@top.wand_integer
      |vpiActual:
      \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
  |vpiContAssign:
  \_cont_assign: , line:10:70, endln:10:92
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:10:85, endln:10:92
      |vpiParent:
      \_cont_assign: , line:10:70, endln:10:92
      |vpiDecompile:4'b1010
      |vpiSize:4
      |BIN:1010
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wand_integer), line:10:70, endln:10:82
      |vpiParent:
      \_cont_assign: , line:10:70, endln:10:92
      |vpiName:wand_integer
      |vpiFullName:work@top.wand_integer
      |vpiActual:
      \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
  |vpiContAssign:
  \_cont_assign: , line:11:37, endln:11:58
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:11:51, endln:11:58
      |vpiParent:
      \_cont_assign: , line:11:37, endln:11:58
      |vpiDecompile:4'b1001
      |vpiSize:4
      |BIN:1001
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wor_integer), line:11:37, endln:11:48
      |vpiParent:
      \_cont_assign: , line:11:37, endln:11:58
      |vpiName:wor_integer
      |vpiFullName:work@top.wor_integer
      |vpiActual:
      \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
  |vpiContAssign:
  \_cont_assign: , line:11:67, endln:11:88
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:11:81, endln:11:88
      |vpiParent:
      \_cont_assign: , line:11:67, endln:11:88
      |vpiDecompile:4'b1010
      |vpiSize:4
      |BIN:1010
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wor_integer), line:11:67, endln:11:78
      |vpiParent:
      \_cont_assign: , line:11:67, endln:11:88
      |vpiName:wor_integer
      |vpiFullName:work@top.wor_integer
      |vpiActual:
      \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
  |vpiContAssign:
  \_cont_assign: , line:14:41, endln:14:64
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:14:57, endln:14:64
      |vpiParent:
      \_cont_assign: , line:14:41, endln:14:64
      |vpiDecompile:4'b1001
      |vpiSize:4
      |BIN:1001
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wire_typename), line:14:41, endln:14:54
      |vpiParent:
      \_cont_assign: , line:14:41, endln:14:64
      |vpiName:wire_typename
      |vpiFullName:work@top.wire_typename
      |vpiActual:
      \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
  |vpiContAssign:
  \_cont_assign: , line:15:41, endln:15:64
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:15:57, endln:15:64
      |vpiParent:
      \_cont_assign: , line:15:41, endln:15:64
      |vpiDecompile:4'b1001
      |vpiSize:4
      |BIN:1001
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wand_typename), line:15:41, endln:15:54
      |vpiParent:
      \_cont_assign: , line:15:41, endln:15:64
      |vpiName:wand_typename
      |vpiFullName:work@top.wand_typename
      |vpiActual:
      \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
  |vpiContAssign:
  \_cont_assign: , line:15:73, endln:15:96
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:15:89, endln:15:96
      |vpiParent:
      \_cont_assign: , line:15:73, endln:15:96
      |vpiDecompile:4'b1010
      |vpiSize:4
      |BIN:1010
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wand_typename), line:15:73, endln:15:86
      |vpiParent:
      \_cont_assign: , line:15:73, endln:15:96
      |vpiName:wand_typename
      |vpiFullName:work@top.wand_typename
      |vpiActual:
      \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
  |vpiContAssign:
  \_cont_assign: , line:16:39, endln:16:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:16:54, endln:16:61
      |vpiParent:
      \_cont_assign: , line:16:39, endln:16:61
      |vpiDecompile:4'b1001
      |vpiSize:4
      |BIN:1001
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wor_typename), line:16:39, endln:16:51
      |vpiParent:
      \_cont_assign: , line:16:39, endln:16:61
      |vpiName:wor_typename
      |vpiFullName:work@top.wor_typename
      |vpiActual:
      \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
  |vpiContAssign:
  \_cont_assign: , line:16:70, endln:16:92
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:16:85, endln:16:92
      |vpiParent:
      \_cont_assign: , line:16:70, endln:16:92
      |vpiDecompile:4'b1010
      |vpiSize:4
      |BIN:1010
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@top.wor_typename), line:16:70, endln:16:82
      |vpiParent:
      \_cont_assign: , line:16:70, endln:16:92
      |vpiName:wor_typename
      |vpiFullName:work@top.wor_typename
      |vpiActual:
      \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiParent:
  \_design: (work@top)
  |vpiName:work@top
  |vpiTypedef:
  \_logic_typespec: (typename), line:13:13, endln:13:24
  |vpiDefName:work@top
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wire_logic_0)
      |vpiParent:
      \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
      |vpiFullName:work@top.wire_logic_0
      |vpiActual:
      \_logic_typespec: , line:2:10, endln:2:15
    |vpiName:wire_logic_0
    |vpiFullName:work@top.wire_logic_0
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wire_logic_1)
      |vpiParent:
      \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
      |vpiFullName:work@top.wire_logic_1
      |vpiActual:
      \_logic_typespec: , line:3:10, endln:3:15
    |vpiName:wire_logic_1
    |vpiFullName:work@top.wire_logic_1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wand_logic_0)
      |vpiParent:
      \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
      |vpiFullName:work@top.wand_logic_0
      |vpiActual:
      \_logic_typespec: , line:4:10, endln:4:15
    |vpiName:wand_logic_0
    |vpiFullName:work@top.wand_logic_0
    |vpiNetType:2
  |vpiNet:
  \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wand_logic_1)
      |vpiParent:
      \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
      |vpiFullName:work@top.wand_logic_1
      |vpiActual:
      \_logic_typespec: , line:5:10, endln:5:15
    |vpiName:wand_logic_1
    |vpiFullName:work@top.wand_logic_1
    |vpiNetType:2
  |vpiNet:
  \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wor_logic_0)
      |vpiParent:
      \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
      |vpiFullName:work@top.wor_logic_0
      |vpiActual:
      \_logic_typespec: , line:6:9, endln:6:14
    |vpiName:wor_logic_0
    |vpiFullName:work@top.wor_logic_0
    |vpiNetType:3
  |vpiNet:
  \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wor_logic_1)
      |vpiParent:
      \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
      |vpiFullName:work@top.wor_logic_1
      |vpiActual:
      \_logic_typespec: , line:7:9, endln:7:14
    |vpiName:wor_logic_1
    |vpiFullName:work@top.wor_logic_1
    |vpiNetType:3
  |vpiNet:
  \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wire_integer)
      |vpiParent:
      \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
      |vpiFullName:work@top.wire_integer
      |vpiActual:
      \_integer_typespec: , line:9:10, endln:9:17
    |vpiName:wire_integer
    |vpiFullName:work@top.wire_integer
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wand_integer)
      |vpiParent:
      \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
      |vpiFullName:work@top.wand_integer
      |vpiActual:
      \_integer_typespec: , line:10:10, endln:10:17
    |vpiName:wand_integer
    |vpiFullName:work@top.wand_integer
    |vpiNetType:2
  |vpiNet:
  \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wor_integer)
      |vpiParent:
      \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
      |vpiFullName:work@top.wor_integer
      |vpiActual:
      \_integer_typespec: , line:11:9, endln:11:16
    |vpiName:wor_integer
    |vpiFullName:work@top.wor_integer
    |vpiNetType:3
  |vpiNet:
  \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wire_typename)
      |vpiParent:
      \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
      |vpiFullName:work@top.wire_typename
      |vpiActual:
      \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiName:wire_typename
    |vpiFullName:work@top.wire_typename
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wand_typename)
      |vpiParent:
      \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
      |vpiFullName:work@top.wand_typename
      |vpiActual:
      \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiName:wand_typename
    |vpiFullName:work@top.wand_typename
    |vpiNetType:2
  |vpiNet:
  \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiTypespec:
    \_ref_typespec: (work@top.wor_typename)
      |vpiParent:
      \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
      |vpiFullName:work@top.wor_typename
      |vpiActual:
      \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiName:wor_typename
    |vpiFullName:work@top.wor_typename
    |vpiNetType:3
  |vpiTopModule:1
  |vpiProcess:
  \_always: , line:18:5, endln:33:8
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiStmt:
    \_event_control: , line:18:12, endln:18:14
      |vpiParent:
      \_always: , line:18:5, endln:33:8
      |vpiStmt:
      \_begin: (work@top), line:18:15, endln:33:8
        |vpiParent:
        \_event_control: , line:18:12, endln:18:14
        |vpiFullName:work@top
        |vpiStmt:
        \_immediate_assert: , line:19:9, endln:19:36
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:19:17, endln:19:34
            |vpiParent:
            \_immediate_assert: , line:19:9, endln:19:36
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wire_logic_0), line:19:17, endln:19:29
              |vpiParent:
              \_operation: , line:19:17, endln:19:34
              |vpiName:wire_logic_0
              |vpiFullName:work@top.wire_logic_0
              |vpiActual:
              \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
            |vpiOperand:
            \_constant: , line:19:33, endln:19:34
        |vpiStmt:
        \_immediate_assert: , line:20:9, endln:20:36
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:20:17, endln:20:34
            |vpiParent:
            \_immediate_assert: , line:20:9, endln:20:36
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wire_logic_1), line:20:17, endln:20:29
              |vpiParent:
              \_operation: , line:20:17, endln:20:34
              |vpiName:wire_logic_1
              |vpiFullName:work@top.wire_logic_1
              |vpiActual:
              \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
            |vpiOperand:
            \_constant: , line:20:33, endln:20:34
        |vpiStmt:
        \_immediate_assert: , line:21:9, endln:21:36
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:21:17, endln:21:34
            |vpiParent:
            \_immediate_assert: , line:21:9, endln:21:36
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wand_logic_0), line:21:17, endln:21:29
              |vpiParent:
              \_operation: , line:21:17, endln:21:34
              |vpiName:wand_logic_0
              |vpiFullName:work@top.wand_logic_0
              |vpiActual:
              \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
            |vpiOperand:
            \_constant: , line:21:33, endln:21:34
        |vpiStmt:
        \_immediate_assert: , line:22:9, endln:22:36
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:22:17, endln:22:34
            |vpiParent:
            \_immediate_assert: , line:22:9, endln:22:36
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wand_logic_1), line:22:17, endln:22:29
              |vpiParent:
              \_operation: , line:22:17, endln:22:34
              |vpiName:wand_logic_1
              |vpiFullName:work@top.wand_logic_1
              |vpiActual:
              \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
            |vpiOperand:
            \_constant: , line:22:33, endln:22:34
        |vpiStmt:
        \_immediate_assert: , line:23:9, endln:23:35
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:23:17, endln:23:33
            |vpiParent:
            \_immediate_assert: , line:23:9, endln:23:35
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wor_logic_0), line:23:17, endln:23:28
              |vpiParent:
              \_operation: , line:23:17, endln:23:33
              |vpiName:wor_logic_0
              |vpiFullName:work@top.wor_logic_0
              |vpiActual:
              \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
            |vpiOperand:
            \_constant: , line:23:32, endln:23:33
        |vpiStmt:
        \_immediate_assert: , line:24:9, endln:24:35
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:24:17, endln:24:33
            |vpiParent:
            \_immediate_assert: , line:24:9, endln:24:35
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wor_logic_1), line:24:17, endln:24:28
              |vpiParent:
              \_operation: , line:24:17, endln:24:33
              |vpiName:wor_logic_1
              |vpiFullName:work@top.wor_logic_1
              |vpiActual:
              \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
            |vpiOperand:
            \_constant: , line:24:32, endln:24:33
        |vpiStmt:
        \_immediate_assert: , line:26:9, endln:26:42
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:26:17, endln:26:40
            |vpiParent:
            \_immediate_assert: , line:26:9, endln:26:42
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wire_integer), line:26:17, endln:26:29
              |vpiParent:
              \_operation: , line:26:17, endln:26:40
              |vpiName:wire_integer
              |vpiFullName:work@top.wire_integer
              |vpiActual:
              \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
            |vpiOperand:
            \_constant: , line:26:33, endln:26:40
        |vpiStmt:
        \_immediate_assert: , line:27:9, endln:27:42
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:27:17, endln:27:40
            |vpiParent:
            \_immediate_assert: , line:27:9, endln:27:42
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wand_integer), line:27:17, endln:27:29
              |vpiParent:
              \_operation: , line:27:17, endln:27:40
              |vpiName:wand_integer
              |vpiFullName:work@top.wand_integer
              |vpiActual:
              \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
            |vpiOperand:
            \_constant: , line:27:33, endln:27:40
        |vpiStmt:
        \_immediate_assert: , line:28:9, endln:28:41
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:28:17, endln:28:39
            |vpiParent:
            \_immediate_assert: , line:28:9, endln:28:41
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wor_integer), line:28:17, endln:28:28
              |vpiParent:
              \_operation: , line:28:17, endln:28:39
              |vpiName:wor_integer
              |vpiFullName:work@top.wor_integer
              |vpiActual:
              \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
            |vpiOperand:
            \_constant: , line:28:32, endln:28:39
        |vpiStmt:
        \_immediate_assert: , line:30:9, endln:30:43
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:30:17, endln:30:41
            |vpiParent:
            \_immediate_assert: , line:30:9, endln:30:43
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wire_typename), line:30:17, endln:30:30
              |vpiParent:
              \_operation: , line:30:17, endln:30:41
              |vpiName:wire_typename
              |vpiFullName:work@top.wire_typename
              |vpiActual:
              \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
            |vpiOperand:
            \_constant: , line:30:34, endln:30:41
        |vpiStmt:
        \_immediate_assert: , line:31:9, endln:31:43
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:31:17, endln:31:41
            |vpiParent:
            \_immediate_assert: , line:31:9, endln:31:43
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wand_typename), line:31:17, endln:31:30
              |vpiParent:
              \_operation: , line:31:17, endln:31:41
              |vpiName:wand_typename
              |vpiFullName:work@top.wand_typename
              |vpiActual:
              \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
            |vpiOperand:
            \_constant: , line:31:34, endln:31:41
        |vpiStmt:
        \_immediate_assert: , line:32:9, endln:32:42
          |vpiParent:
          \_begin: (work@top), line:18:15, endln:33:8
          |vpiExpr:
          \_operation: , line:32:17, endln:32:40
            |vpiParent:
            \_immediate_assert: , line:32:9, endln:32:42
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@top.wor_typename), line:32:17, endln:32:29
              |vpiParent:
              \_operation: , line:32:17, endln:32:40
              |vpiName:wor_typename
              |vpiFullName:work@top.wor_typename
              |vpiActual:
              \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
            |vpiOperand:
            \_constant: , line:32:33, endln:32:40
    |vpiAlwaysType:1
  |vpiContAssign:
  \_cont_assign: , line:2:37, endln:2:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:2:52, endln:2:53
      |vpiParent:
      \_cont_assign: , line:2:37, endln:2:53
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wire_logic_0), line:2:37, endln:2:49
      |vpiParent:
      \_cont_assign: , line:2:37, endln:2:53
      |vpiName:wire_logic_0
      |vpiFullName:work@top.wire_logic_0
      |vpiActual:
      \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
  |vpiContAssign:
  \_cont_assign: , line:3:37, endln:3:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:3:52, endln:3:53
      |vpiParent:
      \_cont_assign: , line:3:37, endln:3:53
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wire_logic_1), line:3:37, endln:3:49
      |vpiParent:
      \_cont_assign: , line:3:37, endln:3:53
      |vpiName:wire_logic_1
      |vpiFullName:work@top.wire_logic_1
      |vpiActual:
      \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
  |vpiContAssign:
  \_cont_assign: , line:4:37, endln:4:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:4:52, endln:4:53
      |vpiParent:
      \_cont_assign: , line:4:37, endln:4:53
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wand_logic_0), line:4:37, endln:4:49
      |vpiParent:
      \_cont_assign: , line:4:37, endln:4:53
      |vpiName:wand_logic_0
      |vpiFullName:work@top.wand_logic_0
      |vpiActual:
      \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
  |vpiContAssign:
  \_cont_assign: , line:4:62, endln:4:78
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:4:77, endln:4:78
      |vpiParent:
      \_cont_assign: , line:4:62, endln:4:78
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wand_logic_0), line:4:62, endln:4:74
      |vpiParent:
      \_cont_assign: , line:4:62, endln:4:78
      |vpiName:wand_logic_0
      |vpiFullName:work@top.wand_logic_0
      |vpiActual:
      \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
  |vpiContAssign:
  \_cont_assign: , line:5:37, endln:5:53
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:5:52, endln:5:53
      |vpiParent:
      \_cont_assign: , line:5:37, endln:5:53
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wand_logic_1), line:5:37, endln:5:49
      |vpiParent:
      \_cont_assign: , line:5:37, endln:5:53
      |vpiName:wand_logic_1
      |vpiFullName:work@top.wand_logic_1
      |vpiActual:
      \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
  |vpiContAssign:
  \_cont_assign: , line:5:62, endln:5:78
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:5:77, endln:5:78
      |vpiParent:
      \_cont_assign: , line:5:62, endln:5:78
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wand_logic_1), line:5:62, endln:5:74
      |vpiParent:
      \_cont_assign: , line:5:62, endln:5:78
      |vpiName:wand_logic_1
      |vpiFullName:work@top.wand_logic_1
      |vpiActual:
      \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
  |vpiContAssign:
  \_cont_assign: , line:6:35, endln:6:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:6:49, endln:6:50
      |vpiParent:
      \_cont_assign: , line:6:35, endln:6:50
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wor_logic_0), line:6:35, endln:6:46
      |vpiParent:
      \_cont_assign: , line:6:35, endln:6:50
      |vpiName:wor_logic_0
      |vpiFullName:work@top.wor_logic_0
      |vpiActual:
      \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
  |vpiContAssign:
  \_cont_assign: , line:6:59, endln:6:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:6:73, endln:6:74
      |vpiParent:
      \_cont_assign: , line:6:59, endln:6:74
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wor_logic_0), line:6:59, endln:6:70
      |vpiParent:
      \_cont_assign: , line:6:59, endln:6:74
      |vpiName:wor_logic_0
      |vpiFullName:work@top.wor_logic_0
      |vpiActual:
      \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
  |vpiContAssign:
  \_cont_assign: , line:7:35, endln:7:50
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:7:49, endln:7:50
      |vpiParent:
      \_cont_assign: , line:7:35, endln:7:50
      |vpiDecompile:1
      |vpiSize:1
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wor_logic_1), line:7:35, endln:7:46
      |vpiParent:
      \_cont_assign: , line:7:35, endln:7:50
      |vpiName:wor_logic_1
      |vpiFullName:work@top.wor_logic_1
      |vpiActual:
      \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
  |vpiContAssign:
  \_cont_assign: , line:7:59, endln:7:74
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:7:73, endln:7:74
      |vpiParent:
      \_cont_assign: , line:7:59, endln:7:74
      |vpiDecompile:0
      |vpiSize:1
      |UINT:0
      |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@top.wor_logic_1), line:7:59, endln:7:70
      |vpiParent:
      \_cont_assign: , line:7:59, endln:7:74
      |vpiName:wor_logic_1
      |vpiFullName:work@top.wor_logic_1
      |vpiActual:
      \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
  |vpiContAssign:
  \_cont_assign: , line:9:39, endln:9:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:9:54, endln:9:61
    |vpiLhs:
    \_ref_obj: (work@top.wire_integer), line:9:39, endln:9:51
      |vpiParent:
      \_cont_assign: , line:9:39, endln:9:61
      |vpiName:wire_integer
      |vpiFullName:work@top.wire_integer
      |vpiActual:
      \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
  |vpiContAssign:
  \_cont_assign: , line:10:39, endln:10:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:10:54, endln:10:61
    |vpiLhs:
    \_ref_obj: (work@top.wand_integer), line:10:39, endln:10:51
      |vpiParent:
      \_cont_assign: , line:10:39, endln:10:61
      |vpiName:wand_integer
      |vpiFullName:work@top.wand_integer
      |vpiActual:
      \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
  |vpiContAssign:
  \_cont_assign: , line:10:70, endln:10:92
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:10:85, endln:10:92
    |vpiLhs:
    \_ref_obj: (work@top.wand_integer), line:10:70, endln:10:82
      |vpiParent:
      \_cont_assign: , line:10:70, endln:10:92
      |vpiName:wand_integer
      |vpiFullName:work@top.wand_integer
      |vpiActual:
      \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
  |vpiContAssign:
  \_cont_assign: , line:11:37, endln:11:58
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:11:51, endln:11:58
    |vpiLhs:
    \_ref_obj: (work@top.wor_integer), line:11:37, endln:11:48
      |vpiParent:
      \_cont_assign: , line:11:37, endln:11:58
      |vpiName:wor_integer
      |vpiFullName:work@top.wor_integer
      |vpiActual:
      \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
  |vpiContAssign:
  \_cont_assign: , line:11:67, endln:11:88
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:11:81, endln:11:88
    |vpiLhs:
    \_ref_obj: (work@top.wor_integer), line:11:67, endln:11:78
      |vpiParent:
      \_cont_assign: , line:11:67, endln:11:88
      |vpiName:wor_integer
      |vpiFullName:work@top.wor_integer
      |vpiActual:
      \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
  |vpiContAssign:
  \_cont_assign: , line:14:41, endln:14:64
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:14:57, endln:14:64
    |vpiLhs:
    \_ref_obj: (work@top.wire_typename), line:14:41, endln:14:54
      |vpiParent:
      \_cont_assign: , line:14:41, endln:14:64
      |vpiName:wire_typename
      |vpiFullName:work@top.wire_typename
      |vpiActual:
      \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
  |vpiContAssign:
  \_cont_assign: , line:15:41, endln:15:64
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:15:57, endln:15:64
    |vpiLhs:
    \_ref_obj: (work@top.wand_typename), line:15:41, endln:15:54
      |vpiParent:
      \_cont_assign: , line:15:41, endln:15:64
      |vpiName:wand_typename
      |vpiFullName:work@top.wand_typename
      |vpiActual:
      \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
  |vpiContAssign:
  \_cont_assign: , line:15:73, endln:15:96
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:15:89, endln:15:96
    |vpiLhs:
    \_ref_obj: (work@top.wand_typename), line:15:73, endln:15:86
      |vpiParent:
      \_cont_assign: , line:15:73, endln:15:96
      |vpiName:wand_typename
      |vpiFullName:work@top.wand_typename
      |vpiActual:
      \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
  |vpiContAssign:
  \_cont_assign: , line:16:39, endln:16:61
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:16:54, endln:16:61
    |vpiLhs:
    \_ref_obj: (work@top.wor_typename), line:16:39, endln:16:51
      |vpiParent:
      \_cont_assign: , line:16:39, endln:16:61
      |vpiName:wor_typename
      |vpiFullName:work@top.wor_typename
      |vpiActual:
      \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
  |vpiContAssign:
  \_cont_assign: , line:16:70, endln:16:92
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
    |vpiRhs:
    \_constant: , line:16:85, endln:16:92
    |vpiLhs:
    \_ref_obj: (work@top.wor_typename), line:16:70, endln:16:82
      |vpiParent:
      \_cont_assign: , line:16:70, endln:16:92
      |vpiName:wor_typename
      |vpiFullName:work@top.wor_typename
      |vpiActual:
      \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
\_weaklyReferenced:
\_logic_typespec: , line:2:10, endln:2:15
\_logic_typespec: , line:3:10, endln:3:15
\_logic_typespec: , line:4:10, endln:4:15
\_logic_typespec: , line:5:10, endln:5:15
\_logic_typespec: , line:6:9, endln:6:14
\_logic_typespec: , line:7:9, endln:7:14
\_integer_typespec: , line:9:10, endln:9:17
  |vpiSigned:1
\_integer_typespec: , line:10:10, endln:10:17
  |vpiSigned:1
\_integer_typespec: , line:11:9, endln:11:16
  |vpiSigned:1
\_logic_typespec: , line:2:10, endln:2:15
\_logic_typespec: , line:3:10, endln:3:15
\_logic_typespec: , line:4:10, endln:4:15
\_logic_typespec: , line:5:10, endln:5:15
\_logic_typespec: , line:6:9, endln:6:14
\_logic_typespec: , line:7:9, endln:7:14
\_integer_typespec: , line:9:10, endln:9:17
  |vpiSigned:1
\_integer_typespec: , line:10:10, endln:10:17
  |vpiSigned:1
\_integer_typespec: , line:11:9, endln:11:16
  |vpiSigned:1
\_logic_typespec: (typename), line:13:13, endln:13:24
  |vpiName:typename
  |vpiTypedefAlias:
  \_ref_typespec: (typename)
    |vpiParent:
    \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiFullName:typename
    |vpiActual:
    \_logic_typespec: (typename), line:13:13, endln:13:24
  |vpiInstance:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRange:
  \_range: , line:13:19, endln:13:24
    |vpiParent:
    \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiLeftRange:
    \_constant: , line:13:20, endln:13:21
      |vpiParent:
      \_range: , line:13:19, endln:13:24
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:22, endln:13:23
      |vpiParent:
      \_range: , line:13:19, endln:13:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (typename), line:13:13, endln:13:24
  |vpiName:typename
  |vpiTypedefAlias:
  \_ref_typespec: (typename)
    |vpiParent:
    \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiFullName:typename
    |vpiActual:
    \_logic_typespec: (typename), line:13:13, endln:13:24
  |vpiInstance:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRange:
  \_range: , line:13:19, endln:13:24
    |vpiParent:
    \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiLeftRange:
    \_constant: , line:13:20, endln:13:21
      |vpiParent:
      \_range: , line:13:19, endln:13:24
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:22, endln:13:23
      |vpiParent:
      \_range: , line:13:19, endln:13:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: (typename), line:13:13, endln:13:24
  |vpiName:typename
  |vpiTypedefAlias:
  \_ref_typespec: (typename)
    |vpiParent:
    \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiFullName:typename
    |vpiActual:
    \_logic_typespec: (typename), line:13:13, endln:13:24
  |vpiInstance:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRange:
  \_range: , line:13:19, endln:13:24
    |vpiParent:
    \_logic_typespec: (typename), line:13:13, endln:13:24
    |vpiLeftRange:
    \_constant: , line:13:20, endln:13:21
      |vpiParent:
      \_range: , line:13:19, endln:13:24
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:22, endln:13:23
      |vpiParent:
      \_range: , line:13:19, endln:13:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_cont_assign: , line:2:37, endln:2:53
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:2:52, endln:2:53
  |vpiLhs:
  \_ref_obj: (work@top.wire_logic_0), line:2:37, endln:2:49
    |vpiParent:
    \_cont_assign: , line:2:37, endln:2:53
    |vpiName:wire_logic_0
    |vpiFullName:work@top.wire_logic_0
    |vpiActual:
    \_logic_net: (work@top.wire_logic_0), line:2:16, endln:2:28
\_cont_assign: , line:3:37, endln:3:53
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:3:52, endln:3:53
  |vpiLhs:
  \_ref_obj: (work@top.wire_logic_1), line:3:37, endln:3:49
    |vpiParent:
    \_cont_assign: , line:3:37, endln:3:53
    |vpiName:wire_logic_1
    |vpiFullName:work@top.wire_logic_1
    |vpiActual:
    \_logic_net: (work@top.wire_logic_1), line:3:16, endln:3:28
\_cont_assign: , line:4:37, endln:4:53
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:4:52, endln:4:53
  |vpiLhs:
  \_ref_obj: (work@top.wand_logic_0), line:4:37, endln:4:49
    |vpiParent:
    \_cont_assign: , line:4:37, endln:4:53
    |vpiName:wand_logic_0
    |vpiFullName:work@top.wand_logic_0
    |vpiActual:
    \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
\_cont_assign: , line:4:62, endln:4:78
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:4:77, endln:4:78
  |vpiLhs:
  \_ref_obj: (work@top.wand_logic_0), line:4:62, endln:4:74
    |vpiParent:
    \_cont_assign: , line:4:62, endln:4:78
    |vpiName:wand_logic_0
    |vpiFullName:work@top.wand_logic_0
    |vpiActual:
    \_logic_net: (work@top.wand_logic_0), line:4:16, endln:4:28
\_cont_assign: , line:5:37, endln:5:53
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:5:52, endln:5:53
  |vpiLhs:
  \_ref_obj: (work@top.wand_logic_1), line:5:37, endln:5:49
    |vpiParent:
    \_cont_assign: , line:5:37, endln:5:53
    |vpiName:wand_logic_1
    |vpiFullName:work@top.wand_logic_1
    |vpiActual:
    \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
\_cont_assign: , line:5:62, endln:5:78
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:5:77, endln:5:78
  |vpiLhs:
  \_ref_obj: (work@top.wand_logic_1), line:5:62, endln:5:74
    |vpiParent:
    \_cont_assign: , line:5:62, endln:5:78
    |vpiName:wand_logic_1
    |vpiFullName:work@top.wand_logic_1
    |vpiActual:
    \_logic_net: (work@top.wand_logic_1), line:5:16, endln:5:28
\_cont_assign: , line:6:35, endln:6:50
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:6:49, endln:6:50
  |vpiLhs:
  \_ref_obj: (work@top.wor_logic_0), line:6:35, endln:6:46
    |vpiParent:
    \_cont_assign: , line:6:35, endln:6:50
    |vpiName:wor_logic_0
    |vpiFullName:work@top.wor_logic_0
    |vpiActual:
    \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
\_cont_assign: , line:6:59, endln:6:74
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:6:73, endln:6:74
  |vpiLhs:
  \_ref_obj: (work@top.wor_logic_0), line:6:59, endln:6:70
    |vpiParent:
    \_cont_assign: , line:6:59, endln:6:74
    |vpiName:wor_logic_0
    |vpiFullName:work@top.wor_logic_0
    |vpiActual:
    \_logic_net: (work@top.wor_logic_0), line:6:15, endln:6:26
\_cont_assign: , line:7:35, endln:7:50
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:7:49, endln:7:50
  |vpiLhs:
  \_ref_obj: (work@top.wor_logic_1), line:7:35, endln:7:46
    |vpiParent:
    \_cont_assign: , line:7:35, endln:7:50
    |vpiName:wor_logic_1
    |vpiFullName:work@top.wor_logic_1
    |vpiActual:
    \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
\_cont_assign: , line:7:59, endln:7:74
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:7:73, endln:7:74
  |vpiLhs:
  \_ref_obj: (work@top.wor_logic_1), line:7:59, endln:7:70
    |vpiParent:
    \_cont_assign: , line:7:59, endln:7:74
    |vpiName:wor_logic_1
    |vpiFullName:work@top.wor_logic_1
    |vpiActual:
    \_logic_net: (work@top.wor_logic_1), line:7:15, endln:7:26
\_cont_assign: , line:9:39, endln:9:61
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:9:54, endln:9:61
  |vpiLhs:
  \_ref_obj: (work@top.wire_integer), line:9:39, endln:9:51
    |vpiParent:
    \_cont_assign: , line:9:39, endln:9:61
    |vpiName:wire_integer
    |vpiFullName:work@top.wire_integer
    |vpiActual:
    \_logic_net: (work@top.wire_integer), line:9:18, endln:9:30
\_cont_assign: , line:10:39, endln:10:61
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:10:54, endln:10:61
  |vpiLhs:
  \_ref_obj: (work@top.wand_integer), line:10:39, endln:10:51
    |vpiParent:
    \_cont_assign: , line:10:39, endln:10:61
    |vpiName:wand_integer
    |vpiFullName:work@top.wand_integer
    |vpiActual:
    \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
\_cont_assign: , line:10:70, endln:10:92
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:10:85, endln:10:92
  |vpiLhs:
  \_ref_obj: (work@top.wand_integer), line:10:70, endln:10:82
    |vpiParent:
    \_cont_assign: , line:10:70, endln:10:92
    |vpiName:wand_integer
    |vpiFullName:work@top.wand_integer
    |vpiActual:
    \_logic_net: (work@top.wand_integer), line:10:18, endln:10:30
\_cont_assign: , line:11:37, endln:11:58
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:11:51, endln:11:58
  |vpiLhs:
  \_ref_obj: (work@top.wor_integer), line:11:37, endln:11:48
    |vpiParent:
    \_cont_assign: , line:11:37, endln:11:58
    |vpiName:wor_integer
    |vpiFullName:work@top.wor_integer
    |vpiActual:
    \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
\_cont_assign: , line:11:67, endln:11:88
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:11:81, endln:11:88
  |vpiLhs:
  \_ref_obj: (work@top.wor_integer), line:11:67, endln:11:78
    |vpiParent:
    \_cont_assign: , line:11:67, endln:11:88
    |vpiName:wor_integer
    |vpiFullName:work@top.wor_integer
    |vpiActual:
    \_logic_net: (work@top.wor_integer), line:11:17, endln:11:28
\_cont_assign: , line:14:41, endln:14:64
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:14:57, endln:14:64
  |vpiLhs:
  \_ref_obj: (work@top.wire_typename), line:14:41, endln:14:54
    |vpiParent:
    \_cont_assign: , line:14:41, endln:14:64
    |vpiName:wire_typename
    |vpiFullName:work@top.wire_typename
    |vpiActual:
    \_logic_net: (work@top.wire_typename), line:14:19, endln:14:32
\_cont_assign: , line:15:41, endln:15:64
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:15:57, endln:15:64
  |vpiLhs:
  \_ref_obj: (work@top.wand_typename), line:15:41, endln:15:54
    |vpiParent:
    \_cont_assign: , line:15:41, endln:15:64
    |vpiName:wand_typename
    |vpiFullName:work@top.wand_typename
    |vpiActual:
    \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
\_cont_assign: , line:15:73, endln:15:96
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:15:89, endln:15:96
  |vpiLhs:
  \_ref_obj: (work@top.wand_typename), line:15:73, endln:15:86
    |vpiParent:
    \_cont_assign: , line:15:73, endln:15:96
    |vpiName:wand_typename
    |vpiFullName:work@top.wand_typename
    |vpiActual:
    \_logic_net: (work@top.wand_typename), line:15:19, endln:15:32
\_cont_assign: , line:16:39, endln:16:61
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:16:54, endln:16:61
  |vpiLhs:
  \_ref_obj: (work@top.wor_typename), line:16:39, endln:16:51
    |vpiParent:
    \_cont_assign: , line:16:39, endln:16:61
    |vpiName:wor_typename
    |vpiFullName:work@top.wor_typename
    |vpiActual:
    \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
\_cont_assign: , line:16:70, endln:16:92
  |vpiParent:
  \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/WireType/dut.sv, line:1:1, endln:34:10
  |vpiRhs:
  \_constant: , line:16:85, endln:16:92
  |vpiLhs:
  \_ref_obj: (work@top.wor_typename), line:16:70, endln:16:82
    |vpiParent:
    \_cont_assign: , line:16:70, endln:16:92
    |vpiName:wor_typename
    |vpiFullName:work@top.wor_typename
    |vpiActual:
    \_logic_net: (work@top.wor_typename), line:16:18, endln:16:30
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

============================== Begin RoundTrip Results ==============================
[roundtrip]: ${SURELOG_DIR}/tests/WireType/dut.sv | ${SURELOG_DIR}/build/regression/WireType/roundtrip/dut_000.sv | 13 | 34 |
============================== End RoundTrip Results ==============================
