<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - Madgwick_correction_fixpt.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../Madgwick_correction_fixpt.vhd" target="rtwreport_document_frame" id="linkToText_plain">Madgwick_correction_fixpt.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- File Name: C:\EELE466\GHC_DDC\lab3\hdl_coder_Madgwick_correction\codegen\Madgwick_correction\hdlsrc\Madgwick_correction_fixpt.vhd</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- Created: 2018-02-06 13:35:26</span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- Generated by MATLAB 9.3, MATLAB Coder 3.4 and HDL Coder 3.11</span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- </span>
</span><span><a class="LN" name="9">    9   </a><span class="CT">-- </span>
</span><span><a class="LN" name="10">   10   </a><span class="CT">-- </span>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- Rate and Clocking Details</span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Design base rate: 0.25</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- </span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- Clock Enable  Sample Time</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- ce_out        1</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- </span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">-- </span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">-- Output Signal                 Clock Enable  Sample Time</span>
</span><span><a class="LN" name="24">   24   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="25">   25   </a><span class="CT">-- s0                            ce_out        1</span>
</span><span><a class="LN" name="26">   26   </a><span class="CT">-- s1                            ce_out        1</span>
</span><span><a class="LN" name="27">   27   </a><span class="CT">-- s2                            ce_out        1</span>
</span><span><a class="LN" name="28">   28   </a><span class="CT">-- s3                            ce_out        1</span>
</span><span><a class="LN" name="29">   29   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="30">   30   </a><span class="CT">-- </span>
</span><span><a class="LN" name="31">   31   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="32">   32   </a>
</span><span><a class="LN" name="33">   33   </a>
</span><span><a class="LN" name="34">   34   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="35">   35   </a><span class="CT">-- </span>
</span><span><a class="LN" name="36">   36   </a><span class="CT">-- Module: Madgwick_correction_fixpt</span>
</span><span><a class="LN" name="37">   37   </a><span class="CT">-- Source Path: Madgwick_correction_fixpt</span>
</span><span><a class="LN" name="38">   38   </a><span class="CT">-- Hierarchy Level: 0</span>
</span><span><a class="LN" name="39">   39   </a><span class="CT">-- </span>
</span><span><a class="LN" name="40">   40   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="41">   41   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="42">   42   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="43">   43   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="44">   44   </a><span class="KW">USE</span> work.Madgwick_correction_fixpt_pac.<span class="KW">ALL</span>;
</span><span><a class="LN" name="45">   45   </a>
</span><span><a class="LN" name="46">   46   </a><span class="KW">ENTITY</span> Madgwick_correction_fixpt <span class="KW">IS</span>
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="48">   48   </a>        reset_x                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="49">   49   </a>        clk_enable                        :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="50">   50   </a>        q0                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="51">   51   </a>        q1                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="52">   52   </a>        q2                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="53">   53   </a>        q3                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="54">   54   </a>        ax                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En5</span>
</span><span><a class="LN" name="55">   55   </a>        ay                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En5</span>
</span><span><a class="LN" name="56">   56   </a>        az                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En5</span>
</span><span><a class="LN" name="57">   57   </a>        mx                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="58">   58   </a>        my                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="59">   59   </a>        mz                                :   <span class="KW">IN</span>    std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="60">   60   </a>        ce_out                            :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="61">   61   </a>        s0                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E9</span>
</span><span><a class="LN" name="62">   62   </a>        s1                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E9</span>
</span><span><a class="LN" name="63">   63   </a>        s2                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="64">   64   </a>        s3                                :   <span class="KW">OUT</span>   std_logic_vector(13 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="65">   65   </a>        );
</span><span><a class="LN" name="66">   66   </a><span class="KW">END</span> Madgwick_correction_fixpt;
</span><span><a class="LN" name="67">   67   </a>
</span><span><a class="LN" name="68">   68   </a>
</span><span><a class="LN" name="69">   69   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> Madgwick_correction_fixpt <span class="KW">IS</span>
</span><span><a class="LN" name="70">   70   </a>
</span><span><a class="LN" name="71">   71   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">COMPONENT</span> Madgwick_correction_fixpt_en
</span><span><a class="LN" name="73">   73   </a>    <span class="KW">PORT</span>( clk_1                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="74">   74   </a>          reset_x_1                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="75">   75   </a>          clk_enable_1                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="76">   76   </a>          clk_enable_2                    :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="77">   77   </a>          );
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="79">   79   </a>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">COMPONENT</span> Madgwick_correction_fixpt_tc
</span><span><a class="LN" name="81">   81   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="82">   82   </a>          reset_x                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="83">   83   </a>          clk_enable                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="84">   84   </a>          enb                             :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="85">   85   </a>          enb_1_2_0                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="86">   86   </a>          enb_1_4_0                       :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" name="87">   87   </a>          enb_1_4_1                       :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" name="88">   88   </a>          );
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" name="90">   90   </a>
</span><span><a class="LN" name="91">   91   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Madgwick_correction_fixpt_en
</span><span><a class="LN" name="93">   93   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Madgwick_correction_fixpt_en(rtl);
</span><span><a class="LN" name="94">   94   </a>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : Madgwick_correction_fixpt_tc
</span><span><a class="LN" name="96">   96   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.Madgwick_correction_fixpt_tc(rtl);
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>  <span class="CT">-- Functions</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="CT">-- HDLCODER_TO_STDLOGIC </span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">FUNCTION</span> hdlcoder_to_stdlogic(arg: boolean) <span class="KW">RETURN</span> std_logic <span class="KW">IS</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="102">  102   </a>    <span class="KW">IF</span> arg <span class="KW">THEN</span>
</span><span><a class="LN" name="103">  103   </a>      <span class="KW">RETURN</span> '1';
</span><span><a class="LN" name="104">  104   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="105">  105   </a>      <span class="KW">RETURN</span> '0';
</span><span><a class="LN" name="106">  106   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">END</span> <span class="KW">FUNCTION</span>;
</span><span><a class="LN" name="108">  108   </a>
</span><span><a class="LN" name="109">  109   </a>
</span><span><a class="LN" name="110">  110   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> enb_1_4_0                        : std_logic;
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> enb                              : std_logic;
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> enb_1_2_0                        : std_logic;
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> enb_1_4_1                        : std_logic;
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> clk_enable_1                     : std_logic;
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt    : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu : std_logic;
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn   : std_logic;
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn : std_logic;
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn  : std_logic;
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn   : std_logic;
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_1 : std_logic;
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> counterSig                       : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_1  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_1 : std_logic;
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_1 : std_logic;
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_1 : std_logic;
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_1 : std_logic;
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_2 : std_logic;
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_3 : std_logic;
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> counterSig_1                     : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> c0_serial_0                      : vector_of_std_logic_vector14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14 [4]</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> c0_serial_0_1                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> rcc_out                          : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0        : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1        : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2        : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3        : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> q1_1                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> c0_serial_1                      : vector_of_std_logic_vector14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14 [4]</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> c0_serial_1_1                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> rcc_out_1                        : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_1      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_1      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_1      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_1      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> q3_1                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> tmp                              : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout       : vector_of_unsigned28(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix28_En28 [3]</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut       : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En28 [4]</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0                   : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En28 [4]</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> tmp_1                            : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> tmp_2                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> tmp_3                            : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> tmp_4                            : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> tmp_5                            : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_2  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_2 : std_logic;
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_2 : std_logic;
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_2 : std_logic;
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_2 : std_logic;
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_4 : std_logic;
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_5 : std_logic;
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">SIGNAL</span> q0_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">SIGNAL</span> tmp_6                            : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">SIGNAL</span> tmp_7                            : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">SIGNAL</span> tmp_8                            : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">SIGNAL</span> tmp_9                            : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">SIGNAL</span> tmp_10                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">SIGNAL</span> tmp_11                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">SIGNAL</span> tmp_12                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">SIGNAL</span> tmp_13                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="173">  173   </a>  <span class="KW">SIGNAL</span> c0_serial_0_2                    : vector_of_signed17(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix17 [4]</span>
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">SIGNAL</span> rcc_out_2                        : vector_of_signed17(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix17 [4]</span>
</span><span><a class="LN" name="175">  175   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_2      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_2      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="177">  177   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_2      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="178">  178   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_2      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="179">  179   </a>  <span class="KW">SIGNAL</span> tmp_14                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="180">  180   </a>  <span class="KW">SIGNAL</span> q2_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">SIGNAL</span> q2_1                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">SIGNAL</span> mz_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="183">  183   </a>  <span class="KW">SIGNAL</span> mz_1                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">SIGNAL</span> my_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">SIGNAL</span> my_1                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">SIGNAL</span> mx_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">SIGNAL</span> mx_1                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">SIGNAL</span> c0_serial_1_2                    : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">SIGNAL</span> rcc_out_3                        : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_3      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_3      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_3      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_3      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">SIGNAL</span> q2_2                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">SIGNAL</span> tmp_15                           : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_1     : vector_of_signed31(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix31 [3]</span>
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_1     : vector_of_signed31(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix31 [4]</span>
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_1                 : vector_of_signed31(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix31 [4]</span>
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">SIGNAL</span> tmp_16                           : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">SIGNAL</span> tmp_17                           : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En28</span>
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">SIGNAL</span> tmp_18                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">SIGNAL</span> tmp_19                           : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">SIGNAL</span> tmp_20                           : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">SIGNAL</span> tmp_21                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">SIGNAL</span> ax_signed                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En5</span>
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">SIGNAL</span> tmp_22                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">SIGNAL</span> tmp_23                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">SIGNAL</span> tmp_24                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">SIGNAL</span> tmp_25                           : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">SIGNAL</span> tmp_26                           : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">SIGNAL</span> tmp_27                           : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">SIGNAL</span> tmp_28                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">SIGNAL</span> tmp_29                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">SIGNAL</span> tmp_30                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">SIGNAL</span> tmp_31                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">SIGNAL</span> tmp_32                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">SIGNAL</span> tmp_33                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">SIGNAL</span> c0_serial_0_3                    : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En14 [2]</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">SIGNAL</span> rcc_out_4                        : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En14 [2]</span>
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_4      : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_4      : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="223">  223   </a>  <span class="KW">SIGNAL</span> tmp_34                           : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">SIGNAL</span> tmp_35                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">SIGNAL</span> tmp_36                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">SIGNAL</span> tmp_37                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">SIGNAL</span> tmp_38                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="228">  228   </a>  <span class="KW">SIGNAL</span> p810tmp_cast                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En13</span>
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">SIGNAL</span> p810tmp_cast_1                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En13</span>
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">SIGNAL</span> tmp_39                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">SIGNAL</span> tmp_40                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="232">  232   </a>  <span class="KW">SIGNAL</span> tmp_41                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">SIGNAL</span> tmp_42                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="234">  234   </a>  <span class="KW">SIGNAL</span> tmp_43                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">SIGNAL</span> p849tmp_cast                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En13</span>
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">SIGNAL</span> p849tmp_cast_1                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En13</span>
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">SIGNAL</span> tmp_44                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="238">  238   </a>  <span class="KW">SIGNAL</span> c0_serial_1_3                    : vector_of_signed15(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix15_En13 [2]</span>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">SIGNAL</span> rcc_out_5                        : vector_of_signed15(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix15_En13 [2]</span>
</span><span><a class="LN" name="240">  240   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_5      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_5      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="242">  242   </a>  <span class="KW">SIGNAL</span> tmp_45                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="243">  243   </a>  <span class="KW">SIGNAL</span> tmp_46                           : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_2     : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_2     : vector_of_signed39(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix39_En27 [2]</span>
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_2                 : vector_of_signed39(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix39_En27 [2]</span>
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_3  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_3 : std_logic;
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_3 : std_logic;
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_3 : std_logic;
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_3 : std_logic;
</span><span><a class="LN" name="252">  252   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_6 : std_logic;
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_7 : std_logic;
</span><span><a class="LN" name="254">  254   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_4  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="255">  255   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_4 : std_logic;
</span><span><a class="LN" name="256">  256   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_4 : std_logic;
</span><span><a class="LN" name="257">  257   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_4 : std_logic;
</span><span><a class="LN" name="258">  258   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_4 : std_logic;
</span><span><a class="LN" name="259">  259   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_8 : std_logic;
</span><span><a class="LN" name="260">  260   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_9 : std_logic;
</span><span><a class="LN" name="261">  261   </a>  <span class="KW">SIGNAL</span> c0_serial_0_4                    : vector_of_std_logic_vector14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14 [4]</span>
</span><span><a class="LN" name="262">  262   </a>  <span class="KW">SIGNAL</span> c0_serial_0_5                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="263">  263   </a>  <span class="KW">SIGNAL</span> rcc_out_6                        : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="264">  264   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_6      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="265">  265   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_6      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="266">  266   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_4      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="267">  267   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_4      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="268">  268   </a>  <span class="KW">SIGNAL</span> q0_1                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="269">  269   </a>  <span class="KW">SIGNAL</span> c0_serial_1_4                    : vector_of_std_logic_vector14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14 [4]</span>
</span><span><a class="LN" name="270">  270   </a>  <span class="KW">SIGNAL</span> c0_serial_1_5                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="271">  271   </a>  <span class="KW">SIGNAL</span> rcc_out_7                        : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="272">  272   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_7      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="273">  273   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_7      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="274">  274   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_5      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="275">  275   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_5      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="276">  276   </a>  <span class="KW">SIGNAL</span> q3_2                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="277">  277   </a>  <span class="KW">SIGNAL</span> tmp_47                           : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="278">  278   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_3     : vector_of_unsigned28(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix28_En28 [3]</span>
</span><span><a class="LN" name="279">  279   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_3     : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En28 [4]</span>
</span><span><a class="LN" name="280">  280   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_3                 : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En28 [4]</span>
</span><span><a class="LN" name="281">  281   </a>  <span class="KW">SIGNAL</span> tmp_48                           : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="282">  282   </a>  <span class="KW">SIGNAL</span> tmp_49                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="283">  283   </a>  <span class="KW">SIGNAL</span> tmp_50                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="284">  284   </a>  <span class="KW">SIGNAL</span> tmp_51                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_5  : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="286">  286   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_5 : std_logic;
</span><span><a class="LN" name="287">  287   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_5 : std_logic;
</span><span><a class="LN" name="288">  288   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_5 : std_logic;
</span><span><a class="LN" name="289">  289   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_5 : std_logic;
</span><span><a class="LN" name="290">  290   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_10 : std_logic;
</span><span><a class="LN" name="291">  291   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_11 : std_logic;
</span><span><a class="LN" name="292">  292   </a>  <span class="KW">SIGNAL</span> q1_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="293">  293   </a>  <span class="KW">SIGNAL</span> tmp_52                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="294">  294   </a>  <span class="KW">SIGNAL</span> tmp_53                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="295">  295   </a>  <span class="KW">SIGNAL</span> tmp_54                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="296">  296   </a>  <span class="KW">SIGNAL</span> tmp_55                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="297">  297   </a>  <span class="KW">SIGNAL</span> c0_serial_0_6                    : vector_of_signed17(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix17 [2]</span>
</span><span><a class="LN" name="298">  298   </a>  <span class="KW">SIGNAL</span> rcc_out_8                        : vector_of_signed17(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix17 [2]</span>
</span><span><a class="LN" name="299">  299   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_8      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="300">  300   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_8      : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="301">  301   </a>  <span class="KW">SIGNAL</span> tmp_56                           : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17</span>
</span><span><a class="LN" name="302">  302   </a>  <span class="KW">SIGNAL</span> mx_2                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="303">  303   </a>  <span class="KW">SIGNAL</span> q3_unsigned                      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="304">  304   </a>  <span class="KW">SIGNAL</span> q3_3                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="305">  305   </a>  <span class="KW">SIGNAL</span> c0_serial_1_6                    : vector_of_signed15(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix15 [2]</span>
</span><span><a class="LN" name="306">  306   </a>  <span class="KW">SIGNAL</span> rcc_out_9                        : vector_of_signed15(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix15 [2]</span>
</span><span><a class="LN" name="307">  307   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_9      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="308">  308   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_9      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="309">  309   </a>  <span class="KW">SIGNAL</span> mx_3                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="310">  310   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_1            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="311">  311   </a>  <span class="KW">SIGNAL</span> tmp_57                           : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="312">  312   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_4     : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="313">  313   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_4     : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31 [2]</span>
</span><span><a class="LN" name="314">  314   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_4                 : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31 [2]</span>
</span><span><a class="LN" name="315">  315   </a>  <span class="KW">SIGNAL</span> tmp_58                           : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="316">  316   </a>  <span class="KW">SIGNAL</span> tmp_59                           : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En28</span>
</span><span><a class="LN" name="317">  317   </a>  <span class="KW">SIGNAL</span> tmp_60                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="318">  318   </a>  <span class="KW">SIGNAL</span> tmp_61                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="319">  319   </a>  <span class="KW">SIGNAL</span> tmp_62                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="320">  320   </a>  <span class="KW">SIGNAL</span> tmp_63                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="321">  321   </a>  <span class="KW">SIGNAL</span> ay_signed                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En5</span>
</span><span><a class="LN" name="322">  322   </a>  <span class="KW">SIGNAL</span> tmp_64                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="323">  323   </a>  <span class="KW">SIGNAL</span> tmp_65                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="324">  324   </a>  <span class="KW">SIGNAL</span> tmp_66                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="325">  325   </a>  <span class="KW">SIGNAL</span> tmp_67                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="326">  326   </a>  <span class="KW">SIGNAL</span> tmp_68                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="327">  327   </a>  <span class="KW">SIGNAL</span> tmp_69                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="328">  328   </a>  <span class="KW">SIGNAL</span> tmp_70                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="329">  329   </a>  <span class="KW">SIGNAL</span> tmp_71                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="330">  330   </a>  <span class="KW">SIGNAL</span> tmp_72                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="331">  331   </a>  <span class="KW">SIGNAL</span> tmp_73                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="332">  332   </a>  <span class="KW">SIGNAL</span> tmp_74                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="333">  333   </a>  <span class="KW">SIGNAL</span> tmp_75                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="334">  334   </a>  <span class="KW">SIGNAL</span> tmp_76                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="335">  335   </a>  <span class="KW">SIGNAL</span> tmp_77                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="336">  336   </a>  <span class="KW">SIGNAL</span> tmp_78                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="337">  337   </a>  <span class="KW">SIGNAL</span> tmp_79                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="338">  338   </a>  <span class="KW">SIGNAL</span> tmp_80                           : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="339">  339   </a>  <span class="KW">SIGNAL</span> tmp_81                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="340">  340   </a>  <span class="KW">SIGNAL</span> tmp_82                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="341">  341   </a>  <span class="KW">SIGNAL</span> tmp_83                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="342">  342   </a>  <span class="KW">SIGNAL</span> tmp_84                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="343">  343   </a>  <span class="KW">SIGNAL</span> tmp_85                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="344">  344   </a>  <span class="KW">SIGNAL</span> tmp_86                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="345">  345   </a>  <span class="KW">SIGNAL</span> tmp_87                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="346">  346   </a>  <span class="KW">SIGNAL</span> tmp_88                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="347">  347   </a>  <span class="KW">SIGNAL</span> tmp_89                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="348">  348   </a>  <span class="KW">SIGNAL</span> tmp_90                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="349">  349   </a>  <span class="KW">SIGNAL</span> c0_serial_0_7                    : vector_of_signed25(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix25_En14 [4]</span>
</span><span><a class="LN" name="350">  350   </a>  <span class="KW">SIGNAL</span> rcc_out_10                       : vector_of_signed25(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix25_En14 [4]</span>
</span><span><a class="LN" name="351">  351   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_10     : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="352">  352   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_10     : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="353">  353   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_6      : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="354">  354   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_6      : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="355">  355   </a>  <span class="KW">SIGNAL</span> tmp_91                           : signed(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix25_En14</span>
</span><span><a class="LN" name="356">  356   </a>  <span class="KW">SIGNAL</span> v2q2                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="357">  357   </a>  <span class="KW">SIGNAL</span> tmp_92                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="358">  358   </a>  <span class="KW">SIGNAL</span> tmp_93                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="359">  359   </a>  <span class="KW">SIGNAL</span> v2q3                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="360">  360   </a>  <span class="KW">SIGNAL</span> v2q0                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="361">  361   </a>  <span class="KW">SIGNAL</span> tmp_94                           : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="362">  362   </a>  <span class="KW">SIGNAL</span> tmp_95                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="363">  363   </a>  <span class="KW">SIGNAL</span> v2q1                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="364">  364   </a>  <span class="KW">SIGNAL</span> c0_serial_1_7                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En13 [4]</span>
</span><span><a class="LN" name="365">  365   </a>  <span class="KW">SIGNAL</span> rcc_out_11                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En13 [4]</span>
</span><span><a class="LN" name="366">  366   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_11     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="367">  367   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_11     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="368">  368   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_7      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="369">  369   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_7      : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="370">  370   </a>  <span class="KW">SIGNAL</span> v2q2_1                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="371">  371   </a>  <span class="KW">SIGNAL</span> multiplier_cast                  : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="372">  372   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_2            : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="373">  373   </a>  <span class="KW">SIGNAL</span> tmp_96                           : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="374">  374   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_5     : vector_of_signed39(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix39_En27 [3]</span>
</span><span><a class="LN" name="375">  375   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_5     : vector_of_signed39(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix39_En27 [4]</span>
</span><span><a class="LN" name="376">  376   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_5                 : vector_of_signed39(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix39_En27 [4]</span>
</span><span><a class="LN" name="377">  377   </a>  <span class="KW">SIGNAL</span> tmp_97                           : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="378">  378   </a>  <span class="KW">SIGNAL</span> tmp_98                           : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="379">  379   </a>  <span class="KW">SIGNAL</span> tmp_99                           : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="380">  380   </a>  <span class="KW">SIGNAL</span> tmp_100                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="381">  381   </a>  <span class="KW">SIGNAL</span> tmp_101                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="382">  382   </a>  <span class="KW">SIGNAL</span> tmp_102                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En33</span>
</span><span><a class="LN" name="383">  383   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_6  : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="384">  384   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_6 : std_logic;
</span><span><a class="LN" name="385">  385   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_6 : std_logic;
</span><span><a class="LN" name="386">  386   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_6 : std_logic;
</span><span><a class="LN" name="387">  387   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_6 : std_logic;
</span><span><a class="LN" name="388">  388   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_12 : std_logic;
</span><span><a class="LN" name="389">  389   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_13 : std_logic;
</span><span><a class="LN" name="390">  390   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_7  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="391">  391   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_7 : std_logic;
</span><span><a class="LN" name="392">  392   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_7 : std_logic;
</span><span><a class="LN" name="393">  393   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_7 : std_logic;
</span><span><a class="LN" name="394">  394   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_7 : std_logic;
</span><span><a class="LN" name="395">  395   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_14 : std_logic;
</span><span><a class="LN" name="396">  396   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_15 : std_logic;
</span><span><a class="LN" name="397">  397   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_8  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="398">  398   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_8 : std_logic;
</span><span><a class="LN" name="399">  399   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_8 : std_logic;
</span><span><a class="LN" name="400">  400   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_8 : std_logic;
</span><span><a class="LN" name="401">  401   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_8 : std_logic;
</span><span><a class="LN" name="402">  402   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_16 : std_logic;
</span><span><a class="LN" name="403">  403   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_17 : std_logic;
</span><span><a class="LN" name="404">  404   </a>  <span class="KW">SIGNAL</span> q2_3                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="405">  405   </a>  <span class="KW">SIGNAL</span> q3_4                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="406">  406   </a>  <span class="KW">SIGNAL</span> v2q1_1                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="407">  407   </a>  <span class="KW">SIGNAL</span> v2q1_2                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="408">  408   </a>  <span class="KW">SIGNAL</span> c0_serial_0_8                    : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="409">  409   </a>  <span class="KW">SIGNAL</span> rcc_out_12                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="410">  410   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_12     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="411">  411   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_12     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="412">  412   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_8      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="413">  413   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_8      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="414">  414   </a>  <span class="KW">SIGNAL</span> q2_4                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="415">  415   </a>  <span class="KW">SIGNAL</span> q2_5                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="416">  416   </a>  <span class="KW">SIGNAL</span> q3_5                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="417">  417   </a>  <span class="KW">SIGNAL</span> mz_2                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="418">  418   </a>  <span class="KW">SIGNAL</span> my_2                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="419">  419   </a>  <span class="KW">SIGNAL</span> c0_serial_1_8                    : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="420">  420   </a>  <span class="KW">SIGNAL</span> rcc_out_13                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="421">  421   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_13     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="422">  422   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_13     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="423">  423   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_9      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="424">  424   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_9      : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="425">  425   </a>  <span class="KW">SIGNAL</span> q2_6                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="426">  426   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_3            : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="427">  427   </a>  <span class="KW">SIGNAL</span> tmp_103                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="428">  428   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_6     : vector_of_signed29(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix29 [3]</span>
</span><span><a class="LN" name="429">  429   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_6     : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="430">  430   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_6                 : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="431">  431   </a>  <span class="KW">SIGNAL</span> tmp_104                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="432">  432   </a>  <span class="KW">SIGNAL</span> tmp_105                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="433">  433   </a>  <span class="KW">SIGNAL</span> tmp_106                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="434">  434   </a>  <span class="KW">SIGNAL</span> tmp_107                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="435">  435   </a>  <span class="KW">SIGNAL</span> tmp_108                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="436">  436   </a>  <span class="KW">SIGNAL</span> tmp_109                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="437">  437   </a>  <span class="KW">SIGNAL</span> tmp_110                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="438">  438   </a>  <span class="KW">SIGNAL</span> tmp_111                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="439">  439   </a>  <span class="KW">SIGNAL</span> tmp_112                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="440">  440   </a>  <span class="KW">SIGNAL</span> tmp_113                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="441">  441   </a>  <span class="KW">SIGNAL</span> tmp_114                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="442">  442   </a>  <span class="KW">SIGNAL</span> delayMatch_reg                   : vector_of_signed19(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix19 [5]</span>
</span><span><a class="LN" name="443">  443   </a>  <span class="KW">SIGNAL</span> tmp_115                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="444">  444   </a>  <span class="KW">SIGNAL</span> tmp_116                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="445">  445   </a>  <span class="KW">SIGNAL</span> tmp_117                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="446">  446   </a>  <span class="KW">SIGNAL</span> tmp_118                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="447">  447   </a>  <span class="KW">SIGNAL</span> tmp_119                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="448">  448   </a>  <span class="KW">SIGNAL</span> tmp_120                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="449">  449   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_1                 : vector_of_signed19(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix19 [5]</span>
</span><span><a class="LN" name="450">  450   </a>  <span class="KW">SIGNAL</span> tmp_121                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="451">  451   </a>  <span class="KW">SIGNAL</span> tmp_122                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="452">  452   </a>  <span class="KW">SIGNAL</span> tmp_123                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="453">  453   </a>  <span class="KW">SIGNAL</span> tmp_124                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="454">  454   </a>  <span class="KW">SIGNAL</span> tmp_125                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="455">  455   </a>  <span class="KW">SIGNAL</span> tmp_126                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="456">  456   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_2                 : vector_of_signed19(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix19 [5]</span>
</span><span><a class="LN" name="457">  457   </a>  <span class="KW">SIGNAL</span> tmp_127                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="458">  458   </a>  <span class="KW">SIGNAL</span> tmp_128                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="459">  459   </a>  <span class="KW">SIGNAL</span> tmp_129                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="460">  460   </a>  <span class="KW">SIGNAL</span> tmp_130                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="461">  461   </a>  <span class="KW">SIGNAL</span> tmp_131                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="462">  462   </a>  <span class="KW">SIGNAL</span> tmp_132                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="463">  463   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_3                 : vector_of_signed19(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix19 [5]</span>
</span><span><a class="LN" name="464">  464   </a>  <span class="KW">SIGNAL</span> tmp_133                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="465">  465   </a>  <span class="KW">SIGNAL</span> c0_serial_0_9                    : vector_of_signed19(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix19_En14 [4]</span>
</span><span><a class="LN" name="466">  466   </a>  <span class="KW">SIGNAL</span> rcc_out_14                       : vector_of_signed19(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix19_En14 [4]</span>
</span><span><a class="LN" name="467">  467   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_14     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="468">  468   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_14     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="469">  469   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_10     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="470">  470   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_10     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="471">  471   </a>  <span class="KW">SIGNAL</span> tmp_134                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="472">  472   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_9  : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="473">  473   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_9 : std_logic;
</span><span><a class="LN" name="474">  474   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_9 : std_logic;
</span><span><a class="LN" name="475">  475   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_9 : std_logic;
</span><span><a class="LN" name="476">  476   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_9 : std_logic;
</span><span><a class="LN" name="477">  477   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_18 : std_logic;
</span><span><a class="LN" name="478">  478   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_19 : std_logic;
</span><span><a class="LN" name="479">  479   </a>  <span class="KW">SIGNAL</span> tmp_135                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="480">  480   </a>  <span class="KW">SIGNAL</span> tmp_136                          : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En19</span>
</span><span><a class="LN" name="481">  481   </a>  <span class="KW">SIGNAL</span> tmp_137                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="482">  482   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_4                 : vector_of_unsigned14(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix14 [3]</span>
</span><span><a class="LN" name="483">  483   </a>  <span class="KW">SIGNAL</span> v2q1mx                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="484">  484   </a>  <span class="KW">SIGNAL</span> v2q1mx_1                         : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="485">  485   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_10 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="486">  486   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_10 : std_logic;
</span><span><a class="LN" name="487">  487   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_10 : std_logic;
</span><span><a class="LN" name="488">  488   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_10 : std_logic;
</span><span><a class="LN" name="489">  489   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_10 : std_logic;
</span><span><a class="LN" name="490">  490   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_20 : std_logic;
</span><span><a class="LN" name="491">  491   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_21 : std_logic;
</span><span><a class="LN" name="492">  492   </a>  <span class="KW">SIGNAL</span> mx_4                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="493">  493   </a>  <span class="KW">SIGNAL</span> mz_3                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="494">  494   </a>  <span class="KW">SIGNAL</span> my_3                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="495">  495   </a>  <span class="KW">SIGNAL</span> c0_serial_0_10                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En5 [4]</span>
</span><span><a class="LN" name="496">  496   </a>  <span class="KW">SIGNAL</span> rcc_out_15                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En5 [4]</span>
</span><span><a class="LN" name="497">  497   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_15     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="498">  498   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_15     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="499">  499   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_11     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="500">  500   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_11     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="501">  501   </a>  <span class="KW">SIGNAL</span> mx_5                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="502">  502   </a>  <span class="KW">SIGNAL</span> tmp_138                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="503">  503   </a>  <span class="KW">SIGNAL</span> tmp_139                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="504">  504   </a>  <span class="KW">SIGNAL</span> tmp_140                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="505">  505   </a>  <span class="KW">SIGNAL</span> tmp_141                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="506">  506   </a>  <span class="KW">SIGNAL</span> c0_serial_1_9                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="507">  507   </a>  <span class="KW">SIGNAL</span> rcc_out_16                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="508">  508   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_16     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="509">  509   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_16     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="510">  510   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_12     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="511">  511   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_12     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="512">  512   </a>  <span class="KW">SIGNAL</span> q0q0                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="513">  513   </a>  <span class="KW">SIGNAL</span> tmp_142                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="514">  514   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_7     : vector_of_unsigned28(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix28_En19 [3]</span>
</span><span><a class="LN" name="515">  515   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_7     : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En19 [4]</span>
</span><span><a class="LN" name="516">  516   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_7                 : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En19 [4]</span>
</span><span><a class="LN" name="517">  517   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_11 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="518">  518   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_11 : std_logic;
</span><span><a class="LN" name="519">  519   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_11 : std_logic;
</span><span><a class="LN" name="520">  520   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_11 : std_logic;
</span><span><a class="LN" name="521">  521   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_11 : std_logic;
</span><span><a class="LN" name="522">  522   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_22 : std_logic;
</span><span><a class="LN" name="523">  523   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_23 : std_logic;
</span><span><a class="LN" name="524">  524   </a>  <span class="KW">SIGNAL</span> tmp_143                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="525">  525   </a>  <span class="KW">SIGNAL</span> tmp_144                          : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En19</span>
</span><span><a class="LN" name="526">  526   </a>  <span class="KW">SIGNAL</span> tmp_145                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="527">  527   </a>  <span class="KW">SIGNAL</span> tmp_146                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="528">  528   </a>  <span class="KW">SIGNAL</span> tmp_147                          : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En19</span>
</span><span><a class="LN" name="529">  529   </a>  <span class="KW">SIGNAL</span> tmp_148                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="530">  530   </a>  <span class="KW">SIGNAL</span> c0_serial_0_11                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En4 [4]</span>
</span><span><a class="LN" name="531">  531   </a>  <span class="KW">SIGNAL</span> rcc_out_17                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En4 [4]</span>
</span><span><a class="LN" name="532">  532   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_17     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="533">  533   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_17     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="534">  534   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_13     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="535">  535   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_13     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="536">  536   </a>  <span class="KW">SIGNAL</span> v2q0my                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="537">  537   </a>  <span class="KW">SIGNAL</span> q1_2                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="538">  538   </a>  <span class="KW">SIGNAL</span> q3_6                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="539">  539   </a>  <span class="KW">SIGNAL</span> c0_serial_1_10                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="540">  540   </a>  <span class="KW">SIGNAL</span> rcc_out_18                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="541">  541   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_18     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="542">  542   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_18     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="543">  543   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_14     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="544">  544   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_14     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="545">  545   </a>  <span class="KW">SIGNAL</span> q1_3                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="546">  546   </a>  <span class="KW">SIGNAL</span> tmp_149                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="547">  547   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_8     : vector_of_unsigned28(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix28_En18 [3]</span>
</span><span><a class="LN" name="548">  548   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_8     : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En18 [4]</span>
</span><span><a class="LN" name="549">  549   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_8                 : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En18 [4]</span>
</span><span><a class="LN" name="550">  550   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_12 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="551">  551   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_12 : std_logic;
</span><span><a class="LN" name="552">  552   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_12 : std_logic;
</span><span><a class="LN" name="553">  553   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_12 : std_logic;
</span><span><a class="LN" name="554">  554   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_12 : std_logic;
</span><span><a class="LN" name="555">  555   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_24 : std_logic;
</span><span><a class="LN" name="556">  556   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_25 : std_logic;
</span><span><a class="LN" name="557">  557   </a>  <span class="KW">SIGNAL</span> my_4                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="558">  558   </a>  <span class="KW">SIGNAL</span> mx_6                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="559">  559   </a>  <span class="KW">SIGNAL</span> tmp_150                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="560">  560   </a>  <span class="KW">SIGNAL</span> tmp_151                          : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En19</span>
</span><span><a class="LN" name="561">  561   </a>  <span class="KW">SIGNAL</span> tmp_152                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En4</span>
</span><span><a class="LN" name="562">  562   </a>  <span class="KW">SIGNAL</span> v2q0mz                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="563">  563   </a>  <span class="KW">SIGNAL</span> v2q0mz_1                         : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="564">  564   </a>  <span class="KW">SIGNAL</span> c0_serial_0_12                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="565">  565   </a>  <span class="KW">SIGNAL</span> rcc_out_19                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="566">  566   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_19     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="567">  567   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_19     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="568">  568   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_15     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="569">  569   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_15     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="570">  570   </a>  <span class="KW">SIGNAL</span> my_5                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="571">  571   </a>  <span class="KW">SIGNAL</span> q3q3                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="572">  572   </a>  <span class="KW">SIGNAL</span> q3q3_1                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="573">  573   </a>  <span class="KW">SIGNAL</span> q1_4                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="574">  574   </a>  <span class="KW">SIGNAL</span> q2_7                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="575">  575   </a>  <span class="KW">SIGNAL</span> q2_8                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="576">  576   </a>  <span class="KW">SIGNAL</span> c0_serial_1_11                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="577">  577   </a>  <span class="KW">SIGNAL</span> rcc_out_20                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="578">  578   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_20     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="579">  579   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_20     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="580">  580   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_16     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="581">  581   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_16     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="582">  582   </a>  <span class="KW">SIGNAL</span> q3q3_2                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="583">  583   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_4            : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="584">  584   </a>  <span class="KW">SIGNAL</span> tmp_153                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="585">  585   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_9     : vector_of_signed29(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix29 [3]</span>
</span><span><a class="LN" name="586">  586   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_9     : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="587">  587   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_9                 : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="588">  588   </a>  <span class="KW">SIGNAL</span> tmp_154                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="589">  589   </a>  <span class="KW">SIGNAL</span> tmp_155                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En19</span>
</span><span><a class="LN" name="590">  590   </a>  <span class="KW">SIGNAL</span> tmp_156                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En19</span>
</span><span><a class="LN" name="591">  591   </a>  <span class="KW">SIGNAL</span> tmp_157                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="592">  592   </a>  <span class="KW">SIGNAL</span> tmp_158                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En19</span>
</span><span><a class="LN" name="593">  593   </a>  <span class="KW">SIGNAL</span> tmp_159                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En19</span>
</span><span><a class="LN" name="594">  594   </a>  <span class="KW">SIGNAL</span> tmp_160                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En19</span>
</span><span><a class="LN" name="595">  595   </a>  <span class="KW">SIGNAL</span> tmp_161                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="596">  596   </a>  <span class="KW">SIGNAL</span> tmp_162                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="597">  597   </a>  <span class="KW">SIGNAL</span> tmp_163                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En19</span>
</span><span><a class="LN" name="598">  598   </a>  <span class="KW">SIGNAL</span> tmp_164                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En19</span>
</span><span><a class="LN" name="599">  599   </a>  <span class="KW">SIGNAL</span> tmp_165                          : signed(34 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix35_En19</span>
</span><span><a class="LN" name="600">  600   </a>  <span class="KW">SIGNAL</span> tmp_166                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="601">  601   </a>  <span class="KW">SIGNAL</span> tmp_167                          : signed(34 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix35_En19</span>
</span><span><a class="LN" name="602">  602   </a>  <span class="KW">SIGNAL</span> tmp_168                          : signed(34 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix35_En19</span>
</span><span><a class="LN" name="603">  603   </a>  <span class="KW">SIGNAL</span> tmp_169                          : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En32</span>
</span><span><a class="LN" name="604">  604   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_13 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="605">  605   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_13 : std_logic;
</span><span><a class="LN" name="606">  606   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_13 : std_logic;
</span><span><a class="LN" name="607">  607   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_13 : std_logic;
</span><span><a class="LN" name="608">  608   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_13 : std_logic;
</span><span><a class="LN" name="609">  609   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_26 : std_logic;
</span><span><a class="LN" name="610">  610   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_27 : std_logic;
</span><span><a class="LN" name="611">  611   </a>  <span class="KW">SIGNAL</span> tmp_170                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="612">  612   </a>  <span class="KW">SIGNAL</span> tmp_171                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="613">  613   </a>  <span class="KW">SIGNAL</span> tmp_172                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="614">  614   </a>  <span class="KW">SIGNAL</span> tmp_173                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="615">  615   </a>  <span class="KW">SIGNAL</span> tmp_174                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="616">  616   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_14 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="617">  617   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_14 : std_logic;
</span><span><a class="LN" name="618">  618   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_14 : std_logic;
</span><span><a class="LN" name="619">  619   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_14 : std_logic;
</span><span><a class="LN" name="620">  620   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_14 : std_logic;
</span><span><a class="LN" name="621">  621   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_28 : std_logic;
</span><span><a class="LN" name="622">  622   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_29 : std_logic;
</span><span><a class="LN" name="623">  623   </a>  <span class="KW">SIGNAL</span> v2q2_2                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="624">  624   </a>  <span class="KW">SIGNAL</span> v2q2_3                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="625">  625   </a>  <span class="KW">SIGNAL</span> mz_4                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="626">  626   </a>  <span class="KW">SIGNAL</span> my_6                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="627">  627   </a>  <span class="KW">SIGNAL</span> c0_serial_0_13                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="628">  628   </a>  <span class="KW">SIGNAL</span> rcc_out_21                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="629">  629   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_21     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="630">  630   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_21     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="631">  631   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_17     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="632">  632   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_17     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="633">  633   </a>  <span class="KW">SIGNAL</span> v2q2_4                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="634">  634   </a>  <span class="KW">SIGNAL</span> my_7                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="635">  635   </a>  <span class="KW">SIGNAL</span> mz_5                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="636">  636   </a>  <span class="KW">SIGNAL</span> q0q0_1                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="637">  637   </a>  <span class="KW">SIGNAL</span> q0q0_2                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="638">  638   </a>  <span class="KW">SIGNAL</span> c0_serial_1_12                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="639">  639   </a>  <span class="KW">SIGNAL</span> rcc_out_22                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="640">  640   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_22     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="641">  641   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_22     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="642">  642   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_18     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="643">  643   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_18     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="644">  644   </a>  <span class="KW">SIGNAL</span> my_8                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="645">  645   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_5            : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="646">  646   </a>  <span class="KW">SIGNAL</span> tmp_175                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="647">  647   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_10    : vector_of_signed29(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix29 [3]</span>
</span><span><a class="LN" name="648">  648   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_10    : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="649">  649   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_10                : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="650">  650   </a>  <span class="KW">SIGNAL</span> tmp_176                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="651">  651   </a>  <span class="KW">SIGNAL</span> tmp_177                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="652">  652   </a>  <span class="KW">SIGNAL</span> tmp_178                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="653">  653   </a>  <span class="KW">SIGNAL</span> tmp_179                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="654">  654   </a>  <span class="KW">SIGNAL</span> tmp_180                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="655">  655   </a>  <span class="KW">SIGNAL</span> c0_serial_0_14                   : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En18 [4]</span>
</span><span><a class="LN" name="656">  656   </a>  <span class="KW">SIGNAL</span> rcc_out_23                       : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En18 [4]</span>
</span><span><a class="LN" name="657">  657   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_23     : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="658">  658   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_23     : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="659">  659   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_19     : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="660">  660   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_19     : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="661">  661   </a>  <span class="KW">SIGNAL</span> tmp_181                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="662">  662   </a>  <span class="KW">SIGNAL</span> q3_7                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="663">  663   </a>  <span class="KW">SIGNAL</span> q2_9                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="664">  664   </a>  <span class="KW">SIGNAL</span> c0_serial_1_13                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="665">  665   </a>  <span class="KW">SIGNAL</span> rcc_out_24                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="666">  666   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_24     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="667">  667   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_24     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="668">  668   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_20     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="669">  669   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_20     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="670">  670   </a>  <span class="KW">SIGNAL</span> q3_8                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="671">  671   </a>  <span class="KW">SIGNAL</span> tmp_182                          : unsigned(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix42_En32</span>
</span><span><a class="LN" name="672">  672   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_11    : vector_of_unsigned42(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix42_En32 [3]</span>
</span><span><a class="LN" name="673">  673   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_11    : vector_of_unsigned42(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix42_En32 [4]</span>
</span><span><a class="LN" name="674">  674   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_11                : vector_of_unsigned42(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix42_En32 [4]</span>
</span><span><a class="LN" name="675">  675   </a>  <span class="KW">SIGNAL</span> tmp_183                          : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En32</span>
</span><span><a class="LN" name="676">  676   </a>  <span class="KW">SIGNAL</span> tmp_184                          : unsigned(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix42_En32</span>
</span><span><a class="LN" name="677">  677   </a>  <span class="KW">SIGNAL</span> tmp_185                          : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En32</span>
</span><span><a class="LN" name="678">  678   </a>  <span class="KW">SIGNAL</span> tmp_186                          : signed(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix50_En32</span>
</span><span><a class="LN" name="679">  679   </a>  <span class="KW">SIGNAL</span> tmp_187                          : signed(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix52_En32</span>
</span><span><a class="LN" name="680">  680   </a>  <span class="KW">SIGNAL</span> tmp_188                          : unsigned(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix42_En32</span>
</span><span><a class="LN" name="681">  681   </a>  <span class="KW">SIGNAL</span> tmp_189                          : signed(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix52_En32</span>
</span><span><a class="LN" name="682">  682   </a>  <span class="KW">SIGNAL</span> tmp_190                          : signed(51 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix52_En32</span>
</span><span><a class="LN" name="683">  683   </a>  <span class="KW">SIGNAL</span> tmp_191                          : signed(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix54_En32</span>
</span><span><a class="LN" name="684">  684   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_15 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="685">  685   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_15 : std_logic;
</span><span><a class="LN" name="686">  686   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_15 : std_logic;
</span><span><a class="LN" name="687">  687   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_15 : std_logic;
</span><span><a class="LN" name="688">  688   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_15 : std_logic;
</span><span><a class="LN" name="689">  689   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_30 : std_logic;
</span><span><a class="LN" name="690">  690   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_31 : std_logic;
</span><span><a class="LN" name="691">  691   </a>  <span class="KW">SIGNAL</span> c0_serial_0_15                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En5 [4]</span>
</span><span><a class="LN" name="692">  692   </a>  <span class="KW">SIGNAL</span> rcc_out_25                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En5 [4]</span>
</span><span><a class="LN" name="693">  693   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_25     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="694">  694   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_25     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="695">  695   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_21     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="696">  696   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_21     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="697">  697   </a>  <span class="KW">SIGNAL</span> mz_6                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En5</span>
</span><span><a class="LN" name="698">  698   </a>  <span class="KW">SIGNAL</span> c0_serial_1_14                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="699">  699   </a>  <span class="KW">SIGNAL</span> rcc_out_26                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="700">  700   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_26     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="701">  701   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_26     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="702">  702   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_22     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="703">  703   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_22     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="704">  704   </a>  <span class="KW">SIGNAL</span> q2q2                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="705">  705   </a>  <span class="KW">SIGNAL</span> tmp_192                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="706">  706   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_12    : vector_of_unsigned28(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix28_En19 [3]</span>
</span><span><a class="LN" name="707">  707   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_12    : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En19 [4]</span>
</span><span><a class="LN" name="708">  708   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_12                : vector_of_unsigned28(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix28_En19 [4]</span>
</span><span><a class="LN" name="709">  709   </a>  <span class="KW">SIGNAL</span> tmp_193                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="710">  710   </a>  <span class="KW">SIGNAL</span> tmp_194                          : signed(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix54_En32</span>
</span><span><a class="LN" name="711">  711   </a>  <span class="KW">SIGNAL</span> tmp_195                          : signed(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix54_En32</span>
</span><span><a class="LN" name="712">  712   </a>  <span class="KW">SIGNAL</span> tmp_196                          : signed(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix54_En32</span>
</span><span><a class="LN" name="713">  713   </a>  <span class="KW">SIGNAL</span> tmp_197                          : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En32</span>
</span><span><a class="LN" name="714">  714   </a>  <span class="KW">SIGNAL</span> tmp_198                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="715">  715   </a>  <span class="KW">SIGNAL</span> tmp_199                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="716">  716   </a>  <span class="KW">SIGNAL</span> tmp_200                          : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En32</span>
</span><span><a class="LN" name="717">  717   </a>  <span class="KW">SIGNAL</span> tmp_201                          : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En32</span>
</span><span><a class="LN" name="718">  718   </a>  <span class="KW">SIGNAL</span> tmp_202                          : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En32</span>
</span><span><a class="LN" name="719">  719   </a>  <span class="KW">SIGNAL</span> tmp_203                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="720">  720   </a>  <span class="KW">SIGNAL</span> tmp_204                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="721">  721   </a>  <span class="KW">SIGNAL</span> hx                               : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="722">  722   </a>  <span class="KW">SIGNAL</span> tmp_205                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="723">  723   </a>  <span class="KW">SIGNAL</span> tmp_206                          : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En19</span>
</span><span><a class="LN" name="724">  724   </a>  <span class="KW">SIGNAL</span> tmp_207                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="725">  725   </a>  <span class="KW">SIGNAL</span> tmp_208                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="726">  726   </a>  <span class="KW">SIGNAL</span> tmp_209                          : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En19</span>
</span><span><a class="LN" name="727">  727   </a>  <span class="KW">SIGNAL</span> tmp_210                          : unsigned(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix30_En19</span>
</span><span><a class="LN" name="728">  728   </a>  <span class="KW">SIGNAL</span> tmp_211                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En19</span>
</span><span><a class="LN" name="729">  729   </a>  <span class="KW">SIGNAL</span> tmp_212                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En19</span>
</span><span><a class="LN" name="730">  730   </a>  <span class="KW">SIGNAL</span> tmp_213                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="731">  731   </a>  <span class="KW">SIGNAL</span> tmp_214                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="732">  732   </a>  <span class="KW">SIGNAL</span> tmp_215                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En19</span>
</span><span><a class="LN" name="733">  733   </a>  <span class="KW">SIGNAL</span> tmp_216                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En19</span>
</span><span><a class="LN" name="734">  734   </a>  <span class="KW">SIGNAL</span> tmp_217                          : signed(34 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix35_En19</span>
</span><span><a class="LN" name="735">  735   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_5                 : vector_of_signed35(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix35 [3]</span>
</span><span><a class="LN" name="736">  736   </a>  <span class="KW">SIGNAL</span> tmp_218                          : signed(34 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix35_En19</span>
</span><span><a class="LN" name="737">  737   </a>  <span class="KW">SIGNAL</span> tmp_219                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="738">  738   </a>  <span class="KW">SIGNAL</span> tmp_220                          : signed(36 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix37_En19</span>
</span><span><a class="LN" name="739">  739   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_6                 : vector_of_signed37(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix37 [3]</span>
</span><span><a class="LN" name="740">  740   </a>  <span class="KW">SIGNAL</span> tmp_221                          : signed(36 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix37_En19</span>
</span><span><a class="LN" name="741">  741   </a>  <span class="KW">SIGNAL</span> tmp_222                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="742">  742   </a>  <span class="KW">SIGNAL</span> tmp_223                          : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En19</span>
</span><span><a class="LN" name="743">  743   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_7                 : vector_of_signed39(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix39 [3]</span>
</span><span><a class="LN" name="744">  744   </a>  <span class="KW">SIGNAL</span> tmp_224                          : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En19</span>
</span><span><a class="LN" name="745">  745   </a>  <span class="KW">SIGNAL</span> tmp_225                          : unsigned(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix42_En32</span>
</span><span><a class="LN" name="746">  746   </a>  <span class="KW">SIGNAL</span> tmp_226                          : signed(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix54_En32</span>
</span><span><a class="LN" name="747">  747   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_8                 : vector_of_signed54(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix54 [2]</span>
</span><span><a class="LN" name="748">  748   </a>  <span class="KW">SIGNAL</span> tmp_227                          : signed(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix54_En32</span>
</span><span><a class="LN" name="749">  749   </a>  <span class="KW">SIGNAL</span> tmp_228                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="750">  750   </a>  <span class="KW">SIGNAL</span> tmp_229                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="751">  751   </a>  <span class="KW">SIGNAL</span> tmp_230                          : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En32</span>
</span><span><a class="LN" name="752">  752   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_9                 : vector_of_signed56(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix56 [3]</span>
</span><span><a class="LN" name="753">  753   </a>  <span class="KW">SIGNAL</span> tmp_231                          : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En32</span>
</span><span><a class="LN" name="754">  754   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_16 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="755">  755   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_16 : std_logic;
</span><span><a class="LN" name="756">  756   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_16 : std_logic;
</span><span><a class="LN" name="757">  757   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_16 : std_logic;
</span><span><a class="LN" name="758">  758   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_16 : std_logic;
</span><span><a class="LN" name="759">  759   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_32 : std_logic;
</span><span><a class="LN" name="760">  760   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_33 : std_logic;
</span><span><a class="LN" name="761">  761   </a>  <span class="KW">SIGNAL</span> tmp_232                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En4</span>
</span><span><a class="LN" name="762">  762   </a>  <span class="KW">SIGNAL</span> tmp_233                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En4</span>
</span><span><a class="LN" name="763">  763   </a>  <span class="KW">SIGNAL</span> p854tmp_cast                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En4</span>
</span><span><a class="LN" name="764">  764   </a>  <span class="KW">SIGNAL</span> p854tmp_cast_1                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En4</span>
</span><span><a class="LN" name="765">  765   </a>  <span class="KW">SIGNAL</span> tmp_234                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="766">  766   </a>  <span class="KW">SIGNAL</span> tmp_235                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="767">  767   </a>  <span class="KW">SIGNAL</span> tmp_236                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="768">  768   </a>  <span class="KW">SIGNAL</span> tmp_237                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="769">  769   </a>  <span class="KW">SIGNAL</span> tmp_238                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="770">  770   </a>  <span class="KW">SIGNAL</span> tmp_239                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="771">  771   </a>  <span class="KW">SIGNAL</span> tmp_240                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="772">  772   </a>  <span class="KW">SIGNAL</span> tmp_241                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="773">  773   </a>  <span class="KW">SIGNAL</span> tmp_242                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="774">  774   </a>  <span class="KW">SIGNAL</span> tmp_243                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="775">  775   </a>  <span class="KW">SIGNAL</span> tmp_244                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="776">  776   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_10                : vector_of_signed15(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix15 [2]</span>
</span><span><a class="LN" name="777">  777   </a>  <span class="KW">SIGNAL</span> tmp_245                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En4</span>
</span><span><a class="LN" name="778">  778   </a>  <span class="KW">SIGNAL</span> tmp_246                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="779">  779   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_11                : vector_of_unsigned15(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix15 [3]</span>
</span><span><a class="LN" name="780">  780   </a>  <span class="KW">SIGNAL</span> tmp_247                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="781">  781   </a>  <span class="KW">SIGNAL</span> tmp_248                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="782">  782   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_12                : vector_of_unsigned15(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix15 [3]</span>
</span><span><a class="LN" name="783">  783   </a>  <span class="KW">SIGNAL</span> tmp_249                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="784">  784   </a>  <span class="KW">SIGNAL</span> tmp_250                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="785">  785   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_13                : vector_of_unsigned15(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix15 [3]</span>
</span><span><a class="LN" name="786">  786   </a>  <span class="KW">SIGNAL</span> tmp_251                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="787">  787   </a>  <span class="KW">SIGNAL</span> tmp_252                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="788">  788   </a>  <span class="KW">SIGNAL</span> c0_serial_0_16                   : vector_of_signed16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16 [4]</span>
</span><span><a class="LN" name="789">  789   </a>  <span class="KW">SIGNAL</span> rcc_out_27                       : vector_of_signed16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16 [4]</span>
</span><span><a class="LN" name="790">  790   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_27     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="791">  791   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_27     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="792">  792   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_23     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="793">  793   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_23     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="794">  794   </a>  <span class="KW">SIGNAL</span> tmp_253                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="795">  795   </a>  <span class="KW">SIGNAL</span> q2_10                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="796">  796   </a>  <span class="KW">SIGNAL</span> q2_11                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="797">  797   </a>  <span class="KW">SIGNAL</span> tmp_254                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="798">  798   </a>  <span class="KW">SIGNAL</span> tmp_255                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En18</span>
</span><span><a class="LN" name="799">  799   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_14                : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31 [2]</span>
</span><span><a class="LN" name="800">  800   </a>  <span class="KW">SIGNAL</span> tmp_256                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En18</span>
</span><span><a class="LN" name="801">  801   </a>  <span class="KW">SIGNAL</span> tmp_257                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="802">  802   </a>  <span class="KW">SIGNAL</span> tmp_258                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="803">  803   </a>  <span class="KW">SIGNAL</span> tmp_259                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En19</span>
</span><span><a class="LN" name="804">  804   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_15                : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34 [2]</span>
</span><span><a class="LN" name="805">  805   </a>  <span class="KW">SIGNAL</span> tmp_260                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En19</span>
</span><span><a class="LN" name="806">  806   </a>  <span class="KW">SIGNAL</span> tmp_261                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="807">  807   </a>  <span class="KW">SIGNAL</span> tmp_262                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En19</span>
</span><span><a class="LN" name="808">  808   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_16                : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36 [2]</span>
</span><span><a class="LN" name="809">  809   </a>  <span class="KW">SIGNAL</span> tmp_263                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En19</span>
</span><span><a class="LN" name="810">  810   </a>  <span class="KW">SIGNAL</span> tmp_264                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="811">  811   </a>  <span class="KW">SIGNAL</span> tmp_265                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En19</span>
</span><span><a class="LN" name="812">  812   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_17                : vector_of_signed38(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix38 [2]</span>
</span><span><a class="LN" name="813">  813   </a>  <span class="KW">SIGNAL</span> tmp_266                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En19</span>
</span><span><a class="LN" name="814">  814   </a>  <span class="KW">SIGNAL</span> tmp_267                          : unsigned(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix42_En32</span>
</span><span><a class="LN" name="815">  815   </a>  <span class="KW">SIGNAL</span> tmp_268                          : signed(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix53_En32</span>
</span><span><a class="LN" name="816">  816   </a>  <span class="KW">SIGNAL</span> tmp_269                          : signed(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix53_En32</span>
</span><span><a class="LN" name="817">  817   </a>  <span class="KW">SIGNAL</span> tmp_270                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="818">  818   </a>  <span class="KW">SIGNAL</span> tmp_271                          : signed(54 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix55_En32</span>
</span><span><a class="LN" name="819">  819   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_18                : vector_of_signed55(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix55 [2]</span>
</span><span><a class="LN" name="820">  820   </a>  <span class="KW">SIGNAL</span> tmp_272                          : signed(54 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix55_En32</span>
</span><span><a class="LN" name="821">  821   </a>  <span class="KW">SIGNAL</span> tmp_273                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En19</span>
</span><span><a class="LN" name="822">  822   </a>  <span class="KW">SIGNAL</span> tmp_274                          : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57_En32</span>
</span><span><a class="LN" name="823">  823   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_19                : vector_of_signed57(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix57 [2]</span>
</span><span><a class="LN" name="824">  824   </a>  <span class="KW">SIGNAL</span> tmp_275                          : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57_En32</span>
</span><span><a class="LN" name="825">  825   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_13    : vector_of_signed30(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix30 [3]</span>
</span><span><a class="LN" name="826">  826   </a>  <span class="KW">SIGNAL</span> rcc_out_28                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="827">  827   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_24     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="828">  828   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_24     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="829">  829   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_28     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="830">  830   </a>  <span class="KW">SIGNAL</span> tmp_276                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="831">  831   </a>  <span class="KW">SIGNAL</span> v2bz                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="832">  832   </a>  <span class="KW">SIGNAL</span> v2bz_1                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="833">  833   </a>  <span class="KW">SIGNAL</span> v2bz_2                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="834">  834   </a>  <span class="KW">SIGNAL</span> c0_serial_1_15                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="835">  835   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_28     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="836">  836   </a>  <span class="KW">SIGNAL</span> q2_12                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="837">  837   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_6            : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="838">  838   </a>  <span class="KW">SIGNAL</span> tmp_277                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="839">  839   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_13    : vector_of_signed30(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix30 [4]</span>
</span><span><a class="LN" name="840">  840   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_13                : vector_of_signed30(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix30 [4]</span>
</span><span><a class="LN" name="841">  841   </a>  <span class="KW">SIGNAL</span> tmp_278                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="842">  842   </a>  <span class="KW">SIGNAL</span> tmp_279                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En18</span>
</span><span><a class="LN" name="843">  843   </a>  <span class="KW">SIGNAL</span> tmp_280                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En18</span>
</span><span><a class="LN" name="844">  844   </a>  <span class="KW">SIGNAL</span> tmp_281                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En18</span>
</span><span><a class="LN" name="845">  845   </a>  <span class="KW">SIGNAL</span> tmp_282                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En19</span>
</span><span><a class="LN" name="846">  846   </a>  <span class="KW">SIGNAL</span> tmp_283                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En19</span>
</span><span><a class="LN" name="847">  847   </a>  <span class="KW">SIGNAL</span> tmp_284                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En19</span>
</span><span><a class="LN" name="848">  848   </a>  <span class="KW">SIGNAL</span> tmp_285                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En19</span>
</span><span><a class="LN" name="849">  849   </a>  <span class="KW">SIGNAL</span> tmp_286                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En19</span>
</span><span><a class="LN" name="850">  850   </a>  <span class="KW">SIGNAL</span> tmp_287                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En19</span>
</span><span><a class="LN" name="851">  851   </a>  <span class="KW">SIGNAL</span> tmp_288                          : signed(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix53_En32</span>
</span><span><a class="LN" name="852">  852   </a>  <span class="KW">SIGNAL</span> tmp_289                          : signed(52 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix53_En32</span>
</span><span><a class="LN" name="853">  853   </a>  <span class="KW">SIGNAL</span> tmp_290                          : signed(54 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix55_En32</span>
</span><span><a class="LN" name="854">  854   </a>  <span class="KW">SIGNAL</span> tmp_291                          : signed(54 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix55_En32</span>
</span><span><a class="LN" name="855">  855   </a>  <span class="KW">SIGNAL</span> tmp_292                          : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57_En32</span>
</span><span><a class="LN" name="856">  856   </a>  <span class="KW">SIGNAL</span> tmp_293                          : signed(56 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix57_En32</span>
</span><span><a class="LN" name="857">  857   </a>  <span class="KW">SIGNAL</span> v2bz_3                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="858">  858   </a>  <span class="KW">SIGNAL</span> q2_13                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="859">  859   </a>  <span class="KW">SIGNAL</span> q2_14                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="860">  860   </a>  <span class="KW">SIGNAL</span> hx_1                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="861">  861   </a>  <span class="KW">SIGNAL</span> q2_15                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="862">  862   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_14    : vector_of_signed29(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix29 [3]</span>
</span><span><a class="LN" name="863">  863   </a>  <span class="KW">SIGNAL</span> rcc_out_29                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="864">  864   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_25     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="865">  865   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_25     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="866">  866   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_29     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="867">  867   </a>  <span class="KW">SIGNAL</span> tmp_294                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="868">  868   </a>  <span class="KW">SIGNAL</span> hy                               : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="869">  869   </a>  <span class="KW">SIGNAL</span> c0_serial_1_16                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="870">  870   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_29     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="871">  871   </a>  <span class="KW">SIGNAL</span> q2_16                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="872">  872   </a>  <span class="KW">SIGNAL</span> rcc_out_30                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="873">  873   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_26     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="874">  874   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_26     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="875">  875   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_30     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="876">  876   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_14                : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="877">  877   </a>  <span class="KW">SIGNAL</span> tmp_295                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="878">  878   </a>  <span class="KW">SIGNAL</span> tmp_296                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En18</span>
</span><span><a class="LN" name="879">  879   </a>  <span class="KW">SIGNAL</span> tmp_297                          : signed(34 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix35_En19</span>
</span><span><a class="LN" name="880">  880   </a>  <span class="KW">SIGNAL</span> tmp_298                          : signed(34 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix35_En19</span>
</span><span><a class="LN" name="881">  881   </a>  <span class="KW">SIGNAL</span> tmp_299                          : signed(36 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix37_En19</span>
</span><span><a class="LN" name="882">  882   </a>  <span class="KW">SIGNAL</span> tmp_300                          : signed(36 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix37_En19</span>
</span><span><a class="LN" name="883">  883   </a>  <span class="KW">SIGNAL</span> tmp_301                          : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En19</span>
</span><span><a class="LN" name="884">  884   </a>  <span class="KW">SIGNAL</span> tmp_302                          : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En19</span>
</span><span><a class="LN" name="885">  885   </a>  <span class="KW">SIGNAL</span> tmp_303                          : signed(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix54_En32</span>
</span><span><a class="LN" name="886">  886   </a>  <span class="KW">SIGNAL</span> tmp_304                          : signed(53 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix54_En32</span>
</span><span><a class="LN" name="887">  887   </a>  <span class="KW">SIGNAL</span> tmp_305                          : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En32</span>
</span><span><a class="LN" name="888">  888   </a>  <span class="KW">SIGNAL</span> tmp_306                          : signed(55 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix56_En32</span>
</span><span><a class="LN" name="889">  889   </a>  <span class="KW">SIGNAL</span> hy_1                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="890">  890   </a>  <span class="KW">SIGNAL</span> c0_serial_0_17                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="891">  891   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_30     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="892">  892   </a>  <span class="KW">SIGNAL</span> v2q1mx_2                         : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="893">  893   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_7            : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="894">  894   </a>  <span class="KW">SIGNAL</span> tmp_307                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="895">  895   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_14    : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="896">  896   </a>  <span class="KW">SIGNAL</span> tmp_308                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="897">  897   </a>  <span class="KW">SIGNAL</span> tmp_309                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En4</span>
</span><span><a class="LN" name="898">  898   </a>  <span class="KW">SIGNAL</span> tmp_310                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En4</span>
</span><span><a class="LN" name="899">  899   </a>  <span class="KW">SIGNAL</span> tmp_311                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En4</span>
</span><span><a class="LN" name="900">  900   </a>  <span class="KW">SIGNAL</span> tmp_312                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="901">  901   </a>  <span class="KW">SIGNAL</span> tmp_313                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En4</span>
</span><span><a class="LN" name="902">  902   </a>  <span class="KW">SIGNAL</span> tmp_314                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En4</span>
</span><span><a class="LN" name="903">  903   </a>  <span class="KW">SIGNAL</span> tmp_315                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En4</span>
</span><span><a class="LN" name="904">  904   </a>  <span class="KW">SIGNAL</span> tmp_316                          : std_logic;
</span><span><a class="LN" name="905">  905   </a>  <span class="KW">SIGNAL</span> y_y                              : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En2</span>
</span><span><a class="LN" name="906">  906   </a>  <span class="KW">SIGNAL</span> y_y_1                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En2</span>
</span><span><a class="LN" name="907">  907   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_20                : vector_of_signed15(0 <span class="KW">TO</span> 5);  <span class="CT">-- sfix15 [6]</span>
</span><span><a class="LN" name="908">  908   </a>  <span class="KW">SIGNAL</span> y_y_2                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En2</span>
</span><span><a class="LN" name="909">  909   </a>  <span class="KW">SIGNAL</span> tmp_318                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En2</span>
</span><span><a class="LN" name="910">  910   </a>  <span class="KW">SIGNAL</span> tmp_319                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="911">  911   </a>  <span class="KW">SIGNAL</span> c0_serial_1_17                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En3 [4]</span>
</span><span><a class="LN" name="912">  912   </a>  <span class="KW">SIGNAL</span> rcc_out_31                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En3 [4]</span>
</span><span><a class="LN" name="913">  913   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_31     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="914">  914   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_31     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="915">  915   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_27     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="916">  916   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_27     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="917">  917   </a>  <span class="KW">SIGNAL</span> v2bx                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="918">  918   </a>  <span class="KW">SIGNAL</span> multiplier_cast_1                : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En3</span>
</span><span><a class="LN" name="919">  919   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_8            : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="920">  920   </a>  <span class="KW">SIGNAL</span> tmp_320                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En17</span>
</span><span><a class="LN" name="921">  921   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_15    : vector_of_signed33(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix33_En17 [3]</span>
</span><span><a class="LN" name="922">  922   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_15    : vector_of_signed33(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix33_En17 [4]</span>
</span><span><a class="LN" name="923">  923   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_15                : vector_of_signed33(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix33_En17 [4]</span>
</span><span><a class="LN" name="924">  924   </a>  <span class="KW">SIGNAL</span> tmp_321                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En17</span>
</span><span><a class="LN" name="925">  925   </a>  <span class="KW">SIGNAL</span> tmp_322                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="926">  926   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_17 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="927">  927   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_17 : std_logic;
</span><span><a class="LN" name="928">  928   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_17 : std_logic;
</span><span><a class="LN" name="929">  929   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_17 : std_logic;
</span><span><a class="LN" name="930">  930   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_17 : std_logic;
</span><span><a class="LN" name="931">  931   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_34 : std_logic;
</span><span><a class="LN" name="932">  932   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_35 : std_logic;
</span><span><a class="LN" name="933">  933   </a>  <span class="KW">SIGNAL</span> tmp_323                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="934">  934   </a>  <span class="KW">SIGNAL</span> tmp_324                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="935">  935   </a>  <span class="KW">SIGNAL</span> tmp_325                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="936">  936   </a>  <span class="KW">SIGNAL</span> tmp_326                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="937">  937   </a>  <span class="KW">SIGNAL</span> tmp_327                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="938">  938   </a>  <span class="KW">SIGNAL</span> tmp_328                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="939">  939   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_21                : vector_of_signed17(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix17 [3]</span>
</span><span><a class="LN" name="940">  940   </a>  <span class="KW">SIGNAL</span> tmp_329                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="941">  941   </a>  <span class="KW">SIGNAL</span> tmp_330                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="942">  942   </a>  <span class="KW">SIGNAL</span> tmp_331                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="943">  943   </a>  <span class="KW">SIGNAL</span> tmp_332                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="944">  944   </a>  <span class="KW">SIGNAL</span> tmp_333                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="945">  945   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_22                : vector_of_signed17(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix17 [3]</span>
</span><span><a class="LN" name="946">  946   </a>  <span class="KW">SIGNAL</span> tmp_334                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="947">  947   </a>  <span class="KW">SIGNAL</span> tmp_335                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="948">  948   </a>  <span class="KW">SIGNAL</span> tmp_336                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="949">  949   </a>  <span class="KW">SIGNAL</span> tmp_337                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="950">  950   </a>  <span class="KW">SIGNAL</span> tmp_338                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="951">  951   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_23                : vector_of_signed17(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix17 [3]</span>
</span><span><a class="LN" name="952">  952   </a>  <span class="KW">SIGNAL</span> tmp_339                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="953">  953   </a>  <span class="KW">SIGNAL</span> tmp_340                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="954">  954   </a>  <span class="KW">SIGNAL</span> tmp_341                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="955">  955   </a>  <span class="KW">SIGNAL</span> tmp_342                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="956">  956   </a>  <span class="KW">SIGNAL</span> tmp_343                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="957">  957   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_24                : vector_of_signed17(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix17 [3]</span>
</span><span><a class="LN" name="958">  958   </a>  <span class="KW">SIGNAL</span> tmp_344                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="959">  959   </a>  <span class="KW">SIGNAL</span> c0_serial_0_18                   : vector_of_signed17(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix17_En14 [4]</span>
</span><span><a class="LN" name="960">  960   </a>  <span class="KW">SIGNAL</span> rcc_out_32                       : vector_of_signed17(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix17_En14 [4]</span>
</span><span><a class="LN" name="961">  961   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_32     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="962">  962   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_32     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="963">  963   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_28     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="964">  964   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_28     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="965">  965   </a>  <span class="KW">SIGNAL</span> tmp_345                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="966">  966   </a>  <span class="KW">SIGNAL</span> c0_serial_1_18                   : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_En2 [4]</span>
</span><span><a class="LN" name="967">  967   </a>  <span class="KW">SIGNAL</span> rcc_out_33                       : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_En2 [4]</span>
</span><span><a class="LN" name="968">  968   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_33     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="969">  969   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_33     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="970">  970   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_29     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="971">  971   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_29     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="972">  972   </a>  <span class="KW">SIGNAL</span> v2bz_4                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="973">  973   </a>  <span class="KW">SIGNAL</span> tmp_346                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En16</span>
</span><span><a class="LN" name="974">  974   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_16    : vector_of_signed31(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix31_En16 [3]</span>
</span><span><a class="LN" name="975">  975   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_16    : vector_of_signed31(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix31_En16 [4]</span>
</span><span><a class="LN" name="976">  976   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_16                : vector_of_signed31(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix31_En16 [4]</span>
</span><span><a class="LN" name="977">  977   </a>  <span class="KW">SIGNAL</span> tmp_347                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En16</span>
</span><span><a class="LN" name="978">  978   </a>  <span class="KW">SIGNAL</span> tmp_348                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="979">  979   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_25                : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34 [2]</span>
</span><span><a class="LN" name="980">  980   </a>  <span class="KW">SIGNAL</span> tmp_349                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="981">  981   </a>  <span class="KW">SIGNAL</span> tmp_350                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="982">  982   </a>  <span class="KW">SIGNAL</span> tmp_351                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="983">  983   </a>  <span class="KW">SIGNAL</span> tmp_352                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="984">  984   </a>  <span class="KW">SIGNAL</span> tmp_353                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En17</span>
</span><span><a class="LN" name="985">  985   </a>  <span class="KW">SIGNAL</span> tmp_354                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="986">  986   </a>  <span class="KW">SIGNAL</span> tmp_355                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En16</span>
</span><span><a class="LN" name="987">  987   </a>  <span class="KW">SIGNAL</span> tmp_356                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="988">  988   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_26                : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34 [2]</span>
</span><span><a class="LN" name="989">  989   </a>  <span class="KW">SIGNAL</span> tmp_357                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="990">  990   </a>  <span class="KW">SIGNAL</span> tmp_358                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="991">  991   </a>  <span class="KW">SIGNAL</span> tmp_359                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="992">  992   </a>  <span class="KW">SIGNAL</span> tmp_360                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="993">  993   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_27                : vector_of_signed36(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix36 [7]</span>
</span><span><a class="LN" name="994">  994   </a>  <span class="KW">SIGNAL</span> tmp_361                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="995">  995   </a>  <span class="KW">SIGNAL</span> tmp_362                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="996">  996   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_28                : vector_of_signed36(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix36 [7]</span>
</span><span><a class="LN" name="997">  997   </a>  <span class="KW">SIGNAL</span> tmp_363                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="998">  998   </a>  <span class="KW">SIGNAL</span> tmp_364                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="999">  999   </a>  <span class="KW">SIGNAL</span> c0_serial_0_19                   : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36_En17 [2]</span>
</span><span><a class="LN" name="1000"> 1000   </a>  <span class="KW">SIGNAL</span> rcc_out_34                       : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36_En17 [2]</span>
</span><span><a class="LN" name="1001"> 1001   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_34     : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1002"> 1002   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_34     : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1003"> 1003   </a>  <span class="KW">SIGNAL</span> tmp_365                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1004"> 1004   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_18 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1005"> 1005   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_18 : std_logic;
</span><span><a class="LN" name="1006"> 1006   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_18 : std_logic;
</span><span><a class="LN" name="1007"> 1007   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_18 : std_logic;
</span><span><a class="LN" name="1008"> 1008   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_18 : std_logic;
</span><span><a class="LN" name="1009"> 1009   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_36 : std_logic;
</span><span><a class="LN" name="1010"> 1010   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_37 : std_logic;
</span><span><a class="LN" name="1011"> 1011   </a>  <span class="KW">SIGNAL</span> v2bz_5                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1012"> 1012   </a>  <span class="KW">SIGNAL</span> v2bz_6                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1013"> 1013   </a>  <span class="KW">SIGNAL</span> v2bz_7                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1014"> 1014   </a>  <span class="KW">SIGNAL</span> tmp_366                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En2</span>
</span><span><a class="LN" name="1015"> 1015   </a>  <span class="KW">SIGNAL</span> p850tmp_cast                     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En2</span>
</span><span><a class="LN" name="1016"> 1016   </a>  <span class="KW">SIGNAL</span> tmp_367                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En1</span>
</span><span><a class="LN" name="1017"> 1017   </a>  <span class="KW">SIGNAL</span> v4bz                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1018"> 1018   </a>  <span class="KW">SIGNAL</span> c0_serial_0_20                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1019"> 1019   </a>  <span class="KW">SIGNAL</span> rcc_out_35                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1020"> 1020   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_35     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1021"> 1021   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_35     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1022"> 1022   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_30     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1023"> 1023   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_30     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1024"> 1024   </a>  <span class="KW">SIGNAL</span> v2bz_8                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1025"> 1025   </a>  <span class="KW">SIGNAL</span> reduced_reg                      : vector_of_unsigned14(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix14 [2]</span>
</span><span><a class="LN" name="1026"> 1026   </a>  <span class="KW">SIGNAL</span> q3_9                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1027"> 1027   </a>  <span class="KW">SIGNAL</span> q3_10                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1028"> 1028   </a>  <span class="KW">SIGNAL</span> reduced_reg_1                    : vector_of_unsigned14(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix14 [3]</span>
</span><span><a class="LN" name="1029"> 1029   </a>  <span class="KW">SIGNAL</span> q1_5                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1030"> 1030   </a>  <span class="KW">SIGNAL</span> q1_6                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1031"> 1031   </a>  <span class="KW">SIGNAL</span> q2_17                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1032"> 1032   </a>  <span class="KW">SIGNAL</span> q2_18                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1033"> 1033   </a>  <span class="KW">SIGNAL</span> c0_serial_1_19                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1034"> 1034   </a>  <span class="KW">SIGNAL</span> rcc_out_36                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1035"> 1035   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_36     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1036"> 1036   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_36     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1037"> 1037   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_31     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1038"> 1038   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_31     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1039"> 1039   </a>  <span class="KW">SIGNAL</span> q3_11                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1040"> 1040   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_9            : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1041"> 1041   </a>  <span class="KW">SIGNAL</span> tmp_368                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1042"> 1042   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_17    : vector_of_signed29(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix29 [3]</span>
</span><span><a class="LN" name="1043"> 1043   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_17    : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="1044"> 1044   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_17                : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="1045"> 1045   </a>  <span class="KW">SIGNAL</span> tmp_369                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1046"> 1046   </a>  <span class="KW">SIGNAL</span> tmp_370                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1047"> 1047   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_29                : vector_of_signed28(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix28 [2]</span>
</span><span><a class="LN" name="1048"> 1048   </a>  <span class="KW">SIGNAL</span> tmp_371                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1049"> 1049   </a>  <span class="KW">SIGNAL</span> tmp_372                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1050"> 1050   </a>  <span class="KW">SIGNAL</span> tmp_373                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1051"> 1051   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_30                : vector_of_signed28(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix28 [2]</span>
</span><span><a class="LN" name="1052"> 1052   </a>  <span class="KW">SIGNAL</span> tmp_374                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1053"> 1053   </a>  <span class="KW">SIGNAL</span> c0_serial_1_20                   : vector_of_signed28(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix28_En16 [2]</span>
</span><span><a class="LN" name="1054"> 1054   </a>  <span class="KW">SIGNAL</span> rcc_out_37                       : vector_of_signed28(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix28_En16 [2]</span>
</span><span><a class="LN" name="1055"> 1055   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_37     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1056"> 1056   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_37     : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1057"> 1057   </a>  <span class="KW">SIGNAL</span> tmp_375                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1058"> 1058   </a>  <span class="KW">SIGNAL</span> tmp_376                          : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En33</span>
</span><span><a class="LN" name="1059"> 1059   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_18    : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En33</span>
</span><span><a class="LN" name="1060"> 1060   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_18    : vector_of_signed64(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix64_En33 [2]</span>
</span><span><a class="LN" name="1061"> 1061   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_18                : vector_of_signed64(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix64_En33 [2]</span>
</span><span><a class="LN" name="1062"> 1062   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_19 : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="1063"> 1063   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_19 : std_logic;
</span><span><a class="LN" name="1064"> 1064   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_19 : std_logic;
</span><span><a class="LN" name="1065"> 1065   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_19 : std_logic;
</span><span><a class="LN" name="1066"> 1066   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_19 : std_logic;
</span><span><a class="LN" name="1067"> 1067   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_38 : std_logic;
</span><span><a class="LN" name="1068"> 1068   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_39 : std_logic;
</span><span><a class="LN" name="1069"> 1069   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_20 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1070"> 1070   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_20 : std_logic;
</span><span><a class="LN" name="1071"> 1071   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_20 : std_logic;
</span><span><a class="LN" name="1072"> 1072   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_20 : std_logic;
</span><span><a class="LN" name="1073"> 1073   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_20 : std_logic;
</span><span><a class="LN" name="1074"> 1074   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_40 : std_logic;
</span><span><a class="LN" name="1075"> 1075   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_41 : std_logic;
</span><span><a class="LN" name="1076"> 1076   </a>  <span class="KW">SIGNAL</span> tmp_377                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="1077"> 1077   </a>  <span class="KW">SIGNAL</span> tmp_378                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1078"> 1078   </a>  <span class="KW">SIGNAL</span> tmp_379                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="1079"> 1079   </a>  <span class="KW">SIGNAL</span> tmp_380                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1080"> 1080   </a>  <span class="KW">SIGNAL</span> tmp_381                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En28</span>
</span><span><a class="LN" name="1081"> 1081   </a>  <span class="KW">SIGNAL</span> tmp_382                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1082"> 1082   </a>  <span class="KW">SIGNAL</span> tmp_383                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1083"> 1083   </a>  <span class="KW">SIGNAL</span> tmp_384                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1084"> 1084   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_31                : vector_of_signed17(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix17 [5]</span>
</span><span><a class="LN" name="1085"> 1085   </a>  <span class="KW">SIGNAL</span> tmp_385                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1086"> 1086   </a>  <span class="KW">SIGNAL</span> tmp_386                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="1087"> 1087   </a>  <span class="KW">SIGNAL</span> tmp_387                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1088"> 1088   </a>  <span class="KW">SIGNAL</span> tmp_388                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1089"> 1089   </a>  <span class="KW">SIGNAL</span> tmp_389                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1090"> 1090   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_32                : vector_of_signed17(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix17 [5]</span>
</span><span><a class="LN" name="1091"> 1091   </a>  <span class="KW">SIGNAL</span> tmp_390                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1092"> 1092   </a>  <span class="KW">SIGNAL</span> tmp_391                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="1093"> 1093   </a>  <span class="KW">SIGNAL</span> tmp_392                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1094"> 1094   </a>  <span class="KW">SIGNAL</span> tmp_393                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1095"> 1095   </a>  <span class="KW">SIGNAL</span> tmp_394                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1096"> 1096   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_33                : vector_of_signed17(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix17 [5]</span>
</span><span><a class="LN" name="1097"> 1097   </a>  <span class="KW">SIGNAL</span> tmp_395                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1098"> 1098   </a>  <span class="KW">SIGNAL</span> tmp_396                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="1099"> 1099   </a>  <span class="KW">SIGNAL</span> tmp_397                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1100"> 1100   </a>  <span class="KW">SIGNAL</span> tmp_398                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1101"> 1101   </a>  <span class="KW">SIGNAL</span> tmp_399                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1102"> 1102   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_34                : vector_of_signed17(0 <span class="KW">TO</span> 4);  <span class="CT">-- sfix17 [5]</span>
</span><span><a class="LN" name="1103"> 1103   </a>  <span class="KW">SIGNAL</span> tmp_400                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1104"> 1104   </a>  <span class="KW">SIGNAL</span> c0_serial_0_21                   : vector_of_signed17(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix17_En14 [4]</span>
</span><span><a class="LN" name="1105"> 1105   </a>  <span class="KW">SIGNAL</span> rcc_out_38                       : vector_of_signed17(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix17_En14 [4]</span>
</span><span><a class="LN" name="1106"> 1106   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_38     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1107"> 1107   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_38     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1108"> 1108   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_32     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1109"> 1109   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_32     : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1110"> 1110   </a>  <span class="KW">SIGNAL</span> tmp_401                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1111"> 1111   </a>  <span class="KW">SIGNAL</span> c0_serial_1_21                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En3 [4]</span>
</span><span><a class="LN" name="1112"> 1112   </a>  <span class="KW">SIGNAL</span> rcc_out_39                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En3 [4]</span>
</span><span><a class="LN" name="1113"> 1113   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_39     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1114"> 1114   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_39     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1115"> 1115   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_33     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1116"> 1116   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_33     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1117"> 1117   </a>  <span class="KW">SIGNAL</span> v2bx_1                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1118"> 1118   </a>  <span class="KW">SIGNAL</span> multiplier_cast_2                : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En3</span>
</span><span><a class="LN" name="1119"> 1119   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_10           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1120"> 1120   </a>  <span class="KW">SIGNAL</span> tmp_402                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1121"> 1121   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_19    : vector_of_signed31(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix31_En17 [3]</span>
</span><span><a class="LN" name="1122"> 1122   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_19    : vector_of_signed31(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix31_En17 [4]</span>
</span><span><a class="LN" name="1123"> 1123   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_19                : vector_of_signed31(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix31_En17 [4]</span>
</span><span><a class="LN" name="1124"> 1124   </a>  <span class="KW">SIGNAL</span> tmp_403                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1125"> 1125   </a>  <span class="KW">SIGNAL</span> tmp_404                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1126"> 1126   </a>  <span class="KW">SIGNAL</span> tmp_405                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1127"> 1127   </a>  <span class="KW">SIGNAL</span> tmp_406                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En16</span>
</span><span><a class="LN" name="1128"> 1128   </a>  <span class="KW">SIGNAL</span> tmp_407                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1129"> 1129   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_35                : vector_of_signed32(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix32 [2]</span>
</span><span><a class="LN" name="1130"> 1130   </a>  <span class="KW">SIGNAL</span> tmp_408                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1131"> 1131   </a>  <span class="KW">SIGNAL</span> tmp_409                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1132"> 1132   </a>  <span class="KW">SIGNAL</span> tmp_410                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1133"> 1133   </a>  <span class="KW">SIGNAL</span> tmp_411                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1134"> 1134   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_21 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1135"> 1135   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_21 : std_logic;
</span><span><a class="LN" name="1136"> 1136   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_21 : std_logic;
</span><span><a class="LN" name="1137"> 1137   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_21 : std_logic;
</span><span><a class="LN" name="1138"> 1138   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_21 : std_logic;
</span><span><a class="LN" name="1139"> 1139   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_42 : std_logic;
</span><span><a class="LN" name="1140"> 1140   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_43 : std_logic;
</span><span><a class="LN" name="1141"> 1141   </a>  <span class="KW">SIGNAL</span> tmp_412                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1142"> 1142   </a>  <span class="KW">SIGNAL</span> tmp_413                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1143"> 1143   </a>  <span class="KW">SIGNAL</span> tmp_414                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1144"> 1144   </a>  <span class="KW">SIGNAL</span> tmp_415                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1145"> 1145   </a>  <span class="KW">SIGNAL</span> tmp_416                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1146"> 1146   </a>  <span class="KW">SIGNAL</span> tmp_417                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1147"> 1147   </a>  <span class="KW">SIGNAL</span> tmp_418                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1148"> 1148   </a>  <span class="KW">SIGNAL</span> tmp_419                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1149"> 1149   </a>  <span class="KW">SIGNAL</span> tmp_420                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1150"> 1150   </a>  <span class="KW">SIGNAL</span> tmp_421                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1151"> 1151   </a>  <span class="KW">SIGNAL</span> tmp_422                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1152"> 1152   </a>  <span class="KW">SIGNAL</span> tmp_423                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1153"> 1153   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_36                : vector_of_unsigned15(0 <span class="KW">TO</span> 4);  <span class="CT">-- ufix15 [5]</span>
</span><span><a class="LN" name="1154"> 1154   </a>  <span class="KW">SIGNAL</span> tmp_424                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1155"> 1155   </a>  <span class="KW">SIGNAL</span> tmp_425                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1156"> 1156   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_37                : vector_of_unsigned15(0 <span class="KW">TO</span> 4);  <span class="CT">-- ufix15 [5]</span>
</span><span><a class="LN" name="1157"> 1157   </a>  <span class="KW">SIGNAL</span> tmp_426                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1158"> 1158   </a>  <span class="KW">SIGNAL</span> tmp_427                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1159"> 1159   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_38                : vector_of_unsigned15(0 <span class="KW">TO</span> 4);  <span class="CT">-- ufix15 [5]</span>
</span><span><a class="LN" name="1160"> 1160   </a>  <span class="KW">SIGNAL</span> tmp_428                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1161"> 1161   </a>  <span class="KW">SIGNAL</span> tmp_429                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1162"> 1162   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_39                : vector_of_unsigned15(0 <span class="KW">TO</span> 4);  <span class="CT">-- ufix15 [5]</span>
</span><span><a class="LN" name="1163"> 1163   </a>  <span class="KW">SIGNAL</span> tmp_430                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1164"> 1164   </a>  <span class="KW">SIGNAL</span> tmp_431                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1165"> 1165   </a>  <span class="KW">SIGNAL</span> c0_serial_0_22                   : vector_of_signed16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16 [4]</span>
</span><span><a class="LN" name="1166"> 1166   </a>  <span class="KW">SIGNAL</span> rcc_out_40                       : vector_of_signed16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16 [4]</span>
</span><span><a class="LN" name="1167"> 1167   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_40     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1168"> 1168   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_40     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1169"> 1169   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_34     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1170"> 1170   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_34     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1171"> 1171   </a>  <span class="KW">SIGNAL</span> tmp_432                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1172"> 1172   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_40                : vector_of_signed14(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix14 [2]</span>
</span><span><a class="LN" name="1173"> 1173   </a>  <span class="KW">SIGNAL</span> v2bz_9                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1174"> 1174   </a>  <span class="KW">SIGNAL</span> v2bz_10                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1175"> 1175   </a>  <span class="KW">SIGNAL</span> v2bx_2                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1176"> 1176   </a>  <span class="KW">SIGNAL</span> v2bx_3                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1177"> 1177   </a>  <span class="KW">SIGNAL</span> v2bx_4                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1178"> 1178   </a>  <span class="KW">SIGNAL</span> c0_serial_1_22                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1179"> 1179   </a>  <span class="KW">SIGNAL</span> rcc_out_41                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1180"> 1180   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_41     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1181"> 1181   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_41     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1182"> 1182   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_35     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1183"> 1183   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_35     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1184"> 1184   </a>  <span class="KW">SIGNAL</span> v2bz_11                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1185"> 1185   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_11           : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="1186"> 1186   </a>  <span class="KW">SIGNAL</span> tmp_433                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1187"> 1187   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_20    : vector_of_signed30(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix30 [3]</span>
</span><span><a class="LN" name="1188"> 1188   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_20    : vector_of_signed30(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix30 [4]</span>
</span><span><a class="LN" name="1189"> 1189   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_20                : vector_of_signed30(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix30 [4]</span>
</span><span><a class="LN" name="1190"> 1190   </a>  <span class="KW">SIGNAL</span> tmp_434                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1191"> 1191   </a>  <span class="KW">SIGNAL</span> tmp_435                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1192"> 1192   </a>  <span class="KW">SIGNAL</span> tmp_436                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1193"> 1193   </a>  <span class="KW">SIGNAL</span> tmp_437                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En16</span>
</span><span><a class="LN" name="1194"> 1194   </a>  <span class="KW">SIGNAL</span> tmp_438                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1195"> 1195   </a>  <span class="KW">SIGNAL</span> tmp_439                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1196"> 1196   </a>  <span class="KW">SIGNAL</span> tmp_440                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1197"> 1197   </a>  <span class="KW">SIGNAL</span> tmp_441                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1198"> 1198   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_41                : vector_of_signed34(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix34 [7]</span>
</span><span><a class="LN" name="1199"> 1199   </a>  <span class="KW">SIGNAL</span> tmp_442                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1200"> 1200   </a>  <span class="KW">SIGNAL</span> tmp_443                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1201"> 1201   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_42                : vector_of_signed34(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix34 [7]</span>
</span><span><a class="LN" name="1202"> 1202   </a>  <span class="KW">SIGNAL</span> tmp_444                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1203"> 1203   </a>  <span class="KW">SIGNAL</span> tmp_445                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1204"> 1204   </a>  <span class="KW">SIGNAL</span> c0_serial_0_23                   : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34_En17 [2]</span>
</span><span><a class="LN" name="1205"> 1205   </a>  <span class="KW">SIGNAL</span> rcc_out_42                       : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34_En17 [2]</span>
</span><span><a class="LN" name="1206"> 1206   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_42     : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1207"> 1207   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_42     : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1208"> 1208   </a>  <span class="KW">SIGNAL</span> tmp_446                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1209"> 1209   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_22 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1210"> 1210   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_22 : std_logic;
</span><span><a class="LN" name="1211"> 1211   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_22 : std_logic;
</span><span><a class="LN" name="1212"> 1212   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_22 : std_logic;
</span><span><a class="LN" name="1213"> 1213   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_22 : std_logic;
</span><span><a class="LN" name="1214"> 1214   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_44 : std_logic;
</span><span><a class="LN" name="1215"> 1215   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_45 : std_logic;
</span><span><a class="LN" name="1216"> 1216   </a>  <span class="KW">SIGNAL</span> tmp_447                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1217"> 1217   </a>  <span class="KW">SIGNAL</span> tmp_448                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1218"> 1218   </a>  <span class="KW">SIGNAL</span> tmp_449                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1219"> 1219   </a>  <span class="KW">SIGNAL</span> tmp_450                          : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En3</span>
</span><span><a class="LN" name="1220"> 1220   </a>  <span class="KW">SIGNAL</span> tmp_451                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En2</span>
</span><span><a class="LN" name="1221"> 1221   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_43                : vector_of_unsigned15(0 <span class="KW">TO</span> 4);  <span class="CT">-- ufix15 [5]</span>
</span><span><a class="LN" name="1222"> 1222   </a>  <span class="KW">SIGNAL</span> tmp_452                          : unsigned(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix15_En14</span>
</span><span><a class="LN" name="1223"> 1223   </a>  <span class="KW">SIGNAL</span> tmp_453                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1224"> 1224   </a>  <span class="KW">SIGNAL</span> tmp_454                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En3</span>
</span><span><a class="LN" name="1225"> 1225   </a>  <span class="KW">SIGNAL</span> tmp_455                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En3</span>
</span><span><a class="LN" name="1226"> 1226   </a>  <span class="KW">SIGNAL</span> p775tmp_cast                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En3</span>
</span><span><a class="LN" name="1227"> 1227   </a>  <span class="KW">SIGNAL</span> p775tmp_cast_1                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En3</span>
</span><span><a class="LN" name="1228"> 1228   </a>  <span class="KW">SIGNAL</span> tmp_456                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1229"> 1229   </a>  <span class="KW">SIGNAL</span> tmp_457                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En3</span>
</span><span><a class="LN" name="1230"> 1230   </a>  <span class="KW">SIGNAL</span> tmp_458                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En3</span>
</span><span><a class="LN" name="1231"> 1231   </a>  <span class="KW">SIGNAL</span> p838tmp_cast                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En3</span>
</span><span><a class="LN" name="1232"> 1232   </a>  <span class="KW">SIGNAL</span> p838tmp_cast_1                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En3</span>
</span><span><a class="LN" name="1233"> 1233   </a>  <span class="KW">SIGNAL</span> tmp_459                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1234"> 1234   </a>  <span class="KW">SIGNAL</span> tmp_460                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En2</span>
</span><span><a class="LN" name="1235"> 1235   </a>  <span class="KW">SIGNAL</span> tmp_461                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En2</span>
</span><span><a class="LN" name="1236"> 1236   </a>  <span class="KW">SIGNAL</span> p780tmp_cast                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En2</span>
</span><span><a class="LN" name="1237"> 1237   </a>  <span class="KW">SIGNAL</span> p780tmp_cast_1                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En2</span>
</span><span><a class="LN" name="1238"> 1238   </a>  <span class="KW">SIGNAL</span> tmp_462                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1239"> 1239   </a>  <span class="KW">SIGNAL</span> c0_serial_0_24                   : vector_of_signed16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16 [4]</span>
</span><span><a class="LN" name="1240"> 1240   </a>  <span class="KW">SIGNAL</span> rcc_out_43                       : vector_of_signed16(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix16 [4]</span>
</span><span><a class="LN" name="1241"> 1241   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_43     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1242"> 1242   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_43     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1243"> 1243   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_36     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1244"> 1244   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_36     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1245"> 1245   </a>  <span class="KW">SIGNAL</span> tmp_463                          : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16</span>
</span><span><a class="LN" name="1246"> 1246   </a>  <span class="KW">SIGNAL</span> v2bx_5                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1247"> 1247   </a>  <span class="KW">SIGNAL</span> reduced_reg_2                    : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14 [4]</span>
</span><span><a class="LN" name="1248"> 1248   </a>  <span class="KW">SIGNAL</span> q0_2                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1249"> 1249   </a>  <span class="KW">SIGNAL</span> reduced_reg_3                    : vector_of_unsigned14(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix14 [2]</span>
</span><span><a class="LN" name="1250"> 1250   </a>  <span class="KW">SIGNAL</span> q0_3                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1251"> 1251   </a>  <span class="KW">SIGNAL</span> q0_4                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1252"> 1252   </a>  <span class="KW">SIGNAL</span> reduced_reg_4                    : vector_of_unsigned14(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix14 [2]</span>
</span><span><a class="LN" name="1253"> 1253   </a>  <span class="KW">SIGNAL</span> q3_12                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1254"> 1254   </a>  <span class="KW">SIGNAL</span> q3_13                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1255"> 1255   </a>  <span class="KW">SIGNAL</span> q3_14                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1256"> 1256   </a>  <span class="KW">SIGNAL</span> c0_serial_1_23                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1257"> 1257   </a>  <span class="KW">SIGNAL</span> rcc_out_44                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1258"> 1258   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_44     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1259"> 1259   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_44     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1260"> 1260   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_37     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1261"> 1261   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_37     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1262"> 1262   </a>  <span class="KW">SIGNAL</span> v2bx_6                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1263"> 1263   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_12           : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31</span>
</span><span><a class="LN" name="1264"> 1264   </a>  <span class="KW">SIGNAL</span> tmp_464                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1265"> 1265   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_21    : vector_of_signed30(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix30 [3]</span>
</span><span><a class="LN" name="1266"> 1266   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_21    : vector_of_signed30(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix30 [4]</span>
</span><span><a class="LN" name="1267"> 1267   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_21                : vector_of_signed30(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix30 [4]</span>
</span><span><a class="LN" name="1268"> 1268   </a>  <span class="KW">SIGNAL</span> tmp_465                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1269"> 1269   </a>  <span class="KW">SIGNAL</span> tmp_466                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En17</span>
</span><span><a class="LN" name="1270"> 1270   </a>  <span class="KW">SIGNAL</span> tmp_467                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1271"> 1271   </a>  <span class="KW">SIGNAL</span> tmp_468                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1272"> 1272   </a>  <span class="KW">SIGNAL</span> tmp_469                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1273"> 1273   </a>  <span class="KW">SIGNAL</span> tmp_470                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1274"> 1274   </a>  <span class="KW">SIGNAL</span> tmp_471                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1275"> 1275   </a>  <span class="KW">SIGNAL</span> tmp_472                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En17</span>
</span><span><a class="LN" name="1276"> 1276   </a>  <span class="KW">SIGNAL</span> tmp_473                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1277"> 1277   </a>  <span class="KW">SIGNAL</span> tmp_474                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1278"> 1278   </a>  <span class="KW">SIGNAL</span> tmp_475                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1279"> 1279   </a>  <span class="KW">SIGNAL</span> tmp_476                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1280"> 1280   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_44                : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30 [2]</span>
</span><span><a class="LN" name="1281"> 1281   </a>  <span class="KW">SIGNAL</span> tmp_477                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1282"> 1282   </a>  <span class="KW">SIGNAL</span> tmp_478                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1283"> 1283   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_45                : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30 [2]</span>
</span><span><a class="LN" name="1284"> 1284   </a>  <span class="KW">SIGNAL</span> tmp_479                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1285"> 1285   </a>  <span class="KW">SIGNAL</span> tmp_480                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1286"> 1286   </a>  <span class="KW">SIGNAL</span> c0_serial_1_24                   : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30_En17 [2]</span>
</span><span><a class="LN" name="1287"> 1287   </a>  <span class="KW">SIGNAL</span> rcc_out_45                       : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30_En17 [2]</span>
</span><span><a class="LN" name="1288"> 1288   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_45     : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1289"> 1289   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_45     : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1290"> 1290   </a>  <span class="KW">SIGNAL</span> tmp_481                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En17</span>
</span><span><a class="LN" name="1291"> 1291   </a>  <span class="KW">SIGNAL</span> tmp_482                          : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En34</span>
</span><span><a class="LN" name="1292"> 1292   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_22    : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En34</span>
</span><span><a class="LN" name="1293"> 1293   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_22    : vector_of_signed64(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix64_En34 [2]</span>
</span><span><a class="LN" name="1294"> 1294   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_22                : vector_of_signed64(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix64_En34 [2]</span>
</span><span><a class="LN" name="1295"> 1295   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_23 : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="1296"> 1296   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_23 : std_logic;
</span><span><a class="LN" name="1297"> 1297   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_23 : std_logic;
</span><span><a class="LN" name="1298"> 1298   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_23 : std_logic;
</span><span><a class="LN" name="1299"> 1299   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_23 : std_logic;
</span><span><a class="LN" name="1300"> 1300   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_46 : std_logic;
</span><span><a class="LN" name="1301"> 1301   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_47 : std_logic;
</span><span><a class="LN" name="1302"> 1302   </a>  <span class="KW">SIGNAL</span> tmp_483                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1303"> 1303   </a>  <span class="KW">SIGNAL</span> tmp_484                          : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29_En17</span>
</span><span><a class="LN" name="1304"> 1304   </a>  <span class="KW">SIGNAL</span> tmp_485                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1305"> 1305   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_24 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1306"> 1306   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_24 : std_logic;
</span><span><a class="LN" name="1307"> 1307   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_24 : std_logic;
</span><span><a class="LN" name="1308"> 1308   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_24 : std_logic;
</span><span><a class="LN" name="1309"> 1309   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_24 : std_logic;
</span><span><a class="LN" name="1310"> 1310   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_48 : std_logic;
</span><span><a class="LN" name="1311"> 1311   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_49 : std_logic;
</span><span><a class="LN" name="1312"> 1312   </a>  <span class="KW">SIGNAL</span> tmp_486                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1313"> 1313   </a>  <span class="KW">SIGNAL</span> tmp_487                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1314"> 1314   </a>  <span class="KW">SIGNAL</span> tmp_488                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1315"> 1315   </a>  <span class="KW">SIGNAL</span> tmp_489                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1316"> 1316   </a>  <span class="KW">SIGNAL</span> tmp_490                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1317"> 1317   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_46                : vector_of_signed19(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix19 [3]</span>
</span><span><a class="LN" name="1318"> 1318   </a>  <span class="KW">SIGNAL</span> tmp_491                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1319"> 1319   </a>  <span class="KW">SIGNAL</span> tmp_492                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1320"> 1320   </a>  <span class="KW">SIGNAL</span> tmp_493                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1321"> 1321   </a>  <span class="KW">SIGNAL</span> tmp_494                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1322"> 1322   </a>  <span class="KW">SIGNAL</span> tmp_495                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1323"> 1323   </a>  <span class="KW">SIGNAL</span> tmp_496                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1324"> 1324   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_47                : vector_of_signed19(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix19 [3]</span>
</span><span><a class="LN" name="1325"> 1325   </a>  <span class="KW">SIGNAL</span> tmp_497                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1326"> 1326   </a>  <span class="KW">SIGNAL</span> tmp_498                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1327"> 1327   </a>  <span class="KW">SIGNAL</span> tmp_499                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1328"> 1328   </a>  <span class="KW">SIGNAL</span> tmp_500                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1329"> 1329   </a>  <span class="KW">SIGNAL</span> tmp_501                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1330"> 1330   </a>  <span class="KW">SIGNAL</span> tmp_502                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1331"> 1331   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_48                : vector_of_signed19(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix19 [3]</span>
</span><span><a class="LN" name="1332"> 1332   </a>  <span class="KW">SIGNAL</span> tmp_503                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1333"> 1333   </a>  <span class="KW">SIGNAL</span> tmp_504                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1334"> 1334   </a>  <span class="KW">SIGNAL</span> tmp_505                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1335"> 1335   </a>  <span class="KW">SIGNAL</span> tmp_506                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1336"> 1336   </a>  <span class="KW">SIGNAL</span> tmp_507                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1337"> 1337   </a>  <span class="KW">SIGNAL</span> tmp_508                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1338"> 1338   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_49                : vector_of_signed19(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix19 [3]</span>
</span><span><a class="LN" name="1339"> 1339   </a>  <span class="KW">SIGNAL</span> tmp_509                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1340"> 1340   </a>  <span class="KW">SIGNAL</span> c0_serial_0_25                   : vector_of_signed19(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix19_En14 [4]</span>
</span><span><a class="LN" name="1341"> 1341   </a>  <span class="KW">SIGNAL</span> rcc_out_46                       : vector_of_signed19(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix19_En14 [4]</span>
</span><span><a class="LN" name="1342"> 1342   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_46     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1343"> 1343   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_46     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1344"> 1344   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_38     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1345"> 1345   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_38     : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1346"> 1346   </a>  <span class="KW">SIGNAL</span> tmp_510                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1347"> 1347   </a>  <span class="KW">SIGNAL</span> c0_serial_1_25                   : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_En2 [4]</span>
</span><span><a class="LN" name="1348"> 1348   </a>  <span class="KW">SIGNAL</span> rcc_out_47                       : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_En2 [4]</span>
</span><span><a class="LN" name="1349"> 1349   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_47     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1350"> 1350   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_47     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1351"> 1351   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_39     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1352"> 1352   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_39     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1353"> 1353   </a>  <span class="KW">SIGNAL</span> v2bz_12                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1354"> 1354   </a>  <span class="KW">SIGNAL</span> tmp_511                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" name="1355"> 1355   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_23    : vector_of_signed33(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix33_En16 [3]</span>
</span><span><a class="LN" name="1356"> 1356   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_23    : vector_of_signed33(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix33_En16 [4]</span>
</span><span><a class="LN" name="1357"> 1357   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_23                : vector_of_signed33(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix33_En16 [4]</span>
</span><span><a class="LN" name="1358"> 1358   </a>  <span class="KW">SIGNAL</span> tmp_512                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" name="1359"> 1359   </a>  <span class="KW">SIGNAL</span> tmp_513                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1360"> 1360   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_50                : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36 [2]</span>
</span><span><a class="LN" name="1361"> 1361   </a>  <span class="KW">SIGNAL</span> tmp_514                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1362"> 1362   </a>  <span class="KW">SIGNAL</span> tmp_515                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1363"> 1363   </a>  <span class="KW">SIGNAL</span> tmp_516                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1364"> 1364   </a>  <span class="KW">SIGNAL</span> tmp_517                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1365"> 1365   </a>  <span class="KW">SIGNAL</span> tmp_518                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1366"> 1366   </a>  <span class="KW">SIGNAL</span> tmp_519                          : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29_En17</span>
</span><span><a class="LN" name="1367"> 1367   </a>  <span class="KW">SIGNAL</span> tmp_520                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1368"> 1368   </a>  <span class="KW">SIGNAL</span> tmp_521                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" name="1369"> 1369   </a>  <span class="KW">SIGNAL</span> tmp_522                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1370"> 1370   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_51                : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36 [2]</span>
</span><span><a class="LN" name="1371"> 1371   </a>  <span class="KW">SIGNAL</span> tmp_523                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1372"> 1372   </a>  <span class="KW">SIGNAL</span> tmp_524                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1373"> 1373   </a>  <span class="KW">SIGNAL</span> tmp_525                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1374"> 1374   </a>  <span class="KW">SIGNAL</span> tmp_526                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1375"> 1375   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_52                : vector_of_signed38(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix38 [7]</span>
</span><span><a class="LN" name="1376"> 1376   </a>  <span class="KW">SIGNAL</span> tmp_527                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1377"> 1377   </a>  <span class="KW">SIGNAL</span> tmp_528                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1378"> 1378   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_53                : vector_of_signed38(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix38 [7]</span>
</span><span><a class="LN" name="1379"> 1379   </a>  <span class="KW">SIGNAL</span> tmp_529                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1380"> 1380   </a>  <span class="KW">SIGNAL</span> tmp_530                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1381"> 1381   </a>  <span class="KW">SIGNAL</span> c0_serial_0_26                   : vector_of_signed38(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix38_En17 [2]</span>
</span><span><a class="LN" name="1382"> 1382   </a>  <span class="KW">SIGNAL</span> rcc_out_48                       : vector_of_signed38(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix38_En17 [2]</span>
</span><span><a class="LN" name="1383"> 1383   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_48     : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1384"> 1384   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_48     : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1385"> 1385   </a>  <span class="KW">SIGNAL</span> tmp_531                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1386"> 1386   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_25 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1387"> 1387   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_25 : std_logic;
</span><span><a class="LN" name="1388"> 1388   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_25 : std_logic;
</span><span><a class="LN" name="1389"> 1389   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_25 : std_logic;
</span><span><a class="LN" name="1390"> 1390   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_25 : std_logic;
</span><span><a class="LN" name="1391"> 1391   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_50 : std_logic;
</span><span><a class="LN" name="1392"> 1392   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_51 : std_logic;
</span><span><a class="LN" name="1393"> 1393   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_54                : vector_of_signed14(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix14 [2]</span>
</span><span><a class="LN" name="1394"> 1394   </a>  <span class="KW">SIGNAL</span> v4bz_1                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En1</span>
</span><span><a class="LN" name="1395"> 1395   </a>  <span class="KW">SIGNAL</span> v4bz_2                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1396"> 1396   </a>  <span class="KW">SIGNAL</span> v2bx_7                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1397"> 1397   </a>  <span class="KW">SIGNAL</span> v2bx_8                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1398"> 1398   </a>  <span class="KW">SIGNAL</span> v2bx_9                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1399"> 1399   </a>  <span class="KW">SIGNAL</span> c0_serial_0_27                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1400"> 1400   </a>  <span class="KW">SIGNAL</span> rcc_out_49                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1401"> 1401   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_49     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1402"> 1402   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_49     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1403"> 1403   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_40     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1404"> 1404   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_40     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1405"> 1405   </a>  <span class="KW">SIGNAL</span> v4bz_3                           : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1406"> 1406   </a>  <span class="KW">SIGNAL</span> reduced_reg_5                    : vector_of_unsigned14(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix14 [2]</span>
</span><span><a class="LN" name="1407"> 1407   </a>  <span class="KW">SIGNAL</span> q1_7                             : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1408"> 1408   </a>  <span class="KW">SIGNAL</span> q1_8                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1409"> 1409   </a>  <span class="KW">SIGNAL</span> q1_9                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1410"> 1410   </a>  <span class="KW">SIGNAL</span> q0_5                             : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1411"> 1411   </a>  <span class="KW">SIGNAL</span> q1_10                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1412"> 1412   </a>  <span class="KW">SIGNAL</span> c0_serial_1_26                   : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1413"> 1413   </a>  <span class="KW">SIGNAL</span> rcc_out_50                       : vector_of_signed15(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix15 [4]</span>
</span><span><a class="LN" name="1414"> 1414   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_50     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1415"> 1415   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_50     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1416"> 1416   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_41     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1417"> 1417   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_41     : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1418"> 1418   </a>  <span class="KW">SIGNAL</span> q1_11                            : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15</span>
</span><span><a class="LN" name="1419"> 1419   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_13           : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1420"> 1420   </a>  <span class="KW">SIGNAL</span> tmp_532                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1421"> 1421   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_24    : vector_of_signed29(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix29 [3]</span>
</span><span><a class="LN" name="1422"> 1422   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_24    : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="1423"> 1423   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_24                : vector_of_signed29(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix29 [4]</span>
</span><span><a class="LN" name="1424"> 1424   </a>  <span class="KW">SIGNAL</span> tmp_533                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1425"> 1425   </a>  <span class="KW">SIGNAL</span> tmp_534                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1426"> 1426   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_26 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1427"> 1427   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cntGlobal : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1428"> 1428   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_26 : std_logic;
</span><span><a class="LN" name="1429"> 1429   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_26 : std_logic;
</span><span><a class="LN" name="1430"> 1430   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_26 : std_logic;
</span><span><a class="LN" name="1431"> 1431   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_26 : std_logic;
</span><span><a class="LN" name="1432"> 1432   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_52 : std_logic;
</span><span><a class="LN" name="1433"> 1433   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_53 : std_logic;
</span><span><a class="LN" name="1434"> 1434   </a>  <span class="KW">SIGNAL</span> c0_serial_0_28                   : vector_of_unsigned14(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix14_En3 [3]</span>
</span><span><a class="LN" name="1435"> 1435   </a>  <span class="KW">SIGNAL</span> rcc_out_51                       : vector_of_unsigned14(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix14_En3 [3]</span>
</span><span><a class="LN" name="1436"> 1436   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_51     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1437"> 1437   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_51     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1438"> 1438   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_42     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1439"> 1439   </a>  <span class="KW">SIGNAL</span> v2bx_10                          : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En3</span>
</span><span><a class="LN" name="1440"> 1440   </a>  <span class="KW">SIGNAL</span> reduced_reg_6                    : vector_of_unsigned14(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix14 [2]</span>
</span><span><a class="LN" name="1441"> 1441   </a>  <span class="KW">SIGNAL</span> q2_19                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1442"> 1442   </a>  <span class="KW">SIGNAL</span> c0_serial_1_27                   : vector_of_unsigned14(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix14_En14 [3]</span>
</span><span><a class="LN" name="1443"> 1443   </a>  <span class="KW">SIGNAL</span> rcc_out_52                       : vector_of_unsigned14(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix14_En14 [3]</span>
</span><span><a class="LN" name="1444"> 1444   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_52     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1445"> 1445   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_52     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1446"> 1446   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_43     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1447"> 1447   </a>  <span class="KW">SIGNAL</span> q3_15                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1448"> 1448   </a>  <span class="KW">SIGNAL</span> tmp_535                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1449"> 1449   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_25    : vector_of_unsigned28(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix28_En17 [2]</span>
</span><span><a class="LN" name="1450"> 1450   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_25    : vector_of_unsigned28(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix28_En17 [3]</span>
</span><span><a class="LN" name="1451"> 1451   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_deserInnerOut : vector_of_unsigned28(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix28_En17 [3]</span>
</span><span><a class="LN" name="1452"> 1452   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_25                : vector_of_unsigned28(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix28_En17 [3]</span>
</span><span><a class="LN" name="1453"> 1453   </a>  <span class="KW">SIGNAL</span> c0_serial_1_28                   : vector_of_unsigned28(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix28_En17 [2]</span>
</span><span><a class="LN" name="1454"> 1454   </a>  <span class="KW">SIGNAL</span> rcc_out_53                       : vector_of_unsigned28(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix28_En17 [2]</span>
</span><span><a class="LN" name="1455"> 1455   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_53     : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1456"> 1456   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_53     : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1457"> 1457   </a>  <span class="KW">SIGNAL</span> tmp_536                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1458"> 1458   </a>  <span class="KW">SIGNAL</span> multiplier_cast_3                : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En17</span>
</span><span><a class="LN" name="1459"> 1459   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_14           : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En34</span>
</span><span><a class="LN" name="1460"> 1460   </a>  <span class="KW">SIGNAL</span> tmp_537                          : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66_En34</span>
</span><span><a class="LN" name="1461"> 1461   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_26    : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66_En34</span>
</span><span><a class="LN" name="1462"> 1462   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_26    : vector_of_signed66(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix66_En34 [2]</span>
</span><span><a class="LN" name="1463"> 1463   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_26                : vector_of_signed66(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix66_En34 [2]</span>
</span><span><a class="LN" name="1464"> 1464   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_55                : vector_of_signed65(0 <span class="KW">TO</span> 5);  <span class="CT">-- sfix65 [6]</span>
</span><span><a class="LN" name="1465"> 1465   </a>  <span class="KW">SIGNAL</span> tmp_538                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En33</span>
</span><span><a class="LN" name="1466"> 1466   </a>  <span class="KW">SIGNAL</span> tmp_539                          : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En33</span>
</span><span><a class="LN" name="1467"> 1467   </a>  <span class="KW">SIGNAL</span> tmp_540                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En33</span>
</span><span><a class="LN" name="1468"> 1468   </a>  <span class="KW">SIGNAL</span> tmp_541                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En33</span>
</span><span><a class="LN" name="1469"> 1469   </a>  <span class="KW">SIGNAL</span> tmp_542                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En34</span>
</span><span><a class="LN" name="1470"> 1470   </a>  <span class="KW">SIGNAL</span> tmp_543                          : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En34</span>
</span><span><a class="LN" name="1471"> 1471   </a>  <span class="KW">SIGNAL</span> tmp_544                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En34</span>
</span><span><a class="LN" name="1472"> 1472   </a>  <span class="KW">SIGNAL</span> tmp_545                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En34</span>
</span><span><a class="LN" name="1473"> 1473   </a>  <span class="KW">SIGNAL</span> tmp_546                          : signed(67 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix68_En34</span>
</span><span><a class="LN" name="1474"> 1474   </a>  <span class="KW">SIGNAL</span> tmp_547                          : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66_En34</span>
</span><span><a class="LN" name="1475"> 1475   </a>  <span class="KW">SIGNAL</span> tmp_548                          : signed(67 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix68_En34</span>
</span><span><a class="LN" name="1476"> 1476   </a>  <span class="KW">SIGNAL</span> tmp_549                          : signed(67 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix68_En34</span>
</span><span><a class="LN" name="1477"> 1477   </a>  <span class="KW">SIGNAL</span> tmp_550                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E9</span>
</span><span><a class="LN" name="1478"> 1478   </a>  <span class="KW">SIGNAL</span> s0_tmp                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E9</span>
</span><span><a class="LN" name="1479"> 1479   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_27 : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="1480"> 1480   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_27 : std_logic;
</span><span><a class="LN" name="1481"> 1481   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_27 : std_logic;
</span><span><a class="LN" name="1482"> 1482   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_27 : std_logic;
</span><span><a class="LN" name="1483"> 1483   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_27 : std_logic;
</span><span><a class="LN" name="1484"> 1484   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_54 : std_logic;
</span><span><a class="LN" name="1485"> 1485   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_55 : std_logic;
</span><span><a class="LN" name="1486"> 1486   </a>  <span class="KW">SIGNAL</span> tmp_551                          : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="1487"> 1487   </a>  <span class="KW">SIGNAL</span> tmp_552                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1488"> 1488   </a>  <span class="KW">SIGNAL</span> tmp_553                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1489"> 1489   </a>  <span class="KW">SIGNAL</span> tmp_554                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1490"> 1490   </a>  <span class="KW">SIGNAL</span> tmp_555                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1491"> 1491   </a>  <span class="KW">SIGNAL</span> tmp_556                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1492"> 1492   </a>  <span class="KW">SIGNAL</span> tmp_557                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1493"> 1493   </a>  <span class="KW">SIGNAL</span> tmp_558                          : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="1494"> 1494   </a>  <span class="KW">SIGNAL</span> tmp_559                          : signed(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix17_En14</span>
</span><span><a class="LN" name="1495"> 1495   </a>  <span class="KW">SIGNAL</span> tmp_560                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1496"> 1496   </a>  <span class="KW">SIGNAL</span> tmp_561                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1497"> 1497   </a>  <span class="KW">SIGNAL</span> tmp_562                          : signed(18 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix19_En14</span>
</span><span><a class="LN" name="1498"> 1498   </a>  <span class="KW">SIGNAL</span> tmp_563                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1499"> 1499   </a>  <span class="KW">SIGNAL</span> tmp_564                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1500"> 1500   </a>  <span class="KW">SIGNAL</span> tmp_565                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1501"> 1501   </a>  <span class="KW">SIGNAL</span> tmp_566                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1502"> 1502   </a>  <span class="KW">SIGNAL</span> tmp_567                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1503"> 1503   </a>  <span class="KW">SIGNAL</span> tmp_568                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1504"> 1504   </a>  <span class="KW">SIGNAL</span> c0_serial_0_29                   : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En14 [2]</span>
</span><span><a class="LN" name="1505"> 1505   </a>  <span class="KW">SIGNAL</span> rcc_out_54                       : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En14 [2]</span>
</span><span><a class="LN" name="1506"> 1506   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_54     : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1507"> 1507   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_54     : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1508"> 1508   </a>  <span class="KW">SIGNAL</span> tmp_569                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1509"> 1509   </a>  <span class="KW">SIGNAL</span> c0_serial_1_29                   : vector_of_unsigned14(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix14_En13 [2]</span>
</span><span><a class="LN" name="1510"> 1510   </a>  <span class="KW">SIGNAL</span> rcc_out_55                       : vector_of_unsigned14(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix14_En13 [2]</span>
</span><span><a class="LN" name="1511"> 1511   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_55     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="1512"> 1512   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_55     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="1513"> 1513   </a>  <span class="KW">SIGNAL</span> v2q1_3                           : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En13</span>
</span><span><a class="LN" name="1514"> 1514   </a>  <span class="KW">SIGNAL</span> multiplier_cast_4                : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En13</span>
</span><span><a class="LN" name="1515"> 1515   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_15           : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="1516"> 1516   </a>  <span class="KW">SIGNAL</span> tmp_570                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En27</span>
</span><span><a class="LN" name="1517"> 1517   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_27    : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En27</span>
</span><span><a class="LN" name="1518"> 1518   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_27    : vector_of_signed38(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix38_En27 [2]</span>
</span><span><a class="LN" name="1519"> 1519   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_27                : vector_of_signed38(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix38_En27 [2]</span>
</span><span><a class="LN" name="1520"> 1520   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_28 : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="1521"> 1521   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_28 : std_logic;
</span><span><a class="LN" name="1522"> 1522   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_28 : std_logic;
</span><span><a class="LN" name="1523"> 1523   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_28 : std_logic;
</span><span><a class="LN" name="1524"> 1524   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_28 : std_logic;
</span><span><a class="LN" name="1525"> 1525   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_56 : std_logic;
</span><span><a class="LN" name="1526"> 1526   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_57 : std_logic;
</span><span><a class="LN" name="1527"> 1527   </a>  <span class="KW">SIGNAL</span> tmp_571                          : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="1528"> 1528   </a>  <span class="KW">SIGNAL</span> tmp_572                          : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En14</span>
</span><span><a class="LN" name="1529"> 1529   </a>  <span class="KW">SIGNAL</span> tmp_573                          : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En14</span>
</span><span><a class="LN" name="1530"> 1530   </a>  <span class="KW">SIGNAL</span> tmp_574                          : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En14</span>
</span><span><a class="LN" name="1531"> 1531   </a>  <span class="KW">SIGNAL</span> tmp_575                          : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="1532"> 1532   </a>  <span class="KW">SIGNAL</span> tmp_576                          : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En14</span>
</span><span><a class="LN" name="1533"> 1533   </a>  <span class="KW">SIGNAL</span> tmp_577                          : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En14</span>
</span><span><a class="LN" name="1534"> 1534   </a>  <span class="KW">SIGNAL</span> tmp_578                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1535"> 1535   </a>  <span class="KW">SIGNAL</span> az_signed                        : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En5</span>
</span><span><a class="LN" name="1536"> 1536   </a>  <span class="KW">SIGNAL</span> tmp_579                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1537"> 1537   </a>  <span class="KW">SIGNAL</span> tmp_580                          : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="1538"> 1538   </a>  <span class="KW">SIGNAL</span> tmp_581                          : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En14</span>
</span><span><a class="LN" name="1539"> 1539   </a>  <span class="KW">SIGNAL</span> tmp_582                          : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En14</span>
</span><span><a class="LN" name="1540"> 1540   </a>  <span class="KW">SIGNAL</span> tmp_583                          : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En14</span>
</span><span><a class="LN" name="1541"> 1541   </a>  <span class="KW">SIGNAL</span> tmp_584                          : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16_En14</span>
</span><span><a class="LN" name="1542"> 1542   </a>  <span class="KW">SIGNAL</span> tmp_585                          : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En14</span>
</span><span><a class="LN" name="1543"> 1543   </a>  <span class="KW">SIGNAL</span> tmp_586                          : signed(19 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix20_En14</span>
</span><span><a class="LN" name="1544"> 1544   </a>  <span class="KW">SIGNAL</span> tmp_587                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1545"> 1545   </a>  <span class="KW">SIGNAL</span> tmp_588                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1546"> 1546   </a>  <span class="KW">SIGNAL</span> tmp_589                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1547"> 1547   </a>  <span class="KW">SIGNAL</span> tmp_590                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1548"> 1548   </a>  <span class="KW">SIGNAL</span> tmp_591                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1549"> 1549   </a>  <span class="KW">SIGNAL</span> tmp_592                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1550"> 1550   </a>  <span class="KW">SIGNAL</span> c0_serial_0_30                   : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En14 [2]</span>
</span><span><a class="LN" name="1551"> 1551   </a>  <span class="KW">SIGNAL</span> rcc_out_56                       : vector_of_signed24(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix24_En14 [2]</span>
</span><span><a class="LN" name="1552"> 1552   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_56     : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1553"> 1553   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_56     : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1554"> 1554   </a>  <span class="KW">SIGNAL</span> tmp_593                          : signed(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix24_En14</span>
</span><span><a class="LN" name="1555"> 1555   </a>  <span class="KW">SIGNAL</span> tmp_594                          : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="1556"> 1556   </a>  <span class="KW">SIGNAL</span> tmp_595                          : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="1557"> 1557   </a>  <span class="KW">SIGNAL</span> tmp_596                          : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="1558"> 1558   </a>  <span class="KW">SIGNAL</span> tmp_597                          : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="1559"> 1559   </a>  <span class="KW">SIGNAL</span> c0_serial_1_30                   : vector_of_unsigned17(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix17_En14 [2]</span>
</span><span><a class="LN" name="1560"> 1560   </a>  <span class="KW">SIGNAL</span> rcc_out_57                       : vector_of_unsigned17(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix17_En14 [2]</span>
</span><span><a class="LN" name="1561"> 1561   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_57     : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="1562"> 1562   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_57     : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="1563"> 1563   </a>  <span class="KW">SIGNAL</span> tmp_598                          : unsigned(16 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix17_En14</span>
</span><span><a class="LN" name="1564"> 1564   </a>  <span class="KW">SIGNAL</span> multiplier_cast_5                : signed(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix18_En14</span>
</span><span><a class="LN" name="1565"> 1565   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_16           : signed(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix42_En28</span>
</span><span><a class="LN" name="1566"> 1566   </a>  <span class="KW">SIGNAL</span> tmp_599                          : signed(40 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix41_En28</span>
</span><span><a class="LN" name="1567"> 1567   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_28    : signed(40 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix41_En28</span>
</span><span><a class="LN" name="1568"> 1568   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_28    : vector_of_signed41(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix41_En28 [2]</span>
</span><span><a class="LN" name="1569"> 1569   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_28                : vector_of_signed41(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix41_En28 [2]</span>
</span><span><a class="LN" name="1570"> 1570   </a>  <span class="KW">SIGNAL</span> tmp_600                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En27</span>
</span><span><a class="LN" name="1571"> 1571   </a>  <span class="KW">SIGNAL</span> tmp_601                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1572"> 1572   </a>  <span class="KW">SIGNAL</span> tmp_602                          : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="1573"> 1573   </a>  <span class="KW">SIGNAL</span> tmp_603                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1574"> 1574   </a>  <span class="KW">SIGNAL</span> tmp_604                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1575"> 1575   </a>  <span class="KW">SIGNAL</span> tmp_605                          : signed(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix42_En28</span>
</span><span><a class="LN" name="1576"> 1576   </a>  <span class="KW">SIGNAL</span> tmp_606                          : signed(40 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix41_En28</span>
</span><span><a class="LN" name="1577"> 1577   </a>  <span class="KW">SIGNAL</span> tmp_607                          : signed(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix42_En28</span>
</span><span><a class="LN" name="1578"> 1578   </a>  <span class="KW">SIGNAL</span> tmp_608                          : signed(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix42_En28</span>
</span><span><a class="LN" name="1579"> 1579   </a>  <span class="KW">SIGNAL</span> tmp_609                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En33</span>
</span><span><a class="LN" name="1580"> 1580   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_29 : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="1581"> 1581   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_29 : std_logic;
</span><span><a class="LN" name="1582"> 1582   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_29 : std_logic;
</span><span><a class="LN" name="1583"> 1583   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_29 : std_logic;
</span><span><a class="LN" name="1584"> 1584   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_29 : std_logic;
</span><span><a class="LN" name="1585"> 1585   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_58 : std_logic;
</span><span><a class="LN" name="1586"> 1586   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_59 : std_logic;
</span><span><a class="LN" name="1587"> 1587   </a>  <span class="KW">SIGNAL</span> tmp_610                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1588"> 1588   </a>  <span class="KW">SIGNAL</span> tmp_611                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1589"> 1589   </a>  <span class="KW">SIGNAL</span> tmp_612                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1590"> 1590   </a>  <span class="KW">SIGNAL</span> tmp_613                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En16</span>
</span><span><a class="LN" name="1591"> 1591   </a>  <span class="KW">SIGNAL</span> tmp_614                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1592"> 1592   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_56                : vector_of_signed32(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix32 [2]</span>
</span><span><a class="LN" name="1593"> 1593   </a>  <span class="KW">SIGNAL</span> tmp_615                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1594"> 1594   </a>  <span class="KW">SIGNAL</span> tmp_616                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1595"> 1595   </a>  <span class="KW">SIGNAL</span> tmp_617                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1596"> 1596   </a>  <span class="KW">SIGNAL</span> tmp_618                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1597"> 1597   </a>  <span class="KW">SIGNAL</span> tmp_619                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1598"> 1598   </a>  <span class="KW">SIGNAL</span> tmp_620                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1599"> 1599   </a>  <span class="KW">SIGNAL</span> tmp_621                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1600"> 1600   </a>  <span class="KW">SIGNAL</span> tmp_622                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En16</span>
</span><span><a class="LN" name="1601"> 1601   </a>  <span class="KW">SIGNAL</span> tmp_623                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1602"> 1602   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_57                : vector_of_signed32(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix32 [2]</span>
</span><span><a class="LN" name="1603"> 1603   </a>  <span class="KW">SIGNAL</span> tmp_624                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1604"> 1604   </a>  <span class="KW">SIGNAL</span> tmp_625                          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En17</span>
</span><span><a class="LN" name="1605"> 1605   </a>  <span class="KW">SIGNAL</span> tmp_626                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1606"> 1606   </a>  <span class="KW">SIGNAL</span> tmp_627                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1607"> 1607   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_58                : vector_of_signed34(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix34 [7]</span>
</span><span><a class="LN" name="1608"> 1608   </a>  <span class="KW">SIGNAL</span> tmp_628                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1609"> 1609   </a>  <span class="KW">SIGNAL</span> tmp_629                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1610"> 1610   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_59                : vector_of_signed34(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix34 [7]</span>
</span><span><a class="LN" name="1611"> 1611   </a>  <span class="KW">SIGNAL</span> tmp_630                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1612"> 1612   </a>  <span class="KW">SIGNAL</span> tmp_631                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1613"> 1613   </a>  <span class="KW">SIGNAL</span> c0_serial_0_31                   : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34_En17 [2]</span>
</span><span><a class="LN" name="1614"> 1614   </a>  <span class="KW">SIGNAL</span> rcc_out_58                       : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34_En17 [2]</span>
</span><span><a class="LN" name="1615"> 1615   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_58     : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1616"> 1616   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_58     : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1617"> 1617   </a>  <span class="KW">SIGNAL</span> tmp_632                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1618"> 1618   </a>  <span class="KW">SIGNAL</span> tmp_633                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1619"> 1619   </a>  <span class="KW">SIGNAL</span> tmp_634                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1620"> 1620   </a>  <span class="KW">SIGNAL</span> tmp_635                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1621"> 1621   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_30 : unsigned(2 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix3</span>
</span><span><a class="LN" name="1622"> 1622   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_30 : std_logic;
</span><span><a class="LN" name="1623"> 1623   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_30 : std_logic;
</span><span><a class="LN" name="1624"> 1624   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_30 : std_logic;
</span><span><a class="LN" name="1625"> 1625   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_30 : std_logic;
</span><span><a class="LN" name="1626"> 1626   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_60 : std_logic;
</span><span><a class="LN" name="1627"> 1627   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_61 : std_logic;
</span><span><a class="LN" name="1628"> 1628   </a>  <span class="KW">SIGNAL</span> c0_serial_0_32                   : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_En2 [4]</span>
</span><span><a class="LN" name="1629"> 1629   </a>  <span class="KW">SIGNAL</span> rcc_out_59                       : vector_of_signed14(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix14_En2 [4]</span>
</span><span><a class="LN" name="1630"> 1630   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_59     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1631"> 1631   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_59     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1632"> 1632   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_44     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1633"> 1633   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_42     : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1634"> 1634   </a>  <span class="KW">SIGNAL</span> v2bz_13                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_En2</span>
</span><span><a class="LN" name="1635"> 1635   </a>  <span class="KW">SIGNAL</span> c0_serial_1_31                   : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="1636"> 1636   </a>  <span class="KW">SIGNAL</span> rcc_out_60                       : vector_of_unsigned14(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix14_En14 [4]</span>
</span><span><a class="LN" name="1637"> 1637   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_60     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1638"> 1638   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_60     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1639"> 1639   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out2_45     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1640"> 1640   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out3_43     : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1641"> 1641   </a>  <span class="KW">SIGNAL</span> q1_12                            : unsigned(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix14_En14</span>
</span><span><a class="LN" name="1642"> 1642   </a>  <span class="KW">SIGNAL</span> multiplier_cast_6                : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="1643"> 1643   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_17           : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En16</span>
</span><span><a class="LN" name="1644"> 1644   </a>  <span class="KW">SIGNAL</span> tmp_636                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1645"> 1645   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_29    : vector_of_signed28(0 <span class="KW">TO</span> 2);  <span class="CT">-- sfix28_En16 [3]</span>
</span><span><a class="LN" name="1646"> 1646   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_29    : vector_of_signed28(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix28_En16 [4]</span>
</span><span><a class="LN" name="1647"> 1647   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_29                : vector_of_signed28(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix28_En16 [4]</span>
</span><span><a class="LN" name="1648"> 1648   </a>  <span class="KW">SIGNAL</span> tmp_637                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1649"> 1649   </a>  <span class="KW">SIGNAL</span> tmp_638                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1650"> 1650   </a>  <span class="KW">SIGNAL</span> tmp_639                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1651"> 1651   </a>  <span class="KW">SIGNAL</span> tmp_640                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1652"> 1652   </a>  <span class="KW">SIGNAL</span> tmp_641                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1653"> 1653   </a>  <span class="KW">SIGNAL</span> tmp_642                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1654"> 1654   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_60                : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31 [2]</span>
</span><span><a class="LN" name="1655"> 1655   </a>  <span class="KW">SIGNAL</span> tmp_643                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1656"> 1656   </a>  <span class="KW">SIGNAL</span> tmp_644                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1657"> 1657   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_61                : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31 [2]</span>
</span><span><a class="LN" name="1658"> 1658   </a>  <span class="KW">SIGNAL</span> tmp_645                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1659"> 1659   </a>  <span class="KW">SIGNAL</span> tmp_646                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1660"> 1660   </a>  <span class="KW">SIGNAL</span> c0_serial_1_32                   : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31_En17 [2]</span>
</span><span><a class="LN" name="1661"> 1661   </a>  <span class="KW">SIGNAL</span> rcc_out_61                       : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31_En17 [2]</span>
</span><span><a class="LN" name="1662"> 1662   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_61     : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1663"> 1663   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_61     : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1664"> 1664   </a>  <span class="KW">SIGNAL</span> tmp_647                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1665"> 1665   </a>  <span class="KW">SIGNAL</span> tmp_648                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En34</span>
</span><span><a class="LN" name="1666"> 1666   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_30    : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En34</span>
</span><span><a class="LN" name="1667"> 1667   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_30    : vector_of_signed65(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix65_En34 [2]</span>
</span><span><a class="LN" name="1668"> 1668   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_30                : vector_of_signed65(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix65_En34 [2]</span>
</span><span><a class="LN" name="1669"> 1669   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_31 : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="1670"> 1670   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_31 : std_logic;
</span><span><a class="LN" name="1671"> 1671   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_31 : std_logic;
</span><span><a class="LN" name="1672"> 1672   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_31 : std_logic;
</span><span><a class="LN" name="1673"> 1673   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_31 : std_logic;
</span><span><a class="LN" name="1674"> 1674   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_62 : std_logic;
</span><span><a class="LN" name="1675"> 1675   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_63 : std_logic;
</span><span><a class="LN" name="1676"> 1676   </a>  <span class="KW">SIGNAL</span> tmp_649                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1677"> 1677   </a>  <span class="KW">SIGNAL</span> tmp_650                          : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29_En17</span>
</span><span><a class="LN" name="1678"> 1678   </a>  <span class="KW">SIGNAL</span> tmp_651                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1679"> 1679   </a>  <span class="KW">SIGNAL</span> tmp_652                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" name="1680"> 1680   </a>  <span class="KW">SIGNAL</span> tmp_653                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1681"> 1681   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_62                : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36 [2]</span>
</span><span><a class="LN" name="1682"> 1682   </a>  <span class="KW">SIGNAL</span> tmp_654                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1683"> 1683   </a>  <span class="KW">SIGNAL</span> tmp_655                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1684"> 1684   </a>  <span class="KW">SIGNAL</span> tmp_656                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1685"> 1685   </a>  <span class="KW">SIGNAL</span> tmp_657                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1686"> 1686   </a>  <span class="KW">SIGNAL</span> tmp_658                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1687"> 1687   </a>  <span class="KW">SIGNAL</span> tmp_659                          : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29_En17</span>
</span><span><a class="LN" name="1688"> 1688   </a>  <span class="KW">SIGNAL</span> tmp_660                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1689"> 1689   </a>  <span class="KW">SIGNAL</span> tmp_661                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En16</span>
</span><span><a class="LN" name="1690"> 1690   </a>  <span class="KW">SIGNAL</span> tmp_662                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1691"> 1691   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_63                : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36 [2]</span>
</span><span><a class="LN" name="1692"> 1692   </a>  <span class="KW">SIGNAL</span> tmp_663                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1693"> 1693   </a>  <span class="KW">SIGNAL</span> tmp_664                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1694"> 1694   </a>  <span class="KW">SIGNAL</span> tmp_665                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1695"> 1695   </a>  <span class="KW">SIGNAL</span> tmp_666                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1696"> 1696   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_64                : vector_of_signed38(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix38 [7]</span>
</span><span><a class="LN" name="1697"> 1697   </a>  <span class="KW">SIGNAL</span> tmp_667                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1698"> 1698   </a>  <span class="KW">SIGNAL</span> tmp_668                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1699"> 1699   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_65                : vector_of_signed38(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix38 [7]</span>
</span><span><a class="LN" name="1700"> 1700   </a>  <span class="KW">SIGNAL</span> tmp_669                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1701"> 1701   </a>  <span class="KW">SIGNAL</span> tmp_670                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1702"> 1702   </a>  <span class="KW">SIGNAL</span> c0_serial_0_33                   : vector_of_signed38(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix38_En17 [2]</span>
</span><span><a class="LN" name="1703"> 1703   </a>  <span class="KW">SIGNAL</span> rcc_out_62                       : vector_of_signed38(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix38_En17 [2]</span>
</span><span><a class="LN" name="1704"> 1704   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_62     : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1705"> 1705   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_62     : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1706"> 1706   </a>  <span class="KW">SIGNAL</span> tmp_671                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En17</span>
</span><span><a class="LN" name="1707"> 1707   </a>  <span class="KW">SIGNAL</span> tmp_672                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1708"> 1708   </a>  <span class="KW">SIGNAL</span> tmp_673                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1709"> 1709   </a>  <span class="KW">SIGNAL</span> tmp_674                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En17</span>
</span><span><a class="LN" name="1710"> 1710   </a>  <span class="KW">SIGNAL</span> tmp_675                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1711"> 1711   </a>  <span class="KW">SIGNAL</span> tmp_676                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1712"> 1712   </a>  <span class="KW">SIGNAL</span> tmp_677                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En15</span>
</span><span><a class="LN" name="1713"> 1713   </a>  <span class="KW">SIGNAL</span> tmp_678                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1714"> 1714   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_66                : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31 [2]</span>
</span><span><a class="LN" name="1715"> 1715   </a>  <span class="KW">SIGNAL</span> tmp_679                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1716"> 1716   </a>  <span class="KW">SIGNAL</span> tmp_680                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1717"> 1717   </a>  <span class="KW">SIGNAL</span> tmp_681                          : unsigned(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix28_En17</span>
</span><span><a class="LN" name="1718"> 1718   </a>  <span class="KW">SIGNAL</span> tmp_682                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En17</span>
</span><span><a class="LN" name="1719"> 1719   </a>  <span class="KW">SIGNAL</span> tmp_683                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1720"> 1720   </a>  <span class="KW">SIGNAL</span> tmp_684                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29</span>
</span><span><a class="LN" name="1721"> 1721   </a>  <span class="KW">SIGNAL</span> tmp_685                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En15</span>
</span><span><a class="LN" name="1722"> 1722   </a>  <span class="KW">SIGNAL</span> tmp_686                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1723"> 1723   </a>  <span class="KW">SIGNAL</span> tmp_687                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1724"> 1724   </a>  <span class="KW">SIGNAL</span> c0_serial_1_33                   : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31_En17 [2]</span>
</span><span><a class="LN" name="1725"> 1725   </a>  <span class="KW">SIGNAL</span> rcc_out_63                       : vector_of_signed31(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix31_En17 [2]</span>
</span><span><a class="LN" name="1726"> 1726   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_63     : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1727"> 1727   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_63     : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1728"> 1728   </a>  <span class="KW">SIGNAL</span> tmp_688                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En17</span>
</span><span><a class="LN" name="1729"> 1729   </a>  <span class="KW">SIGNAL</span> tmp_689                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1730"> 1730   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_31    : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1731"> 1731   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_31    : vector_of_signed69(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix69_En34 [2]</span>
</span><span><a class="LN" name="1732"> 1732   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_31                : vector_of_signed69(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix69_En34 [2]</span>
</span><span><a class="LN" name="1733"> 1733   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_67                : vector_of_signed65(0 <span class="KW">TO</span> 5);  <span class="CT">-- sfix65 [6]</span>
</span><span><a class="LN" name="1734"> 1734   </a>  <span class="KW">SIGNAL</span> tmp_690                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En33</span>
</span><span><a class="LN" name="1735"> 1735   </a>  <span class="KW">SIGNAL</span> tmp_691                          : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En33</span>
</span><span><a class="LN" name="1736"> 1736   </a>  <span class="KW">SIGNAL</span> tmp_692                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En33</span>
</span><span><a class="LN" name="1737"> 1737   </a>  <span class="KW">SIGNAL</span> tmp_693                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En33</span>
</span><span><a class="LN" name="1738"> 1738   </a>  <span class="KW">SIGNAL</span> tmp_694                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En34</span>
</span><span><a class="LN" name="1739"> 1739   </a>  <span class="KW">SIGNAL</span> tmp_695                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En34</span>
</span><span><a class="LN" name="1740"> 1740   </a>  <span class="KW">SIGNAL</span> tmp_696                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En34</span>
</span><span><a class="LN" name="1741"> 1741   </a>  <span class="KW">SIGNAL</span> tmp_697                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En34</span>
</span><span><a class="LN" name="1742"> 1742   </a>  <span class="KW">SIGNAL</span> tmp_698                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1743"> 1743   </a>  <span class="KW">SIGNAL</span> tmp_699                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1744"> 1744   </a>  <span class="KW">SIGNAL</span> tmp_700                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1745"> 1745   </a>  <span class="KW">SIGNAL</span> tmp_701                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1746"> 1746   </a>  <span class="KW">SIGNAL</span> tmp_702                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E9</span>
</span><span><a class="LN" name="1747"> 1747   </a>  <span class="KW">SIGNAL</span> s1_tmp                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E9</span>
</span><span><a class="LN" name="1748"> 1748   </a>  <span class="KW">SIGNAL</span> tmp_703                          : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="1749"> 1749   </a>  <span class="KW">SIGNAL</span> tmp_704                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1750"> 1750   </a>  <span class="KW">SIGNAL</span> tmp_705                          : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="1751"> 1751   </a>  <span class="KW">SIGNAL</span> tmp_706                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1752"> 1752   </a>  <span class="KW">SIGNAL</span> tmp_707                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1753"> 1753   </a>  <span class="KW">SIGNAL</span> tmp_708                          : signed(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix42_En28</span>
</span><span><a class="LN" name="1754"> 1754   </a>  <span class="KW">SIGNAL</span> tmp_709                          : signed(40 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix41_En28</span>
</span><span><a class="LN" name="1755"> 1755   </a>  <span class="KW">SIGNAL</span> tmp_710                          : signed(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix42_En28</span>
</span><span><a class="LN" name="1756"> 1756   </a>  <span class="KW">SIGNAL</span> tmp_711                          : signed(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix42_En28</span>
</span><span><a class="LN" name="1757"> 1757   </a>  <span class="KW">SIGNAL</span> tmp_712                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En33</span>
</span><span><a class="LN" name="1758"> 1758   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_cnt_32 : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="1759"> 1759   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_contl_validOutpu_32 : std_logic;
</span><span><a class="LN" name="1760"> 1760   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegEn_32 : std_logic;
</span><span><a class="LN" name="1761"> 1761   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_innerRegCtrolEn_32 : std_logic;
</span><span><a class="LN" name="1762"> 1762   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_outBypassEn_32 : std_logic;
</span><span><a class="LN" name="1763"> 1763   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_64 : std_logic;
</span><span><a class="LN" name="1764"> 1764   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapDelayEn_65 : std_logic;
</span><span><a class="LN" name="1765"> 1765   </a>  <span class="KW">SIGNAL</span> tmp_713                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En17</span>
</span><span><a class="LN" name="1766"> 1766   </a>  <span class="KW">SIGNAL</span> tmp_714                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1767"> 1767   </a>  <span class="KW">SIGNAL</span> tmp_715                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En16</span>
</span><span><a class="LN" name="1768"> 1768   </a>  <span class="KW">SIGNAL</span> tmp_716                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1769"> 1769   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_68                : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34 [2]</span>
</span><span><a class="LN" name="1770"> 1770   </a>  <span class="KW">SIGNAL</span> tmp_717                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1771"> 1771   </a>  <span class="KW">SIGNAL</span> tmp_718                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1772"> 1772   </a>  <span class="KW">SIGNAL</span> tmp_719                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1773"> 1773   </a>  <span class="KW">SIGNAL</span> tmp_720                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1774"> 1774   </a>  <span class="KW">SIGNAL</span> tmp_721                          : signed(32 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix33_En17</span>
</span><span><a class="LN" name="1775"> 1775   </a>  <span class="KW">SIGNAL</span> tmp_722                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1776"> 1776   </a>  <span class="KW">SIGNAL</span> tmp_723                          : signed(30 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix31_En16</span>
</span><span><a class="LN" name="1777"> 1777   </a>  <span class="KW">SIGNAL</span> tmp_724                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1778"> 1778   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_69                : vector_of_signed34(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix34 [2]</span>
</span><span><a class="LN" name="1779"> 1779   </a>  <span class="KW">SIGNAL</span> tmp_725                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1780"> 1780   </a>  <span class="KW">SIGNAL</span> tmp_726                          : signed(33 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix34_En17</span>
</span><span><a class="LN" name="1781"> 1781   </a>  <span class="KW">SIGNAL</span> tmp_727                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1782"> 1782   </a>  <span class="KW">SIGNAL</span> tmp_728                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1783"> 1783   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_70                : vector_of_signed36(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix36 [7]</span>
</span><span><a class="LN" name="1784"> 1784   </a>  <span class="KW">SIGNAL</span> tmp_729                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1785"> 1785   </a>  <span class="KW">SIGNAL</span> tmp_730                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1786"> 1786   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_71                : vector_of_signed36(0 <span class="KW">TO</span> 6);  <span class="CT">-- sfix36 [7]</span>
</span><span><a class="LN" name="1787"> 1787   </a>  <span class="KW">SIGNAL</span> tmp_731                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1788"> 1788   </a>  <span class="KW">SIGNAL</span> tmp_732                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1789"> 1789   </a>  <span class="KW">SIGNAL</span> c0_serial_0_34                   : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36_En17 [2]</span>
</span><span><a class="LN" name="1790"> 1790   </a>  <span class="KW">SIGNAL</span> rcc_out_64                       : vector_of_signed36(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix36_En17 [2]</span>
</span><span><a class="LN" name="1791"> 1791   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_64     : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1792"> 1792   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_64     : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1793"> 1793   </a>  <span class="KW">SIGNAL</span> tmp_733                          : signed(35 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix36_En17</span>
</span><span><a class="LN" name="1794"> 1794   </a>  <span class="KW">SIGNAL</span> tmp_734                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30</span>
</span><span><a class="LN" name="1795"> 1795   </a>  <span class="KW">SIGNAL</span> tmp_735                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En16</span>
</span><span><a class="LN" name="1796"> 1796   </a>  <span class="KW">SIGNAL</span> tmp_736                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1797"> 1797   </a>  <span class="KW">SIGNAL</span> tmp_737                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1798"> 1798   </a>  <span class="KW">SIGNAL</span> tmp_738                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1799"> 1799   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_72                : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30 [2]</span>
</span><span><a class="LN" name="1800"> 1800   </a>  <span class="KW">SIGNAL</span> tmp_739                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1801"> 1801   </a>  <span class="KW">SIGNAL</span> tmp_740                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1802"> 1802   </a>  <span class="KW">SIGNAL</span> tmp_741                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En2</span>
</span><span><a class="LN" name="1803"> 1803   </a>  <span class="KW">SIGNAL</span> tmp_742                          : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En2</span>
</span><span><a class="LN" name="1804"> 1804   </a>  <span class="KW">SIGNAL</span> p797tmp_cast                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En2</span>
</span><span><a class="LN" name="1805"> 1805   </a>  <span class="KW">SIGNAL</span> p797tmp_cast_1                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En2</span>
</span><span><a class="LN" name="1806"> 1806   </a>  <span class="KW">SIGNAL</span> multiplier_cast_7                : signed(14 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix15_En14</span>
</span><span><a class="LN" name="1807"> 1807   </a>  <span class="KW">SIGNAL</span> multiplier_mul_temp_18           : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1808"> 1808   </a>  <span class="KW">SIGNAL</span> tmp_743                          : signed(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix29_En16</span>
</span><span><a class="LN" name="1809"> 1809   </a>  <span class="KW">SIGNAL</span> tmp_744                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1810"> 1810   </a>  <span class="KW">SIGNAL</span> tmp_745                          : signed(27 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix28_En16</span>
</span><span><a class="LN" name="1811"> 1811   </a>  <span class="KW">SIGNAL</span> tmp_746                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1812"> 1812   </a>  <span class="KW">SIGNAL</span> tmp_747                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1813"> 1813   </a>  <span class="KW">SIGNAL</span> tmp_748                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1814"> 1814   </a>  <span class="KW">SIGNAL</span> tmp_749                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1815"> 1815   </a>  <span class="KW">SIGNAL</span> c0_serial_1_34                   : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30_En16 [2]</span>
</span><span><a class="LN" name="1816"> 1816   </a>  <span class="KW">SIGNAL</span> rcc_out_65                       : vector_of_signed30(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix30_En16 [2]</span>
</span><span><a class="LN" name="1817"> 1817   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out0_65     : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1818"> 1818   </a>  <span class="KW">SIGNAL</span> ratechange_splitcomp_out1_65     : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1819"> 1819   </a>  <span class="KW">SIGNAL</span> tmp_750                          : signed(29 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix30_En16</span>
</span><span><a class="LN" name="1820"> 1820   </a>  <span class="KW">SIGNAL</span> tmp_751                          : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66_En33</span>
</span><span><a class="LN" name="1821"> 1821   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_tapout_32    : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66_En33</span>
</span><span><a class="LN" name="1822"> 1822   </a>  <span class="KW">SIGNAL</span> alpha0_deserializer_muxOut_32    : vector_of_signed66(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix66_En33 [2]</span>
</span><span><a class="LN" name="1823"> 1823   </a>  <span class="KW">SIGNAL</span> c0_serialOut_0_32                : vector_of_signed66(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix66_En33 [2]</span>
</span><span><a class="LN" name="1824"> 1824   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_73                : vector_of_signed67(0 <span class="KW">TO</span> 5);  <span class="CT">-- sfix67 [6]</span>
</span><span><a class="LN" name="1825"> 1825   </a>  <span class="KW">SIGNAL</span> tmp_752                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En33</span>
</span><span><a class="LN" name="1826"> 1826   </a>  <span class="KW">SIGNAL</span> tmp_753                          : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66_En33</span>
</span><span><a class="LN" name="1827"> 1827   </a>  <span class="KW">SIGNAL</span> tmp_754                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En33</span>
</span><span><a class="LN" name="1828"> 1828   </a>  <span class="KW">SIGNAL</span> tmp_755                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En33</span>
</span><span><a class="LN" name="1829"> 1829   </a>  <span class="KW">SIGNAL</span> tmp_756                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1830"> 1830   </a>  <span class="KW">SIGNAL</span> tmp_757                          : signed(64 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix65_En34</span>
</span><span><a class="LN" name="1831"> 1831   </a>  <span class="KW">SIGNAL</span> tmp_758                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1832"> 1832   </a>  <span class="KW">SIGNAL</span> tmp_759                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1833"> 1833   </a>  <span class="KW">SIGNAL</span> tmp_760                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1834"> 1834   </a>  <span class="KW">SIGNAL</span> tmp_761                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1835"> 1835   </a>  <span class="KW">SIGNAL</span> tmp_762                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1836"> 1836   </a>  <span class="KW">SIGNAL</span> tmp_763                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1837"> 1837   </a>  <span class="KW">SIGNAL</span> tmp_764                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="1838"> 1838   </a>  <span class="KW">SIGNAL</span> s2_tmp                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="1839"> 1839   </a>  <span class="KW">SIGNAL</span> tmp_765                          : signed(37 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix38_En27</span>
</span><span><a class="LN" name="1840"> 1840   </a>  <span class="KW">SIGNAL</span> tmp_766                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1841"> 1841   </a>  <span class="KW">SIGNAL</span> tmp_767                          : signed(38 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix39_En27</span>
</span><span><a class="LN" name="1842"> 1842   </a>  <span class="KW">SIGNAL</span> tmp_768                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1843"> 1843   </a>  <span class="KW">SIGNAL</span> tmp_769                          : signed(39 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix40_En27</span>
</span><span><a class="LN" name="1844"> 1844   </a>  <span class="KW">SIGNAL</span> tmp_770                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En33</span>
</span><span><a class="LN" name="1845"> 1845   </a>  <span class="KW">SIGNAL</span> delayMatch_reg_74                : vector_of_signed67(0 <span class="KW">TO</span> 5);  <span class="CT">-- sfix67 [6]</span>
</span><span><a class="LN" name="1846"> 1846   </a>  <span class="KW">SIGNAL</span> tmp_771                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En33</span>
</span><span><a class="LN" name="1847"> 1847   </a>  <span class="KW">SIGNAL</span> tmp_772                          : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66_En33</span>
</span><span><a class="LN" name="1848"> 1848   </a>  <span class="KW">SIGNAL</span> tmp_773                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En33</span>
</span><span><a class="LN" name="1849"> 1849   </a>  <span class="KW">SIGNAL</span> tmp_774                          : signed(66 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix67_En33</span>
</span><span><a class="LN" name="1850"> 1850   </a>  <span class="KW">SIGNAL</span> tmp_775                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1851"> 1851   </a>  <span class="KW">SIGNAL</span> tmp_776                          : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En34</span>
</span><span><a class="LN" name="1852"> 1852   </a>  <span class="KW">SIGNAL</span> tmp_777                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1853"> 1853   </a>  <span class="KW">SIGNAL</span> tmp_778                          : signed(68 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix69_En34</span>
</span><span><a class="LN" name="1854"> 1854   </a>  <span class="KW">SIGNAL</span> tmp_779                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1855"> 1855   </a>  <span class="KW">SIGNAL</span> tmp_780                          : signed(65 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix66_En34</span>
</span><span><a class="LN" name="1856"> 1856   </a>  <span class="KW">SIGNAL</span> tmp_781                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1857"> 1857   </a>  <span class="KW">SIGNAL</span> tmp_782                          : signed(69 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix70_En34</span>
</span><span><a class="LN" name="1858"> 1858   </a>  <span class="KW">SIGNAL</span> tmp_783                          : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="1859"> 1859   </a>  <span class="KW">SIGNAL</span> s3_tmp                           : signed(13 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix14_E10</span>
</span><span><a class="LN" name="1860"> 1860   </a>
</span><span><a class="LN" name="1861"> 1861   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="1862"> 1862   </a>  UMadgwick_correction_fixpt_e : Madgwick_correction_fixpt_en
</span><span><a class="LN" name="1863"> 1863   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk_1 =&gt; clk,
</span><span><a class="LN" name="1864"> 1864   </a>              reset_x_1 =&gt; reset_x,
</span><span><a class="LN" name="1865"> 1865   </a>              clk_enable_1 =&gt; clk_enable,
</span><span><a class="LN" name="1866"> 1866   </a>              clk_enable_2 =&gt; clk_enable_1
</span><span><a class="LN" name="1867"> 1867   </a>              );
</span><span><a class="LN" name="1868"> 1868   </a>
</span><span><a class="LN" name="1869"> 1869   </a>  UMadgwick_correction_fixpt_t : Madgwick_correction_fixpt_tc
</span><span><a class="LN" name="1870"> 1870   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" name="1871"> 1871   </a>              reset_x =&gt; reset_x,
</span><span><a class="LN" name="1872"> 1872   </a>              clk_enable =&gt; clk_enable_1,
</span><span><a class="LN" name="1873"> 1873   </a>              enb =&gt; enb,
</span><span><a class="LN" name="1874"> 1874   </a>              enb_1_2_0 =&gt; enb_1_2_0,
</span><span><a class="LN" name="1875"> 1875   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" name="1876"> 1876   </a>              enb_1_4_1 =&gt; enb_1_4_1
</span><span><a class="LN" name="1877"> 1877   </a>              );
</span><span><a class="LN" name="1878"> 1878   </a>
</span><span><a class="LN" name="1879"> 1879   </a>  alpha0_deserializer_contl_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="1880"> 1880   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1881"> 1881   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1882"> 1882   </a>      alpha0_deserializer_contl_cnt &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="1883"> 1883   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="1884"> 1884   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1885"> 1885   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="1886"> 1886   </a>          alpha0_deserializer_contl_cnt &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="1887"> 1887   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="1888"> 1888   </a>          alpha0_deserializer_contl_cnt &lt;= alpha0_deserializer_contl_cnt + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="1889"> 1889   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1890"> 1890   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1891"> 1891   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1892"> 1892   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_process;
</span><span><a class="LN" name="1893"> 1893   </a>
</span><span><a class="LN" name="1894"> 1894   </a>  alpha0_deserializer_tapDelayEn &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt &lt; to_unsigned(16#1#, 
</span><span><a class="LN" name="1895"> 1895   </a>    2));
</span><span><a class="LN" name="1896"> 1896   </a>  
</span><span><a class="LN" name="1897"> 1897   </a>  alpha0_deserializer_contl_validOutpu &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1898"> 1898   </a>      '0';
</span><span><a class="LN" name="1899"> 1899   </a>  
</span><span><a class="LN" name="1900"> 1900   </a>  alpha0_deserializer_innerRegEn &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1901"> 1901   </a>      '0';
</span><span><a class="LN" name="1902"> 1902   </a>  
</span><span><a class="LN" name="1903"> 1903   </a>  alpha0_deserializer_innerRegCtrolEn &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1904"> 1904   </a>      '0';
</span><span><a class="LN" name="1905"> 1905   </a>  alpha0_deserializer_outBypassEn &lt;= '1';
</span><span><a class="LN" name="1906"> 1906   </a>
</span><span><a class="LN" name="1907"> 1907   </a>  alpha0_deserializer_tapDelayEn_1 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn;
</span><span><a class="LN" name="1908"> 1908   </a>
</span><span><a class="LN" name="1909"> 1909   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="1910"> 1910   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" name="1911"> 1911   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="1912"> 1912   </a>  <span class="CT">--  count to value  = 1</span>
</span><span><a class="LN" name="1913"> 1913   </a>  ctr_0_1_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="1914"> 1914   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1915"> 1915   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1916"> 1916   </a>      counterSig &lt;= '0';
</span><span><a class="LN" name="1917"> 1917   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="1918"> 1918   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1919"> 1919   </a>        counterSig &lt;=  <span class="KW">NOT</span> counterSig;
</span><span><a class="LN" name="1920"> 1920   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1921"> 1921   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1922"> 1922   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ctr_0_1_process;
</span><span><a class="LN" name="1923"> 1923   </a>
</span><span><a class="LN" name="1924"> 1924   </a>
</span><span><a class="LN" name="1925"> 1925   </a>  alpha0_deserializer_contl_1_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="1926"> 1926   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1927"> 1927   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1928"> 1928   </a>      alpha0_deserializer_contl_cnt_1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="1929"> 1929   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="1930"> 1930   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1931"> 1931   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_1 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="1932"> 1932   </a>          alpha0_deserializer_contl_cnt_1 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="1933"> 1933   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="1934"> 1934   </a>          alpha0_deserializer_contl_cnt_1 &lt;= alpha0_deserializer_contl_cnt_1 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="1935"> 1935   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1936"> 1936   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1937"> 1937   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1938"> 1938   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_1_process;
</span><span><a class="LN" name="1939"> 1939   </a>
</span><span><a class="LN" name="1940"> 1940   </a>  alpha0_deserializer_tapDelayEn_2 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_1 &lt; 
</span><span><a class="LN" name="1941"> 1941   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="1942"> 1942   </a>  
</span><span><a class="LN" name="1943"> 1943   </a>  alpha0_deserializer_contl_validOutpu_1 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_1 = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="1944"> 1944   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="1945"> 1945   </a>      '0';
</span><span><a class="LN" name="1946"> 1946   </a>  
</span><span><a class="LN" name="1947"> 1947   </a>  alpha0_deserializer_innerRegEn_1 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1948"> 1948   </a>      '0';
</span><span><a class="LN" name="1949"> 1949   </a>  
</span><span><a class="LN" name="1950"> 1950   </a>  alpha0_deserializer_innerRegCtrolEn_1 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_1 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1951"> 1951   </a>      '0';
</span><span><a class="LN" name="1952"> 1952   </a>  alpha0_deserializer_outBypassEn_1 &lt;= '1';
</span><span><a class="LN" name="1953"> 1953   </a>
</span><span><a class="LN" name="1954"> 1954   </a>  alpha0_deserializer_tapDelayEn_3 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_2;
</span><span><a class="LN" name="1955"> 1955   </a>
</span><span><a class="LN" name="1956"> 1956   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="1957"> 1957   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" name="1958"> 1958   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" name="1959"> 1959   </a>  <span class="CT">--  count to value  = 3</span>
</span><span><a class="LN" name="1960"> 1960   </a>  ctr_0_3_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="1961"> 1961   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1962"> 1962   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1963"> 1963   </a>      counterSig_1 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="1964"> 1964   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="1965"> 1965   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1966"> 1966   </a>        counterSig_1 &lt;= counterSig_1 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="1967"> 1967   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1968"> 1968   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1969"> 1969   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> ctr_0_3_process;
</span><span><a class="LN" name="1970"> 1970   </a>
</span><span><a class="LN" name="1971"> 1971   </a>
</span><span><a class="LN" name="1972"> 1972   </a>  c0_serial_0(0) &lt;= q1;
</span><span><a class="LN" name="1973"> 1973   </a>  c0_serial_0(1) &lt;= q1;
</span><span><a class="LN" name="1974"> 1974   </a>  c0_serial_0(2) &lt;= q1;
</span><span><a class="LN" name="1975"> 1975   </a>  c0_serial_0(3) &lt;= q2;
</span><span><a class="LN" name="1976"> 1976   </a>
</span><span><a class="LN" name="1977"> 1977   </a>  outputgen3: <span class="KW">FOR</span> kk <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="1978"> 1978   </a>    c0_serial_0_1(kk) &lt;= unsigned(c0_serial_0(kk));
</span><span><a class="LN" name="1979"> 1979   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="1980"> 1980   </a>
</span><span><a class="LN" name="1981"> 1981   </a>  rcc_out &lt;= c0_serial_0_1;
</span><span><a class="LN" name="1982"> 1982   </a>
</span><span><a class="LN" name="1983"> 1983   </a>  ratechange_splitcomp_out0 &lt;= rcc_out(0);
</span><span><a class="LN" name="1984"> 1984   </a>
</span><span><a class="LN" name="1985"> 1985   </a>  ratechange_splitcomp_out1 &lt;= rcc_out(1);
</span><span><a class="LN" name="1986"> 1986   </a>
</span><span><a class="LN" name="1987"> 1987   </a>  ratechange_splitcomp_out2 &lt;= rcc_out(2);
</span><span><a class="LN" name="1988"> 1988   </a>
</span><span><a class="LN" name="1989"> 1989   </a>  ratechange_splitcomp_out3 &lt;= rcc_out(3);
</span><span><a class="LN" name="1990"> 1990   </a>
</span><span><a class="LN" name="1991"> 1991   </a>  
</span><span><a class="LN" name="1992"> 1992   </a>  q1_1 &lt;= ratechange_splitcomp_out0 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1993"> 1993   </a>      ratechange_splitcomp_out1 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1994"> 1994   </a>      ratechange_splitcomp_out2 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1995"> 1995   </a>      ratechange_splitcomp_out3;
</span><span><a class="LN" name="1996"> 1996   </a>
</span><span><a class="LN" name="1997"> 1997   </a>  c0_serial_1(0) &lt;= q3;
</span><span><a class="LN" name="1998"> 1998   </a>  c0_serial_1(1) &lt;= q2;
</span><span><a class="LN" name="1999"> 1999   </a>  c0_serial_1(2) &lt;= q1;
</span><span><a class="LN" name="2000"> 2000   </a>  c0_serial_1(3) &lt;= q3;
</span><span><a class="LN" name="2001"> 2001   </a>
</span><span><a class="LN" name="2002"> 2002   </a>  outputgen2: <span class="KW">FOR</span> kk <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="2003"> 2003   </a>    c0_serial_1_1(kk) &lt;= unsigned(c0_serial_1(kk));
</span><span><a class="LN" name="2004"> 2004   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="2005"> 2005   </a>
</span><span><a class="LN" name="2006"> 2006   </a>  rcc_out_1 &lt;= c0_serial_1_1;
</span><span><a class="LN" name="2007"> 2007   </a>
</span><span><a class="LN" name="2008"> 2008   </a>  ratechange_splitcomp_out0_1 &lt;= rcc_out_1(0);
</span><span><a class="LN" name="2009"> 2009   </a>
</span><span><a class="LN" name="2010"> 2010   </a>  ratechange_splitcomp_out1_1 &lt;= rcc_out_1(1);
</span><span><a class="LN" name="2011"> 2011   </a>
</span><span><a class="LN" name="2012"> 2012   </a>  ratechange_splitcomp_out2_1 &lt;= rcc_out_1(2);
</span><span><a class="LN" name="2013"> 2013   </a>
</span><span><a class="LN" name="2014"> 2014   </a>  ratechange_splitcomp_out3_1 &lt;= rcc_out_1(3);
</span><span><a class="LN" name="2015"> 2015   </a>
</span><span><a class="LN" name="2016"> 2016   </a>  
</span><span><a class="LN" name="2017"> 2017   </a>  q3_1 &lt;= ratechange_splitcomp_out0_1 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2018"> 2018   </a>      ratechange_splitcomp_out1_1 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2019"> 2019   </a>      ratechange_splitcomp_out2_1 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2020"> 2020   </a>      ratechange_splitcomp_out3_1;
</span><span><a class="LN" name="2021"> 2021   </a>
</span><span><a class="LN" name="2022"> 2022   </a>  <span class="CT">-- <span><a href="1,27">'Madgwick_correction_fixpt:27'</a></span> q1q3 = fi(q1 * q3, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2023"> 2023   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2024"> 2024   </a>  <span class="CT">-- <span><a href="1,26">'Madgwick_correction_fixpt:26'</a></span> q1q2 = fi(q1 * q2, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2025"> 2025   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2026"> 2026   </a>  <span class="CT">-- <span><a href="1,25">'Madgwick_correction_fixpt:25'</a></span> q1q1 = fi(q1 * q1, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2027"> 2027   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2028"> 2028   </a>  <span class="CT">-- <span><a href="1,29">'Madgwick_correction_fixpt:29'</a></span> q2q3 = fi(q2 * q3, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2029"> 2029   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2030"> 2030   </a>  <span class="CT">-- <span><a href="1,26">'Madgwick_correction_fixpt:26'</a></span> q1q2 = fi(q1 * q2, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2031"> 2031   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2032"> 2032   </a>  <span class="CT">-- <span><a href="1,25">'Madgwick_correction_fixpt:25'</a></span> q1q1 = fi(q1 * q1, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2033"> 2033   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2034"> 2034   </a>  <span class="CT">-- <span><a href="1,29">'Madgwick_correction_fixpt:29'</a></span> q2q3 = fi(q2 * q3, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2035"> 2035   </a>  tmp &lt;= q1_1 * q3_1;
</span><span><a class="LN" name="2036"> 2036   </a>
</span><span><a class="LN" name="2037"> 2037   </a>  alpha0_deserializer_tapDelayComp_pro : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2038"> 2038   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2039"> 2039   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2040"> 2040   </a>      alpha0_deserializer_tapout &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="2041"> 2041   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2042"> 2042   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_3 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2043"> 2043   </a>        alpha0_deserializer_tapout(2) &lt;= tmp;
</span><span><a class="LN" name="2044"> 2044   </a>        alpha0_deserializer_tapout(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="2045"> 2045   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2046"> 2046   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2047"> 2047   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_pro;
</span><span><a class="LN" name="2048"> 2048   </a>
</span><span><a class="LN" name="2049"> 2049   </a>
</span><span><a class="LN" name="2050"> 2050   </a>  alpha0_deserializer_muxOut(0) &lt;= alpha0_deserializer_tapout(0);
</span><span><a class="LN" name="2051"> 2051   </a>  alpha0_deserializer_muxOut(1) &lt;= alpha0_deserializer_tapout(1);
</span><span><a class="LN" name="2052"> 2052   </a>  alpha0_deserializer_muxOut(2) &lt;= alpha0_deserializer_tapout(2);
</span><span><a class="LN" name="2053"> 2053   </a>  alpha0_deserializer_muxOut(3) &lt;= tmp;
</span><span><a class="LN" name="2054"> 2054   </a>
</span><span><a class="LN" name="2055"> 2055   </a>  alpha0_deserializer_regComp_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2056"> 2056   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2057"> 2057   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2058"> 2058   </a>      c0_serialOut_0 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="2059"> 2059   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2060"> 2060   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2061"> 2061   </a>        c0_serialOut_0 &lt;= alpha0_deserializer_muxOut;
</span><span><a class="LN" name="2062"> 2062   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2063"> 2063   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2064"> 2064   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_process;
</span><span><a class="LN" name="2065"> 2065   </a>
</span><span><a class="LN" name="2066"> 2066   </a>
</span><span><a class="LN" name="2067"> 2067   </a>  tmp_1 &lt;= c0_serialOut_0(0);
</span><span><a class="LN" name="2068"> 2068   </a>
</span><span><a class="LN" name="2069"> 2069   </a>  tmp_2 &lt;= tmp_1(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="2070"> 2070   </a>
</span><span><a class="LN" name="2071"> 2071   </a>  tmp_3 &lt;= resize(tmp_2 &amp; '0', 16);
</span><span><a class="LN" name="2072"> 2072   </a>
</span><span><a class="LN" name="2073"> 2073   </a>  tmp_4 &lt;= signed(resize(tmp_3, 17));
</span><span><a class="LN" name="2074"> 2074   </a>
</span><span><a class="LN" name="2075"> 2075   </a>  tmp_5 &lt;= resize(tmp_4, 19);
</span><span><a class="LN" name="2076"> 2076   </a>
</span><span><a class="LN" name="2077"> 2077   </a>  alpha0_deserializer_contl_2_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2078"> 2078   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2079"> 2079   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2080"> 2080   </a>      alpha0_deserializer_contl_cnt_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="2081"> 2081   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2082"> 2082   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2083"> 2083   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_2 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="2084"> 2084   </a>          alpha0_deserializer_contl_cnt_2 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="2085"> 2085   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="2086"> 2086   </a>          alpha0_deserializer_contl_cnt_2 &lt;= alpha0_deserializer_contl_cnt_2 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="2087"> 2087   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2088"> 2088   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2089"> 2089   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2090"> 2090   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_2_process;
</span><span><a class="LN" name="2091"> 2091   </a>
</span><span><a class="LN" name="2092"> 2092   </a>  alpha0_deserializer_tapDelayEn_4 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_2 &lt; 
</span><span><a class="LN" name="2093"> 2093   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="2094"> 2094   </a>  
</span><span><a class="LN" name="2095"> 2095   </a>  alpha0_deserializer_contl_validOutpu_2 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_2 = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="2096"> 2096   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="2097"> 2097   </a>      '0';
</span><span><a class="LN" name="2098"> 2098   </a>  
</span><span><a class="LN" name="2099"> 2099   </a>  alpha0_deserializer_innerRegEn_2 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_2 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2100"> 2100   </a>      '0';
</span><span><a class="LN" name="2101"> 2101   </a>  
</span><span><a class="LN" name="2102"> 2102   </a>  alpha0_deserializer_innerRegCtrolEn_2 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_2 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2103"> 2103   </a>      '0';
</span><span><a class="LN" name="2104"> 2104   </a>  alpha0_deserializer_outBypassEn_2 &lt;= '1';
</span><span><a class="LN" name="2105"> 2105   </a>
</span><span><a class="LN" name="2106"> 2106   </a>  alpha0_deserializer_tapDelayEn_5 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_4;
</span><span><a class="LN" name="2107"> 2107   </a>
</span><span><a class="LN" name="2108"> 2108   </a>  q0_unsigned &lt;= unsigned(q0);
</span><span><a class="LN" name="2109"> 2109   </a>
</span><span><a class="LN" name="2110"> 2110   </a>  <span class="CT">-- <span><a href="1,19">'Madgwick_correction_fixpt:19'</a></span> v2q0q2 = fi(fi(2.0, 0, 2, 0, fm) * q0 * q2, 0, 14, 13, fm);</span>
</span><span><a class="LN" name="2111"> 2111   </a>  tmp_6 &lt;= resize(q0_unsigned &amp; '0', 16);
</span><span><a class="LN" name="2112"> 2112   </a>
</span><span><a class="LN" name="2113"> 2113   </a>  tmp_7 &lt;= signed(resize(tmp_6, 17));
</span><span><a class="LN" name="2114"> 2114   </a>
</span><span><a class="LN" name="2115"> 2115   </a>  <span class="CT">-- <span><a href="1,13">'Madgwick_correction_fixpt:13'</a></span> v2q0mz = fi(fi(2.0, 0, 2, 0, fm) * q0 * mz, 0, 14, 4, fm);</span>
</span><span><a class="LN" name="2116"> 2116   </a>  tmp_8 &lt;= resize(q0_unsigned &amp; '0', 16);
</span><span><a class="LN" name="2117"> 2117   </a>
</span><span><a class="LN" name="2118"> 2118   </a>  tmp_9 &lt;= signed(resize(tmp_8, 17));
</span><span><a class="LN" name="2119"> 2119   </a>
</span><span><a class="LN" name="2120"> 2120   </a>  <span class="CT">-- <span><a href="1,12">'Madgwick_correction_fixpt:12'</a></span> v2q0my = fi(fi(2.0, 0, 2, 0, fm) * q0 * my, 0, 14, 4, fm);</span>
</span><span><a class="LN" name="2121"> 2121   </a>  tmp_10 &lt;= resize(q0_unsigned &amp; '0', 16);
</span><span><a class="LN" name="2122"> 2122   </a>
</span><span><a class="LN" name="2123"> 2123   </a>  tmp_11 &lt;= signed(resize(tmp_10, 17));
</span><span><a class="LN" name="2124"> 2124   </a>
</span><span><a class="LN" name="2125"> 2125   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_correction_fixpt</span>
</span><span><a class="LN" name="2126"> 2126   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2127"> 2127   </a>  <span class="CT">-- %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="2128"> 2128   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2129"> 2129   </a>  <span class="CT">--                                                                          %</span>
</span><span><a class="LN" name="2130"> 2130   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2131"> 2131   </a>  <span class="CT">--           Generated by MATLAB 9.3 and Fixed-Point Designer 6.0           %</span>
</span><span><a class="LN" name="2132"> 2132   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2133"> 2133   </a>  <span class="CT">--                                                                          %</span>
</span><span><a class="LN" name="2134"> 2134   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2135"> 2135   </a>  <span class="CT">-- %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%</span>
</span><span><a class="LN" name="2136"> 2136   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2137"> 2137   </a>  <span class="CT">-- Auxiliary variables to avoid repeated arithmetic</span>
</span><span><a class="LN" name="2138"> 2138   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2139"> 2139   </a>  <span class="CT">-- <span><a href="1,9">'Madgwick_correction_fixpt:9'</a></span> fm = get_fimath();</span>
</span><span><a class="LN" name="2140"> 2140   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2141"> 2141   </a>  <span class="CT">-- <span><a href="1,11">'Madgwick_correction_fixpt:11'</a></span> v2q0mx = fi(fi(2.0, 0, 2, 0, fm) * q0 * mx, 0, 14, 4, fm);</span>
</span><span><a class="LN" name="2142"> 2142   </a>  tmp_12 &lt;= resize(q0_unsigned &amp; '0', 16);
</span><span><a class="LN" name="2143"> 2143   </a>
</span><span><a class="LN" name="2144"> 2144   </a>  tmp_13 &lt;= signed(resize(tmp_12, 17));
</span><span><a class="LN" name="2145"> 2145   </a>
</span><span><a class="LN" name="2146"> 2146   </a>  c0_serial_0_2(0) &lt;= tmp_7;
</span><span><a class="LN" name="2147"> 2147   </a>  c0_serial_0_2(1) &lt;= tmp_9;
</span><span><a class="LN" name="2148"> 2148   </a>  c0_serial_0_2(2) &lt;= tmp_11;
</span><span><a class="LN" name="2149"> 2149   </a>  c0_serial_0_2(3) &lt;= tmp_13;
</span><span><a class="LN" name="2150"> 2150   </a>
</span><span><a class="LN" name="2151"> 2151   </a>  rcc_out_2 &lt;= c0_serial_0_2;
</span><span><a class="LN" name="2152"> 2152   </a>
</span><span><a class="LN" name="2153"> 2153   </a>  ratechange_splitcomp_out0_2 &lt;= rcc_out_2(0);
</span><span><a class="LN" name="2154"> 2154   </a>
</span><span><a class="LN" name="2155"> 2155   </a>  ratechange_splitcomp_out1_2 &lt;= rcc_out_2(1);
</span><span><a class="LN" name="2156"> 2156   </a>
</span><span><a class="LN" name="2157"> 2157   </a>  ratechange_splitcomp_out2_2 &lt;= rcc_out_2(2);
</span><span><a class="LN" name="2158"> 2158   </a>
</span><span><a class="LN" name="2159"> 2159   </a>  ratechange_splitcomp_out3_2 &lt;= rcc_out_2(3);
</span><span><a class="LN" name="2160"> 2160   </a>
</span><span><a class="LN" name="2161"> 2161   </a>  
</span><span><a class="LN" name="2162"> 2162   </a>  tmp_14 &lt;= ratechange_splitcomp_out0_2 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2163"> 2163   </a>      ratechange_splitcomp_out1_2 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2164"> 2164   </a>      ratechange_splitcomp_out2_2 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2165"> 2165   </a>      ratechange_splitcomp_out3_2;
</span><span><a class="LN" name="2166"> 2166   </a>
</span><span><a class="LN" name="2167"> 2167   </a>  q2_unsigned &lt;= unsigned(q2);
</span><span><a class="LN" name="2168"> 2168   </a>
</span><span><a class="LN" name="2169"> 2169   </a>  q2_1 &lt;= signed(resize(q2_unsigned, 15));
</span><span><a class="LN" name="2170"> 2170   </a>
</span><span><a class="LN" name="2171"> 2171   </a>  mz_unsigned &lt;= unsigned(mz);
</span><span><a class="LN" name="2172"> 2172   </a>
</span><span><a class="LN" name="2173"> 2173   </a>  mz_1 &lt;= signed(resize(mz_unsigned, 15));
</span><span><a class="LN" name="2174"> 2174   </a>
</span><span><a class="LN" name="2175"> 2175   </a>  my_unsigned &lt;= unsigned(my);
</span><span><a class="LN" name="2176"> 2176   </a>
</span><span><a class="LN" name="2177"> 2177   </a>  my_1 &lt;= signed(resize(my_unsigned, 15));
</span><span><a class="LN" name="2178"> 2178   </a>
</span><span><a class="LN" name="2179"> 2179   </a>  mx_unsigned &lt;= unsigned(mx);
</span><span><a class="LN" name="2180"> 2180   </a>
</span><span><a class="LN" name="2181"> 2181   </a>  mx_1 &lt;= signed(resize(mx_unsigned, 15));
</span><span><a class="LN" name="2182"> 2182   </a>
</span><span><a class="LN" name="2183"> 2183   </a>  c0_serial_1_2(0) &lt;= q2_1;
</span><span><a class="LN" name="2184"> 2184   </a>  c0_serial_1_2(1) &lt;= mz_1;
</span><span><a class="LN" name="2185"> 2185   </a>  c0_serial_1_2(2) &lt;= my_1;
</span><span><a class="LN" name="2186"> 2186   </a>  c0_serial_1_2(3) &lt;= mx_1;
</span><span><a class="LN" name="2187"> 2187   </a>
</span><span><a class="LN" name="2188"> 2188   </a>  rcc_out_3 &lt;= c0_serial_1_2;
</span><span><a class="LN" name="2189"> 2189   </a>
</span><span><a class="LN" name="2190"> 2190   </a>  ratechange_splitcomp_out0_3 &lt;= rcc_out_3(0);
</span><span><a class="LN" name="2191"> 2191   </a>
</span><span><a class="LN" name="2192"> 2192   </a>  ratechange_splitcomp_out1_3 &lt;= rcc_out_3(1);
</span><span><a class="LN" name="2193"> 2193   </a>
</span><span><a class="LN" name="2194"> 2194   </a>  ratechange_splitcomp_out2_3 &lt;= rcc_out_3(2);
</span><span><a class="LN" name="2195"> 2195   </a>
</span><span><a class="LN" name="2196"> 2196   </a>  ratechange_splitcomp_out3_3 &lt;= rcc_out_3(3);
</span><span><a class="LN" name="2197"> 2197   </a>
</span><span><a class="LN" name="2198"> 2198   </a>  
</span><span><a class="LN" name="2199"> 2199   </a>  q2_2 &lt;= ratechange_splitcomp_out0_3 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2200"> 2200   </a>      ratechange_splitcomp_out1_3 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2201"> 2201   </a>      ratechange_splitcomp_out2_3 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2202"> 2202   </a>      ratechange_splitcomp_out3_3;
</span><span><a class="LN" name="2203"> 2203   </a>
</span><span><a class="LN" name="2204"> 2204   </a>  multiplier_mul_temp &lt;= tmp_14 * q2_2;
</span><span><a class="LN" name="2205"> 2205   </a>  tmp_15 &lt;= multiplier_mul_temp(30 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2206"> 2206   </a>
</span><span><a class="LN" name="2207"> 2207   </a>  alpha0_deserializer_tapDelayComp_1_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2208"> 2208   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2209"> 2209   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2210"> 2210   </a>      alpha0_deserializer_tapout_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="2211"> 2211   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2212"> 2212   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_5 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2213"> 2213   </a>        alpha0_deserializer_tapout_1(2) &lt;= tmp_15;
</span><span><a class="LN" name="2214"> 2214   </a>        alpha0_deserializer_tapout_1(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_1(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="2215"> 2215   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2216"> 2216   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2217"> 2217   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_1_p;
</span><span><a class="LN" name="2218"> 2218   </a>
</span><span><a class="LN" name="2219"> 2219   </a>
</span><span><a class="LN" name="2220"> 2220   </a>  alpha0_deserializer_muxOut_1(0) &lt;= alpha0_deserializer_tapout_1(0);
</span><span><a class="LN" name="2221"> 2221   </a>  alpha0_deserializer_muxOut_1(1) &lt;= alpha0_deserializer_tapout_1(1);
</span><span><a class="LN" name="2222"> 2222   </a>  alpha0_deserializer_muxOut_1(2) &lt;= alpha0_deserializer_tapout_1(2);
</span><span><a class="LN" name="2223"> 2223   </a>  alpha0_deserializer_muxOut_1(3) &lt;= tmp_15;
</span><span><a class="LN" name="2224"> 2224   </a>
</span><span><a class="LN" name="2225"> 2225   </a>  alpha0_deserializer_regComp_1_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2226"> 2226   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2227"> 2227   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2228"> 2228   </a>      c0_serialOut_0_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="2229"> 2229   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2230"> 2230   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_2 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2231"> 2231   </a>        c0_serialOut_0_1 &lt;= alpha0_deserializer_muxOut_1;
</span><span><a class="LN" name="2232"> 2232   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2233"> 2233   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2234"> 2234   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_1_proces;
</span><span><a class="LN" name="2235"> 2235   </a>
</span><span><a class="LN" name="2236"> 2236   </a>
</span><span><a class="LN" name="2237"> 2237   </a>  tmp_16 &lt;= c0_serialOut_0_1(0);
</span><span><a class="LN" name="2238"> 2238   </a>
</span><span><a class="LN" name="2239"> 2239   </a>  tmp_17 &lt;= unsigned(tmp_16(29 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="2240"> 2240   </a>
</span><span><a class="LN" name="2241"> 2241   </a>  tmp_18 &lt;= tmp_17(28 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" name="2242"> 2242   </a>
</span><span><a class="LN" name="2243"> 2243   </a>  tmp_19 &lt;= signed(resize(tmp_18 &amp; '0', 19));
</span><span><a class="LN" name="2244"> 2244   </a>
</span><span><a class="LN" name="2245"> 2245   </a>  tmp_20 &lt;= tmp_5 - tmp_19;
</span><span><a class="LN" name="2246"> 2246   </a>
</span><span><a class="LN" name="2247"> 2247   </a>  tmp_21 &lt;= resize(tmp_20, 24);
</span><span><a class="LN" name="2248"> 2248   </a>
</span><span><a class="LN" name="2249"> 2249   </a>  ax_signed &lt;= signed(ax);
</span><span><a class="LN" name="2250"> 2250   </a>
</span><span><a class="LN" name="2251"> 2251   </a>  tmp_22 &lt;= resize(ax_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 24);
</span><span><a class="LN" name="2252"> 2252   </a>
</span><span><a class="LN" name="2253"> 2253   </a>  tmp_23 &lt;= resize(tmp_2 &amp; '0', 16);
</span><span><a class="LN" name="2254"> 2254   </a>
</span><span><a class="LN" name="2255"> 2255   </a>  tmp_24 &lt;= signed(resize(tmp_23, 17));
</span><span><a class="LN" name="2256"> 2256   </a>
</span><span><a class="LN" name="2257"> 2257   </a>  tmp_25 &lt;= resize(tmp_24, 19);
</span><span><a class="LN" name="2258"> 2258   </a>
</span><span><a class="LN" name="2259"> 2259   </a>  tmp_26 &lt;= signed(resize(tmp_18 &amp; '0', 19));
</span><span><a class="LN" name="2260"> 2260   </a>
</span><span><a class="LN" name="2261"> 2261   </a>  tmp_27 &lt;= tmp_25 - tmp_26;
</span><span><a class="LN" name="2262"> 2262   </a>
</span><span><a class="LN" name="2263"> 2263   </a>  tmp_28 &lt;= resize(tmp_27, 24);
</span><span><a class="LN" name="2264"> 2264   </a>
</span><span><a class="LN" name="2265"> 2265   </a>  tmp_29 &lt;= resize(ax_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 24);
</span><span><a class="LN" name="2266"> 2266   </a>
</span><span><a class="LN" name="2267"> 2267   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2268"> 2268   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2269"> 2269   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2270"> 2270   </a>      tmp_30 &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" name="2271"> 2271   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2272"> 2272   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2273"> 2273   </a>        tmp_30 &lt;= tmp_22;
</span><span><a class="LN" name="2274"> 2274   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2275"> 2275   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2276"> 2276   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" name="2277"> 2277   </a>
</span><span><a class="LN" name="2278"> 2278   </a>
</span><span><a class="LN" name="2279"> 2279   </a>  tmp_31 &lt;= tmp_21 - tmp_30;
</span><span><a class="LN" name="2280"> 2280   </a>
</span><span><a class="LN" name="2281"> 2281   </a>  delayMatch_1_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2282"> 2282   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2283"> 2283   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2284"> 2284   </a>      tmp_32 &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" name="2285"> 2285   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2286"> 2286   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2287"> 2287   </a>        tmp_32 &lt;= tmp_29;
</span><span><a class="LN" name="2288"> 2288   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2289"> 2289   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2290"> 2290   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_1_process;
</span><span><a class="LN" name="2291"> 2291   </a>
</span><span><a class="LN" name="2292"> 2292   </a>
</span><span><a class="LN" name="2293"> 2293   </a>  tmp_33 &lt;= tmp_28 - tmp_32;
</span><span><a class="LN" name="2294"> 2294   </a>
</span><span><a class="LN" name="2295"> 2295   </a>  c0_serial_0_3(0) &lt;= tmp_31;
</span><span><a class="LN" name="2296"> 2296   </a>  c0_serial_0_3(1) &lt;= tmp_33;
</span><span><a class="LN" name="2297"> 2297   </a>
</span><span><a class="LN" name="2298"> 2298   </a>  rcc_out_4 &lt;= c0_serial_0_3;
</span><span><a class="LN" name="2299"> 2299   </a>
</span><span><a class="LN" name="2300"> 2300   </a>  ratechange_splitcomp_out0_4 &lt;= rcc_out_4(0);
</span><span><a class="LN" name="2301"> 2301   </a>
</span><span><a class="LN" name="2302"> 2302   </a>  ratechange_splitcomp_out1_4 &lt;= rcc_out_4(1);
</span><span><a class="LN" name="2303"> 2303   </a>
</span><span><a class="LN" name="2304"> 2304   </a>  
</span><span><a class="LN" name="2305"> 2305   </a>  tmp_34 &lt;= ratechange_splitcomp_out0_4 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2306"> 2306   </a>      ratechange_splitcomp_out1_4;
</span><span><a class="LN" name="2307"> 2307   </a>
</span><span><a class="LN" name="2308"> 2308   </a>  <span class="CT">-- <span><a href="1,15">'Madgwick_correction_fixpt:15'</a></span> v2q0 = fi(fi(2.0, 0, 2, 0, fm) * q0, 0, 14, 13, fm);</span>
</span><span><a class="LN" name="2309"> 2309   </a>  tmp_35 &lt;= resize(q0_unsigned &amp; '0', 16);
</span><span><a class="LN" name="2310"> 2310   </a>
</span><span><a class="LN" name="2311"> 2311   </a>  tmp_36 &lt;= tmp_35(14 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="2312"> 2312   </a>
</span><span><a class="LN" name="2313"> 2313   </a>  
</span><span><a class="LN" name="2314"> 2314   </a><span class="CT">-- <span><a href="1,43">'Madgwick_correction_fixpt:43'</a></span> s2 = fi(fi_signed(fi_uminus(v2q0) * (fi_signed(fi(2.0, 0, 2, 0, fm) * q1q3) - v2q0q2 </span>
</span><span><a class="LN" name="2315"> 2315   </a>  
</span><span><a class="LN" name="2316"> 2316   </a><span class="CT">-- - ax) + v2q3 * (fi(2.0, 0, 2, 0, fm) * q0q1 + v2q2q3 - ay)) - fi(4.0, 0, 3, 0, fm) * q2 * (fi_signed(fi_signed(fi(1, </span>
</span><span><a class="LN" name="2317"> 2317   </a>  
</span><span><a class="LN" name="2318"> 2318   </a><span class="CT">-- 0, 1, 0, fm)) - fi(2.0, 0, 2, 0, fm) * q1q1) - fi(2.0, 0, 2, 0, fm) * q2q2 - az) + (fi_signed(fi_uminus(v4bx) * </span>
</span><span><a class="LN" name="2319"> 2319   </a>  
</span><span><a class="LN" name="2320"> 2320   </a><span class="CT">-- q2) - v2bz * q0) * (fi_signed(v2bx * (fi_signed(fi_signed(fi(0.5, 0, 14, 14, fm)) - q2q2) - q3q3) + v2bz * (fi_signed(q1q3) </span>
</span><span><a class="LN" name="2321"> 2321   </a>  
</span><span><a class="LN" name="2322"> 2322   </a><span class="CT">-- - q0q2)) - mx) + (v2bx * q1 + v2bz * q3) * (fi_signed(v2bx * (fi_signed(q1q2) - q0q3) + v2bz * (q0q1 + q2q3)) - </span>
</span><span><a class="LN" name="2323"> 2323   </a>  
</span><span><a class="LN" name="2324"> 2324   </a><span class="CT">-- my) + (fi_signed(v2bx * q0) - v4bz * q2) * (fi_signed(v2bx * (q0q2 + q1q3) + v2bz * (fi_signed(fi_signed(fi(0.5, </span>
</span><span><a class="LN" name="2325"> 2325   </a>  <span class="CT">-- 0, 14, 14, fm)) - q1q1) - q2q2)) - mz), 1, 14, -10, fm)</span>
</span><span><a class="LN" name="2326"> 2326   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2327"> 2327   </a>  <span class="CT">-- <span><a href="1,63">'Madgwick_correction_fixpt:63'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2328"> 2328   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2329"> 2329   </a>  <span class="CT">-- <span><a href="1,64">'Madgwick_correction_fixpt:64'</a></span> if isfi( a )</span>
</span><span><a class="LN" name="2330"> 2330   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2331"> 2331   </a>  <span class="CT">-- <span><a href="1,65">'Madgwick_correction_fixpt:65'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2332"> 2332   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2333"> 2333   </a>  <span class="CT">-- <span><a href="1,66">'Madgwick_correction_fixpt:66'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2334"> 2334   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2335"> 2335   </a>  <span class="CT">-- <span><a href="1,67">'Madgwick_correction_fixpt:67'</a></span> y = -fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2336"> 2336   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2337"> 2337   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2338"> 2338   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2339"> 2339   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2340"> 2340   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2341"> 2341   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2342"> 2342   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2343"> 2343   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2344"> 2344   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2345"> 2345   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2346"> 2346   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2347"> 2347   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2348"> 2348   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2349"> 2349   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2350"> 2350   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2351"> 2351   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2352"> 2352   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2353"> 2353   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2354"> 2354   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2355"> 2355   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2356"> 2356   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2357"> 2357   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2358"> 2358   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2359"> 2359   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2360"> 2360   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2361"> 2361   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2362"> 2362   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2363"> 2363   </a>  <span class="CT">-- <span><a href="1,63">'Madgwick_correction_fixpt:63'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2364"> 2364   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2365"> 2365   </a>  <span class="CT">-- <span><a href="1,64">'Madgwick_correction_fixpt:64'</a></span> if isfi( a )</span>
</span><span><a class="LN" name="2366"> 2366   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2367"> 2367   </a>  <span class="CT">-- <span><a href="1,65">'Madgwick_correction_fixpt:65'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2368"> 2368   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2369"> 2369   </a>  <span class="CT">-- <span><a href="1,66">'Madgwick_correction_fixpt:66'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2370"> 2370   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2371"> 2371   </a>  <span class="CT">-- <span><a href="1,67">'Madgwick_correction_fixpt:67'</a></span> y = -fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2372"> 2372   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2373"> 2373   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2374"> 2374   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2375"> 2375   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2376"> 2376   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2377"> 2377   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2378"> 2378   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2379"> 2379   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2380"> 2380   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2381"> 2381   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2382"> 2382   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2383"> 2383   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2384"> 2384   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2385"> 2385   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2386"> 2386   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2387"> 2387   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2388"> 2388   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2389"> 2389   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2390"> 2390   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2391"> 2391   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2392"> 2392   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2393"> 2393   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2394"> 2394   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2395"> 2395   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2396"> 2396   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2397"> 2397   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2398"> 2398   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2399"> 2399   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2400"> 2400   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2401"> 2401   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2402"> 2402   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2403"> 2403   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2404"> 2404   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2405"> 2405   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2406"> 2406   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2407"> 2407   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2408"> 2408   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2409"> 2409   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2410"> 2410   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2411"> 2411   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2412"> 2412   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2413"> 2413   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2414"> 2414   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2415"> 2415   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2416"> 2416   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2417"> 2417   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2418"> 2418   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2419"> 2419   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2420"> 2420   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2421"> 2421   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2422"> 2422   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2423"> 2423   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2424"> 2424   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2425"> 2425   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2426"> 2426   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2427"> 2427   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2428"> 2428   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2429"> 2429   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2430"> 2430   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2431"> 2431   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2432"> 2432   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2433"> 2433   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2434"> 2434   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2435"> 2435   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2436"> 2436   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2437"> 2437   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2438"> 2438   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2439"> 2439   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2440"> 2440   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2441"> 2441   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2442"> 2442   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2443"> 2443   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2444"> 2444   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2445"> 2445   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2446"> 2446   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2447"> 2447   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2448"> 2448   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2449"> 2449   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2450"> 2450   </a>  tmp_37 &lt;= signed(resize(tmp_36, 15));
</span><span><a class="LN" name="2451"> 2451   </a>
</span><span><a class="LN" name="2452"> 2452   </a>  p810tmp_cast &lt;= resize(tmp_37, 16);
</span><span><a class="LN" name="2453"> 2453   </a>  p810tmp_cast_1 &lt;=  - (p810tmp_cast);
</span><span><a class="LN" name="2454"> 2454   </a>  tmp_38 &lt;= p810tmp_cast_1(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2455"> 2455   </a>
</span><span><a class="LN" name="2456"> 2456   </a>  delayMatch_2_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2457"> 2457   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2458"> 2458   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2459"> 2459   </a>      tmp_39 &lt;= to_signed(16#0000#, 15);
</span><span><a class="LN" name="2460"> 2460   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2461"> 2461   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2462"> 2462   </a>        tmp_39 &lt;= tmp_38;
</span><span><a class="LN" name="2463"> 2463   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2464"> 2464   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2465"> 2465   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_2_process;
</span><span><a class="LN" name="2466"> 2466   </a>
</span><span><a class="LN" name="2467"> 2467   </a>
</span><span><a class="LN" name="2468"> 2468   </a>  <span class="CT">-- <span><a href="1,17">'Madgwick_correction_fixpt:17'</a></span> v2q2 = fi(fi(2.0, 0, 2, 0, fm) * q2, 0, 14, 13, fm);</span>
</span><span><a class="LN" name="2469"> 2469   </a>  tmp_40 &lt;= resize(q2_unsigned &amp; '0', 16);
</span><span><a class="LN" name="2470"> 2470   </a>
</span><span><a class="LN" name="2471"> 2471   </a>  tmp_41 &lt;= tmp_40(14 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="2472"> 2472   </a>
</span><span><a class="LN" name="2473"> 2473   </a>  <span class="CT">-- Gradient decent algorithm corrective step</span>
</span><span><a class="LN" name="2474"> 2474   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2475"> 2475   </a>  
</span><span><a class="LN" name="2476"> 2476   </a><span class="CT">-- <span><a href="1,41">'Madgwick_correction_fixpt:41'</a></span> s0 = fi(fi_signed(fi_uminus(v2q2) * (fi_signed(fi(2.0, 0, 2, 0, fm) * q1q3) - v2q0q2 </span>
</span><span><a class="LN" name="2477"> 2477   </a>  
</span><span><a class="LN" name="2478"> 2478   </a><span class="CT">-- - ax) + v2q1 * (fi(2.0, 0, 2, 0, fm) * q0q1 + v2q2q3 - ay)) - v2bz * q2 * (fi_signed(v2bx * (fi_signed(fi_signed(fi(0.5, </span>
</span><span><a class="LN" name="2479"> 2479   </a>  
</span><span><a class="LN" name="2480"> 2480   </a><span class="CT">-- 0, 14, 14, fm)) - q2q2) - q3q3) + v2bz * (fi_signed(q1q3) - q0q2)) - mx) + (fi_uminus(v2bx) * q3 + v2bz * q1) * </span>
</span><span><a class="LN" name="2481"> 2481   </a>  
</span><span><a class="LN" name="2482"> 2482   </a><span class="CT">-- (fi_signed(v2bx * (fi_signed(q1q2) - q0q3) + v2bz * (q0q1 + q2q3)) - my) + v2bx * q2 * (fi_signed(v2bx * (q0q2 </span>
</span><span><a class="LN" name="2483"> 2483   </a>  <span class="CT">-- + q1q3) + v2bz * (fi_signed(fi_signed(fi(0.5, 0, 14, 14, fm)) - q1q1) - q2q2)) - mz), 1, 14, -9, fm)</span>
</span><span><a class="LN" name="2484"> 2484   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2485"> 2485   </a>  <span class="CT">-- <span><a href="1,63">'Madgwick_correction_fixpt:63'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2486"> 2486   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2487"> 2487   </a>  <span class="CT">-- <span><a href="1,64">'Madgwick_correction_fixpt:64'</a></span> if isfi( a )</span>
</span><span><a class="LN" name="2488"> 2488   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2489"> 2489   </a>  <span class="CT">-- <span><a href="1,65">'Madgwick_correction_fixpt:65'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2490"> 2490   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2491"> 2491   </a>  <span class="CT">-- <span><a href="1,66">'Madgwick_correction_fixpt:66'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2492"> 2492   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2493"> 2493   </a>  <span class="CT">-- <span><a href="1,67">'Madgwick_correction_fixpt:67'</a></span> y = -fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2494"> 2494   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2495"> 2495   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2496"> 2496   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2497"> 2497   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2498"> 2498   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2499"> 2499   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2500"> 2500   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2501"> 2501   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2502"> 2502   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2503"> 2503   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2504"> 2504   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2505"> 2505   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2506"> 2506   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2507"> 2507   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2508"> 2508   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2509"> 2509   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2510"> 2510   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2511"> 2511   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2512"> 2512   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2513"> 2513   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2514"> 2514   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2515"> 2515   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2516"> 2516   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2517"> 2517   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2518"> 2518   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2519"> 2519   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2520"> 2520   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2521"> 2521   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2522"> 2522   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2523"> 2523   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2524"> 2524   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2525"> 2525   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2526"> 2526   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2527"> 2527   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2528"> 2528   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2529"> 2529   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2530"> 2530   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2531"> 2531   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2532"> 2532   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2533"> 2533   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2534"> 2534   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2535"> 2535   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2536"> 2536   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2537"> 2537   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2538"> 2538   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2539"> 2539   </a>  <span class="CT">-- <span><a href="1,63">'Madgwick_correction_fixpt:63'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2540"> 2540   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2541"> 2541   </a>  <span class="CT">-- <span><a href="1,64">'Madgwick_correction_fixpt:64'</a></span> if isfi( a )</span>
</span><span><a class="LN" name="2542"> 2542   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2543"> 2543   </a>  <span class="CT">-- <span><a href="1,65">'Madgwick_correction_fixpt:65'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2544"> 2544   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2545"> 2545   </a>  <span class="CT">-- <span><a href="1,66">'Madgwick_correction_fixpt:66'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2546"> 2546   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2547"> 2547   </a>  <span class="CT">-- <span><a href="1,67">'Madgwick_correction_fixpt:67'</a></span> y = -fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2548"> 2548   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2549"> 2549   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2550"> 2550   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2551"> 2551   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2552"> 2552   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2553"> 2553   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="2554"> 2554   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2555"> 2555   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="2556"> 2556   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2557"> 2557   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="2558"> 2558   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2559"> 2559   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2560"> 2560   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2561"> 2561   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2562"> 2562   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2563"> 2563   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2564"> 2564   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2565"> 2565   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2566"> 2566   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2567"> 2567   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2568"> 2568   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2569"> 2569   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2570"> 2570   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2571"> 2571   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2572"> 2572   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2573"> 2573   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2574"> 2574   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2575"> 2575   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="2576"> 2576   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2577"> 2577   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="2578"> 2578   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2579"> 2579   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="2580"> 2580   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2581"> 2581   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="2582"> 2582   </a>  tmp_42 &lt;= signed(resize(tmp_41, 15));
</span><span><a class="LN" name="2583"> 2583   </a>
</span><span><a class="LN" name="2584"> 2584   </a>  p849tmp_cast &lt;= resize(tmp_42, 16);
</span><span><a class="LN" name="2585"> 2585   </a>  p849tmp_cast_1 &lt;=  - (p849tmp_cast);
</span><span><a class="LN" name="2586"> 2586   </a>  tmp_43 &lt;= p849tmp_cast_1(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2587"> 2587   </a>
</span><span><a class="LN" name="2588"> 2588   </a>  delayMatch_3_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2589"> 2589   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2590"> 2590   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2591"> 2591   </a>      tmp_44 &lt;= to_signed(16#0000#, 15);
</span><span><a class="LN" name="2592"> 2592   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2593"> 2593   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2594"> 2594   </a>        tmp_44 &lt;= tmp_43;
</span><span><a class="LN" name="2595"> 2595   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2596"> 2596   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2597"> 2597   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_3_process;
</span><span><a class="LN" name="2598"> 2598   </a>
</span><span><a class="LN" name="2599"> 2599   </a>
</span><span><a class="LN" name="2600"> 2600   </a>  c0_serial_1_3(0) &lt;= tmp_39;
</span><span><a class="LN" name="2601"> 2601   </a>  c0_serial_1_3(1) &lt;= tmp_44;
</span><span><a class="LN" name="2602"> 2602   </a>
</span><span><a class="LN" name="2603"> 2603   </a>  rcc_out_5 &lt;= c0_serial_1_3;
</span><span><a class="LN" name="2604"> 2604   </a>
</span><span><a class="LN" name="2605"> 2605   </a>  ratechange_splitcomp_out0_5 &lt;= rcc_out_5(0);
</span><span><a class="LN" name="2606"> 2606   </a>
</span><span><a class="LN" name="2607"> 2607   </a>  ratechange_splitcomp_out1_5 &lt;= rcc_out_5(1);
</span><span><a class="LN" name="2608"> 2608   </a>
</span><span><a class="LN" name="2609"> 2609   </a>  
</span><span><a class="LN" name="2610"> 2610   </a>  tmp_45 &lt;= ratechange_splitcomp_out0_5 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2611"> 2611   </a>      ratechange_splitcomp_out1_5;
</span><span><a class="LN" name="2612"> 2612   </a>
</span><span><a class="LN" name="2613"> 2613   </a>  tmp_46 &lt;= tmp_34 * tmp_45;
</span><span><a class="LN" name="2614"> 2614   </a>
</span><span><a class="LN" name="2615"> 2615   </a>  alpha0_deserializer_tapDelayComp_2_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2616"> 2616   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2617"> 2617   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2618"> 2618   </a>      alpha0_deserializer_tapout_2 &lt;= to_signed(0, 39);
</span><span><a class="LN" name="2619"> 2619   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2620"> 2620   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2621"> 2621   </a>        alpha0_deserializer_tapout_2 &lt;= tmp_46;
</span><span><a class="LN" name="2622"> 2622   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2623"> 2623   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2624"> 2624   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_2_p;
</span><span><a class="LN" name="2625"> 2625   </a>
</span><span><a class="LN" name="2626"> 2626   </a>
</span><span><a class="LN" name="2627"> 2627   </a>  alpha0_deserializer_muxOut_2(0) &lt;= alpha0_deserializer_tapout_2;
</span><span><a class="LN" name="2628"> 2628   </a>  alpha0_deserializer_muxOut_2(1) &lt;= tmp_46;
</span><span><a class="LN" name="2629"> 2629   </a>
</span><span><a class="LN" name="2630"> 2630   </a>  alpha0_deserializer_regComp_2_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2631"> 2631   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2632"> 2632   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2633"> 2633   </a>      c0_serialOut_0_2 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 39));
</span><span><a class="LN" name="2634"> 2634   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2635"> 2635   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2636"> 2636   </a>        c0_serialOut_0_2 &lt;= alpha0_deserializer_muxOut_2;
</span><span><a class="LN" name="2637"> 2637   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2638"> 2638   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2639"> 2639   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_2_proces;
</span><span><a class="LN" name="2640"> 2640   </a>
</span><span><a class="LN" name="2641"> 2641   </a>
</span><span><a class="LN" name="2642"> 2642   </a>  alpha0_deserializer_contl_3_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2643"> 2643   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2644"> 2644   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2645"> 2645   </a>      alpha0_deserializer_contl_cnt_3 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="2646"> 2646   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2647"> 2647   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2648"> 2648   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_3 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="2649"> 2649   </a>          alpha0_deserializer_contl_cnt_3 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="2650"> 2650   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="2651"> 2651   </a>          alpha0_deserializer_contl_cnt_3 &lt;= alpha0_deserializer_contl_cnt_3 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="2652"> 2652   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2653"> 2653   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2654"> 2654   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2655"> 2655   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_3_process;
</span><span><a class="LN" name="2656"> 2656   </a>
</span><span><a class="LN" name="2657"> 2657   </a>  alpha0_deserializer_tapDelayEn_6 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_3 &lt; 
</span><span><a class="LN" name="2658"> 2658   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="2659"> 2659   </a>  
</span><span><a class="LN" name="2660"> 2660   </a>  alpha0_deserializer_contl_validOutpu_3 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_3 = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="2661"> 2661   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="2662"> 2662   </a>      '0';
</span><span><a class="LN" name="2663"> 2663   </a>  
</span><span><a class="LN" name="2664"> 2664   </a>  alpha0_deserializer_innerRegEn_3 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_3 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2665"> 2665   </a>      '0';
</span><span><a class="LN" name="2666"> 2666   </a>  
</span><span><a class="LN" name="2667"> 2667   </a>  alpha0_deserializer_innerRegCtrolEn_3 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_3 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2668"> 2668   </a>      '0';
</span><span><a class="LN" name="2669"> 2669   </a>  alpha0_deserializer_outBypassEn_3 &lt;= '1';
</span><span><a class="LN" name="2670"> 2670   </a>
</span><span><a class="LN" name="2671"> 2671   </a>  alpha0_deserializer_tapDelayEn_7 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_6;
</span><span><a class="LN" name="2672"> 2672   </a>
</span><span><a class="LN" name="2673"> 2673   </a>  alpha0_deserializer_contl_4_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2674"> 2674   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2675"> 2675   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2676"> 2676   </a>      alpha0_deserializer_contl_cnt_4 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="2677"> 2677   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2678"> 2678   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2679"> 2679   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_4 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="2680"> 2680   </a>          alpha0_deserializer_contl_cnt_4 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="2681"> 2681   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="2682"> 2682   </a>          alpha0_deserializer_contl_cnt_4 &lt;= alpha0_deserializer_contl_cnt_4 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="2683"> 2683   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2684"> 2684   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2685"> 2685   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2686"> 2686   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_4_process;
</span><span><a class="LN" name="2687"> 2687   </a>
</span><span><a class="LN" name="2688"> 2688   </a>  alpha0_deserializer_tapDelayEn_8 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_4 &lt; 
</span><span><a class="LN" name="2689"> 2689   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="2690"> 2690   </a>  
</span><span><a class="LN" name="2691"> 2691   </a>  alpha0_deserializer_contl_validOutpu_4 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_4 = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="2692"> 2692   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="2693"> 2693   </a>      '0';
</span><span><a class="LN" name="2694"> 2694   </a>  
</span><span><a class="LN" name="2695"> 2695   </a>  alpha0_deserializer_innerRegEn_4 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_4 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2696"> 2696   </a>      '0';
</span><span><a class="LN" name="2697"> 2697   </a>  
</span><span><a class="LN" name="2698"> 2698   </a>  alpha0_deserializer_innerRegCtrolEn_4 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_4 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2699"> 2699   </a>      '0';
</span><span><a class="LN" name="2700"> 2700   </a>  alpha0_deserializer_outBypassEn_4 &lt;= '1';
</span><span><a class="LN" name="2701"> 2701   </a>
</span><span><a class="LN" name="2702"> 2702   </a>  alpha0_deserializer_tapDelayEn_9 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_8;
</span><span><a class="LN" name="2703"> 2703   </a>
</span><span><a class="LN" name="2704"> 2704   </a>  c0_serial_0_4(0) &lt;= q0;
</span><span><a class="LN" name="2705"> 2705   </a>  c0_serial_0_4(1) &lt;= q0;
</span><span><a class="LN" name="2706"> 2706   </a>  c0_serial_0_4(2) &lt;= q0;
</span><span><a class="LN" name="2707"> 2707   </a>  c0_serial_0_4(3) &lt;= q0;
</span><span><a class="LN" name="2708"> 2708   </a>
</span><span><a class="LN" name="2709"> 2709   </a>  outputgen1: <span class="KW">FOR</span> kk <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="2710"> 2710   </a>    c0_serial_0_5(kk) &lt;= unsigned(c0_serial_0_4(kk));
</span><span><a class="LN" name="2711"> 2711   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="2712"> 2712   </a>
</span><span><a class="LN" name="2713"> 2713   </a>  rcc_out_6 &lt;= c0_serial_0_5;
</span><span><a class="LN" name="2714"> 2714   </a>
</span><span><a class="LN" name="2715"> 2715   </a>  ratechange_splitcomp_out0_6 &lt;= rcc_out_6(0);
</span><span><a class="LN" name="2716"> 2716   </a>
</span><span><a class="LN" name="2717"> 2717   </a>  ratechange_splitcomp_out1_6 &lt;= rcc_out_6(1);
</span><span><a class="LN" name="2718"> 2718   </a>
</span><span><a class="LN" name="2719"> 2719   </a>  ratechange_splitcomp_out2_4 &lt;= rcc_out_6(2);
</span><span><a class="LN" name="2720"> 2720   </a>
</span><span><a class="LN" name="2721"> 2721   </a>  ratechange_splitcomp_out3_4 &lt;= rcc_out_6(3);
</span><span><a class="LN" name="2722"> 2722   </a>
</span><span><a class="LN" name="2723"> 2723   </a>  
</span><span><a class="LN" name="2724"> 2724   </a>  q0_1 &lt;= ratechange_splitcomp_out0_6 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2725"> 2725   </a>      ratechange_splitcomp_out1_6 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2726"> 2726   </a>      ratechange_splitcomp_out2_4 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2727"> 2727   </a>      ratechange_splitcomp_out3_4;
</span><span><a class="LN" name="2728"> 2728   </a>
</span><span><a class="LN" name="2729"> 2729   </a>  c0_serial_1_4(0) &lt;= q3;
</span><span><a class="LN" name="2730"> 2730   </a>  c0_serial_1_4(1) &lt;= q2;
</span><span><a class="LN" name="2731"> 2731   </a>  c0_serial_1_4(2) &lt;= q1;
</span><span><a class="LN" name="2732"> 2732   </a>  c0_serial_1_4(3) &lt;= q0;
</span><span><a class="LN" name="2733"> 2733   </a>
</span><span><a class="LN" name="2734"> 2734   </a>  outputgen: <span class="KW">FOR</span> kk <span class="KW">IN</span> 0 <span class="KW">TO</span> 3 <span class="KW">GENERATE</span>
</span><span><a class="LN" name="2735"> 2735   </a>    c0_serial_1_5(kk) &lt;= unsigned(c0_serial_1_4(kk));
</span><span><a class="LN" name="2736"> 2736   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" name="2737"> 2737   </a>
</span><span><a class="LN" name="2738"> 2738   </a>  rcc_out_7 &lt;= c0_serial_1_5;
</span><span><a class="LN" name="2739"> 2739   </a>
</span><span><a class="LN" name="2740"> 2740   </a>  ratechange_splitcomp_out0_7 &lt;= rcc_out_7(0);
</span><span><a class="LN" name="2741"> 2741   </a>
</span><span><a class="LN" name="2742"> 2742   </a>  ratechange_splitcomp_out1_7 &lt;= rcc_out_7(1);
</span><span><a class="LN" name="2743"> 2743   </a>
</span><span><a class="LN" name="2744"> 2744   </a>  ratechange_splitcomp_out2_5 &lt;= rcc_out_7(2);
</span><span><a class="LN" name="2745"> 2745   </a>
</span><span><a class="LN" name="2746"> 2746   </a>  ratechange_splitcomp_out3_5 &lt;= rcc_out_7(3);
</span><span><a class="LN" name="2747"> 2747   </a>
</span><span><a class="LN" name="2748"> 2748   </a>  
</span><span><a class="LN" name="2749"> 2749   </a>  q3_2 &lt;= ratechange_splitcomp_out0_7 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2750"> 2750   </a>      ratechange_splitcomp_out1_7 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2751"> 2751   </a>      ratechange_splitcomp_out2_5 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="2752"> 2752   </a>      ratechange_splitcomp_out3_5;
</span><span><a class="LN" name="2753"> 2753   </a>
</span><span><a class="LN" name="2754"> 2754   </a>  <span class="CT">-- <span><a href="1,24">'Madgwick_correction_fixpt:24'</a></span> q0q3 = fi(q0 * q3, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2755"> 2755   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2756"> 2756   </a>  <span class="CT">-- <span><a href="1,23">'Madgwick_correction_fixpt:23'</a></span> q0q2 = fi(q0 * q2, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2757"> 2757   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2758"> 2758   </a>  <span class="CT">-- <span><a href="1,22">'Madgwick_correction_fixpt:22'</a></span> q0q1 = fi(q0 * q1, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2759"> 2759   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2760"> 2760   </a>  <span class="CT">-- <span><a href="1,21">'Madgwick_correction_fixpt:21'</a></span> q0q0 = fi(q0 * q0, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2761"> 2761   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2762"> 2762   </a>  <span class="CT">-- <span><a href="1,23">'Madgwick_correction_fixpt:23'</a></span> q0q2 = fi(q0 * q2, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2763"> 2763   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2764"> 2764   </a>  <span class="CT">-- <span><a href="1,22">'Madgwick_correction_fixpt:22'</a></span> q0q1 = fi(q0 * q1, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2765"> 2765   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="2766"> 2766   </a>  <span class="CT">-- <span><a href="1,21">'Madgwick_correction_fixpt:21'</a></span> q0q0 = fi(q0 * q0, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="2767"> 2767   </a>  tmp_47 &lt;= q0_1 * q3_2;
</span><span><a class="LN" name="2768"> 2768   </a>
</span><span><a class="LN" name="2769"> 2769   </a>  alpha0_deserializer_tapDelayComp_3_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2770"> 2770   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2771"> 2771   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2772"> 2772   </a>      alpha0_deserializer_tapout_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="2773"> 2773   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2774"> 2774   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_9 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2775"> 2775   </a>        alpha0_deserializer_tapout_3(2) &lt;= tmp_47;
</span><span><a class="LN" name="2776"> 2776   </a>        alpha0_deserializer_tapout_3(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_3(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="2777"> 2777   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2778"> 2778   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2779"> 2779   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_3_p;
</span><span><a class="LN" name="2780"> 2780   </a>
</span><span><a class="LN" name="2781"> 2781   </a>
</span><span><a class="LN" name="2782"> 2782   </a>  alpha0_deserializer_muxOut_3(0) &lt;= alpha0_deserializer_tapout_3(0);
</span><span><a class="LN" name="2783"> 2783   </a>  alpha0_deserializer_muxOut_3(1) &lt;= alpha0_deserializer_tapout_3(1);
</span><span><a class="LN" name="2784"> 2784   </a>  alpha0_deserializer_muxOut_3(2) &lt;= alpha0_deserializer_tapout_3(2);
</span><span><a class="LN" name="2785"> 2785   </a>  alpha0_deserializer_muxOut_3(3) &lt;= tmp_47;
</span><span><a class="LN" name="2786"> 2786   </a>
</span><span><a class="LN" name="2787"> 2787   </a>  alpha0_deserializer_regComp_3_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2788"> 2788   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2789"> 2789   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2790"> 2790   </a>      c0_serialOut_0_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="2791"> 2791   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2792"> 2792   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_4 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2793"> 2793   </a>        c0_serialOut_0_3 &lt;= alpha0_deserializer_muxOut_3;
</span><span><a class="LN" name="2794"> 2794   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2795"> 2795   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2796"> 2796   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_3_proces;
</span><span><a class="LN" name="2797"> 2797   </a>
</span><span><a class="LN" name="2798"> 2798   </a>
</span><span><a class="LN" name="2799"> 2799   </a>  tmp_48 &lt;= c0_serialOut_0_3(2);
</span><span><a class="LN" name="2800"> 2800   </a>
</span><span><a class="LN" name="2801"> 2801   </a>  tmp_49 &lt;= tmp_48(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="2802"> 2802   </a>
</span><span><a class="LN" name="2803"> 2803   </a>  tmp_50 &lt;= resize(tmp_49 &amp; '0', 16);
</span><span><a class="LN" name="2804"> 2804   </a>
</span><span><a class="LN" name="2805"> 2805   </a>  tmp_51 &lt;= resize(tmp_50, 17);
</span><span><a class="LN" name="2806"> 2806   </a>
</span><span><a class="LN" name="2807"> 2807   </a>  alpha0_deserializer_contl_5_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2808"> 2808   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2809"> 2809   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2810"> 2810   </a>      alpha0_deserializer_contl_cnt_5 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="2811"> 2811   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2812"> 2812   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2813"> 2813   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_5 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="2814"> 2814   </a>          alpha0_deserializer_contl_cnt_5 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="2815"> 2815   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="2816"> 2816   </a>          alpha0_deserializer_contl_cnt_5 &lt;= alpha0_deserializer_contl_cnt_5 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="2817"> 2817   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2818"> 2818   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2819"> 2819   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2820"> 2820   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_5_process;
</span><span><a class="LN" name="2821"> 2821   </a>
</span><span><a class="LN" name="2822"> 2822   </a>  alpha0_deserializer_tapDelayEn_10 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_5 &lt; 
</span><span><a class="LN" name="2823"> 2823   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="2824"> 2824   </a>  
</span><span><a class="LN" name="2825"> 2825   </a>  alpha0_deserializer_contl_validOutpu_5 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_5 = to_unsigned(16#1#, 2) 
</span><span><a class="LN" name="2826"> 2826   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="2827"> 2827   </a>      '0';
</span><span><a class="LN" name="2828"> 2828   </a>  
</span><span><a class="LN" name="2829"> 2829   </a>  alpha0_deserializer_innerRegEn_5 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_5 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2830"> 2830   </a>      '0';
</span><span><a class="LN" name="2831"> 2831   </a>  
</span><span><a class="LN" name="2832"> 2832   </a>  alpha0_deserializer_innerRegCtrolEn_5 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_5 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2833"> 2833   </a>      '0';
</span><span><a class="LN" name="2834"> 2834   </a>  alpha0_deserializer_outBypassEn_5 &lt;= '1';
</span><span><a class="LN" name="2835"> 2835   </a>
</span><span><a class="LN" name="2836"> 2836   </a>  alpha0_deserializer_tapDelayEn_11 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_10;
</span><span><a class="LN" name="2837"> 2837   </a>
</span><span><a class="LN" name="2838"> 2838   </a>  q1_unsigned &lt;= unsigned(q1);
</span><span><a class="LN" name="2839"> 2839   </a>
</span><span><a class="LN" name="2840"> 2840   </a>  <span class="CT">-- <span><a href="1,14">'Madgwick_correction_fixpt:14'</a></span> v2q1mx = fi(fi(2.0, 0, 2, 0, fm) * q1 * mx, 0, 14, 4, fm);</span>
</span><span><a class="LN" name="2841"> 2841   </a>  tmp_52 &lt;= resize(q1_unsigned &amp; '0', 16);
</span><span><a class="LN" name="2842"> 2842   </a>
</span><span><a class="LN" name="2843"> 2843   </a>  tmp_53 &lt;= signed(resize(tmp_52, 17));
</span><span><a class="LN" name="2844"> 2844   </a>
</span><span><a class="LN" name="2845"> 2845   </a>  <span class="CT">-- <span><a href="1,20">'Madgwick_correction_fixpt:20'</a></span> v2q2q3 = fi(fi(2.0, 0, 2, 0, fm) * q2 * q3, 0, 14, 13, fm);</span>
</span><span><a class="LN" name="2846"> 2846   </a>  tmp_54 &lt;= resize(q2_unsigned &amp; '0', 16);
</span><span><a class="LN" name="2847"> 2847   </a>
</span><span><a class="LN" name="2848"> 2848   </a>  tmp_55 &lt;= signed(resize(tmp_54, 17));
</span><span><a class="LN" name="2849"> 2849   </a>
</span><span><a class="LN" name="2850"> 2850   </a>  c0_serial_0_6(0) &lt;= tmp_53;
</span><span><a class="LN" name="2851"> 2851   </a>  c0_serial_0_6(1) &lt;= tmp_55;
</span><span><a class="LN" name="2852"> 2852   </a>
</span><span><a class="LN" name="2853"> 2853   </a>  rcc_out_8 &lt;= c0_serial_0_6;
</span><span><a class="LN" name="2854"> 2854   </a>
</span><span><a class="LN" name="2855"> 2855   </a>  ratechange_splitcomp_out0_8 &lt;= rcc_out_8(0);
</span><span><a class="LN" name="2856"> 2856   </a>
</span><span><a class="LN" name="2857"> 2857   </a>  ratechange_splitcomp_out1_8 &lt;= rcc_out_8(1);
</span><span><a class="LN" name="2858"> 2858   </a>
</span><span><a class="LN" name="2859"> 2859   </a>  
</span><span><a class="LN" name="2860"> 2860   </a>  tmp_56 &lt;= ratechange_splitcomp_out0_8 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2861"> 2861   </a>      ratechange_splitcomp_out1_8;
</span><span><a class="LN" name="2862"> 2862   </a>
</span><span><a class="LN" name="2863"> 2863   </a>  mx_2 &lt;= signed(resize(mx_unsigned, 15));
</span><span><a class="LN" name="2864"> 2864   </a>
</span><span><a class="LN" name="2865"> 2865   </a>  q3_unsigned &lt;= unsigned(q3);
</span><span><a class="LN" name="2866"> 2866   </a>
</span><span><a class="LN" name="2867"> 2867   </a>  q3_3 &lt;= signed(resize(q3_unsigned, 15));
</span><span><a class="LN" name="2868"> 2868   </a>
</span><span><a class="LN" name="2869"> 2869   </a>  c0_serial_1_6(0) &lt;= mx_2;
</span><span><a class="LN" name="2870"> 2870   </a>  c0_serial_1_6(1) &lt;= q3_3;
</span><span><a class="LN" name="2871"> 2871   </a>
</span><span><a class="LN" name="2872"> 2872   </a>  rcc_out_9 &lt;= c0_serial_1_6;
</span><span><a class="LN" name="2873"> 2873   </a>
</span><span><a class="LN" name="2874"> 2874   </a>  ratechange_splitcomp_out0_9 &lt;= rcc_out_9(0);
</span><span><a class="LN" name="2875"> 2875   </a>
</span><span><a class="LN" name="2876"> 2876   </a>  ratechange_splitcomp_out1_9 &lt;= rcc_out_9(1);
</span><span><a class="LN" name="2877"> 2877   </a>
</span><span><a class="LN" name="2878"> 2878   </a>  
</span><span><a class="LN" name="2879"> 2879   </a>  mx_3 &lt;= ratechange_splitcomp_out0_9 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="2880"> 2880   </a>      ratechange_splitcomp_out1_9;
</span><span><a class="LN" name="2881"> 2881   </a>
</span><span><a class="LN" name="2882"> 2882   </a>  multiplier_mul_temp_1 &lt;= tmp_56 * mx_3;
</span><span><a class="LN" name="2883"> 2883   </a>  tmp_57 &lt;= multiplier_mul_temp_1(30 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="2884"> 2884   </a>
</span><span><a class="LN" name="2885"> 2885   </a>  alpha0_deserializer_tapDelayComp_4_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2886"> 2886   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2887"> 2887   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2888"> 2888   </a>      alpha0_deserializer_tapout_4 &lt;= to_signed(16#00000000#, 31);
</span><span><a class="LN" name="2889"> 2889   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2890"> 2890   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_11 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2891"> 2891   </a>        alpha0_deserializer_tapout_4 &lt;= tmp_57;
</span><span><a class="LN" name="2892"> 2892   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2893"> 2893   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2894"> 2894   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_4_p;
</span><span><a class="LN" name="2895"> 2895   </a>
</span><span><a class="LN" name="2896"> 2896   </a>
</span><span><a class="LN" name="2897"> 2897   </a>  alpha0_deserializer_muxOut_4(0) &lt;= alpha0_deserializer_tapout_4;
</span><span><a class="LN" name="2898"> 2898   </a>  alpha0_deserializer_muxOut_4(1) &lt;= tmp_57;
</span><span><a class="LN" name="2899"> 2899   </a>
</span><span><a class="LN" name="2900"> 2900   </a>  alpha0_deserializer_regComp_4_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2901"> 2901   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2902"> 2902   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2903"> 2903   </a>      c0_serialOut_0_4 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="2904"> 2904   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2905"> 2905   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_5 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2906"> 2906   </a>        c0_serialOut_0_4 &lt;= alpha0_deserializer_muxOut_4;
</span><span><a class="LN" name="2907"> 2907   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2908"> 2908   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2909"> 2909   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_4_proces;
</span><span><a class="LN" name="2910"> 2910   </a>
</span><span><a class="LN" name="2911"> 2911   </a>
</span><span><a class="LN" name="2912"> 2912   </a>  tmp_58 &lt;= c0_serialOut_0_4(1);
</span><span><a class="LN" name="2913"> 2913   </a>
</span><span><a class="LN" name="2914"> 2914   </a>  tmp_59 &lt;= unsigned(tmp_58(29 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="2915"> 2915   </a>
</span><span><a class="LN" name="2916"> 2916   </a>  tmp_60 &lt;= tmp_59(28 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" name="2917"> 2917   </a>
</span><span><a class="LN" name="2918"> 2918   </a>  tmp_61 &lt;= resize(tmp_60 &amp; '0', 17);
</span><span><a class="LN" name="2919"> 2919   </a>
</span><span><a class="LN" name="2920"> 2920   </a>  tmp_62 &lt;= tmp_51 + tmp_61;
</span><span><a class="LN" name="2921"> 2921   </a>
</span><span><a class="LN" name="2922"> 2922   </a>  tmp_63 &lt;= signed(resize(tmp_62, 25));
</span><span><a class="LN" name="2923"> 2923   </a>
</span><span><a class="LN" name="2924"> 2924   </a>  ay_signed &lt;= signed(ay);
</span><span><a class="LN" name="2925"> 2925   </a>
</span><span><a class="LN" name="2926"> 2926   </a>  tmp_64 &lt;= resize(ay_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 25);
</span><span><a class="LN" name="2927"> 2927   </a>
</span><span><a class="LN" name="2928"> 2928   </a>  tmp_65 &lt;= resize(tmp_49 &amp; '0', 16);
</span><span><a class="LN" name="2929"> 2929   </a>
</span><span><a class="LN" name="2930"> 2930   </a>  tmp_66 &lt;= resize(tmp_65, 17);
</span><span><a class="LN" name="2931"> 2931   </a>
</span><span><a class="LN" name="2932"> 2932   </a>  tmp_67 &lt;= resize(tmp_60 &amp; '0', 17);
</span><span><a class="LN" name="2933"> 2933   </a>
</span><span><a class="LN" name="2934"> 2934   </a>  tmp_68 &lt;= tmp_66 + tmp_67;
</span><span><a class="LN" name="2935"> 2935   </a>
</span><span><a class="LN" name="2936"> 2936   </a>  tmp_69 &lt;= signed(resize(tmp_68, 25));
</span><span><a class="LN" name="2937"> 2937   </a>
</span><span><a class="LN" name="2938"> 2938   </a>  tmp_70 &lt;= resize(ay_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 25);
</span><span><a class="LN" name="2939"> 2939   </a>
</span><span><a class="LN" name="2940"> 2940   </a>  tmp_71 &lt;= resize(tmp_49 &amp; '0', 16);
</span><span><a class="LN" name="2941"> 2941   </a>
</span><span><a class="LN" name="2942"> 2942   </a>  tmp_72 &lt;= resize(tmp_71, 17);
</span><span><a class="LN" name="2943"> 2943   </a>
</span><span><a class="LN" name="2944"> 2944   </a>  tmp_73 &lt;= resize(tmp_60 &amp; '0', 17);
</span><span><a class="LN" name="2945"> 2945   </a>
</span><span><a class="LN" name="2946"> 2946   </a>  tmp_74 &lt;= tmp_72 + tmp_73;
</span><span><a class="LN" name="2947"> 2947   </a>
</span><span><a class="LN" name="2948"> 2948   </a>  tmp_75 &lt;= signed(resize(tmp_74, 25));
</span><span><a class="LN" name="2949"> 2949   </a>
</span><span><a class="LN" name="2950"> 2950   </a>  tmp_76 &lt;= resize(ay_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 25);
</span><span><a class="LN" name="2951"> 2951   </a>
</span><span><a class="LN" name="2952"> 2952   </a>  tmp_77 &lt;= resize(tmp_49 &amp; '0', 16);
</span><span><a class="LN" name="2953"> 2953   </a>
</span><span><a class="LN" name="2954"> 2954   </a>  tmp_78 &lt;= resize(tmp_77, 17);
</span><span><a class="LN" name="2955"> 2955   </a>
</span><span><a class="LN" name="2956"> 2956   </a>  tmp_79 &lt;= resize(tmp_60 &amp; '0', 17);
</span><span><a class="LN" name="2957"> 2957   </a>
</span><span><a class="LN" name="2958"> 2958   </a>  tmp_80 &lt;= tmp_78 + tmp_79;
</span><span><a class="LN" name="2959"> 2959   </a>
</span><span><a class="LN" name="2960"> 2960   </a>  tmp_81 &lt;= signed(resize(tmp_80, 25));
</span><span><a class="LN" name="2961"> 2961   </a>
</span><span><a class="LN" name="2962"> 2962   </a>  tmp_82 &lt;= resize(ay_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 25);
</span><span><a class="LN" name="2963"> 2963   </a>
</span><span><a class="LN" name="2964"> 2964   </a>  delayMatch_4_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2965"> 2965   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2966"> 2966   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2967"> 2967   </a>      tmp_83 &lt;= to_signed(16#0000000#, 25);
</span><span><a class="LN" name="2968"> 2968   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2969"> 2969   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2970"> 2970   </a>        tmp_83 &lt;= tmp_64;
</span><span><a class="LN" name="2971"> 2971   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2972"> 2972   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2973"> 2973   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_4_process;
</span><span><a class="LN" name="2974"> 2974   </a>
</span><span><a class="LN" name="2975"> 2975   </a>
</span><span><a class="LN" name="2976"> 2976   </a>  tmp_84 &lt;= tmp_63 - tmp_83;
</span><span><a class="LN" name="2977"> 2977   </a>
</span><span><a class="LN" name="2978"> 2978   </a>  delayMatch_5_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2979"> 2979   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2980"> 2980   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2981"> 2981   </a>      tmp_85 &lt;= to_signed(16#0000000#, 25);
</span><span><a class="LN" name="2982"> 2982   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2983"> 2983   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2984"> 2984   </a>        tmp_85 &lt;= tmp_70;
</span><span><a class="LN" name="2985"> 2985   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2986"> 2986   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="2987"> 2987   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_5_process;
</span><span><a class="LN" name="2988"> 2988   </a>
</span><span><a class="LN" name="2989"> 2989   </a>
</span><span><a class="LN" name="2990"> 2990   </a>  tmp_86 &lt;= tmp_69 - tmp_85;
</span><span><a class="LN" name="2991"> 2991   </a>
</span><span><a class="LN" name="2992"> 2992   </a>  delayMatch_6_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="2993"> 2993   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="2994"> 2994   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2995"> 2995   </a>      tmp_87 &lt;= to_signed(16#0000000#, 25);
</span><span><a class="LN" name="2996"> 2996   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="2997"> 2997   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="2998"> 2998   </a>        tmp_87 &lt;= tmp_76;
</span><span><a class="LN" name="2999"> 2999   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3000"> 3000   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3001"> 3001   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_6_process;
</span><span><a class="LN" name="3002"> 3002   </a>
</span><span><a class="LN" name="3003"> 3003   </a>
</span><span><a class="LN" name="3004"> 3004   </a>  tmp_88 &lt;= tmp_75 - tmp_87;
</span><span><a class="LN" name="3005"> 3005   </a>
</span><span><a class="LN" name="3006"> 3006   </a>  delayMatch_7_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3007"> 3007   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3008"> 3008   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3009"> 3009   </a>      tmp_89 &lt;= to_signed(16#0000000#, 25);
</span><span><a class="LN" name="3010"> 3010   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3011"> 3011   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3012"> 3012   </a>        tmp_89 &lt;= tmp_82;
</span><span><a class="LN" name="3013"> 3013   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3014"> 3014   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3015"> 3015   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_7_process;
</span><span><a class="LN" name="3016"> 3016   </a>
</span><span><a class="LN" name="3017"> 3017   </a>
</span><span><a class="LN" name="3018"> 3018   </a>  tmp_90 &lt;= tmp_81 - tmp_89;
</span><span><a class="LN" name="3019"> 3019   </a>
</span><span><a class="LN" name="3020"> 3020   </a>  c0_serial_0_7(0) &lt;= tmp_84;
</span><span><a class="LN" name="3021"> 3021   </a>  c0_serial_0_7(1) &lt;= tmp_86;
</span><span><a class="LN" name="3022"> 3022   </a>  c0_serial_0_7(2) &lt;= tmp_88;
</span><span><a class="LN" name="3023"> 3023   </a>  c0_serial_0_7(3) &lt;= tmp_90;
</span><span><a class="LN" name="3024"> 3024   </a>
</span><span><a class="LN" name="3025"> 3025   </a>  rcc_out_10 &lt;= c0_serial_0_7;
</span><span><a class="LN" name="3026"> 3026   </a>
</span><span><a class="LN" name="3027"> 3027   </a>  ratechange_splitcomp_out0_10 &lt;= rcc_out_10(0);
</span><span><a class="LN" name="3028"> 3028   </a>
</span><span><a class="LN" name="3029"> 3029   </a>  ratechange_splitcomp_out1_10 &lt;= rcc_out_10(1);
</span><span><a class="LN" name="3030"> 3030   </a>
</span><span><a class="LN" name="3031"> 3031   </a>  ratechange_splitcomp_out2_6 &lt;= rcc_out_10(2);
</span><span><a class="LN" name="3032"> 3032   </a>
</span><span><a class="LN" name="3033"> 3033   </a>  ratechange_splitcomp_out3_6 &lt;= rcc_out_10(3);
</span><span><a class="LN" name="3034"> 3034   </a>
</span><span><a class="LN" name="3035"> 3035   </a>  
</span><span><a class="LN" name="3036"> 3036   </a>  tmp_91 &lt;= ratechange_splitcomp_out0_10 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3037"> 3037   </a>      ratechange_splitcomp_out1_10 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3038"> 3038   </a>      ratechange_splitcomp_out2_6 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3039"> 3039   </a>      ratechange_splitcomp_out3_6;
</span><span><a class="LN" name="3040"> 3040   </a>
</span><span><a class="LN" name="3041"> 3041   </a>  reduced_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3042"> 3042   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3043"> 3043   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3044"> 3044   </a>      v2q2 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3045"> 3045   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3046"> 3046   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3047"> 3047   </a>        v2q2 &lt;= tmp_41;
</span><span><a class="LN" name="3048"> 3048   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3049"> 3049   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3050"> 3050   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" name="3051"> 3051   </a>
</span><span><a class="LN" name="3052"> 3052   </a>
</span><span><a class="LN" name="3053"> 3053   </a>  <span class="CT">-- <span><a href="1,18">'Madgwick_correction_fixpt:18'</a></span> v2q3 = fi(fi(2.0, 0, 2, 0, fm) * q3, 0, 14, 13, fm);</span>
</span><span><a class="LN" name="3054"> 3054   </a>  tmp_92 &lt;= resize(q3_unsigned &amp; '0', 16);
</span><span><a class="LN" name="3055"> 3055   </a>
</span><span><a class="LN" name="3056"> 3056   </a>  tmp_93 &lt;= tmp_92(14 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="3057"> 3057   </a>
</span><span><a class="LN" name="3058"> 3058   </a>  reduced_1_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3059"> 3059   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3060"> 3060   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3061"> 3061   </a>      v2q3 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3062"> 3062   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3063"> 3063   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3064"> 3064   </a>        v2q3 &lt;= tmp_93;
</span><span><a class="LN" name="3065"> 3065   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3066"> 3066   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3067"> 3067   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_1_process;
</span><span><a class="LN" name="3068"> 3068   </a>
</span><span><a class="LN" name="3069"> 3069   </a>
</span><span><a class="LN" name="3070"> 3070   </a>  delayMatch_8_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3071"> 3071   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3072"> 3072   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3073"> 3073   </a>      v2q0 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3074"> 3074   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3075"> 3075   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3076"> 3076   </a>        v2q0 &lt;= tmp_36;
</span><span><a class="LN" name="3077"> 3077   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3078"> 3078   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3079"> 3079   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_8_process;
</span><span><a class="LN" name="3080"> 3080   </a>
</span><span><a class="LN" name="3081"> 3081   </a>
</span><span><a class="LN" name="3082"> 3082   </a>  <span class="CT">-- <span><a href="1,16">'Madgwick_correction_fixpt:16'</a></span> v2q1 = fi(fi(2.0, 0, 2, 0, fm) * q1, 0, 14, 13, fm);</span>
</span><span><a class="LN" name="3083"> 3083   </a>  tmp_94 &lt;= resize(q1_unsigned &amp; '0', 16);
</span><span><a class="LN" name="3084"> 3084   </a>
</span><span><a class="LN" name="3085"> 3085   </a>  tmp_95 &lt;= tmp_94(14 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="3086"> 3086   </a>
</span><span><a class="LN" name="3087"> 3087   </a>  reduced_2_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3088"> 3088   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3089"> 3089   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3090"> 3090   </a>      v2q1 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3091"> 3091   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3092"> 3092   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3093"> 3093   </a>        v2q1 &lt;= tmp_95;
</span><span><a class="LN" name="3094"> 3094   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3095"> 3095   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3096"> 3096   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_2_process;
</span><span><a class="LN" name="3097"> 3097   </a>
</span><span><a class="LN" name="3098"> 3098   </a>
</span><span><a class="LN" name="3099"> 3099   </a>  c0_serial_1_7(0) &lt;= v2q2;
</span><span><a class="LN" name="3100"> 3100   </a>  c0_serial_1_7(1) &lt;= v2q3;
</span><span><a class="LN" name="3101"> 3101   </a>  c0_serial_1_7(2) &lt;= v2q0;
</span><span><a class="LN" name="3102"> 3102   </a>  c0_serial_1_7(3) &lt;= v2q1;
</span><span><a class="LN" name="3103"> 3103   </a>
</span><span><a class="LN" name="3104"> 3104   </a>  rcc_out_11 &lt;= c0_serial_1_7;
</span><span><a class="LN" name="3105"> 3105   </a>
</span><span><a class="LN" name="3106"> 3106   </a>  ratechange_splitcomp_out0_11 &lt;= rcc_out_11(0);
</span><span><a class="LN" name="3107"> 3107   </a>
</span><span><a class="LN" name="3108"> 3108   </a>  ratechange_splitcomp_out1_11 &lt;= rcc_out_11(1);
</span><span><a class="LN" name="3109"> 3109   </a>
</span><span><a class="LN" name="3110"> 3110   </a>  ratechange_splitcomp_out2_7 &lt;= rcc_out_11(2);
</span><span><a class="LN" name="3111"> 3111   </a>
</span><span><a class="LN" name="3112"> 3112   </a>  ratechange_splitcomp_out3_7 &lt;= rcc_out_11(3);
</span><span><a class="LN" name="3113"> 3113   </a>
</span><span><a class="LN" name="3114"> 3114   </a>  
</span><span><a class="LN" name="3115"> 3115   </a>  v2q2_1 &lt;= ratechange_splitcomp_out0_11 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3116"> 3116   </a>      ratechange_splitcomp_out1_11 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3117"> 3117   </a>      ratechange_splitcomp_out2_7 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3118"> 3118   </a>      ratechange_splitcomp_out3_7;
</span><span><a class="LN" name="3119"> 3119   </a>
</span><span><a class="LN" name="3120"> 3120   </a>  multiplier_cast &lt;= signed(resize(v2q2_1, 15));
</span><span><a class="LN" name="3121"> 3121   </a>  multiplier_mul_temp_2 &lt;= tmp_91 * multiplier_cast;
</span><span><a class="LN" name="3122"> 3122   </a>  tmp_96 &lt;= multiplier_mul_temp_2(38 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3123"> 3123   </a>
</span><span><a class="LN" name="3124"> 3124   </a>  alpha0_deserializer_tapDelayComp_5_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3125"> 3125   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3126"> 3126   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3127"> 3127   </a>      alpha0_deserializer_tapout_5 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 39));
</span><span><a class="LN" name="3128"> 3128   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3129"> 3129   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_7 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3130"> 3130   </a>        alpha0_deserializer_tapout_5(2) &lt;= tmp_96;
</span><span><a class="LN" name="3131"> 3131   </a>        alpha0_deserializer_tapout_5(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_5(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="3132"> 3132   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3133"> 3133   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3134"> 3134   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_5_p;
</span><span><a class="LN" name="3135"> 3135   </a>
</span><span><a class="LN" name="3136"> 3136   </a>
</span><span><a class="LN" name="3137"> 3137   </a>  alpha0_deserializer_muxOut_5(0) &lt;= alpha0_deserializer_tapout_5(0);
</span><span><a class="LN" name="3138"> 3138   </a>  alpha0_deserializer_muxOut_5(1) &lt;= alpha0_deserializer_tapout_5(1);
</span><span><a class="LN" name="3139"> 3139   </a>  alpha0_deserializer_muxOut_5(2) &lt;= alpha0_deserializer_tapout_5(2);
</span><span><a class="LN" name="3140"> 3140   </a>  alpha0_deserializer_muxOut_5(3) &lt;= tmp_96;
</span><span><a class="LN" name="3141"> 3141   </a>
</span><span><a class="LN" name="3142"> 3142   </a>  alpha0_deserializer_regComp_5_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3143"> 3143   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3144"> 3144   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3145"> 3145   </a>      c0_serialOut_0_5 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 39));
</span><span><a class="LN" name="3146"> 3146   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3147"> 3147   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_3 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3148"> 3148   </a>        c0_serialOut_0_5 &lt;= alpha0_deserializer_muxOut_5;
</span><span><a class="LN" name="3149"> 3149   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3150"> 3150   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3151"> 3151   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_5_proces;
</span><span><a class="LN" name="3152"> 3152   </a>
</span><span><a class="LN" name="3153"> 3153   </a>
</span><span><a class="LN" name="3154"> 3154   </a>  tmp_97 &lt;= c0_serialOut_0_2(1);
</span><span><a class="LN" name="3155"> 3155   </a>
</span><span><a class="LN" name="3156"> 3156   </a>  tmp_98 &lt;= resize(tmp_97, 40);
</span><span><a class="LN" name="3157"> 3157   </a>
</span><span><a class="LN" name="3158"> 3158   </a>  tmp_99 &lt;= c0_serialOut_0_5(3);
</span><span><a class="LN" name="3159"> 3159   </a>
</span><span><a class="LN" name="3160"> 3160   </a>  tmp_100 &lt;= resize(tmp_99, 40);
</span><span><a class="LN" name="3161"> 3161   </a>
</span><span><a class="LN" name="3162"> 3162   </a>  tmp_101 &lt;= tmp_98 + tmp_100;
</span><span><a class="LN" name="3163"> 3163   </a>
</span><span><a class="LN" name="3164"> 3164   </a>  tmp_102 &lt;= resize(tmp_101 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 65);
</span><span><a class="LN" name="3165"> 3165   </a>
</span><span><a class="LN" name="3166"> 3166   </a>  alpha0_deserializer_contl_6_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3167"> 3167   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3168"> 3168   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3169"> 3169   </a>      alpha0_deserializer_contl_cnt_6 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="3170"> 3170   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3171"> 3171   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3172"> 3172   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_6 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="3173"> 3173   </a>          alpha0_deserializer_contl_cnt_6 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="3174"> 3174   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="3175"> 3175   </a>          alpha0_deserializer_contl_cnt_6 &lt;= alpha0_deserializer_contl_cnt_6 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="3176"> 3176   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3177"> 3177   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3178"> 3178   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3179"> 3179   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_6_process;
</span><span><a class="LN" name="3180"> 3180   </a>
</span><span><a class="LN" name="3181"> 3181   </a>  alpha0_deserializer_tapDelayEn_12 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_6 &lt; 
</span><span><a class="LN" name="3182"> 3182   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="3183"> 3183   </a>  
</span><span><a class="LN" name="3184"> 3184   </a>  alpha0_deserializer_contl_validOutpu_6 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_6 = to_unsigned(16#1#, 2) 
</span><span><a class="LN" name="3185"> 3185   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="3186"> 3186   </a>      '0';
</span><span><a class="LN" name="3187"> 3187   </a>  
</span><span><a class="LN" name="3188"> 3188   </a>  alpha0_deserializer_innerRegEn_6 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_6 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3189"> 3189   </a>      '0';
</span><span><a class="LN" name="3190"> 3190   </a>  
</span><span><a class="LN" name="3191"> 3191   </a>  alpha0_deserializer_innerRegCtrolEn_6 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_6 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3192"> 3192   </a>      '0';
</span><span><a class="LN" name="3193"> 3193   </a>  alpha0_deserializer_outBypassEn_6 &lt;= '1';
</span><span><a class="LN" name="3194"> 3194   </a>
</span><span><a class="LN" name="3195"> 3195   </a>  alpha0_deserializer_tapDelayEn_13 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_12;
</span><span><a class="LN" name="3196"> 3196   </a>
</span><span><a class="LN" name="3197"> 3197   </a>  alpha0_deserializer_contl_7_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3198"> 3198   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3199"> 3199   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3200"> 3200   </a>      alpha0_deserializer_contl_cnt_7 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3201"> 3201   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3202"> 3202   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3203"> 3203   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_7 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="3204"> 3204   </a>          alpha0_deserializer_contl_cnt_7 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3205"> 3205   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="3206"> 3206   </a>          alpha0_deserializer_contl_cnt_7 &lt;= alpha0_deserializer_contl_cnt_7 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="3207"> 3207   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3208"> 3208   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3209"> 3209   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3210"> 3210   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_7_process;
</span><span><a class="LN" name="3211"> 3211   </a>
</span><span><a class="LN" name="3212"> 3212   </a>  alpha0_deserializer_tapDelayEn_14 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_7 &lt; 
</span><span><a class="LN" name="3213"> 3213   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="3214"> 3214   </a>  
</span><span><a class="LN" name="3215"> 3215   </a>  alpha0_deserializer_contl_validOutpu_7 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_7 = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="3216"> 3216   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="3217"> 3217   </a>      '0';
</span><span><a class="LN" name="3218"> 3218   </a>  
</span><span><a class="LN" name="3219"> 3219   </a>  alpha0_deserializer_innerRegEn_7 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_7 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3220"> 3220   </a>      '0';
</span><span><a class="LN" name="3221"> 3221   </a>  
</span><span><a class="LN" name="3222"> 3222   </a>  alpha0_deserializer_innerRegCtrolEn_7 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_7 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3223"> 3223   </a>      '0';
</span><span><a class="LN" name="3224"> 3224   </a>  alpha0_deserializer_outBypassEn_7 &lt;= '1';
</span><span><a class="LN" name="3225"> 3225   </a>
</span><span><a class="LN" name="3226"> 3226   </a>  alpha0_deserializer_tapDelayEn_15 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_14;
</span><span><a class="LN" name="3227"> 3227   </a>
</span><span><a class="LN" name="3228"> 3228   </a>  alpha0_deserializer_contl_8_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3229"> 3229   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3230"> 3230   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3231"> 3231   </a>      alpha0_deserializer_contl_cnt_8 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3232"> 3232   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3233"> 3233   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3234"> 3234   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_8 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="3235"> 3235   </a>          alpha0_deserializer_contl_cnt_8 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3236"> 3236   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="3237"> 3237   </a>          alpha0_deserializer_contl_cnt_8 &lt;= alpha0_deserializer_contl_cnt_8 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="3238"> 3238   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3239"> 3239   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3240"> 3240   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3241"> 3241   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_8_process;
</span><span><a class="LN" name="3242"> 3242   </a>
</span><span><a class="LN" name="3243"> 3243   </a>  alpha0_deserializer_tapDelayEn_16 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_8 &lt; 
</span><span><a class="LN" name="3244"> 3244   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="3245"> 3245   </a>  
</span><span><a class="LN" name="3246"> 3246   </a>  alpha0_deserializer_contl_validOutpu_8 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_8 = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="3247"> 3247   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="3248"> 3248   </a>      '0';
</span><span><a class="LN" name="3249"> 3249   </a>  
</span><span><a class="LN" name="3250"> 3250   </a>  alpha0_deserializer_innerRegEn_8 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_8 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3251"> 3251   </a>      '0';
</span><span><a class="LN" name="3252"> 3252   </a>  
</span><span><a class="LN" name="3253"> 3253   </a>  alpha0_deserializer_innerRegCtrolEn_8 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_8 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3254"> 3254   </a>      '0';
</span><span><a class="LN" name="3255"> 3255   </a>  alpha0_deserializer_outBypassEn_8 &lt;= '1';
</span><span><a class="LN" name="3256"> 3256   </a>
</span><span><a class="LN" name="3257"> 3257   </a>  alpha0_deserializer_tapDelayEn_17 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_16;
</span><span><a class="LN" name="3258"> 3258   </a>
</span><span><a class="LN" name="3259"> 3259   </a>  q2_3 &lt;= signed(resize(q2_unsigned, 15));
</span><span><a class="LN" name="3260"> 3260   </a>
</span><span><a class="LN" name="3261"> 3261   </a>  q3_4 &lt;= signed(resize(q3_unsigned, 15));
</span><span><a class="LN" name="3262"> 3262   </a>
</span><span><a class="LN" name="3263"> 3263   </a>  v2q1_1 &lt;= signed(resize(tmp_95, 15));
</span><span><a class="LN" name="3264"> 3264   </a>
</span><span><a class="LN" name="3265"> 3265   </a>  v2q1_2 &lt;= signed(resize(tmp_95, 15));
</span><span><a class="LN" name="3266"> 3266   </a>
</span><span><a class="LN" name="3267"> 3267   </a>  c0_serial_0_8(0) &lt;= q2_3;
</span><span><a class="LN" name="3268"> 3268   </a>  c0_serial_0_8(1) &lt;= q3_4;
</span><span><a class="LN" name="3269"> 3269   </a>  c0_serial_0_8(2) &lt;= v2q1_1;
</span><span><a class="LN" name="3270"> 3270   </a>  c0_serial_0_8(3) &lt;= v2q1_2;
</span><span><a class="LN" name="3271"> 3271   </a>
</span><span><a class="LN" name="3272"> 3272   </a>  rcc_out_12 &lt;= c0_serial_0_8;
</span><span><a class="LN" name="3273"> 3273   </a>
</span><span><a class="LN" name="3274"> 3274   </a>  ratechange_splitcomp_out0_12 &lt;= rcc_out_12(0);
</span><span><a class="LN" name="3275"> 3275   </a>
</span><span><a class="LN" name="3276"> 3276   </a>  ratechange_splitcomp_out1_12 &lt;= rcc_out_12(1);
</span><span><a class="LN" name="3277"> 3277   </a>
</span><span><a class="LN" name="3278"> 3278   </a>  ratechange_splitcomp_out2_8 &lt;= rcc_out_12(2);
</span><span><a class="LN" name="3279"> 3279   </a>
</span><span><a class="LN" name="3280"> 3280   </a>  ratechange_splitcomp_out3_8 &lt;= rcc_out_12(3);
</span><span><a class="LN" name="3281"> 3281   </a>
</span><span><a class="LN" name="3282"> 3282   </a>  
</span><span><a class="LN" name="3283"> 3283   </a>  q2_4 &lt;= ratechange_splitcomp_out0_12 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3284"> 3284   </a>      ratechange_splitcomp_out1_12 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3285"> 3285   </a>      ratechange_splitcomp_out2_8 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3286"> 3286   </a>      ratechange_splitcomp_out3_8;
</span><span><a class="LN" name="3287"> 3287   </a>
</span><span><a class="LN" name="3288"> 3288   </a>  q2_5 &lt;= signed(resize(q2_unsigned, 15));
</span><span><a class="LN" name="3289"> 3289   </a>
</span><span><a class="LN" name="3290"> 3290   </a>  q3_5 &lt;= signed(resize(q3_unsigned, 15));
</span><span><a class="LN" name="3291"> 3291   </a>
</span><span><a class="LN" name="3292"> 3292   </a>  mz_2 &lt;= signed(resize(mz_unsigned, 15));
</span><span><a class="LN" name="3293"> 3293   </a>
</span><span><a class="LN" name="3294"> 3294   </a>  my_2 &lt;= signed(resize(my_unsigned, 15));
</span><span><a class="LN" name="3295"> 3295   </a>
</span><span><a class="LN" name="3296"> 3296   </a>  c0_serial_1_8(0) &lt;= q2_5;
</span><span><a class="LN" name="3297"> 3297   </a>  c0_serial_1_8(1) &lt;= q3_5;
</span><span><a class="LN" name="3298"> 3298   </a>  c0_serial_1_8(2) &lt;= mz_2;
</span><span><a class="LN" name="3299"> 3299   </a>  c0_serial_1_8(3) &lt;= my_2;
</span><span><a class="LN" name="3300"> 3300   </a>
</span><span><a class="LN" name="3301"> 3301   </a>  rcc_out_13 &lt;= c0_serial_1_8;
</span><span><a class="LN" name="3302"> 3302   </a>
</span><span><a class="LN" name="3303"> 3303   </a>  ratechange_splitcomp_out0_13 &lt;= rcc_out_13(0);
</span><span><a class="LN" name="3304"> 3304   </a>
</span><span><a class="LN" name="3305"> 3305   </a>  ratechange_splitcomp_out1_13 &lt;= rcc_out_13(1);
</span><span><a class="LN" name="3306"> 3306   </a>
</span><span><a class="LN" name="3307"> 3307   </a>  ratechange_splitcomp_out2_9 &lt;= rcc_out_13(2);
</span><span><a class="LN" name="3308"> 3308   </a>
</span><span><a class="LN" name="3309"> 3309   </a>  ratechange_splitcomp_out3_9 &lt;= rcc_out_13(3);
</span><span><a class="LN" name="3310"> 3310   </a>
</span><span><a class="LN" name="3311"> 3311   </a>  
</span><span><a class="LN" name="3312"> 3312   </a>  q2_6 &lt;= ratechange_splitcomp_out0_13 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3313"> 3313   </a>      ratechange_splitcomp_out1_13 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3314"> 3314   </a>      ratechange_splitcomp_out2_9 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3315"> 3315   </a>      ratechange_splitcomp_out3_9;
</span><span><a class="LN" name="3316"> 3316   </a>
</span><span><a class="LN" name="3317"> 3317   </a>  <span class="CT">-- <span><a href="1,28">'Madgwick_correction_fixpt:28'</a></span> q2q2 = fi(q2 * q2, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="3318"> 3318   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3319"> 3319   </a>  <span class="CT">-- <span><a href="1,30">'Madgwick_correction_fixpt:30'</a></span> q3q3 = fi(q3 * q3, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="3320"> 3320   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3321"> 3321   </a>  <span class="CT">-- <span><a href="1,30">'Madgwick_correction_fixpt:30'</a></span> q3q3 = fi(q3 * q3, 0, 14, 14, fm);</span>
</span><span><a class="LN" name="3322"> 3322   </a>  multiplier_mul_temp_3 &lt;= q2_4 * q2_6;
</span><span><a class="LN" name="3323"> 3323   </a>  tmp_103 &lt;= multiplier_mul_temp_3(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="3324"> 3324   </a>
</span><span><a class="LN" name="3325"> 3325   </a>  alpha0_deserializer_tapDelayComp_6_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3326"> 3326   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3327"> 3327   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3328"> 3328   </a>      alpha0_deserializer_tapout_6 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="3329"> 3329   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3330"> 3330   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_17 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3331"> 3331   </a>        alpha0_deserializer_tapout_6(2) &lt;= tmp_103;
</span><span><a class="LN" name="3332"> 3332   </a>        alpha0_deserializer_tapout_6(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_6(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="3333"> 3333   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3334"> 3334   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3335"> 3335   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_6_p;
</span><span><a class="LN" name="3336"> 3336   </a>
</span><span><a class="LN" name="3337"> 3337   </a>
</span><span><a class="LN" name="3338"> 3338   </a>  alpha0_deserializer_muxOut_6(0) &lt;= alpha0_deserializer_tapout_6(0);
</span><span><a class="LN" name="3339"> 3339   </a>  alpha0_deserializer_muxOut_6(1) &lt;= alpha0_deserializer_tapout_6(1);
</span><span><a class="LN" name="3340"> 3340   </a>  alpha0_deserializer_muxOut_6(2) &lt;= alpha0_deserializer_tapout_6(2);
</span><span><a class="LN" name="3341"> 3341   </a>  alpha0_deserializer_muxOut_6(3) &lt;= tmp_103;
</span><span><a class="LN" name="3342"> 3342   </a>
</span><span><a class="LN" name="3343"> 3343   </a>  alpha0_deserializer_regComp_6_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3344"> 3344   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3345"> 3345   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3346"> 3346   </a>      c0_serialOut_0_6 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="3347"> 3347   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3348"> 3348   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_8 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3349"> 3349   </a>        c0_serialOut_0_6 &lt;= alpha0_deserializer_muxOut_6;
</span><span><a class="LN" name="3350"> 3350   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3351"> 3351   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3352"> 3352   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_6_proces;
</span><span><a class="LN" name="3353"> 3353   </a>
</span><span><a class="LN" name="3354"> 3354   </a>
</span><span><a class="LN" name="3355"> 3355   </a>  tmp_104 &lt;= c0_serialOut_0_6(0);
</span><span><a class="LN" name="3356"> 3356   </a>
</span><span><a class="LN" name="3357"> 3357   </a>  tmp_105 &lt;= unsigned(tmp_104(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="3358"> 3358   </a>
</span><span><a class="LN" name="3359"> 3359   </a>  tmp_106 &lt;= tmp_105(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="3360"> 3360   </a>
</span><span><a class="LN" name="3361"> 3361   </a>  tmp_107 &lt;= signed(resize(tmp_106, 17));
</span><span><a class="LN" name="3362"> 3362   </a>
</span><span><a class="LN" name="3363"> 3363   </a>  tmp_108 &lt;= to_signed(16#02000#, 17) - tmp_107;
</span><span><a class="LN" name="3364"> 3364   </a>
</span><span><a class="LN" name="3365"> 3365   </a>  tmp_109 &lt;= resize(tmp_108, 19);
</span><span><a class="LN" name="3366"> 3366   </a>
</span><span><a class="LN" name="3367"> 3367   </a>  tmp_110 &lt;= c0_serialOut_0_6(1);
</span><span><a class="LN" name="3368"> 3368   </a>
</span><span><a class="LN" name="3369"> 3369   </a>  tmp_111 &lt;= unsigned(tmp_110(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="3370"> 3370   </a>
</span><span><a class="LN" name="3371"> 3371   </a>  tmp_112 &lt;= tmp_111(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="3372"> 3372   </a>
</span><span><a class="LN" name="3373"> 3373   </a>  tmp_113 &lt;= signed(resize(tmp_112, 19));
</span><span><a class="LN" name="3374"> 3374   </a>
</span><span><a class="LN" name="3375"> 3375   </a>  tmp_114 &lt;= tmp_109 - tmp_113;
</span><span><a class="LN" name="3376"> 3376   </a>
</span><span><a class="LN" name="3377"> 3377   </a>  delayMatch_9_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3378"> 3378   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3379"> 3379   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3380"> 3380   </a>      delayMatch_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 19));
</span><span><a class="LN" name="3381"> 3381   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3382"> 3382   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3383"> 3383   </a>        delayMatch_reg(0) &lt;= tmp_114;
</span><span><a class="LN" name="3384"> 3384   </a>        delayMatch_reg(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="3385"> 3385   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3386"> 3386   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3387"> 3387   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_9_process;
</span><span><a class="LN" name="3388"> 3388   </a>
</span><span><a class="LN" name="3389"> 3389   </a>  tmp_115 &lt;= delayMatch_reg(4);
</span><span><a class="LN" name="3390"> 3390   </a>
</span><span><a class="LN" name="3391"> 3391   </a>  tmp_116 &lt;= signed(resize(tmp_106, 17));
</span><span><a class="LN" name="3392"> 3392   </a>
</span><span><a class="LN" name="3393"> 3393   </a>  tmp_117 &lt;= to_signed(16#02000#, 17) - tmp_116;
</span><span><a class="LN" name="3394"> 3394   </a>
</span><span><a class="LN" name="3395"> 3395   </a>  tmp_118 &lt;= resize(tmp_117, 19);
</span><span><a class="LN" name="3396"> 3396   </a>
</span><span><a class="LN" name="3397"> 3397   </a>  tmp_119 &lt;= signed(resize(tmp_112, 19));
</span><span><a class="LN" name="3398"> 3398   </a>
</span><span><a class="LN" name="3399"> 3399   </a>  tmp_120 &lt;= tmp_118 - tmp_119;
</span><span><a class="LN" name="3400"> 3400   </a>
</span><span><a class="LN" name="3401"> 3401   </a>  delayMatch_10_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3402"> 3402   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3403"> 3403   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3404"> 3404   </a>      delayMatch_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 19));
</span><span><a class="LN" name="3405"> 3405   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3406"> 3406   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3407"> 3407   </a>        delayMatch_reg_1(0) &lt;= tmp_120;
</span><span><a class="LN" name="3408"> 3408   </a>        delayMatch_reg_1(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_1(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="3409"> 3409   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3410"> 3410   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3411"> 3411   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_10_process;
</span><span><a class="LN" name="3412"> 3412   </a>
</span><span><a class="LN" name="3413"> 3413   </a>  tmp_121 &lt;= delayMatch_reg_1(4);
</span><span><a class="LN" name="3414"> 3414   </a>
</span><span><a class="LN" name="3415"> 3415   </a>  tmp_122 &lt;= signed(resize(tmp_106, 17));
</span><span><a class="LN" name="3416"> 3416   </a>
</span><span><a class="LN" name="3417"> 3417   </a>  tmp_123 &lt;= to_signed(16#02000#, 17) - tmp_122;
</span><span><a class="LN" name="3418"> 3418   </a>
</span><span><a class="LN" name="3419"> 3419   </a>  tmp_124 &lt;= resize(tmp_123, 19);
</span><span><a class="LN" name="3420"> 3420   </a>
</span><span><a class="LN" name="3421"> 3421   </a>  tmp_125 &lt;= signed(resize(tmp_112, 19));
</span><span><a class="LN" name="3422"> 3422   </a>
</span><span><a class="LN" name="3423"> 3423   </a>  tmp_126 &lt;= tmp_124 - tmp_125;
</span><span><a class="LN" name="3424"> 3424   </a>
</span><span><a class="LN" name="3425"> 3425   </a>  delayMatch_11_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3426"> 3426   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3427"> 3427   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3428"> 3428   </a>      delayMatch_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 19));
</span><span><a class="LN" name="3429"> 3429   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3430"> 3430   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3431"> 3431   </a>        delayMatch_reg_2(0) &lt;= tmp_126;
</span><span><a class="LN" name="3432"> 3432   </a>        delayMatch_reg_2(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_2(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="3433"> 3433   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3434"> 3434   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3435"> 3435   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_11_process;
</span><span><a class="LN" name="3436"> 3436   </a>
</span><span><a class="LN" name="3437"> 3437   </a>  tmp_127 &lt;= delayMatch_reg_2(4);
</span><span><a class="LN" name="3438"> 3438   </a>
</span><span><a class="LN" name="3439"> 3439   </a>  tmp_128 &lt;= signed(resize(tmp_106, 17));
</span><span><a class="LN" name="3440"> 3440   </a>
</span><span><a class="LN" name="3441"> 3441   </a>  tmp_129 &lt;= to_signed(16#02000#, 17) - tmp_128;
</span><span><a class="LN" name="3442"> 3442   </a>
</span><span><a class="LN" name="3443"> 3443   </a>  tmp_130 &lt;= resize(tmp_129, 19);
</span><span><a class="LN" name="3444"> 3444   </a>
</span><span><a class="LN" name="3445"> 3445   </a>  tmp_131 &lt;= signed(resize(tmp_112, 19));
</span><span><a class="LN" name="3446"> 3446   </a>
</span><span><a class="LN" name="3447"> 3447   </a>  tmp_132 &lt;= tmp_130 - tmp_131;
</span><span><a class="LN" name="3448"> 3448   </a>
</span><span><a class="LN" name="3449"> 3449   </a>  delayMatch_12_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3450"> 3450   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3451"> 3451   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3452"> 3452   </a>      delayMatch_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 19));
</span><span><a class="LN" name="3453"> 3453   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3454"> 3454   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3455"> 3455   </a>        delayMatch_reg_3(0) &lt;= tmp_132;
</span><span><a class="LN" name="3456"> 3456   </a>        delayMatch_reg_3(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_3(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="3457"> 3457   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3458"> 3458   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3459"> 3459   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_12_process;
</span><span><a class="LN" name="3460"> 3460   </a>
</span><span><a class="LN" name="3461"> 3461   </a>  tmp_133 &lt;= delayMatch_reg_3(4);
</span><span><a class="LN" name="3462"> 3462   </a>
</span><span><a class="LN" name="3463"> 3463   </a>  c0_serial_0_9(0) &lt;= tmp_115;
</span><span><a class="LN" name="3464"> 3464   </a>  c0_serial_0_9(1) &lt;= tmp_121;
</span><span><a class="LN" name="3465"> 3465   </a>  c0_serial_0_9(2) &lt;= tmp_127;
</span><span><a class="LN" name="3466"> 3466   </a>  c0_serial_0_9(3) &lt;= tmp_133;
</span><span><a class="LN" name="3467"> 3467   </a>
</span><span><a class="LN" name="3468"> 3468   </a>  rcc_out_14 &lt;= c0_serial_0_9;
</span><span><a class="LN" name="3469"> 3469   </a>
</span><span><a class="LN" name="3470"> 3470   </a>  ratechange_splitcomp_out0_14 &lt;= rcc_out_14(0);
</span><span><a class="LN" name="3471"> 3471   </a>
</span><span><a class="LN" name="3472"> 3472   </a>  ratechange_splitcomp_out1_14 &lt;= rcc_out_14(1);
</span><span><a class="LN" name="3473"> 3473   </a>
</span><span><a class="LN" name="3474"> 3474   </a>  ratechange_splitcomp_out2_10 &lt;= rcc_out_14(2);
</span><span><a class="LN" name="3475"> 3475   </a>
</span><span><a class="LN" name="3476"> 3476   </a>  ratechange_splitcomp_out3_10 &lt;= rcc_out_14(3);
</span><span><a class="LN" name="3477"> 3477   </a>
</span><span><a class="LN" name="3478"> 3478   </a>  
</span><span><a class="LN" name="3479"> 3479   </a>  tmp_134 &lt;= ratechange_splitcomp_out0_14 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3480"> 3480   </a>      ratechange_splitcomp_out1_14 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3481"> 3481   </a>      ratechange_splitcomp_out2_10 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3482"> 3482   </a>      ratechange_splitcomp_out3_10;
</span><span><a class="LN" name="3483"> 3483   </a>
</span><span><a class="LN" name="3484"> 3484   </a>  alpha0_deserializer_contl_9_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3485"> 3485   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3486"> 3486   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3487"> 3487   </a>      alpha0_deserializer_contl_cnt_9 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3488"> 3488   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3489"> 3489   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3490"> 3490   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_9 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="3491"> 3491   </a>          alpha0_deserializer_contl_cnt_9 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3492"> 3492   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="3493"> 3493   </a>          alpha0_deserializer_contl_cnt_9 &lt;= alpha0_deserializer_contl_cnt_9 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="3494"> 3494   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3495"> 3495   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3496"> 3496   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3497"> 3497   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_9_process;
</span><span><a class="LN" name="3498"> 3498   </a>
</span><span><a class="LN" name="3499"> 3499   </a>  alpha0_deserializer_tapDelayEn_18 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_9 &lt; 
</span><span><a class="LN" name="3500"> 3500   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="3501"> 3501   </a>  
</span><span><a class="LN" name="3502"> 3502   </a>  alpha0_deserializer_contl_validOutpu_9 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_9 = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="3503"> 3503   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="3504"> 3504   </a>      '0';
</span><span><a class="LN" name="3505"> 3505   </a>  
</span><span><a class="LN" name="3506"> 3506   </a>  alpha0_deserializer_innerRegEn_9 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_9 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3507"> 3507   </a>      '0';
</span><span><a class="LN" name="3508"> 3508   </a>  
</span><span><a class="LN" name="3509"> 3509   </a>  alpha0_deserializer_innerRegCtrolEn_9 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_9 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3510"> 3510   </a>      '0';
</span><span><a class="LN" name="3511"> 3511   </a>  alpha0_deserializer_outBypassEn_9 &lt;= '1';
</span><span><a class="LN" name="3512"> 3512   </a>
</span><span><a class="LN" name="3513"> 3513   </a>  alpha0_deserializer_tapDelayEn_19 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_18;
</span><span><a class="LN" name="3514"> 3514   </a>
</span><span><a class="LN" name="3515"> 3515   </a>  tmp_135 &lt;= c0_serialOut_0_4(0);
</span><span><a class="LN" name="3516"> 3516   </a>
</span><span><a class="LN" name="3517"> 3517   </a>  tmp_136 &lt;= unsigned(tmp_135(29 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="3518"> 3518   </a>
</span><span><a class="LN" name="3519"> 3519   </a>  tmp_137 &lt;= tmp_136(28 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" name="3520"> 3520   </a>
</span><span><a class="LN" name="3521"> 3521   </a>  delayMatch_13_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3522"> 3522   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3523"> 3523   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3524"> 3524   </a>      delayMatch_reg_4 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" name="3525"> 3525   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3526"> 3526   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3527"> 3527   </a>        delayMatch_reg_4(0) &lt;= tmp_137;
</span><span><a class="LN" name="3528"> 3528   </a>        delayMatch_reg_4(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_4(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="3529"> 3529   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3530"> 3530   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3531"> 3531   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_13_process;
</span><span><a class="LN" name="3532"> 3532   </a>
</span><span><a class="LN" name="3533"> 3533   </a>  v2q1mx &lt;= delayMatch_reg_4(2);
</span><span><a class="LN" name="3534"> 3534   </a>
</span><span><a class="LN" name="3535"> 3535   </a>  v2q1mx_1 &lt;= signed(resize(v2q1mx, 15));
</span><span><a class="LN" name="3536"> 3536   </a>
</span><span><a class="LN" name="3537"> 3537   </a>  alpha0_deserializer_contl_10_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3538"> 3538   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3539"> 3539   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3540"> 3540   </a>      alpha0_deserializer_contl_cnt_10 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3541"> 3541   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3542"> 3542   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3543"> 3543   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_10 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="3544"> 3544   </a>          alpha0_deserializer_contl_cnt_10 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3545"> 3545   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="3546"> 3546   </a>          alpha0_deserializer_contl_cnt_10 &lt;= alpha0_deserializer_contl_cnt_10 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="3547"> 3547   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3548"> 3548   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3549"> 3549   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3550"> 3550   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_10_process;
</span><span><a class="LN" name="3551"> 3551   </a>
</span><span><a class="LN" name="3552"> 3552   </a>  alpha0_deserializer_tapDelayEn_20 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_10 &lt; 
</span><span><a class="LN" name="3553"> 3553   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="3554"> 3554   </a>  
</span><span><a class="LN" name="3555"> 3555   </a>  alpha0_deserializer_contl_validOutpu_10 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_10 = to_unsigned(16#3#, 
</span><span><a class="LN" name="3556"> 3556   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3557"> 3557   </a>      '0';
</span><span><a class="LN" name="3558"> 3558   </a>  
</span><span><a class="LN" name="3559"> 3559   </a>  alpha0_deserializer_innerRegEn_10 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_10 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3560"> 3560   </a>      '0';
</span><span><a class="LN" name="3561"> 3561   </a>  
</span><span><a class="LN" name="3562"> 3562   </a>  alpha0_deserializer_innerRegCtrolEn_10 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_10 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3563"> 3563   </a>      '0';
</span><span><a class="LN" name="3564"> 3564   </a>  alpha0_deserializer_outBypassEn_10 &lt;= '1';
</span><span><a class="LN" name="3565"> 3565   </a>
</span><span><a class="LN" name="3566"> 3566   </a>  alpha0_deserializer_tapDelayEn_21 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_20;
</span><span><a class="LN" name="3567"> 3567   </a>
</span><span><a class="LN" name="3568"> 3568   </a>  reduced_3_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3569"> 3569   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3570"> 3570   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3571"> 3571   </a>      mx_4 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3572"> 3572   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3573"> 3573   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3574"> 3574   </a>        mx_4 &lt;= mx_unsigned;
</span><span><a class="LN" name="3575"> 3575   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3576"> 3576   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3577"> 3577   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_3_process;
</span><span><a class="LN" name="3578"> 3578   </a>
</span><span><a class="LN" name="3579"> 3579   </a>
</span><span><a class="LN" name="3580"> 3580   </a>  reduced_4_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3581"> 3581   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3582"> 3582   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3583"> 3583   </a>      mz_3 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3584"> 3584   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3585"> 3585   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3586"> 3586   </a>        mz_3 &lt;= mz_unsigned;
</span><span><a class="LN" name="3587"> 3587   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3588"> 3588   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3589"> 3589   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_4_process;
</span><span><a class="LN" name="3590"> 3590   </a>
</span><span><a class="LN" name="3591"> 3591   </a>
</span><span><a class="LN" name="3592"> 3592   </a>  reduced_5_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3593"> 3593   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3594"> 3594   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3595"> 3595   </a>      my_3 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3596"> 3596   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3597"> 3597   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3598"> 3598   </a>        my_3 &lt;= my_unsigned;
</span><span><a class="LN" name="3599"> 3599   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3600"> 3600   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3601"> 3601   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_5_process;
</span><span><a class="LN" name="3602"> 3602   </a>
</span><span><a class="LN" name="3603"> 3603   </a>
</span><span><a class="LN" name="3604"> 3604   </a>  c0_serial_0_10(0) &lt;= mx_4;
</span><span><a class="LN" name="3605"> 3605   </a>  c0_serial_0_10(1) &lt;= mz_3;
</span><span><a class="LN" name="3606"> 3606   </a>  c0_serial_0_10(2) &lt;= my_3;
</span><span><a class="LN" name="3607"> 3607   </a>  c0_serial_0_10(3) &lt;= mx_4;
</span><span><a class="LN" name="3608"> 3608   </a>
</span><span><a class="LN" name="3609"> 3609   </a>  rcc_out_15 &lt;= c0_serial_0_10;
</span><span><a class="LN" name="3610"> 3610   </a>
</span><span><a class="LN" name="3611"> 3611   </a>  ratechange_splitcomp_out0_15 &lt;= rcc_out_15(0);
</span><span><a class="LN" name="3612"> 3612   </a>
</span><span><a class="LN" name="3613"> 3613   </a>  ratechange_splitcomp_out1_15 &lt;= rcc_out_15(1);
</span><span><a class="LN" name="3614"> 3614   </a>
</span><span><a class="LN" name="3615"> 3615   </a>  ratechange_splitcomp_out2_11 &lt;= rcc_out_15(2);
</span><span><a class="LN" name="3616"> 3616   </a>
</span><span><a class="LN" name="3617"> 3617   </a>  ratechange_splitcomp_out3_11 &lt;= rcc_out_15(3);
</span><span><a class="LN" name="3618"> 3618   </a>
</span><span><a class="LN" name="3619"> 3619   </a>  
</span><span><a class="LN" name="3620"> 3620   </a>  mx_5 &lt;= ratechange_splitcomp_out0_15 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3621"> 3621   </a>      ratechange_splitcomp_out1_15 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3622"> 3622   </a>      ratechange_splitcomp_out2_11 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3623"> 3623   </a>      ratechange_splitcomp_out3_11;
</span><span><a class="LN" name="3624"> 3624   </a>
</span><span><a class="LN" name="3625"> 3625   </a>  tmp_138 &lt;= c0_serialOut_0_3(3);
</span><span><a class="LN" name="3626"> 3626   </a>
</span><span><a class="LN" name="3627"> 3627   </a>  tmp_139 &lt;= tmp_138(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="3628"> 3628   </a>
</span><span><a class="LN" name="3629"> 3629   </a>  tmp_140 &lt;= c0_serialOut_0(2);
</span><span><a class="LN" name="3630"> 3630   </a>
</span><span><a class="LN" name="3631"> 3631   </a>  tmp_141 &lt;= tmp_140(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="3632"> 3632   </a>
</span><span><a class="LN" name="3633"> 3633   </a>  c0_serial_1_9(0) &lt;= tmp_139;
</span><span><a class="LN" name="3634"> 3634   </a>  c0_serial_1_9(1) &lt;= tmp_141;
</span><span><a class="LN" name="3635"> 3635   </a>  c0_serial_1_9(2) &lt;= tmp_141;
</span><span><a class="LN" name="3636"> 3636   </a>  c0_serial_1_9(3) &lt;= tmp_141;
</span><span><a class="LN" name="3637"> 3637   </a>
</span><span><a class="LN" name="3638"> 3638   </a>  rcc_out_16 &lt;= c0_serial_1_9;
</span><span><a class="LN" name="3639"> 3639   </a>
</span><span><a class="LN" name="3640"> 3640   </a>  ratechange_splitcomp_out0_16 &lt;= rcc_out_16(0);
</span><span><a class="LN" name="3641"> 3641   </a>
</span><span><a class="LN" name="3642"> 3642   </a>  ratechange_splitcomp_out1_16 &lt;= rcc_out_16(1);
</span><span><a class="LN" name="3643"> 3643   </a>
</span><span><a class="LN" name="3644"> 3644   </a>  ratechange_splitcomp_out2_12 &lt;= rcc_out_16(2);
</span><span><a class="LN" name="3645"> 3645   </a>
</span><span><a class="LN" name="3646"> 3646   </a>  ratechange_splitcomp_out3_12 &lt;= rcc_out_16(3);
</span><span><a class="LN" name="3647"> 3647   </a>
</span><span><a class="LN" name="3648"> 3648   </a>  
</span><span><a class="LN" name="3649"> 3649   </a>  q0q0 &lt;= ratechange_splitcomp_out0_16 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3650"> 3650   </a>      ratechange_splitcomp_out1_16 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3651"> 3651   </a>      ratechange_splitcomp_out2_12 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3652"> 3652   </a>      ratechange_splitcomp_out3_12;
</span><span><a class="LN" name="3653"> 3653   </a>
</span><span><a class="LN" name="3654"> 3654   </a>  <span class="CT">-- Reference direction of Earth's magnetic field</span>
</span><span><a class="LN" name="3655"> 3655   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3656"> 3656   </a>  
</span><span><a class="LN" name="3657"> 3657   </a><span class="CT">-- <span><a href="1,33">'Madgwick_correction_fixpt:33'</a></span> hx = fi(fi_signed(fi_signed(fi_signed(mx * q0q0) - v2q0my * q3 + v2q0mz * q2 + mx </span>
</span><span><a class="LN" name="3658"> 3658   </a>  <span class="CT">-- * q1q1 + v2q1 * my * q2 + v2q1 * mz * q3) - mx * q2q2) - mx * q3q3, 1, 14, 2, fm)</span>
</span><span><a class="LN" name="3659"> 3659   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3660"> 3660   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3661"> 3661   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3662"> 3662   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3663"> 3663   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3664"> 3664   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="3665"> 3665   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3666"> 3666   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="3667"> 3667   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3668"> 3668   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="3669"> 3669   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3670"> 3670   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3671"> 3671   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3672"> 3672   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3673"> 3673   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3674"> 3674   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="3675"> 3675   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3676"> 3676   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="3677"> 3677   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3678"> 3678   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3679"> 3679   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3680"> 3680   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3681"> 3681   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3682"> 3682   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="3683"> 3683   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3684"> 3684   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="3685"> 3685   </a>  tmp_142 &lt;= mx_5 * q0q0;
</span><span><a class="LN" name="3686"> 3686   </a>
</span><span><a class="LN" name="3687"> 3687   </a>  alpha0_deserializer_tapDelayComp_7_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3688"> 3688   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3689"> 3689   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3690"> 3690   </a>      alpha0_deserializer_tapout_7 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="3691"> 3691   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3692"> 3692   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_21 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3693"> 3693   </a>        alpha0_deserializer_tapout_7(2) &lt;= tmp_142;
</span><span><a class="LN" name="3694"> 3694   </a>        alpha0_deserializer_tapout_7(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_7(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="3695"> 3695   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3696"> 3696   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3697"> 3697   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_7_p;
</span><span><a class="LN" name="3698"> 3698   </a>
</span><span><a class="LN" name="3699"> 3699   </a>
</span><span><a class="LN" name="3700"> 3700   </a>  alpha0_deserializer_muxOut_7(0) &lt;= alpha0_deserializer_tapout_7(0);
</span><span><a class="LN" name="3701"> 3701   </a>  alpha0_deserializer_muxOut_7(1) &lt;= alpha0_deserializer_tapout_7(1);
</span><span><a class="LN" name="3702"> 3702   </a>  alpha0_deserializer_muxOut_7(2) &lt;= alpha0_deserializer_tapout_7(2);
</span><span><a class="LN" name="3703"> 3703   </a>  alpha0_deserializer_muxOut_7(3) &lt;= tmp_142;
</span><span><a class="LN" name="3704"> 3704   </a>
</span><span><a class="LN" name="3705"> 3705   </a>  alpha0_deserializer_regComp_7_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3706"> 3706   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3707"> 3707   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3708"> 3708   </a>      c0_serialOut_0_7 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="3709"> 3709   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3710"> 3710   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_10 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3711"> 3711   </a>        c0_serialOut_0_7 &lt;= alpha0_deserializer_muxOut_7;
</span><span><a class="LN" name="3712"> 3712   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3713"> 3713   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3714"> 3714   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_7_proces;
</span><span><a class="LN" name="3715"> 3715   </a>
</span><span><a class="LN" name="3716"> 3716   </a>
</span><span><a class="LN" name="3717"> 3717   </a>  alpha0_deserializer_contl_11_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3718"> 3718   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3719"> 3719   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3720"> 3720   </a>      alpha0_deserializer_contl_cnt_11 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3721"> 3721   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3722"> 3722   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3723"> 3723   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_11 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="3724"> 3724   </a>          alpha0_deserializer_contl_cnt_11 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3725"> 3725   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="3726"> 3726   </a>          alpha0_deserializer_contl_cnt_11 &lt;= alpha0_deserializer_contl_cnt_11 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="3727"> 3727   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3728"> 3728   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3729"> 3729   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3730"> 3730   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_11_process;
</span><span><a class="LN" name="3731"> 3731   </a>
</span><span><a class="LN" name="3732"> 3732   </a>  alpha0_deserializer_tapDelayEn_22 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_11 &lt; 
</span><span><a class="LN" name="3733"> 3733   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="3734"> 3734   </a>  
</span><span><a class="LN" name="3735"> 3735   </a>  alpha0_deserializer_contl_validOutpu_11 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_11 = to_unsigned(16#3#, 
</span><span><a class="LN" name="3736"> 3736   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3737"> 3737   </a>      '0';
</span><span><a class="LN" name="3738"> 3738   </a>  
</span><span><a class="LN" name="3739"> 3739   </a>  alpha0_deserializer_innerRegEn_11 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_11 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3740"> 3740   </a>      '0';
</span><span><a class="LN" name="3741"> 3741   </a>  
</span><span><a class="LN" name="3742"> 3742   </a>  alpha0_deserializer_innerRegCtrolEn_11 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_11 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3743"> 3743   </a>      '0';
</span><span><a class="LN" name="3744"> 3744   </a>  alpha0_deserializer_outBypassEn_11 &lt;= '1';
</span><span><a class="LN" name="3745"> 3745   </a>
</span><span><a class="LN" name="3746"> 3746   </a>  alpha0_deserializer_tapDelayEn_23 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_22;
</span><span><a class="LN" name="3747"> 3747   </a>
</span><span><a class="LN" name="3748"> 3748   </a>  tmp_143 &lt;= c0_serialOut_0_1(2);
</span><span><a class="LN" name="3749"> 3749   </a>
</span><span><a class="LN" name="3750"> 3750   </a>  tmp_144 &lt;= unsigned(tmp_143(29 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="3751"> 3751   </a>
</span><span><a class="LN" name="3752"> 3752   </a>  tmp_145 &lt;= tmp_144(28 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" name="3753"> 3753   </a>
</span><span><a class="LN" name="3754"> 3754   </a>  tmp_146 &lt;= c0_serialOut_0_1(3);
</span><span><a class="LN" name="3755"> 3755   </a>
</span><span><a class="LN" name="3756"> 3756   </a>  tmp_147 &lt;= unsigned(tmp_146(29 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="3757"> 3757   </a>
</span><span><a class="LN" name="3758"> 3758   </a>  tmp_148 &lt;= tmp_147(28 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" name="3759"> 3759   </a>
</span><span><a class="LN" name="3760"> 3760   </a>  c0_serial_0_11(0) &lt;= tmp_145;
</span><span><a class="LN" name="3761"> 3761   </a>  c0_serial_0_11(1) &lt;= tmp_145;
</span><span><a class="LN" name="3762"> 3762   </a>  c0_serial_0_11(2) &lt;= tmp_148;
</span><span><a class="LN" name="3763"> 3763   </a>  c0_serial_0_11(3) &lt;= tmp_137;
</span><span><a class="LN" name="3764"> 3764   </a>
</span><span><a class="LN" name="3765"> 3765   </a>  rcc_out_17 &lt;= c0_serial_0_11;
</span><span><a class="LN" name="3766"> 3766   </a>
</span><span><a class="LN" name="3767"> 3767   </a>  ratechange_splitcomp_out0_17 &lt;= rcc_out_17(0);
</span><span><a class="LN" name="3768"> 3768   </a>
</span><span><a class="LN" name="3769"> 3769   </a>  ratechange_splitcomp_out1_17 &lt;= rcc_out_17(1);
</span><span><a class="LN" name="3770"> 3770   </a>
</span><span><a class="LN" name="3771"> 3771   </a>  ratechange_splitcomp_out2_13 &lt;= rcc_out_17(2);
</span><span><a class="LN" name="3772"> 3772   </a>
</span><span><a class="LN" name="3773"> 3773   </a>  ratechange_splitcomp_out3_13 &lt;= rcc_out_17(3);
</span><span><a class="LN" name="3774"> 3774   </a>
</span><span><a class="LN" name="3775"> 3775   </a>  
</span><span><a class="LN" name="3776"> 3776   </a>  v2q0my &lt;= ratechange_splitcomp_out0_17 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3777"> 3777   </a>      ratechange_splitcomp_out1_17 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3778"> 3778   </a>      ratechange_splitcomp_out2_13 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3779"> 3779   </a>      ratechange_splitcomp_out3_13;
</span><span><a class="LN" name="3780"> 3780   </a>
</span><span><a class="LN" name="3781"> 3781   </a>  reduced_6_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3782"> 3782   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3783"> 3783   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3784"> 3784   </a>      q1_2 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3785"> 3785   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3786"> 3786   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3787"> 3787   </a>        q1_2 &lt;= q1_unsigned;
</span><span><a class="LN" name="3788"> 3788   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3789"> 3789   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3790"> 3790   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_6_process;
</span><span><a class="LN" name="3791"> 3791   </a>
</span><span><a class="LN" name="3792"> 3792   </a>
</span><span><a class="LN" name="3793"> 3793   </a>  reduced_7_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3794"> 3794   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3795"> 3795   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3796"> 3796   </a>      q3_6 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3797"> 3797   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3798"> 3798   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3799"> 3799   </a>        q3_6 &lt;= q3_unsigned;
</span><span><a class="LN" name="3800"> 3800   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3801"> 3801   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3802"> 3802   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_7_process;
</span><span><a class="LN" name="3803"> 3803   </a>
</span><span><a class="LN" name="3804"> 3804   </a>
</span><span><a class="LN" name="3805"> 3805   </a>  c0_serial_1_10(0) &lt;= q1_2;
</span><span><a class="LN" name="3806"> 3806   </a>  c0_serial_1_10(1) &lt;= q3_6;
</span><span><a class="LN" name="3807"> 3807   </a>  c0_serial_1_10(2) &lt;= q3_6;
</span><span><a class="LN" name="3808"> 3808   </a>  c0_serial_1_10(3) &lt;= q3_6;
</span><span><a class="LN" name="3809"> 3809   </a>
</span><span><a class="LN" name="3810"> 3810   </a>  rcc_out_18 &lt;= c0_serial_1_10;
</span><span><a class="LN" name="3811"> 3811   </a>
</span><span><a class="LN" name="3812"> 3812   </a>  ratechange_splitcomp_out0_18 &lt;= rcc_out_18(0);
</span><span><a class="LN" name="3813"> 3813   </a>
</span><span><a class="LN" name="3814"> 3814   </a>  ratechange_splitcomp_out1_18 &lt;= rcc_out_18(1);
</span><span><a class="LN" name="3815"> 3815   </a>
</span><span><a class="LN" name="3816"> 3816   </a>  ratechange_splitcomp_out2_14 &lt;= rcc_out_18(2);
</span><span><a class="LN" name="3817"> 3817   </a>
</span><span><a class="LN" name="3818"> 3818   </a>  ratechange_splitcomp_out3_14 &lt;= rcc_out_18(3);
</span><span><a class="LN" name="3819"> 3819   </a>
</span><span><a class="LN" name="3820"> 3820   </a>  
</span><span><a class="LN" name="3821"> 3821   </a>  q1_3 &lt;= ratechange_splitcomp_out0_18 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3822"> 3822   </a>      ratechange_splitcomp_out1_18 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3823"> 3823   </a>      ratechange_splitcomp_out2_14 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3824"> 3824   </a>      ratechange_splitcomp_out3_14;
</span><span><a class="LN" name="3825"> 3825   </a>
</span><span><a class="LN" name="3826"> 3826   </a>  
</span><span><a class="LN" name="3827"> 3827   </a><span class="CT">-- <span><a href="1,34">'Madgwick_correction_fixpt:34'</a></span> hy = fi(fi_signed(fi_signed(fi_signed(v2q0mx * q3 + my * q0q0) - v2q0mz * q1 + v2q1mx </span>
</span><span><a class="LN" name="3828"> 3828   </a>  <span class="CT">-- * q2) - my * q1q1 + my * q2q2 + v2q2 * mz * q3) - my * q3q3, 1, 14, 2, fm)</span>
</span><span><a class="LN" name="3829"> 3829   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3830"> 3830   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3831"> 3831   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3832"> 3832   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3833"> 3833   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3834"> 3834   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="3835"> 3835   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3836"> 3836   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="3837"> 3837   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3838"> 3838   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="3839"> 3839   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3840"> 3840   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3841"> 3841   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3842"> 3842   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3843"> 3843   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3844"> 3844   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="3845"> 3845   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3846"> 3846   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="3847"> 3847   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3848"> 3848   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3849"> 3849   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3850"> 3850   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3851"> 3851   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3852"> 3852   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="3853"> 3853   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3854"> 3854   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="3855"> 3855   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3856"> 3856   </a>  
</span><span><a class="LN" name="3857"> 3857   </a><span class="CT">-- <span><a href="1,34">'Madgwick_correction_fixpt:34'</a></span> hy = fi(fi_signed(fi_signed(fi_signed(v2q0mx * q3 + my * q0q0) - v2q0mz * q1 + v2q1mx </span>
</span><span><a class="LN" name="3858"> 3858   </a>  <span class="CT">-- * q2) - my * q1q1 + my * q2q2 + v2q2 * mz * q3) - my * q3q3, 1, 14, 2, fm)</span>
</span><span><a class="LN" name="3859"> 3859   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3860"> 3860   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3861"> 3861   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3862"> 3862   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3863"> 3863   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3864"> 3864   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="3865"> 3865   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3866"> 3866   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="3867"> 3867   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3868"> 3868   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="3869"> 3869   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3870"> 3870   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3871"> 3871   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3872"> 3872   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3873"> 3873   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3874"> 3874   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="3875"> 3875   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3876"> 3876   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="3877"> 3877   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3878"> 3878   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="3879"> 3879   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3880"> 3880   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="3881"> 3881   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3882"> 3882   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="3883"> 3883   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="3884"> 3884   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="3885"> 3885   </a>  tmp_149 &lt;= v2q0my * q1_3;
</span><span><a class="LN" name="3886"> 3886   </a>
</span><span><a class="LN" name="3887"> 3887   </a>  alpha0_deserializer_tapDelayComp_8_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3888"> 3888   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3889"> 3889   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3890"> 3890   </a>      alpha0_deserializer_tapout_8 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="3891"> 3891   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3892"> 3892   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_23 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3893"> 3893   </a>        alpha0_deserializer_tapout_8(2) &lt;= tmp_149;
</span><span><a class="LN" name="3894"> 3894   </a>        alpha0_deserializer_tapout_8(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_8(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="3895"> 3895   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3896"> 3896   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3897"> 3897   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_8_p;
</span><span><a class="LN" name="3898"> 3898   </a>
</span><span><a class="LN" name="3899"> 3899   </a>
</span><span><a class="LN" name="3900"> 3900   </a>  alpha0_deserializer_muxOut_8(0) &lt;= alpha0_deserializer_tapout_8(0);
</span><span><a class="LN" name="3901"> 3901   </a>  alpha0_deserializer_muxOut_8(1) &lt;= alpha0_deserializer_tapout_8(1);
</span><span><a class="LN" name="3902"> 3902   </a>  alpha0_deserializer_muxOut_8(2) &lt;= alpha0_deserializer_tapout_8(2);
</span><span><a class="LN" name="3903"> 3903   </a>  alpha0_deserializer_muxOut_8(3) &lt;= tmp_149;
</span><span><a class="LN" name="3904"> 3904   </a>
</span><span><a class="LN" name="3905"> 3905   </a>  alpha0_deserializer_regComp_8_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3906"> 3906   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3907"> 3907   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3908"> 3908   </a>      c0_serialOut_0_8 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="3909"> 3909   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3910"> 3910   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_11 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3911"> 3911   </a>        c0_serialOut_0_8 &lt;= alpha0_deserializer_muxOut_8;
</span><span><a class="LN" name="3912"> 3912   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3913"> 3913   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3914"> 3914   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_8_proces;
</span><span><a class="LN" name="3915"> 3915   </a>
</span><span><a class="LN" name="3916"> 3916   </a>
</span><span><a class="LN" name="3917"> 3917   </a>  alpha0_deserializer_contl_12_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3918"> 3918   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3919"> 3919   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3920"> 3920   </a>      alpha0_deserializer_contl_cnt_12 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3921"> 3921   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3922"> 3922   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3923"> 3923   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_12 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="3924"> 3924   </a>          alpha0_deserializer_contl_cnt_12 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="3925"> 3925   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="3926"> 3926   </a>          alpha0_deserializer_contl_cnt_12 &lt;= alpha0_deserializer_contl_cnt_12 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="3927"> 3927   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3928"> 3928   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3929"> 3929   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3930"> 3930   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_12_process;
</span><span><a class="LN" name="3931"> 3931   </a>
</span><span><a class="LN" name="3932"> 3932   </a>  alpha0_deserializer_tapDelayEn_24 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_12 &lt; 
</span><span><a class="LN" name="3933"> 3933   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="3934"> 3934   </a>  
</span><span><a class="LN" name="3935"> 3935   </a>  alpha0_deserializer_contl_validOutpu_12 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_12 = to_unsigned(16#3#, 
</span><span><a class="LN" name="3936"> 3936   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3937"> 3937   </a>      '0';
</span><span><a class="LN" name="3938"> 3938   </a>  
</span><span><a class="LN" name="3939"> 3939   </a>  alpha0_deserializer_innerRegEn_12 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_12 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3940"> 3940   </a>      '0';
</span><span><a class="LN" name="3941"> 3941   </a>  
</span><span><a class="LN" name="3942"> 3942   </a>  alpha0_deserializer_innerRegCtrolEn_12 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_12 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="3943"> 3943   </a>      '0';
</span><span><a class="LN" name="3944"> 3944   </a>  alpha0_deserializer_outBypassEn_12 &lt;= '1';
</span><span><a class="LN" name="3945"> 3945   </a>
</span><span><a class="LN" name="3946"> 3946   </a>  alpha0_deserializer_tapDelayEn_25 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_24;
</span><span><a class="LN" name="3947"> 3947   </a>
</span><span><a class="LN" name="3948"> 3948   </a>  my_4 &lt;= signed(resize(my_3, 15));
</span><span><a class="LN" name="3949"> 3949   </a>
</span><span><a class="LN" name="3950"> 3950   </a>  mx_6 &lt;= signed(resize(mx_4, 15));
</span><span><a class="LN" name="3951"> 3951   </a>
</span><span><a class="LN" name="3952"> 3952   </a>  tmp_150 &lt;= c0_serialOut_0_1(1);
</span><span><a class="LN" name="3953"> 3953   </a>
</span><span><a class="LN" name="3954"> 3954   </a>  tmp_151 &lt;= unsigned(tmp_150(29 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="3955"> 3955   </a>
</span><span><a class="LN" name="3956"> 3956   </a>  tmp_152 &lt;= tmp_151(28 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" name="3957"> 3957   </a>
</span><span><a class="LN" name="3958"> 3958   </a>  v2q0mz &lt;= signed(resize(tmp_152, 15));
</span><span><a class="LN" name="3959"> 3959   </a>
</span><span><a class="LN" name="3960"> 3960   </a>  v2q0mz_1 &lt;= signed(resize(tmp_152, 15));
</span><span><a class="LN" name="3961"> 3961   </a>
</span><span><a class="LN" name="3962"> 3962   </a>  c0_serial_0_12(0) &lt;= my_4;
</span><span><a class="LN" name="3963"> 3963   </a>  c0_serial_0_12(1) &lt;= mx_6;
</span><span><a class="LN" name="3964"> 3964   </a>  c0_serial_0_12(2) &lt;= v2q0mz;
</span><span><a class="LN" name="3965"> 3965   </a>  c0_serial_0_12(3) &lt;= v2q0mz_1;
</span><span><a class="LN" name="3966"> 3966   </a>
</span><span><a class="LN" name="3967"> 3967   </a>  rcc_out_19 &lt;= c0_serial_0_12;
</span><span><a class="LN" name="3968"> 3968   </a>
</span><span><a class="LN" name="3969"> 3969   </a>  ratechange_splitcomp_out0_19 &lt;= rcc_out_19(0);
</span><span><a class="LN" name="3970"> 3970   </a>
</span><span><a class="LN" name="3971"> 3971   </a>  ratechange_splitcomp_out1_19 &lt;= rcc_out_19(1);
</span><span><a class="LN" name="3972"> 3972   </a>
</span><span><a class="LN" name="3973"> 3973   </a>  ratechange_splitcomp_out2_15 &lt;= rcc_out_19(2);
</span><span><a class="LN" name="3974"> 3974   </a>
</span><span><a class="LN" name="3975"> 3975   </a>  ratechange_splitcomp_out3_15 &lt;= rcc_out_19(3);
</span><span><a class="LN" name="3976"> 3976   </a>
</span><span><a class="LN" name="3977"> 3977   </a>  
</span><span><a class="LN" name="3978"> 3978   </a>  my_5 &lt;= ratechange_splitcomp_out0_19 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3979"> 3979   </a>      ratechange_splitcomp_out1_19 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3980"> 3980   </a>      ratechange_splitcomp_out2_15 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="3981"> 3981   </a>      ratechange_splitcomp_out3_15;
</span><span><a class="LN" name="3982"> 3982   </a>
</span><span><a class="LN" name="3983"> 3983   </a>  q3q3 &lt;= signed(resize(tmp_112, 15));
</span><span><a class="LN" name="3984"> 3984   </a>
</span><span><a class="LN" name="3985"> 3985   </a>  q3q3_1 &lt;= signed(resize(tmp_112, 15));
</span><span><a class="LN" name="3986"> 3986   </a>
</span><span><a class="LN" name="3987"> 3987   </a>  q1_4 &lt;= signed(resize(q1_2, 15));
</span><span><a class="LN" name="3988"> 3988   </a>
</span><span><a class="LN" name="3989"> 3989   </a>  reduced_8_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="3990"> 3990   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="3991"> 3991   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3992"> 3992   </a>      q2_7 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="3993"> 3993   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="3994"> 3994   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="3995"> 3995   </a>        q2_7 &lt;= q2_unsigned;
</span><span><a class="LN" name="3996"> 3996   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3997"> 3997   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="3998"> 3998   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_8_process;
</span><span><a class="LN" name="3999"> 3999   </a>
</span><span><a class="LN" name="4000"> 4000   </a>
</span><span><a class="LN" name="4001"> 4001   </a>  q2_8 &lt;= signed(resize(q2_7, 15));
</span><span><a class="LN" name="4002"> 4002   </a>
</span><span><a class="LN" name="4003"> 4003   </a>  c0_serial_1_11(0) &lt;= q3q3;
</span><span><a class="LN" name="4004"> 4004   </a>  c0_serial_1_11(1) &lt;= q3q3_1;
</span><span><a class="LN" name="4005"> 4005   </a>  c0_serial_1_11(2) &lt;= q1_4;
</span><span><a class="LN" name="4006"> 4006   </a>  c0_serial_1_11(3) &lt;= q2_8;
</span><span><a class="LN" name="4007"> 4007   </a>
</span><span><a class="LN" name="4008"> 4008   </a>  rcc_out_20 &lt;= c0_serial_1_11;
</span><span><a class="LN" name="4009"> 4009   </a>
</span><span><a class="LN" name="4010"> 4010   </a>  ratechange_splitcomp_out0_20 &lt;= rcc_out_20(0);
</span><span><a class="LN" name="4011"> 4011   </a>
</span><span><a class="LN" name="4012"> 4012   </a>  ratechange_splitcomp_out1_20 &lt;= rcc_out_20(1);
</span><span><a class="LN" name="4013"> 4013   </a>
</span><span><a class="LN" name="4014"> 4014   </a>  ratechange_splitcomp_out2_16 &lt;= rcc_out_20(2);
</span><span><a class="LN" name="4015"> 4015   </a>
</span><span><a class="LN" name="4016"> 4016   </a>  ratechange_splitcomp_out3_16 &lt;= rcc_out_20(3);
</span><span><a class="LN" name="4017"> 4017   </a>
</span><span><a class="LN" name="4018"> 4018   </a>  
</span><span><a class="LN" name="4019"> 4019   </a>  q3q3_2 &lt;= ratechange_splitcomp_out0_20 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4020"> 4020   </a>      ratechange_splitcomp_out1_20 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4021"> 4021   </a>      ratechange_splitcomp_out2_16 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4022"> 4022   </a>      ratechange_splitcomp_out3_16;
</span><span><a class="LN" name="4023"> 4023   </a>
</span><span><a class="LN" name="4024"> 4024   </a>  multiplier_mul_temp_4 &lt;= my_5 * q3q3_2;
</span><span><a class="LN" name="4025"> 4025   </a>  tmp_153 &lt;= multiplier_mul_temp_4(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4026"> 4026   </a>
</span><span><a class="LN" name="4027"> 4027   </a>  alpha0_deserializer_tapDelayComp_9_p : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4028"> 4028   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4029"> 4029   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4030"> 4030   </a>      alpha0_deserializer_tapout_9 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="4031"> 4031   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4032"> 4032   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_25 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4033"> 4033   </a>        alpha0_deserializer_tapout_9(2) &lt;= tmp_153;
</span><span><a class="LN" name="4034"> 4034   </a>        alpha0_deserializer_tapout_9(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_9(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="4035"> 4035   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4036"> 4036   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4037"> 4037   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_9_p;
</span><span><a class="LN" name="4038"> 4038   </a>
</span><span><a class="LN" name="4039"> 4039   </a>
</span><span><a class="LN" name="4040"> 4040   </a>  alpha0_deserializer_muxOut_9(0) &lt;= alpha0_deserializer_tapout_9(0);
</span><span><a class="LN" name="4041"> 4041   </a>  alpha0_deserializer_muxOut_9(1) &lt;= alpha0_deserializer_tapout_9(1);
</span><span><a class="LN" name="4042"> 4042   </a>  alpha0_deserializer_muxOut_9(2) &lt;= alpha0_deserializer_tapout_9(2);
</span><span><a class="LN" name="4043"> 4043   </a>  alpha0_deserializer_muxOut_9(3) &lt;= tmp_153;
</span><span><a class="LN" name="4044"> 4044   </a>
</span><span><a class="LN" name="4045"> 4045   </a>  alpha0_deserializer_regComp_9_proces : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4046"> 4046   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4047"> 4047   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4048"> 4048   </a>      c0_serialOut_0_9 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="4049"> 4049   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4050"> 4050   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_12 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4051"> 4051   </a>        c0_serialOut_0_9 &lt;= alpha0_deserializer_muxOut_9;
</span><span><a class="LN" name="4052"> 4052   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4053"> 4053   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4054"> 4054   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_9_proces;
</span><span><a class="LN" name="4055"> 4055   </a>
</span><span><a class="LN" name="4056"> 4056   </a>
</span><span><a class="LN" name="4057"> 4057   </a>  tmp_154 &lt;= c0_serialOut_0_7(0);
</span><span><a class="LN" name="4058"> 4058   </a>
</span><span><a class="LN" name="4059"> 4059   </a>  tmp_155 &lt;= signed(resize(tmp_154, 29));
</span><span><a class="LN" name="4060"> 4060   </a>
</span><span><a class="LN" name="4061"> 4061   </a>  tmp_156 &lt;= resize(tmp_155, 31);
</span><span><a class="LN" name="4062"> 4062   </a>
</span><span><a class="LN" name="4063"> 4063   </a>  tmp_157 &lt;= c0_serialOut_0_8(1);
</span><span><a class="LN" name="4064"> 4064   </a>
</span><span><a class="LN" name="4065"> 4065   </a>  tmp_158 &lt;= signed(resize(tmp_157 &amp; '0', 31));
</span><span><a class="LN" name="4066"> 4066   </a>
</span><span><a class="LN" name="4067"> 4067   </a>  tmp_159 &lt;= tmp_156 - tmp_158;
</span><span><a class="LN" name="4068"> 4068   </a>
</span><span><a class="LN" name="4069"> 4069   </a>  tmp_160 &lt;= resize(tmp_159, 33);
</span><span><a class="LN" name="4070"> 4070   </a>
</span><span><a class="LN" name="4071"> 4071   </a>  tmp_161 &lt;= c0_serialOut_0_9(3);
</span><span><a class="LN" name="4072"> 4072   </a>
</span><span><a class="LN" name="4073"> 4073   </a>  tmp_162 &lt;= unsigned(tmp_161(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4074"> 4074   </a>
</span><span><a class="LN" name="4075"> 4075   </a>  tmp_163 &lt;= signed(resize(tmp_162 &amp; '0', 33));
</span><span><a class="LN" name="4076"> 4076   </a>
</span><span><a class="LN" name="4077"> 4077   </a>  tmp_164 &lt;= tmp_160 + tmp_163;
</span><span><a class="LN" name="4078"> 4078   </a>
</span><span><a class="LN" name="4079"> 4079   </a>  tmp_165 &lt;= resize(tmp_164, 35);
</span><span><a class="LN" name="4080"> 4080   </a>
</span><span><a class="LN" name="4081"> 4081   </a>  tmp_166 &lt;= c0_serialOut_0_7(3);
</span><span><a class="LN" name="4082"> 4082   </a>
</span><span><a class="LN" name="4083"> 4083   </a>  tmp_167 &lt;= signed(resize(tmp_166, 35));
</span><span><a class="LN" name="4084"> 4084   </a>
</span><span><a class="LN" name="4085"> 4085   </a>  tmp_168 &lt;= tmp_165 + tmp_167;
</span><span><a class="LN" name="4086"> 4086   </a>
</span><span><a class="LN" name="4087"> 4087   </a>  tmp_169 &lt;= resize(tmp_168 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 
</span><span><a class="LN" name="4088"> 4088   </a>    50);
</span><span><a class="LN" name="4089"> 4089   </a>
</span><span><a class="LN" name="4090"> 4090   </a>  alpha0_deserializer_contl_13_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4091"> 4091   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4092"> 4092   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4093"> 4093   </a>      alpha0_deserializer_contl_cnt_13 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="4094"> 4094   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4095"> 4095   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4096"> 4096   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_13 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="4097"> 4097   </a>          alpha0_deserializer_contl_cnt_13 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="4098"> 4098   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="4099"> 4099   </a>          alpha0_deserializer_contl_cnt_13 &lt;= alpha0_deserializer_contl_cnt_13 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="4100"> 4100   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4101"> 4101   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4102"> 4102   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4103"> 4103   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_13_process;
</span><span><a class="LN" name="4104"> 4104   </a>
</span><span><a class="LN" name="4105"> 4105   </a>  alpha0_deserializer_tapDelayEn_26 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_13 &lt; 
</span><span><a class="LN" name="4106"> 4106   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="4107"> 4107   </a>  
</span><span><a class="LN" name="4108"> 4108   </a>  alpha0_deserializer_contl_validOutpu_13 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_13 = to_unsigned(16#3#, 
</span><span><a class="LN" name="4109"> 4109   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4110"> 4110   </a>      '0';
</span><span><a class="LN" name="4111"> 4111   </a>  
</span><span><a class="LN" name="4112"> 4112   </a>  alpha0_deserializer_innerRegEn_13 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_13 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4113"> 4113   </a>      '0';
</span><span><a class="LN" name="4114"> 4114   </a>  
</span><span><a class="LN" name="4115"> 4115   </a>  alpha0_deserializer_innerRegCtrolEn_13 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_13 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4116"> 4116   </a>      '0';
</span><span><a class="LN" name="4117"> 4117   </a>  alpha0_deserializer_outBypassEn_13 &lt;= '1';
</span><span><a class="LN" name="4118"> 4118   </a>
</span><span><a class="LN" name="4119"> 4119   </a>  alpha0_deserializer_tapDelayEn_27 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_26;
</span><span><a class="LN" name="4120"> 4120   </a>
</span><span><a class="LN" name="4121"> 4121   </a>  tmp_170 &lt;= c0_serialOut_0_6(2);
</span><span><a class="LN" name="4122"> 4122   </a>
</span><span><a class="LN" name="4123"> 4123   </a>  tmp_171 &lt;= unsigned(tmp_170(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4124"> 4124   </a>
</span><span><a class="LN" name="4125"> 4125   </a>  delayMatch_14_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4126"> 4126   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4127"> 4127   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4128"> 4128   </a>      tmp_172 &lt;= to_unsigned(16#0000000#, 28);
</span><span><a class="LN" name="4129"> 4129   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4130"> 4130   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4131"> 4131   </a>        tmp_172 &lt;= tmp_171;
</span><span><a class="LN" name="4132"> 4132   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4133"> 4133   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4134"> 4134   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_14_process;
</span><span><a class="LN" name="4135"> 4135   </a>
</span><span><a class="LN" name="4136"> 4136   </a>
</span><span><a class="LN" name="4137"> 4137   </a>  tmp_173 &lt;= c0_serialOut_0_6(3);
</span><span><a class="LN" name="4138"> 4138   </a>
</span><span><a class="LN" name="4139"> 4139   </a>  tmp_174 &lt;= unsigned(tmp_173(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4140"> 4140   </a>
</span><span><a class="LN" name="4141"> 4141   </a>  alpha0_deserializer_contl_14_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4142"> 4142   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4143"> 4143   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4144"> 4144   </a>      alpha0_deserializer_contl_cnt_14 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="4145"> 4145   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4146"> 4146   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4147"> 4147   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_14 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="4148"> 4148   </a>          alpha0_deserializer_contl_cnt_14 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="4149"> 4149   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="4150"> 4150   </a>          alpha0_deserializer_contl_cnt_14 &lt;= alpha0_deserializer_contl_cnt_14 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="4151"> 4151   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4152"> 4152   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4153"> 4153   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4154"> 4154   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_14_process;
</span><span><a class="LN" name="4155"> 4155   </a>
</span><span><a class="LN" name="4156"> 4156   </a>  alpha0_deserializer_tapDelayEn_28 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_14 &lt; 
</span><span><a class="LN" name="4157"> 4157   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="4158"> 4158   </a>  
</span><span><a class="LN" name="4159"> 4159   </a>  alpha0_deserializer_contl_validOutpu_14 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_14 = to_unsigned(16#3#, 
</span><span><a class="LN" name="4160"> 4160   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4161"> 4161   </a>      '0';
</span><span><a class="LN" name="4162"> 4162   </a>  
</span><span><a class="LN" name="4163"> 4163   </a>  alpha0_deserializer_innerRegEn_14 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_14 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4164"> 4164   </a>      '0';
</span><span><a class="LN" name="4165"> 4165   </a>  
</span><span><a class="LN" name="4166"> 4166   </a>  alpha0_deserializer_innerRegCtrolEn_14 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_14 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4167"> 4167   </a>      '0';
</span><span><a class="LN" name="4168"> 4168   </a>  alpha0_deserializer_outBypassEn_14 &lt;= '1';
</span><span><a class="LN" name="4169"> 4169   </a>
</span><span><a class="LN" name="4170"> 4170   </a>  alpha0_deserializer_tapDelayEn_29 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_28;
</span><span><a class="LN" name="4171"> 4171   </a>
</span><span><a class="LN" name="4172"> 4172   </a>  v2q2_2 &lt;= signed(resize(v2q2, 15));
</span><span><a class="LN" name="4173"> 4173   </a>
</span><span><a class="LN" name="4174"> 4174   </a>  v2q2_3 &lt;= signed(resize(v2q2, 15));
</span><span><a class="LN" name="4175"> 4175   </a>
</span><span><a class="LN" name="4176"> 4176   </a>  mz_4 &lt;= signed(resize(mz_3, 15));
</span><span><a class="LN" name="4177"> 4177   </a>
</span><span><a class="LN" name="4178"> 4178   </a>  my_6 &lt;= signed(resize(my_3, 15));
</span><span><a class="LN" name="4179"> 4179   </a>
</span><span><a class="LN" name="4180"> 4180   </a>  c0_serial_0_13(0) &lt;= v2q2_2;
</span><span><a class="LN" name="4181"> 4181   </a>  c0_serial_0_13(1) &lt;= v2q2_3;
</span><span><a class="LN" name="4182"> 4182   </a>  c0_serial_0_13(2) &lt;= mz_4;
</span><span><a class="LN" name="4183"> 4183   </a>  c0_serial_0_13(3) &lt;= my_6;
</span><span><a class="LN" name="4184"> 4184   </a>
</span><span><a class="LN" name="4185"> 4185   </a>  rcc_out_21 &lt;= c0_serial_0_13;
</span><span><a class="LN" name="4186"> 4186   </a>
</span><span><a class="LN" name="4187"> 4187   </a>  ratechange_splitcomp_out0_21 &lt;= rcc_out_21(0);
</span><span><a class="LN" name="4188"> 4188   </a>
</span><span><a class="LN" name="4189"> 4189   </a>  ratechange_splitcomp_out1_21 &lt;= rcc_out_21(1);
</span><span><a class="LN" name="4190"> 4190   </a>
</span><span><a class="LN" name="4191"> 4191   </a>  ratechange_splitcomp_out2_17 &lt;= rcc_out_21(2);
</span><span><a class="LN" name="4192"> 4192   </a>
</span><span><a class="LN" name="4193"> 4193   </a>  ratechange_splitcomp_out3_17 &lt;= rcc_out_21(3);
</span><span><a class="LN" name="4194"> 4194   </a>
</span><span><a class="LN" name="4195"> 4195   </a>  
</span><span><a class="LN" name="4196"> 4196   </a>  v2q2_4 &lt;= ratechange_splitcomp_out0_21 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4197"> 4197   </a>      ratechange_splitcomp_out1_21 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4198"> 4198   </a>      ratechange_splitcomp_out2_17 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4199"> 4199   </a>      ratechange_splitcomp_out3_17;
</span><span><a class="LN" name="4200"> 4200   </a>
</span><span><a class="LN" name="4201"> 4201   </a>  my_7 &lt;= signed(resize(my_3, 15));
</span><span><a class="LN" name="4202"> 4202   </a>
</span><span><a class="LN" name="4203"> 4203   </a>  mz_5 &lt;= signed(resize(mz_3, 15));
</span><span><a class="LN" name="4204"> 4204   </a>
</span><span><a class="LN" name="4205"> 4205   </a>  q0q0_1 &lt;= signed(resize(tmp_139, 15));
</span><span><a class="LN" name="4206"> 4206   </a>
</span><span><a class="LN" name="4207"> 4207   </a>  q0q0_2 &lt;= signed(resize(tmp_139, 15));
</span><span><a class="LN" name="4208"> 4208   </a>
</span><span><a class="LN" name="4209"> 4209   </a>  c0_serial_1_12(0) &lt;= my_7;
</span><span><a class="LN" name="4210"> 4210   </a>  c0_serial_1_12(1) &lt;= mz_5;
</span><span><a class="LN" name="4211"> 4211   </a>  c0_serial_1_12(2) &lt;= q0q0_1;
</span><span><a class="LN" name="4212"> 4212   </a>  c0_serial_1_12(3) &lt;= q0q0_2;
</span><span><a class="LN" name="4213"> 4213   </a>
</span><span><a class="LN" name="4214"> 4214   </a>  rcc_out_22 &lt;= c0_serial_1_12;
</span><span><a class="LN" name="4215"> 4215   </a>
</span><span><a class="LN" name="4216"> 4216   </a>  ratechange_splitcomp_out0_22 &lt;= rcc_out_22(0);
</span><span><a class="LN" name="4217"> 4217   </a>
</span><span><a class="LN" name="4218"> 4218   </a>  ratechange_splitcomp_out1_22 &lt;= rcc_out_22(1);
</span><span><a class="LN" name="4219"> 4219   </a>
</span><span><a class="LN" name="4220"> 4220   </a>  ratechange_splitcomp_out2_18 &lt;= rcc_out_22(2);
</span><span><a class="LN" name="4221"> 4221   </a>
</span><span><a class="LN" name="4222"> 4222   </a>  ratechange_splitcomp_out3_18 &lt;= rcc_out_22(3);
</span><span><a class="LN" name="4223"> 4223   </a>
</span><span><a class="LN" name="4224"> 4224   </a>  
</span><span><a class="LN" name="4225"> 4225   </a>  my_8 &lt;= ratechange_splitcomp_out0_22 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4226"> 4226   </a>      ratechange_splitcomp_out1_22 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4227"> 4227   </a>      ratechange_splitcomp_out2_18 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4228"> 4228   </a>      ratechange_splitcomp_out3_18;
</span><span><a class="LN" name="4229"> 4229   </a>
</span><span><a class="LN" name="4230"> 4230   </a>  multiplier_mul_temp_5 &lt;= v2q2_4 * my_8;
</span><span><a class="LN" name="4231"> 4231   </a>  tmp_175 &lt;= multiplier_mul_temp_5(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4232"> 4232   </a>
</span><span><a class="LN" name="4233"> 4233   </a>  alpha0_deserializer_tapDelayComp_101 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4234"> 4234   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4235"> 4235   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4236"> 4236   </a>      alpha0_deserializer_tapout_10 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="4237"> 4237   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4238"> 4238   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_29 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4239"> 4239   </a>        alpha0_deserializer_tapout_10(2) &lt;= tmp_175;
</span><span><a class="LN" name="4240"> 4240   </a>        alpha0_deserializer_tapout_10(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_10(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="4241"> 4241   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4242"> 4242   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4243"> 4243   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_101;
</span><span><a class="LN" name="4244"> 4244   </a>
</span><span><a class="LN" name="4245"> 4245   </a>
</span><span><a class="LN" name="4246"> 4246   </a>  alpha0_deserializer_muxOut_10(0) &lt;= alpha0_deserializer_tapout_10(0);
</span><span><a class="LN" name="4247"> 4247   </a>  alpha0_deserializer_muxOut_10(1) &lt;= alpha0_deserializer_tapout_10(1);
</span><span><a class="LN" name="4248"> 4248   </a>  alpha0_deserializer_muxOut_10(2) &lt;= alpha0_deserializer_tapout_10(2);
</span><span><a class="LN" name="4249"> 4249   </a>  alpha0_deserializer_muxOut_10(3) &lt;= tmp_175;
</span><span><a class="LN" name="4250"> 4250   </a>
</span><span><a class="LN" name="4251"> 4251   </a>  alpha0_deserializer_regComp_10_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4252"> 4252   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4253"> 4253   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4254"> 4254   </a>      c0_serialOut_0_10 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="4255"> 4255   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4256"> 4256   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_14 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4257"> 4257   </a>        c0_serialOut_0_10 &lt;= alpha0_deserializer_muxOut_10;
</span><span><a class="LN" name="4258"> 4258   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4259"> 4259   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4260"> 4260   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_10_proce;
</span><span><a class="LN" name="4261"> 4261   </a>
</span><span><a class="LN" name="4262"> 4262   </a>
</span><span><a class="LN" name="4263"> 4263   </a>  delayMatch_15_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4264"> 4264   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4265"> 4265   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4266"> 4266   </a>      tmp_176 &lt;= to_unsigned(16#0000000#, 28);
</span><span><a class="LN" name="4267"> 4267   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4268"> 4268   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4269"> 4269   </a>        tmp_176 &lt;= tmp_174;
</span><span><a class="LN" name="4270"> 4270   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4271"> 4271   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4272"> 4272   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_15_process;
</span><span><a class="LN" name="4273"> 4273   </a>
</span><span><a class="LN" name="4274"> 4274   </a>
</span><span><a class="LN" name="4275"> 4275   </a>  tmp_177 &lt;= c0_serialOut_0_10(0);
</span><span><a class="LN" name="4276"> 4276   </a>
</span><span><a class="LN" name="4277"> 4277   </a>  tmp_178 &lt;= unsigned(tmp_177(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4278"> 4278   </a>
</span><span><a class="LN" name="4279"> 4279   </a>  tmp_179 &lt;= c0_serialOut_0_10(1);
</span><span><a class="LN" name="4280"> 4280   </a>
</span><span><a class="LN" name="4281"> 4281   </a>  tmp_180 &lt;= unsigned(tmp_179(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4282"> 4282   </a>
</span><span><a class="LN" name="4283"> 4283   </a>  c0_serial_0_14(0) &lt;= tmp_172;
</span><span><a class="LN" name="4284"> 4284   </a>  c0_serial_0_14(1) &lt;= tmp_176;
</span><span><a class="LN" name="4285"> 4285   </a>  c0_serial_0_14(2) &lt;= tmp_178;
</span><span><a class="LN" name="4286"> 4286   </a>  c0_serial_0_14(3) &lt;= tmp_180;
</span><span><a class="LN" name="4287"> 4287   </a>
</span><span><a class="LN" name="4288"> 4288   </a>  rcc_out_23 &lt;= c0_serial_0_14;
</span><span><a class="LN" name="4289"> 4289   </a>
</span><span><a class="LN" name="4290"> 4290   </a>  ratechange_splitcomp_out0_23 &lt;= rcc_out_23(0);
</span><span><a class="LN" name="4291"> 4291   </a>
</span><span><a class="LN" name="4292"> 4292   </a>  ratechange_splitcomp_out1_23 &lt;= rcc_out_23(1);
</span><span><a class="LN" name="4293"> 4293   </a>
</span><span><a class="LN" name="4294"> 4294   </a>  ratechange_splitcomp_out2_19 &lt;= rcc_out_23(2);
</span><span><a class="LN" name="4295"> 4295   </a>
</span><span><a class="LN" name="4296"> 4296   </a>  ratechange_splitcomp_out3_19 &lt;= rcc_out_23(3);
</span><span><a class="LN" name="4297"> 4297   </a>
</span><span><a class="LN" name="4298"> 4298   </a>  
</span><span><a class="LN" name="4299"> 4299   </a>  tmp_181 &lt;= ratechange_splitcomp_out0_23 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4300"> 4300   </a>      ratechange_splitcomp_out1_23 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4301"> 4301   </a>      ratechange_splitcomp_out2_19 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4302"> 4302   </a>      ratechange_splitcomp_out3_19;
</span><span><a class="LN" name="4303"> 4303   </a>
</span><span><a class="LN" name="4304"> 4304   </a>  reduced_9_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4305"> 4305   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4306"> 4306   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4307"> 4307   </a>      q3_7 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="4308"> 4308   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4309"> 4309   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4310"> 4310   </a>        q3_7 &lt;= q3_6;
</span><span><a class="LN" name="4311"> 4311   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4312"> 4312   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4313"> 4313   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_9_process;
</span><span><a class="LN" name="4314"> 4314   </a>
</span><span><a class="LN" name="4315"> 4315   </a>
</span><span><a class="LN" name="4316"> 4316   </a>  reduced_10_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4317"> 4317   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4318"> 4318   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4319"> 4319   </a>      q2_9 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="4320"> 4320   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4321"> 4321   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4322"> 4322   </a>        q2_9 &lt;= q2_7;
</span><span><a class="LN" name="4323"> 4323   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4324"> 4324   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4325"> 4325   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_10_process;
</span><span><a class="LN" name="4326"> 4326   </a>
</span><span><a class="LN" name="4327"> 4327   </a>
</span><span><a class="LN" name="4328"> 4328   </a>  c0_serial_1_13(0) &lt;= q3_7;
</span><span><a class="LN" name="4329"> 4329   </a>  c0_serial_1_13(1) &lt;= q2_9;
</span><span><a class="LN" name="4330"> 4330   </a>  c0_serial_1_13(2) &lt;= q3_7;
</span><span><a class="LN" name="4331"> 4331   </a>  c0_serial_1_13(3) &lt;= q3_7;
</span><span><a class="LN" name="4332"> 4332   </a>
</span><span><a class="LN" name="4333"> 4333   </a>  rcc_out_24 &lt;= c0_serial_1_13;
</span><span><a class="LN" name="4334"> 4334   </a>
</span><span><a class="LN" name="4335"> 4335   </a>  ratechange_splitcomp_out0_24 &lt;= rcc_out_24(0);
</span><span><a class="LN" name="4336"> 4336   </a>
</span><span><a class="LN" name="4337"> 4337   </a>  ratechange_splitcomp_out1_24 &lt;= rcc_out_24(1);
</span><span><a class="LN" name="4338"> 4338   </a>
</span><span><a class="LN" name="4339"> 4339   </a>  ratechange_splitcomp_out2_20 &lt;= rcc_out_24(2);
</span><span><a class="LN" name="4340"> 4340   </a>
</span><span><a class="LN" name="4341"> 4341   </a>  ratechange_splitcomp_out3_20 &lt;= rcc_out_24(3);
</span><span><a class="LN" name="4342"> 4342   </a>
</span><span><a class="LN" name="4343"> 4343   </a>  
</span><span><a class="LN" name="4344"> 4344   </a>  q3_8 &lt;= ratechange_splitcomp_out0_24 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4345"> 4345   </a>      ratechange_splitcomp_out1_24 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4346"> 4346   </a>      ratechange_splitcomp_out2_20 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4347"> 4347   </a>      ratechange_splitcomp_out3_20;
</span><span><a class="LN" name="4348"> 4348   </a>
</span><span><a class="LN" name="4349"> 4349   </a>  tmp_182 &lt;= tmp_181 * q3_8;
</span><span><a class="LN" name="4350"> 4350   </a>
</span><span><a class="LN" name="4351"> 4351   </a>  alpha0_deserializer_tapDelayComp_111 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4352"> 4352   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4353"> 4353   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4354"> 4354   </a>      alpha0_deserializer_tapout_11 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 42));
</span><span><a class="LN" name="4355"> 4355   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4356"> 4356   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_27 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4357"> 4357   </a>        alpha0_deserializer_tapout_11(2) &lt;= tmp_182;
</span><span><a class="LN" name="4358"> 4358   </a>        alpha0_deserializer_tapout_11(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_11(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="4359"> 4359   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4360"> 4360   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4361"> 4361   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_111;
</span><span><a class="LN" name="4362"> 4362   </a>
</span><span><a class="LN" name="4363"> 4363   </a>
</span><span><a class="LN" name="4364"> 4364   </a>  alpha0_deserializer_muxOut_11(0) &lt;= alpha0_deserializer_tapout_11(0);
</span><span><a class="LN" name="4365"> 4365   </a>  alpha0_deserializer_muxOut_11(1) &lt;= alpha0_deserializer_tapout_11(1);
</span><span><a class="LN" name="4366"> 4366   </a>  alpha0_deserializer_muxOut_11(2) &lt;= alpha0_deserializer_tapout_11(2);
</span><span><a class="LN" name="4367"> 4367   </a>  alpha0_deserializer_muxOut_11(3) &lt;= tmp_182;
</span><span><a class="LN" name="4368"> 4368   </a>
</span><span><a class="LN" name="4369"> 4369   </a>  alpha0_deserializer_regComp_11_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4370"> 4370   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4371"> 4371   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4372"> 4372   </a>      c0_serialOut_0_11 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(0, 42));
</span><span><a class="LN" name="4373"> 4373   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4374"> 4374   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_13 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4375"> 4375   </a>        c0_serialOut_0_11 &lt;= alpha0_deserializer_muxOut_11;
</span><span><a class="LN" name="4376"> 4376   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4377"> 4377   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4378"> 4378   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_11_proce;
</span><span><a class="LN" name="4379"> 4379   </a>
</span><span><a class="LN" name="4380"> 4380   </a>
</span><span><a class="LN" name="4381"> 4381   </a>  delayMatch_16_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4382"> 4382   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4383"> 4383   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4384"> 4384   </a>      tmp_183 &lt;= to_signed(0, 50);
</span><span><a class="LN" name="4385"> 4385   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4386"> 4386   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4387"> 4387   </a>        tmp_183 &lt;= tmp_169;
</span><span><a class="LN" name="4388"> 4388   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4389"> 4389   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4390"> 4390   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_16_process;
</span><span><a class="LN" name="4391"> 4391   </a>
</span><span><a class="LN" name="4392"> 4392   </a>
</span><span><a class="LN" name="4393"> 4393   </a>  tmp_184 &lt;= c0_serialOut_0_11(1);
</span><span><a class="LN" name="4394"> 4394   </a>
</span><span><a class="LN" name="4395"> 4395   </a>  tmp_185 &lt;= signed(resize(tmp_184, 50));
</span><span><a class="LN" name="4396"> 4396   </a>
</span><span><a class="LN" name="4397"> 4397   </a>  tmp_186 &lt;= tmp_183 + tmp_185;
</span><span><a class="LN" name="4398"> 4398   </a>
</span><span><a class="LN" name="4399"> 4399   </a>  tmp_187 &lt;= resize(tmp_186, 52);
</span><span><a class="LN" name="4400"> 4400   </a>
</span><span><a class="LN" name="4401"> 4401   </a>  tmp_188 &lt;= c0_serialOut_0_11(0);
</span><span><a class="LN" name="4402"> 4402   </a>
</span><span><a class="LN" name="4403"> 4403   </a>  tmp_189 &lt;= signed(resize(tmp_188, 52));
</span><span><a class="LN" name="4404"> 4404   </a>
</span><span><a class="LN" name="4405"> 4405   </a>  tmp_190 &lt;= tmp_187 + tmp_189;
</span><span><a class="LN" name="4406"> 4406   </a>
</span><span><a class="LN" name="4407"> 4407   </a>  tmp_191 &lt;= resize(tmp_190, 54);
</span><span><a class="LN" name="4408"> 4408   </a>
</span><span><a class="LN" name="4409"> 4409   </a>  alpha0_deserializer_contl_15_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4410"> 4410   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4411"> 4411   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4412"> 4412   </a>      alpha0_deserializer_contl_cnt_15 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="4413"> 4413   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4414"> 4414   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4415"> 4415   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_15 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="4416"> 4416   </a>          alpha0_deserializer_contl_cnt_15 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="4417"> 4417   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="4418"> 4418   </a>          alpha0_deserializer_contl_cnt_15 &lt;= alpha0_deserializer_contl_cnt_15 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="4419"> 4419   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4420"> 4420   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4421"> 4421   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4422"> 4422   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_15_process;
</span><span><a class="LN" name="4423"> 4423   </a>
</span><span><a class="LN" name="4424"> 4424   </a>  alpha0_deserializer_tapDelayEn_30 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_15 &lt; 
</span><span><a class="LN" name="4425"> 4425   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="4426"> 4426   </a>  
</span><span><a class="LN" name="4427"> 4427   </a>  alpha0_deserializer_contl_validOutpu_15 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_15 = to_unsigned(16#3#, 
</span><span><a class="LN" name="4428"> 4428   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4429"> 4429   </a>      '0';
</span><span><a class="LN" name="4430"> 4430   </a>  
</span><span><a class="LN" name="4431"> 4431   </a>  alpha0_deserializer_innerRegEn_15 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_15 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4432"> 4432   </a>      '0';
</span><span><a class="LN" name="4433"> 4433   </a>  
</span><span><a class="LN" name="4434"> 4434   </a>  alpha0_deserializer_innerRegCtrolEn_15 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_15 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4435"> 4435   </a>      '0';
</span><span><a class="LN" name="4436"> 4436   </a>  alpha0_deserializer_outBypassEn_15 &lt;= '1';
</span><span><a class="LN" name="4437"> 4437   </a>
</span><span><a class="LN" name="4438"> 4438   </a>  alpha0_deserializer_tapDelayEn_31 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_30;
</span><span><a class="LN" name="4439"> 4439   </a>
</span><span><a class="LN" name="4440"> 4440   </a>  c0_serial_0_15(0) &lt;= mz_3;
</span><span><a class="LN" name="4441"> 4441   </a>  c0_serial_0_15(1) &lt;= my_3;
</span><span><a class="LN" name="4442"> 4442   </a>  c0_serial_0_15(2) &lt;= mx_4;
</span><span><a class="LN" name="4443"> 4443   </a>  c0_serial_0_15(3) &lt;= mz_3;
</span><span><a class="LN" name="4444"> 4444   </a>
</span><span><a class="LN" name="4445"> 4445   </a>  rcc_out_25 &lt;= c0_serial_0_15;
</span><span><a class="LN" name="4446"> 4446   </a>
</span><span><a class="LN" name="4447"> 4447   </a>  ratechange_splitcomp_out0_25 &lt;= rcc_out_25(0);
</span><span><a class="LN" name="4448"> 4448   </a>
</span><span><a class="LN" name="4449"> 4449   </a>  ratechange_splitcomp_out1_25 &lt;= rcc_out_25(1);
</span><span><a class="LN" name="4450"> 4450   </a>
</span><span><a class="LN" name="4451"> 4451   </a>  ratechange_splitcomp_out2_21 &lt;= rcc_out_25(2);
</span><span><a class="LN" name="4452"> 4452   </a>
</span><span><a class="LN" name="4453"> 4453   </a>  ratechange_splitcomp_out3_21 &lt;= rcc_out_25(3);
</span><span><a class="LN" name="4454"> 4454   </a>
</span><span><a class="LN" name="4455"> 4455   </a>  
</span><span><a class="LN" name="4456"> 4456   </a>  mz_6 &lt;= ratechange_splitcomp_out0_25 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4457"> 4457   </a>      ratechange_splitcomp_out1_25 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4458"> 4458   </a>      ratechange_splitcomp_out2_21 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4459"> 4459   </a>      ratechange_splitcomp_out3_21;
</span><span><a class="LN" name="4460"> 4460   </a>
</span><span><a class="LN" name="4461"> 4461   </a>  c0_serial_1_14(0) &lt;= tmp_106;
</span><span><a class="LN" name="4462"> 4462   </a>  c0_serial_1_14(1) &lt;= tmp_106;
</span><span><a class="LN" name="4463"> 4463   </a>  c0_serial_1_14(2) &lt;= tmp_106;
</span><span><a class="LN" name="4464"> 4464   </a>  c0_serial_1_14(3) &lt;= tmp_112;
</span><span><a class="LN" name="4465"> 4465   </a>
</span><span><a class="LN" name="4466"> 4466   </a>  rcc_out_26 &lt;= c0_serial_1_14;
</span><span><a class="LN" name="4467"> 4467   </a>
</span><span><a class="LN" name="4468"> 4468   </a>  ratechange_splitcomp_out0_26 &lt;= rcc_out_26(0);
</span><span><a class="LN" name="4469"> 4469   </a>
</span><span><a class="LN" name="4470"> 4470   </a>  ratechange_splitcomp_out1_26 &lt;= rcc_out_26(1);
</span><span><a class="LN" name="4471"> 4471   </a>
</span><span><a class="LN" name="4472"> 4472   </a>  ratechange_splitcomp_out2_22 &lt;= rcc_out_26(2);
</span><span><a class="LN" name="4473"> 4473   </a>
</span><span><a class="LN" name="4474"> 4474   </a>  ratechange_splitcomp_out3_22 &lt;= rcc_out_26(3);
</span><span><a class="LN" name="4475"> 4475   </a>
</span><span><a class="LN" name="4476"> 4476   </a>  
</span><span><a class="LN" name="4477"> 4477   </a>  q2q2 &lt;= ratechange_splitcomp_out0_26 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4478"> 4478   </a>      ratechange_splitcomp_out1_26 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4479"> 4479   </a>      ratechange_splitcomp_out2_22 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4480"> 4480   </a>      ratechange_splitcomp_out3_22;
</span><span><a class="LN" name="4481"> 4481   </a>
</span><span><a class="LN" name="4482"> 4482   </a>  tmp_192 &lt;= mz_6 * q2q2;
</span><span><a class="LN" name="4483"> 4483   </a>
</span><span><a class="LN" name="4484"> 4484   </a>  alpha0_deserializer_tapDelayComp_121 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4485"> 4485   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4486"> 4486   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4487"> 4487   </a>      alpha0_deserializer_tapout_12 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="4488"> 4488   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4489"> 4489   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_31 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4490"> 4490   </a>        alpha0_deserializer_tapout_12(2) &lt;= tmp_192;
</span><span><a class="LN" name="4491"> 4491   </a>        alpha0_deserializer_tapout_12(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_12(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="4492"> 4492   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4493"> 4493   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4494"> 4494   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_121;
</span><span><a class="LN" name="4495"> 4495   </a>
</span><span><a class="LN" name="4496"> 4496   </a>
</span><span><a class="LN" name="4497"> 4497   </a>  alpha0_deserializer_muxOut_12(0) &lt;= alpha0_deserializer_tapout_12(0);
</span><span><a class="LN" name="4498"> 4498   </a>  alpha0_deserializer_muxOut_12(1) &lt;= alpha0_deserializer_tapout_12(1);
</span><span><a class="LN" name="4499"> 4499   </a>  alpha0_deserializer_muxOut_12(2) &lt;= alpha0_deserializer_tapout_12(2);
</span><span><a class="LN" name="4500"> 4500   </a>  alpha0_deserializer_muxOut_12(3) &lt;= tmp_192;
</span><span><a class="LN" name="4501"> 4501   </a>
</span><span><a class="LN" name="4502"> 4502   </a>  alpha0_deserializer_regComp_12_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4503"> 4503   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4504"> 4504   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4505"> 4505   </a>      c0_serialOut_0_12 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="4506"> 4506   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4507"> 4507   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_15 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4508"> 4508   </a>        c0_serialOut_0_12 &lt;= alpha0_deserializer_muxOut_12;
</span><span><a class="LN" name="4509"> 4509   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4510"> 4510   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4511"> 4511   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_12_proce;
</span><span><a class="LN" name="4512"> 4512   </a>
</span><span><a class="LN" name="4513"> 4513   </a>
</span><span><a class="LN" name="4514"> 4514   </a>  tmp_193 &lt;= c0_serialOut_0_12(2);
</span><span><a class="LN" name="4515"> 4515   </a>
</span><span><a class="LN" name="4516"> 4516   </a>  tmp_194 &lt;= signed(resize(tmp_193 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="4517"> 4517   </a>    '0', 54));
</span><span><a class="LN" name="4518"> 4518   </a>
</span><span><a class="LN" name="4519"> 4519   </a>  delayMatch_17_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4520"> 4520   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4521"> 4521   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4522"> 4522   </a>      tmp_195 &lt;= to_signed(0, 54);
</span><span><a class="LN" name="4523"> 4523   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4524"> 4524   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4525"> 4525   </a>        tmp_195 &lt;= tmp_194;
</span><span><a class="LN" name="4526"> 4526   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4527"> 4527   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4528"> 4528   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_17_process;
</span><span><a class="LN" name="4529"> 4529   </a>
</span><span><a class="LN" name="4530"> 4530   </a>
</span><span><a class="LN" name="4531"> 4531   </a>  tmp_196 &lt;= tmp_191 - tmp_195;
</span><span><a class="LN" name="4532"> 4532   </a>
</span><span><a class="LN" name="4533"> 4533   </a>  tmp_197 &lt;= resize(tmp_196, 56);
</span><span><a class="LN" name="4534"> 4534   </a>
</span><span><a class="LN" name="4535"> 4535   </a>  tmp_198 &lt;= c0_serialOut_0_9(1);
</span><span><a class="LN" name="4536"> 4536   </a>
</span><span><a class="LN" name="4537"> 4537   </a>  tmp_199 &lt;= unsigned(tmp_198(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4538"> 4538   </a>
</span><span><a class="LN" name="4539"> 4539   </a>  tmp_200 &lt;= signed(resize(tmp_199 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="4540"> 4540   </a>    '0', 56));
</span><span><a class="LN" name="4541"> 4541   </a>
</span><span><a class="LN" name="4542"> 4542   </a>  delayMatch_18_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4543"> 4543   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4544"> 4544   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4545"> 4545   </a>      tmp_201 &lt;= to_signed(0, 56);
</span><span><a class="LN" name="4546"> 4546   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4547"> 4547   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4548"> 4548   </a>        tmp_201 &lt;= tmp_200;
</span><span><a class="LN" name="4549"> 4549   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4550"> 4550   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4551"> 4551   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_18_process;
</span><span><a class="LN" name="4552"> 4552   </a>
</span><span><a class="LN" name="4553"> 4553   </a>
</span><span><a class="LN" name="4554"> 4554   </a>  tmp_202 &lt;= tmp_197 - tmp_201;
</span><span><a class="LN" name="4555"> 4555   </a>
</span><span><a class="LN" name="4556"> 4556   </a>  tmp_203 &lt;= tmp_202(43 <span class="KW">DOWNTO</span> 30);
</span><span><a class="LN" name="4557"> 4557   </a>
</span><span><a class="LN" name="4558"> 4558   </a>  delayMatch_19_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4559"> 4559   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4560"> 4560   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4561"> 4561   </a>      tmp_204 &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="4562"> 4562   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4563"> 4563   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4564"> 4564   </a>        tmp_204 &lt;= tmp_203;
</span><span><a class="LN" name="4565"> 4565   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4566"> 4566   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4567"> 4567   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_19_process;
</span><span><a class="LN" name="4568"> 4568   </a>
</span><span><a class="LN" name="4569"> 4569   </a>
</span><span><a class="LN" name="4570"> 4570   </a>  hx &lt;= resize(tmp_204, 15);
</span><span><a class="LN" name="4571"> 4571   </a>
</span><span><a class="LN" name="4572"> 4572   </a>  tmp_205 &lt;= c0_serialOut_0_8(2);
</span><span><a class="LN" name="4573"> 4573   </a>
</span><span><a class="LN" name="4574"> 4574   </a>  tmp_206 &lt;= resize(tmp_205 &amp; '0', 30);
</span><span><a class="LN" name="4575"> 4575   </a>
</span><span><a class="LN" name="4576"> 4576   </a>  tmp_207 &lt;= c0_serialOut_0_10(3);
</span><span><a class="LN" name="4577"> 4577   </a>
</span><span><a class="LN" name="4578"> 4578   </a>  tmp_208 &lt;= unsigned(tmp_207(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4579"> 4579   </a>
</span><span><a class="LN" name="4580"> 4580   </a>  tmp_209 &lt;= resize(tmp_208, 30);
</span><span><a class="LN" name="4581"> 4581   </a>
</span><span><a class="LN" name="4582"> 4582   </a>  tmp_210 &lt;= tmp_206 + tmp_209;
</span><span><a class="LN" name="4583"> 4583   </a>
</span><span><a class="LN" name="4584"> 4584   </a>  tmp_211 &lt;= signed(resize(tmp_210, 31));
</span><span><a class="LN" name="4585"> 4585   </a>
</span><span><a class="LN" name="4586"> 4586   </a>  tmp_212 &lt;= resize(tmp_211, 33);
</span><span><a class="LN" name="4587"> 4587   </a>
</span><span><a class="LN" name="4588"> 4588   </a>  tmp_213 &lt;= c0_serialOut_0_9(2);
</span><span><a class="LN" name="4589"> 4589   </a>
</span><span><a class="LN" name="4590"> 4590   </a>  tmp_214 &lt;= unsigned(tmp_213(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4591"> 4591   </a>
</span><span><a class="LN" name="4592"> 4592   </a>  tmp_215 &lt;= signed(resize(tmp_214 &amp; '0', 33));
</span><span><a class="LN" name="4593"> 4593   </a>
</span><span><a class="LN" name="4594"> 4594   </a>  tmp_216 &lt;= tmp_212 - tmp_215;
</span><span><a class="LN" name="4595"> 4595   </a>
</span><span><a class="LN" name="4596"> 4596   </a>  tmp_217 &lt;= resize(tmp_216, 35);
</span><span><a class="LN" name="4597"> 4597   </a>
</span><span><a class="LN" name="4598"> 4598   </a>  delayMatch_20_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4599"> 4599   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4600"> 4600   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4601"> 4601   </a>      delayMatch_reg_5 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 35));
</span><span><a class="LN" name="4602"> 4602   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4603"> 4603   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4604"> 4604   </a>        delayMatch_reg_5(0) &lt;= tmp_217;
</span><span><a class="LN" name="4605"> 4605   </a>        delayMatch_reg_5(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_5(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="4606"> 4606   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4607"> 4607   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4608"> 4608   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_20_process;
</span><span><a class="LN" name="4609"> 4609   </a>
</span><span><a class="LN" name="4610"> 4610   </a>  tmp_218 &lt;= delayMatch_reg_5(2);
</span><span><a class="LN" name="4611"> 4611   </a>
</span><span><a class="LN" name="4612"> 4612   </a>  tmp_219 &lt;= c0_serialOut_0_7(2);
</span><span><a class="LN" name="4613"> 4613   </a>
</span><span><a class="LN" name="4614"> 4614   </a>  tmp_220 &lt;= signed(resize(tmp_219, 37));
</span><span><a class="LN" name="4615"> 4615   </a>
</span><span><a class="LN" name="4616"> 4616   </a>  delayMatch_21_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4617"> 4617   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4618"> 4618   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4619"> 4619   </a>      delayMatch_reg_6 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 37));
</span><span><a class="LN" name="4620"> 4620   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4621"> 4621   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4622"> 4622   </a>        delayMatch_reg_6(0) &lt;= tmp_220;
</span><span><a class="LN" name="4623"> 4623   </a>        delayMatch_reg_6(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_6(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="4624"> 4624   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4625"> 4625   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4626"> 4626   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_21_process;
</span><span><a class="LN" name="4627"> 4627   </a>
</span><span><a class="LN" name="4628"> 4628   </a>  tmp_221 &lt;= delayMatch_reg_6(2);
</span><span><a class="LN" name="4629"> 4629   </a>
</span><span><a class="LN" name="4630"> 4630   </a>  tmp_222 &lt;= c0_serialOut_0_12(1);
</span><span><a class="LN" name="4631"> 4631   </a>
</span><span><a class="LN" name="4632"> 4632   </a>  tmp_223 &lt;= signed(resize(tmp_222, 39));
</span><span><a class="LN" name="4633"> 4633   </a>
</span><span><a class="LN" name="4634"> 4634   </a>  delayMatch_22_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4635"> 4635   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4636"> 4636   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4637"> 4637   </a>      delayMatch_reg_7 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 39));
</span><span><a class="LN" name="4638"> 4638   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4639"> 4639   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4640"> 4640   </a>        delayMatch_reg_7(0) &lt;= tmp_223;
</span><span><a class="LN" name="4641"> 4641   </a>        delayMatch_reg_7(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_7(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="4642"> 4642   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4643"> 4643   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4644"> 4644   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_22_process;
</span><span><a class="LN" name="4645"> 4645   </a>
</span><span><a class="LN" name="4646"> 4646   </a>  tmp_224 &lt;= delayMatch_reg_7(2);
</span><span><a class="LN" name="4647"> 4647   </a>
</span><span><a class="LN" name="4648"> 4648   </a>  tmp_225 &lt;= c0_serialOut_0_11(3);
</span><span><a class="LN" name="4649"> 4649   </a>
</span><span><a class="LN" name="4650"> 4650   </a>  tmp_226 &lt;= signed(resize(tmp_225, 54));
</span><span><a class="LN" name="4651"> 4651   </a>
</span><span><a class="LN" name="4652"> 4652   </a>  delayMatch_23_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4653"> 4653   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4654"> 4654   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4655"> 4655   </a>      delayMatch_reg_8 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 54));
</span><span><a class="LN" name="4656"> 4656   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4657"> 4657   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4658"> 4658   </a>        delayMatch_reg_8(0) &lt;= tmp_226;
</span><span><a class="LN" name="4659"> 4659   </a>        delayMatch_reg_8(1) &lt;= delayMatch_reg_8(0);
</span><span><a class="LN" name="4660"> 4660   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4661"> 4661   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4662"> 4662   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_23_process;
</span><span><a class="LN" name="4663"> 4663   </a>
</span><span><a class="LN" name="4664"> 4664   </a>  tmp_227 &lt;= delayMatch_reg_8(1);
</span><span><a class="LN" name="4665"> 4665   </a>
</span><span><a class="LN" name="4666"> 4666   </a>  tmp_228 &lt;= c0_serialOut_0_9(0);
</span><span><a class="LN" name="4667"> 4667   </a>
</span><span><a class="LN" name="4668"> 4668   </a>  tmp_229 &lt;= unsigned(tmp_228(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4669"> 4669   </a>
</span><span><a class="LN" name="4670"> 4670   </a>  tmp_230 &lt;= signed(resize(tmp_229 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="4671"> 4671   </a>    '0', 56));
</span><span><a class="LN" name="4672"> 4672   </a>
</span><span><a class="LN" name="4673"> 4673   </a>  delayMatch_24_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4674"> 4674   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4675"> 4675   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4676"> 4676   </a>      delayMatch_reg_9 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 56));
</span><span><a class="LN" name="4677"> 4677   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4678"> 4678   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4679"> 4679   </a>        delayMatch_reg_9(0) &lt;= tmp_230;
</span><span><a class="LN" name="4680"> 4680   </a>        delayMatch_reg_9(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_9(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="4681"> 4681   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4682"> 4682   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4683"> 4683   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_24_process;
</span><span><a class="LN" name="4684"> 4684   </a>
</span><span><a class="LN" name="4685"> 4685   </a>  tmp_231 &lt;= delayMatch_reg_9(2);
</span><span><a class="LN" name="4686"> 4686   </a>
</span><span><a class="LN" name="4687"> 4687   </a>  alpha0_deserializer_contl_16_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4688"> 4688   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4689"> 4689   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4690"> 4690   </a>      alpha0_deserializer_contl_cnt_16 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="4691"> 4691   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4692"> 4692   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4693"> 4693   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_16 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="4694"> 4694   </a>          alpha0_deserializer_contl_cnt_16 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="4695"> 4695   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="4696"> 4696   </a>          alpha0_deserializer_contl_cnt_16 &lt;= alpha0_deserializer_contl_cnt_16 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="4697"> 4697   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4698"> 4698   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4699"> 4699   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4700"> 4700   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_16_process;
</span><span><a class="LN" name="4701"> 4701   </a>
</span><span><a class="LN" name="4702"> 4702   </a>  alpha0_deserializer_tapDelayEn_32 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_16 &lt; 
</span><span><a class="LN" name="4703"> 4703   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="4704"> 4704   </a>  
</span><span><a class="LN" name="4705"> 4705   </a>  alpha0_deserializer_contl_validOutpu_16 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_16 = to_unsigned(16#3#, 
</span><span><a class="LN" name="4706"> 4706   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4707"> 4707   </a>      '0';
</span><span><a class="LN" name="4708"> 4708   </a>  
</span><span><a class="LN" name="4709"> 4709   </a>  alpha0_deserializer_innerRegEn_16 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_16 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4710"> 4710   </a>      '0';
</span><span><a class="LN" name="4711"> 4711   </a>  
</span><span><a class="LN" name="4712"> 4712   </a>  alpha0_deserializer_innerRegCtrolEn_16 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_16 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="4713"> 4713   </a>      '0';
</span><span><a class="LN" name="4714"> 4714   </a>  alpha0_deserializer_outBypassEn_16 &lt;= '1';
</span><span><a class="LN" name="4715"> 4715   </a>
</span><span><a class="LN" name="4716"> 4716   </a>  alpha0_deserializer_tapDelayEn_33 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_32;
</span><span><a class="LN" name="4717"> 4717   </a>
</span><span><a class="LN" name="4718"> 4718   </a>  
</span><span><a class="LN" name="4719"> 4719   </a><span class="CT">-- <span><a href="1,36">'Madgwick_correction_fixpt:36'</a></span> v2bz = fi(fi_signed(fi_signed(fi_uminus(v2q0mx) * q2 + v2q0my * q1 + mz * q0q0 + </span>
</span><span><a class="LN" name="4720"> 4720   </a>  <span class="CT">-- v2q1mx * q3) - mz * q1q1 + v2q2 * my * q3) - mz * q2q2 + mz * q3q3, 1, 14, 2, fm)</span>
</span><span><a class="LN" name="4721"> 4721   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4722"> 4722   </a>  <span class="CT">-- <span><a href="1,63">'Madgwick_correction_fixpt:63'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="4723"> 4723   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4724"> 4724   </a>  <span class="CT">-- <span><a href="1,64">'Madgwick_correction_fixpt:64'</a></span> if isfi( a )</span>
</span><span><a class="LN" name="4725"> 4725   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4726"> 4726   </a>  <span class="CT">-- <span><a href="1,65">'Madgwick_correction_fixpt:65'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="4727"> 4727   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4728"> 4728   </a>  <span class="CT">-- <span><a href="1,66">'Madgwick_correction_fixpt:66'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="4729"> 4729   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4730"> 4730   </a>  <span class="CT">-- <span><a href="1,67">'Madgwick_correction_fixpt:67'</a></span> y = -fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="4731"> 4731   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4732"> 4732   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="4733"> 4733   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4734"> 4734   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="4735"> 4735   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4736"> 4736   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="4737"> 4737   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4738"> 4738   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="4739"> 4739   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4740"> 4740   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="4741"> 4741   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4742"> 4742   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="4743"> 4743   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4744"> 4744   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="4745"> 4745   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="4746"> 4746   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="4747"> 4747   </a>  tmp_232 &lt;= signed(resize(tmp_148, 15));
</span><span><a class="LN" name="4748"> 4748   </a>
</span><span><a class="LN" name="4749"> 4749   </a>  p854tmp_cast &lt;= resize(tmp_232, 16);
</span><span><a class="LN" name="4750"> 4750   </a>  p854tmp_cast_1 &lt;=  - (p854tmp_cast);
</span><span><a class="LN" name="4751"> 4751   </a>  tmp_233 &lt;= p854tmp_cast_1(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="4752"> 4752   </a>
</span><span><a class="LN" name="4753"> 4753   </a>  tmp_234 &lt;= resize(tmp_49, 15);
</span><span><a class="LN" name="4754"> 4754   </a>
</span><span><a class="LN" name="4755"> 4755   </a>  tmp_235 &lt;= c0_serialOut_0(3);
</span><span><a class="LN" name="4756"> 4756   </a>
</span><span><a class="LN" name="4757"> 4757   </a>  tmp_236 &lt;= tmp_235(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="4758"> 4758   </a>
</span><span><a class="LN" name="4759"> 4759   </a>  tmp_237 &lt;= resize(tmp_236, 15);
</span><span><a class="LN" name="4760"> 4760   </a>
</span><span><a class="LN" name="4761"> 4761   </a>  tmp_238 &lt;= tmp_234 + tmp_237;
</span><span><a class="LN" name="4762"> 4762   </a>
</span><span><a class="LN" name="4763"> 4763   </a>  tmp_239 &lt;= resize(tmp_49, 15);
</span><span><a class="LN" name="4764"> 4764   </a>
</span><span><a class="LN" name="4765"> 4765   </a>  tmp_240 &lt;= resize(tmp_236, 15);
</span><span><a class="LN" name="4766"> 4766   </a>
</span><span><a class="LN" name="4767"> 4767   </a>  tmp_241 &lt;= tmp_239 + tmp_240;
</span><span><a class="LN" name="4768"> 4768   </a>
</span><span><a class="LN" name="4769"> 4769   </a>  tmp_242 &lt;= resize(tmp_49, 15);
</span><span><a class="LN" name="4770"> 4770   </a>
</span><span><a class="LN" name="4771"> 4771   </a>  tmp_243 &lt;= resize(tmp_236, 15);
</span><span><a class="LN" name="4772"> 4772   </a>
</span><span><a class="LN" name="4773"> 4773   </a>  tmp_244 &lt;= tmp_242 + tmp_243;
</span><span><a class="LN" name="4774"> 4774   </a>
</span><span><a class="LN" name="4775"> 4775   </a>  delayMatch_25_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4776"> 4776   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4777"> 4777   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4778"> 4778   </a>      delayMatch_reg_10 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 15));
</span><span><a class="LN" name="4779"> 4779   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4780"> 4780   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4781"> 4781   </a>        delayMatch_reg_10(0) &lt;= tmp_233;
</span><span><a class="LN" name="4782"> 4782   </a>        delayMatch_reg_10(1) &lt;= delayMatch_reg_10(0);
</span><span><a class="LN" name="4783"> 4783   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4784"> 4784   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4785"> 4785   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_25_process;
</span><span><a class="LN" name="4786"> 4786   </a>
</span><span><a class="LN" name="4787"> 4787   </a>  tmp_245 &lt;= delayMatch_reg_10(1);
</span><span><a class="LN" name="4788"> 4788   </a>
</span><span><a class="LN" name="4789"> 4789   </a>  tmp_246 &lt;= resize(tmp_245, 16);
</span><span><a class="LN" name="4790"> 4790   </a>
</span><span><a class="LN" name="4791"> 4791   </a>  delayMatch_26_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4792"> 4792   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4793"> 4793   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4794"> 4794   </a>      delayMatch_reg_11 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" name="4795"> 4795   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4796"> 4796   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4797"> 4797   </a>        delayMatch_reg_11(0) &lt;= tmp_238;
</span><span><a class="LN" name="4798"> 4798   </a>        delayMatch_reg_11(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_11(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="4799"> 4799   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4800"> 4800   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4801"> 4801   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_26_process;
</span><span><a class="LN" name="4802"> 4802   </a>
</span><span><a class="LN" name="4803"> 4803   </a>  tmp_247 &lt;= delayMatch_reg_11(2);
</span><span><a class="LN" name="4804"> 4804   </a>
</span><span><a class="LN" name="4805"> 4805   </a>  tmp_248 &lt;= signed(resize(tmp_247, 16));
</span><span><a class="LN" name="4806"> 4806   </a>
</span><span><a class="LN" name="4807"> 4807   </a>  delayMatch_27_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4808"> 4808   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4809"> 4809   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4810"> 4810   </a>      delayMatch_reg_12 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" name="4811"> 4811   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4812"> 4812   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4813"> 4813   </a>        delayMatch_reg_12(0) &lt;= tmp_241;
</span><span><a class="LN" name="4814"> 4814   </a>        delayMatch_reg_12(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_12(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="4815"> 4815   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4816"> 4816   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4817"> 4817   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_27_process;
</span><span><a class="LN" name="4818"> 4818   </a>
</span><span><a class="LN" name="4819"> 4819   </a>  tmp_249 &lt;= delayMatch_reg_12(2);
</span><span><a class="LN" name="4820"> 4820   </a>
</span><span><a class="LN" name="4821"> 4821   </a>  tmp_250 &lt;= signed(resize(tmp_249, 16));
</span><span><a class="LN" name="4822"> 4822   </a>
</span><span><a class="LN" name="4823"> 4823   </a>  delayMatch_28_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4824"> 4824   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4825"> 4825   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4826"> 4826   </a>      delayMatch_reg_13 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" name="4827"> 4827   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4828"> 4828   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4829"> 4829   </a>        delayMatch_reg_13(0) &lt;= tmp_244;
</span><span><a class="LN" name="4830"> 4830   </a>        delayMatch_reg_13(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_13(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="4831"> 4831   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4832"> 4832   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4833"> 4833   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_28_process;
</span><span><a class="LN" name="4834"> 4834   </a>
</span><span><a class="LN" name="4835"> 4835   </a>  tmp_251 &lt;= delayMatch_reg_13(2);
</span><span><a class="LN" name="4836"> 4836   </a>
</span><span><a class="LN" name="4837"> 4837   </a>  tmp_252 &lt;= signed(resize(tmp_251, 16));
</span><span><a class="LN" name="4838"> 4838   </a>
</span><span><a class="LN" name="4839"> 4839   </a>  c0_serial_0_16(0) &lt;= tmp_246;
</span><span><a class="LN" name="4840"> 4840   </a>  c0_serial_0_16(1) &lt;= tmp_248;
</span><span><a class="LN" name="4841"> 4841   </a>  c0_serial_0_16(2) &lt;= tmp_250;
</span><span><a class="LN" name="4842"> 4842   </a>  c0_serial_0_16(3) &lt;= tmp_252;
</span><span><a class="LN" name="4843"> 4843   </a>
</span><span><a class="LN" name="4844"> 4844   </a>  rcc_out_27 &lt;= c0_serial_0_16;
</span><span><a class="LN" name="4845"> 4845   </a>
</span><span><a class="LN" name="4846"> 4846   </a>  ratechange_splitcomp_out0_27 &lt;= rcc_out_27(0);
</span><span><a class="LN" name="4847"> 4847   </a>
</span><span><a class="LN" name="4848"> 4848   </a>  ratechange_splitcomp_out1_27 &lt;= rcc_out_27(1);
</span><span><a class="LN" name="4849"> 4849   </a>
</span><span><a class="LN" name="4850"> 4850   </a>  ratechange_splitcomp_out2_23 &lt;= rcc_out_27(2);
</span><span><a class="LN" name="4851"> 4851   </a>
</span><span><a class="LN" name="4852"> 4852   </a>  ratechange_splitcomp_out3_23 &lt;= rcc_out_27(3);
</span><span><a class="LN" name="4853"> 4853   </a>
</span><span><a class="LN" name="4854"> 4854   </a>  
</span><span><a class="LN" name="4855"> 4855   </a>  tmp_253 &lt;= ratechange_splitcomp_out0_27 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4856"> 4856   </a>      ratechange_splitcomp_out1_27 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4857"> 4857   </a>      ratechange_splitcomp_out2_23 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="4858"> 4858   </a>      ratechange_splitcomp_out3_23;
</span><span><a class="LN" name="4859"> 4859   </a>
</span><span><a class="LN" name="4860"> 4860   </a>  reduced_11_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4861"> 4861   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4862"> 4862   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4863"> 4863   </a>      q2_10 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="4864"> 4864   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4865"> 4865   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4866"> 4866   </a>        q2_10 &lt;= q2_9;
</span><span><a class="LN" name="4867"> 4867   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4868"> 4868   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4869"> 4869   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_11_process;
</span><span><a class="LN" name="4870"> 4870   </a>
</span><span><a class="LN" name="4871"> 4871   </a>
</span><span><a class="LN" name="4872"> 4872   </a>  q2_11 &lt;= signed(resize(q2_10, 15));
</span><span><a class="LN" name="4873"> 4873   </a>
</span><span><a class="LN" name="4874"> 4874   </a>  tmp_254 &lt;= c0_serialOut_0_8(0);
</span><span><a class="LN" name="4875"> 4875   </a>
</span><span><a class="LN" name="4876"> 4876   </a>  tmp_255 &lt;= signed(resize(tmp_254, 31));
</span><span><a class="LN" name="4877"> 4877   </a>
</span><span><a class="LN" name="4878"> 4878   </a>  delayMatch_29_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4879"> 4879   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4880"> 4880   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4881"> 4881   </a>      delayMatch_reg_14 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="4882"> 4882   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4883"> 4883   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4884"> 4884   </a>        delayMatch_reg_14(0) &lt;= tmp_255;
</span><span><a class="LN" name="4885"> 4885   </a>        delayMatch_reg_14(1) &lt;= delayMatch_reg_14(0);
</span><span><a class="LN" name="4886"> 4886   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4887"> 4887   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4888"> 4888   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_29_process;
</span><span><a class="LN" name="4889"> 4889   </a>
</span><span><a class="LN" name="4890"> 4890   </a>  tmp_256 &lt;= delayMatch_reg_14(1);
</span><span><a class="LN" name="4891"> 4891   </a>
</span><span><a class="LN" name="4892"> 4892   </a>  tmp_257 &lt;= c0_serialOut_0_10(2);
</span><span><a class="LN" name="4893"> 4893   </a>
</span><span><a class="LN" name="4894"> 4894   </a>  tmp_258 &lt;= unsigned(tmp_257(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="4895"> 4895   </a>
</span><span><a class="LN" name="4896"> 4896   </a>  tmp_259 &lt;= signed(resize(tmp_258, 34));
</span><span><a class="LN" name="4897"> 4897   </a>
</span><span><a class="LN" name="4898"> 4898   </a>  delayMatch_30_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4899"> 4899   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4900"> 4900   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4901"> 4901   </a>      delayMatch_reg_15 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="4902"> 4902   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4903"> 4903   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4904"> 4904   </a>        delayMatch_reg_15(0) &lt;= tmp_259;
</span><span><a class="LN" name="4905"> 4905   </a>        delayMatch_reg_15(1) &lt;= delayMatch_reg_15(0);
</span><span><a class="LN" name="4906"> 4906   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4907"> 4907   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4908"> 4908   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_30_process;
</span><span><a class="LN" name="4909"> 4909   </a>
</span><span><a class="LN" name="4910"> 4910   </a>  tmp_260 &lt;= delayMatch_reg_15(1);
</span><span><a class="LN" name="4911"> 4911   </a>
</span><span><a class="LN" name="4912"> 4912   </a>  tmp_261 &lt;= c0_serialOut_0_8(3);
</span><span><a class="LN" name="4913"> 4913   </a>
</span><span><a class="LN" name="4914"> 4914   </a>  tmp_262 &lt;= signed(resize(tmp_261 &amp; '0', 36));
</span><span><a class="LN" name="4915"> 4915   </a>
</span><span><a class="LN" name="4916"> 4916   </a>  delayMatch_31_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4917"> 4917   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4918"> 4918   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4919"> 4919   </a>      delayMatch_reg_16 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="4920"> 4920   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4921"> 4921   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4922"> 4922   </a>        delayMatch_reg_16(0) &lt;= tmp_262;
</span><span><a class="LN" name="4923"> 4923   </a>        delayMatch_reg_16(1) &lt;= delayMatch_reg_16(0);
</span><span><a class="LN" name="4924"> 4924   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4925"> 4925   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4926"> 4926   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_31_process;
</span><span><a class="LN" name="4927"> 4927   </a>
</span><span><a class="LN" name="4928"> 4928   </a>  tmp_263 &lt;= delayMatch_reg_16(1);
</span><span><a class="LN" name="4929"> 4929   </a>
</span><span><a class="LN" name="4930"> 4930   </a>  tmp_264 &lt;= c0_serialOut_0_7(1);
</span><span><a class="LN" name="4931"> 4931   </a>
</span><span><a class="LN" name="4932"> 4932   </a>  tmp_265 &lt;= signed(resize(tmp_264, 38));
</span><span><a class="LN" name="4933"> 4933   </a>
</span><span><a class="LN" name="4934"> 4934   </a>  delayMatch_32_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4935"> 4935   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4936"> 4936   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4937"> 4937   </a>      delayMatch_reg_17 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 38));
</span><span><a class="LN" name="4938"> 4938   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4939"> 4939   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4940"> 4940   </a>        delayMatch_reg_17(0) &lt;= tmp_265;
</span><span><a class="LN" name="4941"> 4941   </a>        delayMatch_reg_17(1) &lt;= delayMatch_reg_17(0);
</span><span><a class="LN" name="4942"> 4942   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4943"> 4943   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4944"> 4944   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_32_process;
</span><span><a class="LN" name="4945"> 4945   </a>
</span><span><a class="LN" name="4946"> 4946   </a>  tmp_266 &lt;= delayMatch_reg_17(1);
</span><span><a class="LN" name="4947"> 4947   </a>
</span><span><a class="LN" name="4948"> 4948   </a>  tmp_267 &lt;= c0_serialOut_0_11(2);
</span><span><a class="LN" name="4949"> 4949   </a>
</span><span><a class="LN" name="4950"> 4950   </a>  tmp_268 &lt;= signed(resize(tmp_267, 53));
</span><span><a class="LN" name="4951"> 4951   </a>
</span><span><a class="LN" name="4952"> 4952   </a>  delayMatch_33_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4953"> 4953   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4954"> 4954   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4955"> 4955   </a>      tmp_269 &lt;= to_signed(0, 53);
</span><span><a class="LN" name="4956"> 4956   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4957"> 4957   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4958"> 4958   </a>        tmp_269 &lt;= tmp_268;
</span><span><a class="LN" name="4959"> 4959   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4960"> 4960   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4961"> 4961   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_33_process;
</span><span><a class="LN" name="4962"> 4962   </a>
</span><span><a class="LN" name="4963"> 4963   </a>
</span><span><a class="LN" name="4964"> 4964   </a>  tmp_270 &lt;= c0_serialOut_0_12(0);
</span><span><a class="LN" name="4965"> 4965   </a>
</span><span><a class="LN" name="4966"> 4966   </a>  tmp_271 &lt;= signed(resize(tmp_270 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="4967"> 4967   </a>    '0', 55));
</span><span><a class="LN" name="4968"> 4968   </a>
</span><span><a class="LN" name="4969"> 4969   </a>  delayMatch_34_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4970"> 4970   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4971"> 4971   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4972"> 4972   </a>      delayMatch_reg_18 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 55));
</span><span><a class="LN" name="4973"> 4973   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4974"> 4974   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4975"> 4975   </a>        delayMatch_reg_18(0) &lt;= tmp_271;
</span><span><a class="LN" name="4976"> 4976   </a>        delayMatch_reg_18(1) &lt;= delayMatch_reg_18(0);
</span><span><a class="LN" name="4977"> 4977   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4978"> 4978   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4979"> 4979   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_34_process;
</span><span><a class="LN" name="4980"> 4980   </a>
</span><span><a class="LN" name="4981"> 4981   </a>  tmp_272 &lt;= delayMatch_reg_18(1);
</span><span><a class="LN" name="4982"> 4982   </a>
</span><span><a class="LN" name="4983"> 4983   </a>  tmp_273 &lt;= c0_serialOut_0_12(3);
</span><span><a class="LN" name="4984"> 4984   </a>
</span><span><a class="LN" name="4985"> 4985   </a>  tmp_274 &lt;= signed(resize(tmp_273 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="4986"> 4986   </a>    '0', 57));
</span><span><a class="LN" name="4987"> 4987   </a>
</span><span><a class="LN" name="4988"> 4988   </a>  delayMatch_35_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="4989"> 4989   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="4990"> 4990   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4991"> 4991   </a>      delayMatch_reg_19 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 57));
</span><span><a class="LN" name="4992"> 4992   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="4993"> 4993   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="4994"> 4994   </a>        delayMatch_reg_19(0) &lt;= tmp_274;
</span><span><a class="LN" name="4995"> 4995   </a>        delayMatch_reg_19(1) &lt;= delayMatch_reg_19(0);
</span><span><a class="LN" name="4996"> 4996   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4997"> 4997   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="4998"> 4998   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_35_process;
</span><span><a class="LN" name="4999"> 4999   </a>
</span><span><a class="LN" name="5000"> 5000   </a>  tmp_275 &lt;= delayMatch_reg_19(1);
</span><span><a class="LN" name="5001"> 5001   </a>
</span><span><a class="LN" name="5002"> 5002   </a>  ratechange_splitcomp_out3_24 &lt;= rcc_out_28(3);
</span><span><a class="LN" name="5003"> 5003   </a>
</span><span><a class="LN" name="5004"> 5004   </a>  ratechange_splitcomp_out2_24 &lt;= rcc_out_28(2);
</span><span><a class="LN" name="5005"> 5005   </a>
</span><span><a class="LN" name="5006"> 5006   </a>  ratechange_splitcomp_out1_28 &lt;= rcc_out_28(1);
</span><span><a class="LN" name="5007"> 5007   </a>
</span><span><a class="LN" name="5008"> 5008   </a>  v2bz &lt;= resize(tmp_276, 15);
</span><span><a class="LN" name="5009"> 5009   </a>
</span><span><a class="LN" name="5010"> 5010   </a>  v2bz_1 &lt;= resize(tmp_276, 15);
</span><span><a class="LN" name="5011"> 5011   </a>
</span><span><a class="LN" name="5012"> 5012   </a>  v2bz_2 &lt;= resize(tmp_276, 15);
</span><span><a class="LN" name="5013"> 5013   </a>
</span><span><a class="LN" name="5014"> 5014   </a>  c0_serial_1_15(0) &lt;= q2_11;
</span><span><a class="LN" name="5015"> 5015   </a>  c0_serial_1_15(1) &lt;= v2bz_2;
</span><span><a class="LN" name="5016"> 5016   </a>  c0_serial_1_15(2) &lt;= v2bz_1;
</span><span><a class="LN" name="5017"> 5017   </a>  c0_serial_1_15(3) &lt;= v2bz;
</span><span><a class="LN" name="5018"> 5018   </a>
</span><span><a class="LN" name="5019"> 5019   </a>  rcc_out_28 &lt;= c0_serial_1_15;
</span><span><a class="LN" name="5020"> 5020   </a>
</span><span><a class="LN" name="5021"> 5021   </a>  ratechange_splitcomp_out0_28 &lt;= rcc_out_28(0);
</span><span><a class="LN" name="5022"> 5022   </a>
</span><span><a class="LN" name="5023"> 5023   </a>  
</span><span><a class="LN" name="5024"> 5024   </a>  q2_12 &lt;= ratechange_splitcomp_out0_28 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5025"> 5025   </a>      ratechange_splitcomp_out1_28 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5026"> 5026   </a>      ratechange_splitcomp_out2_24 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5027"> 5027   </a>      ratechange_splitcomp_out3_24;
</span><span><a class="LN" name="5028"> 5028   </a>
</span><span><a class="LN" name="5029"> 5029   </a>  multiplier_mul_temp_6 &lt;= tmp_253 * q2_12;
</span><span><a class="LN" name="5030"> 5030   </a>  tmp_277 &lt;= multiplier_mul_temp_6(29 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5031"> 5031   </a>
</span><span><a class="LN" name="5032"> 5032   </a>  alpha0_deserializer_tapDelayComp_131 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5033"> 5033   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5034"> 5034   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5035"> 5035   </a>      alpha0_deserializer_tapout_13 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="5036"> 5036   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5037"> 5037   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_33 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5038"> 5038   </a>        alpha0_deserializer_tapout_13(2) &lt;= tmp_277;
</span><span><a class="LN" name="5039"> 5039   </a>        alpha0_deserializer_tapout_13(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_13(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="5040"> 5040   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5041"> 5041   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5042"> 5042   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_131;
</span><span><a class="LN" name="5043"> 5043   </a>
</span><span><a class="LN" name="5044"> 5044   </a>
</span><span><a class="LN" name="5045"> 5045   </a>  alpha0_deserializer_muxOut_13(0) &lt;= alpha0_deserializer_tapout_13(0);
</span><span><a class="LN" name="5046"> 5046   </a>  alpha0_deserializer_muxOut_13(1) &lt;= alpha0_deserializer_tapout_13(1);
</span><span><a class="LN" name="5047"> 5047   </a>  alpha0_deserializer_muxOut_13(2) &lt;= alpha0_deserializer_tapout_13(2);
</span><span><a class="LN" name="5048"> 5048   </a>  alpha0_deserializer_muxOut_13(3) &lt;= tmp_277;
</span><span><a class="LN" name="5049"> 5049   </a>
</span><span><a class="LN" name="5050"> 5050   </a>  alpha0_deserializer_regComp_13_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5051"> 5051   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5052"> 5052   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5053"> 5053   </a>      c0_serialOut_0_13 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="5054"> 5054   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5055"> 5055   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_16 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5056"> 5056   </a>        c0_serialOut_0_13 &lt;= alpha0_deserializer_muxOut_13;
</span><span><a class="LN" name="5057"> 5057   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5058"> 5058   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5059"> 5059   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_13_proce;
</span><span><a class="LN" name="5060"> 5060   </a>
</span><span><a class="LN" name="5061"> 5061   </a>
</span><span><a class="LN" name="5062"> 5062   </a>  tmp_278 &lt;= c0_serialOut_0_13(0);
</span><span><a class="LN" name="5063"> 5063   </a>
</span><span><a class="LN" name="5064"> 5064   </a>  tmp_279 &lt;= tmp_278(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5065"> 5065   </a>
</span><span><a class="LN" name="5066"> 5066   </a>  tmp_280 &lt;= resize(tmp_279, 31);
</span><span><a class="LN" name="5067"> 5067   </a>
</span><span><a class="LN" name="5068"> 5068   </a>  tmp_281 &lt;= tmp_280 + tmp_256;
</span><span><a class="LN" name="5069"> 5069   </a>
</span><span><a class="LN" name="5070"> 5070   </a>  tmp_282 &lt;= resize(tmp_281 &amp; '0', 34);
</span><span><a class="LN" name="5071"> 5071   </a>
</span><span><a class="LN" name="5072"> 5072   </a>  tmp_283 &lt;= tmp_282 + tmp_260;
</span><span><a class="LN" name="5073"> 5073   </a>
</span><span><a class="LN" name="5074"> 5074   </a>  tmp_284 &lt;= resize(tmp_283, 36);
</span><span><a class="LN" name="5075"> 5075   </a>
</span><span><a class="LN" name="5076"> 5076   </a>  tmp_285 &lt;= tmp_284 + tmp_263;
</span><span><a class="LN" name="5077"> 5077   </a>
</span><span><a class="LN" name="5078"> 5078   </a>  tmp_286 &lt;= resize(tmp_285, 38);
</span><span><a class="LN" name="5079"> 5079   </a>
</span><span><a class="LN" name="5080"> 5080   </a>  tmp_287 &lt;= tmp_286 - tmp_266;
</span><span><a class="LN" name="5081"> 5081   </a>
</span><span><a class="LN" name="5082"> 5082   </a>  tmp_288 &lt;= resize(tmp_287 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 
</span><span><a class="LN" name="5083"> 5083   </a>    53);
</span><span><a class="LN" name="5084"> 5084   </a>
</span><span><a class="LN" name="5085"> 5085   </a>  tmp_289 &lt;= tmp_288 + tmp_269;
</span><span><a class="LN" name="5086"> 5086   </a>
</span><span><a class="LN" name="5087"> 5087   </a>  tmp_290 &lt;= resize(tmp_289, 55);
</span><span><a class="LN" name="5088"> 5088   </a>
</span><span><a class="LN" name="5089"> 5089   </a>  tmp_291 &lt;= tmp_290 - tmp_272;
</span><span><a class="LN" name="5090"> 5090   </a>
</span><span><a class="LN" name="5091"> 5091   </a>  tmp_292 &lt;= resize(tmp_291, 57);
</span><span><a class="LN" name="5092"> 5092   </a>
</span><span><a class="LN" name="5093"> 5093   </a>  tmp_293 &lt;= tmp_292 + tmp_275;
</span><span><a class="LN" name="5094"> 5094   </a>
</span><span><a class="LN" name="5095"> 5095   </a>  tmp_276 &lt;= tmp_293(43 <span class="KW">DOWNTO</span> 30);
</span><span><a class="LN" name="5096"> 5096   </a>
</span><span><a class="LN" name="5097"> 5097   </a>  v2bz_3 &lt;= resize(tmp_276, 15);
</span><span><a class="LN" name="5098"> 5098   </a>
</span><span><a class="LN" name="5099"> 5099   </a>  reduced_12_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5100"> 5100   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5101"> 5101   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5102"> 5102   </a>      q2_13 &lt;= to_unsigned(16#0000#, 14);
</span><span><a class="LN" name="5103"> 5103   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5104"> 5104   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5105"> 5105   </a>        q2_13 &lt;= q2_10;
</span><span><a class="LN" name="5106"> 5106   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5107"> 5107   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5108"> 5108   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_12_process;
</span><span><a class="LN" name="5109"> 5109   </a>
</span><span><a class="LN" name="5110"> 5110   </a>
</span><span><a class="LN" name="5111"> 5111   </a>  q2_14 &lt;= signed(resize(q2_13, 15));
</span><span><a class="LN" name="5112"> 5112   </a>
</span><span><a class="LN" name="5113"> 5113   </a>  hx_1 &lt;= resize(tmp_204, 15);
</span><span><a class="LN" name="5114"> 5114   </a>
</span><span><a class="LN" name="5115"> 5115   </a>  q2_15 &lt;= signed(resize(q2_13, 15));
</span><span><a class="LN" name="5116"> 5116   </a>
</span><span><a class="LN" name="5117"> 5117   </a>  ratechange_splitcomp_out3_25 &lt;= rcc_out_29(3);
</span><span><a class="LN" name="5118"> 5118   </a>
</span><span><a class="LN" name="5119"> 5119   </a>  ratechange_splitcomp_out2_25 &lt;= rcc_out_29(2);
</span><span><a class="LN" name="5120"> 5120   </a>
</span><span><a class="LN" name="5121"> 5121   </a>  ratechange_splitcomp_out1_29 &lt;= rcc_out_29(1);
</span><span><a class="LN" name="5122"> 5122   </a>
</span><span><a class="LN" name="5123"> 5123   </a>  hy &lt;= resize(tmp_294, 15);
</span><span><a class="LN" name="5124"> 5124   </a>
</span><span><a class="LN" name="5125"> 5125   </a>  c0_serial_1_16(0) &lt;= q2_14;
</span><span><a class="LN" name="5126"> 5126   </a>  c0_serial_1_16(1) &lt;= hx_1;
</span><span><a class="LN" name="5127"> 5127   </a>  c0_serial_1_16(2) &lt;= hy;
</span><span><a class="LN" name="5128"> 5128   </a>  c0_serial_1_16(3) &lt;= q2_15;
</span><span><a class="LN" name="5129"> 5129   </a>
</span><span><a class="LN" name="5130"> 5130   </a>  rcc_out_29 &lt;= c0_serial_1_16;
</span><span><a class="LN" name="5131"> 5131   </a>
</span><span><a class="LN" name="5132"> 5132   </a>  ratechange_splitcomp_out0_29 &lt;= rcc_out_29(0);
</span><span><a class="LN" name="5133"> 5133   </a>
</span><span><a class="LN" name="5134"> 5134   </a>  
</span><span><a class="LN" name="5135"> 5135   </a>  q2_16 &lt;= ratechange_splitcomp_out0_29 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5136"> 5136   </a>      ratechange_splitcomp_out1_29 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5137"> 5137   </a>      ratechange_splitcomp_out2_25 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5138"> 5138   </a>      ratechange_splitcomp_out3_25;
</span><span><a class="LN" name="5139"> 5139   </a>
</span><span><a class="LN" name="5140"> 5140   </a>  ratechange_splitcomp_out3_26 &lt;= rcc_out_30(3);
</span><span><a class="LN" name="5141"> 5141   </a>
</span><span><a class="LN" name="5142"> 5142   </a>  ratechange_splitcomp_out2_26 &lt;= rcc_out_30(2);
</span><span><a class="LN" name="5143"> 5143   </a>
</span><span><a class="LN" name="5144"> 5144   </a>  ratechange_splitcomp_out1_30 &lt;= rcc_out_30(1);
</span><span><a class="LN" name="5145"> 5145   </a>
</span><span><a class="LN" name="5146"> 5146   </a>  tmp_295 &lt;= c0_serialOut_0_14(0);
</span><span><a class="LN" name="5147"> 5147   </a>
</span><span><a class="LN" name="5148"> 5148   </a>  tmp_296 &lt;= unsigned(tmp_295(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="5149"> 5149   </a>
</span><span><a class="LN" name="5150"> 5150   </a>  tmp_297 &lt;= signed(resize(tmp_296 &amp; '0', 35));
</span><span><a class="LN" name="5151"> 5151   </a>
</span><span><a class="LN" name="5152"> 5152   </a>  tmp_298 &lt;= tmp_218 + tmp_297;
</span><span><a class="LN" name="5153"> 5153   </a>
</span><span><a class="LN" name="5154"> 5154   </a>  tmp_299 &lt;= resize(tmp_298, 37);
</span><span><a class="LN" name="5155"> 5155   </a>
</span><span><a class="LN" name="5156"> 5156   </a>  tmp_300 &lt;= tmp_299 - tmp_221;
</span><span><a class="LN" name="5157"> 5157   </a>
</span><span><a class="LN" name="5158"> 5158   </a>  tmp_301 &lt;= resize(tmp_300, 39);
</span><span><a class="LN" name="5159"> 5159   </a>
</span><span><a class="LN" name="5160"> 5160   </a>  tmp_302 &lt;= tmp_301 + tmp_224;
</span><span><a class="LN" name="5161"> 5161   </a>
</span><span><a class="LN" name="5162"> 5162   </a>  tmp_303 &lt;= resize(tmp_302 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 
</span><span><a class="LN" name="5163"> 5163   </a>    54);
</span><span><a class="LN" name="5164"> 5164   </a>
</span><span><a class="LN" name="5165"> 5165   </a>  tmp_304 &lt;= tmp_303 + tmp_227;
</span><span><a class="LN" name="5166"> 5166   </a>
</span><span><a class="LN" name="5167"> 5167   </a>  tmp_305 &lt;= resize(tmp_304, 56);
</span><span><a class="LN" name="5168"> 5168   </a>
</span><span><a class="LN" name="5169"> 5169   </a>  tmp_306 &lt;= tmp_305 - tmp_231;
</span><span><a class="LN" name="5170"> 5170   </a>
</span><span><a class="LN" name="5171"> 5171   </a>  tmp_294 &lt;= tmp_306(43 <span class="KW">DOWNTO</span> 30);
</span><span><a class="LN" name="5172"> 5172   </a>
</span><span><a class="LN" name="5173"> 5173   </a>  hy_1 &lt;= resize(tmp_294, 15);
</span><span><a class="LN" name="5174"> 5174   </a>
</span><span><a class="LN" name="5175"> 5175   </a>  c0_serial_0_17(0) &lt;= v2q1mx_1;
</span><span><a class="LN" name="5176"> 5176   </a>  c0_serial_0_17(1) &lt;= hx;
</span><span><a class="LN" name="5177"> 5177   </a>  c0_serial_0_17(2) &lt;= hy_1;
</span><span><a class="LN" name="5178"> 5178   </a>  c0_serial_0_17(3) &lt;= v2bz_3;
</span><span><a class="LN" name="5179"> 5179   </a>
</span><span><a class="LN" name="5180"> 5180   </a>  rcc_out_30 &lt;= c0_serial_0_17;
</span><span><a class="LN" name="5181"> 5181   </a>
</span><span><a class="LN" name="5182"> 5182   </a>  ratechange_splitcomp_out0_30 &lt;= rcc_out_30(0);
</span><span><a class="LN" name="5183"> 5183   </a>
</span><span><a class="LN" name="5184"> 5184   </a>  
</span><span><a class="LN" name="5185"> 5185   </a>  v2q1mx_2 &lt;= ratechange_splitcomp_out0_30 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5186"> 5186   </a>      ratechange_splitcomp_out1_30 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5187"> 5187   </a>      ratechange_splitcomp_out2_26 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5188"> 5188   </a>      ratechange_splitcomp_out3_26;
</span><span><a class="LN" name="5189"> 5189   </a>
</span><span><a class="LN" name="5190"> 5190   </a>  <span class="CT">-- <span><a href="1,35">'Madgwick_correction_fixpt:35'</a></span> v2bx = fi(sqrt(hx * hx + hy * hy), 0, 14, 3, fm);</span>
</span><span><a class="LN" name="5191"> 5191   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="5192"> 5192   </a>  <span class="CT">-- <span><a href="1,35">'Madgwick_correction_fixpt:35'</a></span> v2bx = fi(sqrt(hx * hx + hy * hy), 0, 14, 3, fm);</span>
</span><span><a class="LN" name="5193"> 5193   </a>  multiplier_mul_temp_7 &lt;= v2q1mx_2 * q2_16;
</span><span><a class="LN" name="5194"> 5194   </a>  tmp_307 &lt;= multiplier_mul_temp_7(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5195"> 5195   </a>
</span><span><a class="LN" name="5196"> 5196   </a>  alpha0_deserializer_tapDelayComp_141 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5197"> 5197   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5198"> 5198   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5199"> 5199   </a>      alpha0_deserializer_tapout_14 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="5200"> 5200   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5201"> 5201   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_19 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5202"> 5202   </a>        alpha0_deserializer_tapout_14(2) &lt;= tmp_307;
</span><span><a class="LN" name="5203"> 5203   </a>        alpha0_deserializer_tapout_14(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_14(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="5204"> 5204   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5205"> 5205   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5206"> 5206   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_141;
</span><span><a class="LN" name="5207"> 5207   </a>
</span><span><a class="LN" name="5208"> 5208   </a>
</span><span><a class="LN" name="5209"> 5209   </a>  alpha0_deserializer_muxOut_14(0) &lt;= alpha0_deserializer_tapout_14(0);
</span><span><a class="LN" name="5210"> 5210   </a>  alpha0_deserializer_muxOut_14(1) &lt;= alpha0_deserializer_tapout_14(1);
</span><span><a class="LN" name="5211"> 5211   </a>  alpha0_deserializer_muxOut_14(2) &lt;= alpha0_deserializer_tapout_14(2);
</span><span><a class="LN" name="5212"> 5212   </a>  alpha0_deserializer_muxOut_14(3) &lt;= tmp_307;
</span><span><a class="LN" name="5213"> 5213   </a>
</span><span><a class="LN" name="5214"> 5214   </a>  alpha0_deserializer_regComp_14_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5215"> 5215   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5216"> 5216   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5217"> 5217   </a>      c0_serialOut_0_14 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="5218"> 5218   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5219"> 5219   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_9 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5220"> 5220   </a>        c0_serialOut_0_14 &lt;= alpha0_deserializer_muxOut_14;
</span><span><a class="LN" name="5221"> 5221   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5222"> 5222   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5223"> 5223   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_14_proce;
</span><span><a class="LN" name="5224"> 5224   </a>
</span><span><a class="LN" name="5225"> 5225   </a>
</span><span><a class="LN" name="5226"> 5226   </a>  tmp_308 &lt;= c0_serialOut_0_14(1);
</span><span><a class="LN" name="5227"> 5227   </a>
</span><span><a class="LN" name="5228"> 5228   </a>  tmp_309 &lt;= tmp_308(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5229"> 5229   </a>
</span><span><a class="LN" name="5230"> 5230   </a>  tmp_310 &lt;= resize(tmp_309, 29);
</span><span><a class="LN" name="5231"> 5231   </a>
</span><span><a class="LN" name="5232"> 5232   </a>  delayMatch_36_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5233"> 5233   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5234"> 5234   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5235"> 5235   </a>      tmp_311 &lt;= to_signed(16#00000000#, 29);
</span><span><a class="LN" name="5236"> 5236   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5237"> 5237   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5238"> 5238   </a>        tmp_311 &lt;= tmp_310;
</span><span><a class="LN" name="5239"> 5239   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5240"> 5240   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5241"> 5241   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_36_process;
</span><span><a class="LN" name="5242"> 5242   </a>
</span><span><a class="LN" name="5243"> 5243   </a>
</span><span><a class="LN" name="5244"> 5244   </a>  tmp_312 &lt;= c0_serialOut_0_14(2);
</span><span><a class="LN" name="5245"> 5245   </a>
</span><span><a class="LN" name="5246"> 5246   </a>  tmp_313 &lt;= tmp_312(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5247"> 5247   </a>
</span><span><a class="LN" name="5248"> 5248   </a>  tmp_314 &lt;= resize(tmp_313, 29);
</span><span><a class="LN" name="5249"> 5249   </a>
</span><span><a class="LN" name="5250"> 5250   </a>  tmp_315 &lt;= tmp_311 + tmp_314;
</span><span><a class="LN" name="5251"> 5251   </a>
</span><span><a class="LN" name="5252"> 5252   </a>  
</span><span><a class="LN" name="5253"> 5253   </a>  tmp_316 &lt;= '1' <span class="KW">WHEN</span> tmp_315 &lt;= to_signed(16#00000000#, 29) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5254"> 5254   </a>      '0';
</span><span><a class="LN" name="5255"> 5255   </a>
</span><span><a class="LN" name="5256"> 5256   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_correction_fixpt_falseregionp855</span>
</span><span><a class="LN" name="5257"> 5257   </a>  p1_output : <span class="KW">PROCESS</span> (tmp_315)
</span><span><a class="LN" name="5258"> 5258   </a>    <span class="KW">VARIABLE</span> yy : signed(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5259"> 5259   </a>    <span class="KW">VARIABLE</span> tmp317 : signed(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5260"> 5260   </a>    <span class="KW">VARIABLE</span> y_0 : signed(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5261"> 5261   </a>    <span class="KW">VARIABLE</span> cast : vector_of_unsigned8(0 <span class="KW">TO</span> 13);
</span><span><a class="LN" name="5262"> 5262   </a>    <span class="KW">VARIABLE</span> sll_temp : vector_of_signed15(0 <span class="KW">TO</span> 13);
</span><span><a class="LN" name="5263"> 5263   </a>    <span class="KW">VARIABLE</span> mul_temp : vector_of_signed30(0 <span class="KW">TO</span> 13);
</span><span><a class="LN" name="5264"> 5264   </a>    <span class="KW">VARIABLE</span> cast_0 : vector_of_signed30(0 <span class="KW">TO</span> 13);
</span><span><a class="LN" name="5265"> 5265   </a>    <span class="KW">VARIABLE</span> cast_1 : vector_of_unsigned8(0 <span class="KW">TO</span> 13);
</span><span><a class="LN" name="5266"> 5266   </a>    <span class="KW">VARIABLE</span> sll_temp_0 : vector_of_signed15(0 <span class="KW">TO</span> 13);
</span><span><a class="LN" name="5267"> 5267   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5268"> 5268   </a>    yy := to_signed(16#0000#, 15);
</span><span><a class="LN" name="5269"> 5269   </a>
</span><span><a class="LN" name="5270"> 5270   </a>    <span class="KW">FOR</span> ii <span class="KW">IN</span> 13 <span class="KW">DOWNTO</span> 0 <span class="KW">LOOP</span>
</span><span><a class="LN" name="5271"> 5271   </a>      cast(ii) := unsigned(to_signed(ii, 32)(7 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="5272"> 5272   </a>      sll_temp(ii) := to_signed(16#0001#, 15) <span class="KW">sll</span> to_integer(cast(ii));
</span><span><a class="LN" name="5273"> 5273   </a>      tmp317 := yy <span class="KW">OR</span> sll_temp(ii);
</span><span><a class="LN" name="5274"> 5274   </a>      mul_temp(ii) := tmp317 * tmp317;
</span><span><a class="LN" name="5275"> 5275   </a>      cast_0(ii) := resize(tmp_315, 30);
</span><span><a class="LN" name="5276"> 5276   </a>      <span class="KW">IF</span> mul_temp(ii) &lt;= cast_0(ii) <span class="KW">THEN</span> 
</span><span><a class="LN" name="5277"> 5277   </a>        cast_1(ii) := unsigned(to_signed(ii, 32)(7 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="5278"> 5278   </a>        sll_temp_0(ii) := to_signed(16#0001#, 15) <span class="KW">sll</span> to_integer(cast_1(ii));
</span><span><a class="LN" name="5279"> 5279   </a>        y_0 := yy <span class="KW">OR</span> sll_temp_0(ii);
</span><span><a class="LN" name="5280"> 5280   </a>      <span class="KW">ELSE</span> 
</span><span><a class="LN" name="5281"> 5281   </a>        y_0 := yy;
</span><span><a class="LN" name="5282"> 5282   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5283"> 5283   </a>      yy := y_0;
</span><span><a class="LN" name="5284"> 5284   </a>    <span class="KW">END</span> <span class="KW">LOOP</span>;
</span><span><a class="LN" name="5285"> 5285   </a>
</span><span><a class="LN" name="5286"> 5286   </a>    y_y &lt;= yy;
</span><span><a class="LN" name="5287"> 5287   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> p1_output;
</span><span><a class="LN" name="5288"> 5288   </a>
</span><span><a class="LN" name="5289"> 5289   </a>
</span><span><a class="LN" name="5290"> 5290   </a>  <span class="CT">-- HDL code generation from MATLAB function: Madgwick_correction_fixpt_trueregionp855</span>
</span><span><a class="LN" name="5291"> 5291   </a>  y_y_1 &lt;= to_signed(16#0000#, 15);
</span><span><a class="LN" name="5292"> 5292   </a>
</span><span><a class="LN" name="5293"> 5293   </a>  delayMatch_37_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5294"> 5294   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5295"> 5295   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5296"> 5296   </a>      delayMatch_reg_20 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 15));
</span><span><a class="LN" name="5297"> 5297   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5298"> 5298   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5299"> 5299   </a>        delayMatch_reg_20(0) &lt;= y_y_1;
</span><span><a class="LN" name="5300"> 5300   </a>        delayMatch_reg_20(1 <span class="KW">TO</span> 5) &lt;= delayMatch_reg_20(0 <span class="KW">TO</span> 4);
</span><span><a class="LN" name="5301"> 5301   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5302"> 5302   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5303"> 5303   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_37_process;
</span><span><a class="LN" name="5304"> 5304   </a>
</span><span><a class="LN" name="5305"> 5305   </a>  y_y_2 &lt;= delayMatch_reg_20(5);
</span><span><a class="LN" name="5306"> 5306   </a>
</span><span><a class="LN" name="5307"> 5307   </a>  
</span><span><a class="LN" name="5308"> 5308   </a>  tmp_318 &lt;= y_y <span class="KW">WHEN</span> tmp_316 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5309"> 5309   </a>      y_y_2;
</span><span><a class="LN" name="5310"> 5310   </a>
</span><span><a class="LN" name="5311"> 5311   </a>  tmp_319 &lt;= unsigned(tmp_318(12 <span class="KW">DOWNTO</span> 0) &amp; '0');
</span><span><a class="LN" name="5312"> 5312   </a>
</span><span><a class="LN" name="5313"> 5313   </a>  c0_serial_1_17(0) &lt;= tmp_319;
</span><span><a class="LN" name="5314"> 5314   </a>  c0_serial_1_17(1) &lt;= tmp_319;
</span><span><a class="LN" name="5315"> 5315   </a>  c0_serial_1_17(2) &lt;= tmp_319;
</span><span><a class="LN" name="5316"> 5316   </a>  c0_serial_1_17(3) &lt;= tmp_319;
</span><span><a class="LN" name="5317"> 5317   </a>
</span><span><a class="LN" name="5318"> 5318   </a>  rcc_out_31 &lt;= c0_serial_1_17;
</span><span><a class="LN" name="5319"> 5319   </a>
</span><span><a class="LN" name="5320"> 5320   </a>  ratechange_splitcomp_out0_31 &lt;= rcc_out_31(0);
</span><span><a class="LN" name="5321"> 5321   </a>
</span><span><a class="LN" name="5322"> 5322   </a>  ratechange_splitcomp_out1_31 &lt;= rcc_out_31(1);
</span><span><a class="LN" name="5323"> 5323   </a>
</span><span><a class="LN" name="5324"> 5324   </a>  ratechange_splitcomp_out2_27 &lt;= rcc_out_31(2);
</span><span><a class="LN" name="5325"> 5325   </a>
</span><span><a class="LN" name="5326"> 5326   </a>  ratechange_splitcomp_out3_27 &lt;= rcc_out_31(3);
</span><span><a class="LN" name="5327"> 5327   </a>
</span><span><a class="LN" name="5328"> 5328   </a>  
</span><span><a class="LN" name="5329"> 5329   </a>  v2bx &lt;= ratechange_splitcomp_out0_31 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5330"> 5330   </a>      ratechange_splitcomp_out1_31 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5331"> 5331   </a>      ratechange_splitcomp_out2_27 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5332"> 5332   </a>      ratechange_splitcomp_out3_27;
</span><span><a class="LN" name="5333"> 5333   </a>
</span><span><a class="LN" name="5334"> 5334   </a>  multiplier_cast_1 &lt;= signed(resize(v2bx, 15));
</span><span><a class="LN" name="5335"> 5335   </a>  multiplier_mul_temp_8 &lt;= tmp_134 * multiplier_cast_1;
</span><span><a class="LN" name="5336"> 5336   </a>  tmp_320 &lt;= multiplier_mul_temp_8(32 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5337"> 5337   </a>
</span><span><a class="LN" name="5338"> 5338   </a>  alpha0_deserializer_tapDelayComp_151 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5339"> 5339   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5340"> 5340   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5341"> 5341   </a>      alpha0_deserializer_tapout_15 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 33));
</span><span><a class="LN" name="5342"> 5342   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5343"> 5343   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_15 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5344"> 5344   </a>        alpha0_deserializer_tapout_15(2) &lt;= tmp_320;
</span><span><a class="LN" name="5345"> 5345   </a>        alpha0_deserializer_tapout_15(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_15(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="5346"> 5346   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5347"> 5347   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5348"> 5348   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_151;
</span><span><a class="LN" name="5349"> 5349   </a>
</span><span><a class="LN" name="5350"> 5350   </a>
</span><span><a class="LN" name="5351"> 5351   </a>  alpha0_deserializer_muxOut_15(0) &lt;= alpha0_deserializer_tapout_15(0);
</span><span><a class="LN" name="5352"> 5352   </a>  alpha0_deserializer_muxOut_15(1) &lt;= alpha0_deserializer_tapout_15(1);
</span><span><a class="LN" name="5353"> 5353   </a>  alpha0_deserializer_muxOut_15(2) &lt;= alpha0_deserializer_tapout_15(2);
</span><span><a class="LN" name="5354"> 5354   </a>  alpha0_deserializer_muxOut_15(3) &lt;= tmp_320;
</span><span><a class="LN" name="5355"> 5355   </a>
</span><span><a class="LN" name="5356"> 5356   </a>  alpha0_deserializer_regComp_15_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5357"> 5357   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5358"> 5358   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5359"> 5359   </a>      c0_serialOut_0_15 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 33));
</span><span><a class="LN" name="5360"> 5360   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5361"> 5361   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_7 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5362"> 5362   </a>        c0_serialOut_0_15 &lt;= alpha0_deserializer_muxOut_15;
</span><span><a class="LN" name="5363"> 5363   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5364"> 5364   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5365"> 5365   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_15_proce;
</span><span><a class="LN" name="5366"> 5366   </a>
</span><span><a class="LN" name="5367"> 5367   </a>
</span><span><a class="LN" name="5368"> 5368   </a>  tmp_321 &lt;= c0_serialOut_0_15(2);
</span><span><a class="LN" name="5369"> 5369   </a>
</span><span><a class="LN" name="5370"> 5370   </a>  tmp_322 &lt;= resize(tmp_321, 34);
</span><span><a class="LN" name="5371"> 5371   </a>
</span><span><a class="LN" name="5372"> 5372   </a>  alpha0_deserializer_contl_17_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5373"> 5373   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5374"> 5374   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5375"> 5375   </a>      alpha0_deserializer_contl_cnt_17 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="5376"> 5376   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5377"> 5377   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5378"> 5378   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_17 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="5379"> 5379   </a>          alpha0_deserializer_contl_cnt_17 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="5380"> 5380   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="5381"> 5381   </a>          alpha0_deserializer_contl_cnt_17 &lt;= alpha0_deserializer_contl_cnt_17 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="5382"> 5382   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5383"> 5383   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5384"> 5384   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5385"> 5385   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_17_process;
</span><span><a class="LN" name="5386"> 5386   </a>
</span><span><a class="LN" name="5387"> 5387   </a>  alpha0_deserializer_tapDelayEn_34 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_17 &lt; 
</span><span><a class="LN" name="5388"> 5388   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="5389"> 5389   </a>  
</span><span><a class="LN" name="5390"> 5390   </a>  alpha0_deserializer_contl_validOutpu_17 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_17 = to_unsigned(16#3#, 
</span><span><a class="LN" name="5391"> 5391   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5392"> 5392   </a>      '0';
</span><span><a class="LN" name="5393"> 5393   </a>  
</span><span><a class="LN" name="5394"> 5394   </a>  alpha0_deserializer_innerRegEn_17 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_17 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5395"> 5395   </a>      '0';
</span><span><a class="LN" name="5396"> 5396   </a>  
</span><span><a class="LN" name="5397"> 5397   </a>  alpha0_deserializer_innerRegCtrolEn_17 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_17 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5398"> 5398   </a>      '0';
</span><span><a class="LN" name="5399"> 5399   </a>  alpha0_deserializer_outBypassEn_17 &lt;= '1';
</span><span><a class="LN" name="5400"> 5400   </a>
</span><span><a class="LN" name="5401"> 5401   </a>  alpha0_deserializer_tapDelayEn_35 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_34;
</span><span><a class="LN" name="5402"> 5402   </a>
</span><span><a class="LN" name="5403"> 5403   </a>  tmp_323 &lt;= signed(resize(tmp_2, 15));
</span><span><a class="LN" name="5404"> 5404   </a>
</span><span><a class="LN" name="5405"> 5405   </a>  tmp_324 &lt;= resize(tmp_323, 17);
</span><span><a class="LN" name="5406"> 5406   </a>
</span><span><a class="LN" name="5407"> 5407   </a>  tmp_325 &lt;= c0_serialOut_0_3(1);
</span><span><a class="LN" name="5408"> 5408   </a>
</span><span><a class="LN" name="5409"> 5409   </a>  tmp_326 &lt;= tmp_325(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="5410"> 5410   </a>
</span><span><a class="LN" name="5411"> 5411   </a>  tmp_327 &lt;= signed(resize(tmp_326, 17));
</span><span><a class="LN" name="5412"> 5412   </a>
</span><span><a class="LN" name="5413"> 5413   </a>  tmp_328 &lt;= tmp_324 - tmp_327;
</span><span><a class="LN" name="5414"> 5414   </a>
</span><span><a class="LN" name="5415"> 5415   </a>  delayMatch_38_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5416"> 5416   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5417"> 5417   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5418"> 5418   </a>      delayMatch_reg_21 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="5419"> 5419   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5420"> 5420   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5421"> 5421   </a>        delayMatch_reg_21(0) &lt;= tmp_328;
</span><span><a class="LN" name="5422"> 5422   </a>        delayMatch_reg_21(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_21(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="5423"> 5423   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5424"> 5424   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5425"> 5425   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_38_process;
</span><span><a class="LN" name="5426"> 5426   </a>
</span><span><a class="LN" name="5427"> 5427   </a>  tmp_329 &lt;= delayMatch_reg_21(2);
</span><span><a class="LN" name="5428"> 5428   </a>
</span><span><a class="LN" name="5429"> 5429   </a>  tmp_330 &lt;= signed(resize(tmp_2, 15));
</span><span><a class="LN" name="5430"> 5430   </a>
</span><span><a class="LN" name="5431"> 5431   </a>  tmp_331 &lt;= resize(tmp_330, 17);
</span><span><a class="LN" name="5432"> 5432   </a>
</span><span><a class="LN" name="5433"> 5433   </a>  tmp_332 &lt;= signed(resize(tmp_326, 17));
</span><span><a class="LN" name="5434"> 5434   </a>
</span><span><a class="LN" name="5435"> 5435   </a>  tmp_333 &lt;= tmp_331 - tmp_332;
</span><span><a class="LN" name="5436"> 5436   </a>
</span><span><a class="LN" name="5437"> 5437   </a>  delayMatch_39_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5438"> 5438   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5439"> 5439   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5440"> 5440   </a>      delayMatch_reg_22 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="5441"> 5441   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5442"> 5442   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5443"> 5443   </a>        delayMatch_reg_22(0) &lt;= tmp_333;
</span><span><a class="LN" name="5444"> 5444   </a>        delayMatch_reg_22(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_22(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="5445"> 5445   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5446"> 5446   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5447"> 5447   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_39_process;
</span><span><a class="LN" name="5448"> 5448   </a>
</span><span><a class="LN" name="5449"> 5449   </a>  tmp_334 &lt;= delayMatch_reg_22(2);
</span><span><a class="LN" name="5450"> 5450   </a>
</span><span><a class="LN" name="5451"> 5451   </a>  tmp_335 &lt;= signed(resize(tmp_2, 15));
</span><span><a class="LN" name="5452"> 5452   </a>
</span><span><a class="LN" name="5453"> 5453   </a>  tmp_336 &lt;= resize(tmp_335, 17);
</span><span><a class="LN" name="5454"> 5454   </a>
</span><span><a class="LN" name="5455"> 5455   </a>  tmp_337 &lt;= signed(resize(tmp_326, 17));
</span><span><a class="LN" name="5456"> 5456   </a>
</span><span><a class="LN" name="5457"> 5457   </a>  tmp_338 &lt;= tmp_336 - tmp_337;
</span><span><a class="LN" name="5458"> 5458   </a>
</span><span><a class="LN" name="5459"> 5459   </a>  delayMatch_40_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5460"> 5460   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5461"> 5461   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5462"> 5462   </a>      delayMatch_reg_23 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="5463"> 5463   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5464"> 5464   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5465"> 5465   </a>        delayMatch_reg_23(0) &lt;= tmp_338;
</span><span><a class="LN" name="5466"> 5466   </a>        delayMatch_reg_23(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_23(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="5467"> 5467   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5468"> 5468   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5469"> 5469   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_40_process;
</span><span><a class="LN" name="5470"> 5470   </a>
</span><span><a class="LN" name="5471"> 5471   </a>  tmp_339 &lt;= delayMatch_reg_23(2);
</span><span><a class="LN" name="5472"> 5472   </a>
</span><span><a class="LN" name="5473"> 5473   </a>  tmp_340 &lt;= signed(resize(tmp_2, 15));
</span><span><a class="LN" name="5474"> 5474   </a>
</span><span><a class="LN" name="5475"> 5475   </a>  tmp_341 &lt;= resize(tmp_340, 17);
</span><span><a class="LN" name="5476"> 5476   </a>
</span><span><a class="LN" name="5477"> 5477   </a>  tmp_342 &lt;= signed(resize(tmp_326, 17));
</span><span><a class="LN" name="5478"> 5478   </a>
</span><span><a class="LN" name="5479"> 5479   </a>  tmp_343 &lt;= tmp_341 - tmp_342;
</span><span><a class="LN" name="5480"> 5480   </a>
</span><span><a class="LN" name="5481"> 5481   </a>  delayMatch_41_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5482"> 5482   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5483"> 5483   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5484"> 5484   </a>      delayMatch_reg_24 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="5485"> 5485   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5486"> 5486   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5487"> 5487   </a>        delayMatch_reg_24(0) &lt;= tmp_343;
</span><span><a class="LN" name="5488"> 5488   </a>        delayMatch_reg_24(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_24(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="5489"> 5489   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5490"> 5490   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5491"> 5491   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_41_process;
</span><span><a class="LN" name="5492"> 5492   </a>
</span><span><a class="LN" name="5493"> 5493   </a>  tmp_344 &lt;= delayMatch_reg_24(2);
</span><span><a class="LN" name="5494"> 5494   </a>
</span><span><a class="LN" name="5495"> 5495   </a>  c0_serial_0_18(0) &lt;= tmp_329;
</span><span><a class="LN" name="5496"> 5496   </a>  c0_serial_0_18(1) &lt;= tmp_334;
</span><span><a class="LN" name="5497"> 5497   </a>  c0_serial_0_18(2) &lt;= tmp_339;
</span><span><a class="LN" name="5498"> 5498   </a>  c0_serial_0_18(3) &lt;= tmp_344;
</span><span><a class="LN" name="5499"> 5499   </a>
</span><span><a class="LN" name="5500"> 5500   </a>  rcc_out_32 &lt;= c0_serial_0_18;
</span><span><a class="LN" name="5501"> 5501   </a>
</span><span><a class="LN" name="5502"> 5502   </a>  ratechange_splitcomp_out0_32 &lt;= rcc_out_32(0);
</span><span><a class="LN" name="5503"> 5503   </a>
</span><span><a class="LN" name="5504"> 5504   </a>  ratechange_splitcomp_out1_32 &lt;= rcc_out_32(1);
</span><span><a class="LN" name="5505"> 5505   </a>
</span><span><a class="LN" name="5506"> 5506   </a>  ratechange_splitcomp_out2_28 &lt;= rcc_out_32(2);
</span><span><a class="LN" name="5507"> 5507   </a>
</span><span><a class="LN" name="5508"> 5508   </a>  ratechange_splitcomp_out3_28 &lt;= rcc_out_32(3);
</span><span><a class="LN" name="5509"> 5509   </a>
</span><span><a class="LN" name="5510"> 5510   </a>  
</span><span><a class="LN" name="5511"> 5511   </a>  tmp_345 &lt;= ratechange_splitcomp_out0_32 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5512"> 5512   </a>      ratechange_splitcomp_out1_32 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5513"> 5513   </a>      ratechange_splitcomp_out2_28 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5514"> 5514   </a>      ratechange_splitcomp_out3_28;
</span><span><a class="LN" name="5515"> 5515   </a>
</span><span><a class="LN" name="5516"> 5516   </a>  c0_serial_1_18(0) &lt;= tmp_276;
</span><span><a class="LN" name="5517"> 5517   </a>  c0_serial_1_18(1) &lt;= tmp_276;
</span><span><a class="LN" name="5518"> 5518   </a>  c0_serial_1_18(2) &lt;= tmp_276;
</span><span><a class="LN" name="5519"> 5519   </a>  c0_serial_1_18(3) &lt;= tmp_276;
</span><span><a class="LN" name="5520"> 5520   </a>
</span><span><a class="LN" name="5521"> 5521   </a>  rcc_out_33 &lt;= c0_serial_1_18;
</span><span><a class="LN" name="5522"> 5522   </a>
</span><span><a class="LN" name="5523"> 5523   </a>  ratechange_splitcomp_out0_33 &lt;= rcc_out_33(0);
</span><span><a class="LN" name="5524"> 5524   </a>
</span><span><a class="LN" name="5525"> 5525   </a>  ratechange_splitcomp_out1_33 &lt;= rcc_out_33(1);
</span><span><a class="LN" name="5526"> 5526   </a>
</span><span><a class="LN" name="5527"> 5527   </a>  ratechange_splitcomp_out2_29 &lt;= rcc_out_33(2);
</span><span><a class="LN" name="5528"> 5528   </a>
</span><span><a class="LN" name="5529"> 5529   </a>  ratechange_splitcomp_out3_29 &lt;= rcc_out_33(3);
</span><span><a class="LN" name="5530"> 5530   </a>
</span><span><a class="LN" name="5531"> 5531   </a>  
</span><span><a class="LN" name="5532"> 5532   </a>  v2bz_4 &lt;= ratechange_splitcomp_out0_33 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5533"> 5533   </a>      ratechange_splitcomp_out1_33 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5534"> 5534   </a>      ratechange_splitcomp_out2_29 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5535"> 5535   </a>      ratechange_splitcomp_out3_29;
</span><span><a class="LN" name="5536"> 5536   </a>
</span><span><a class="LN" name="5537"> 5537   </a>  tmp_346 &lt;= tmp_345 * v2bz_4;
</span><span><a class="LN" name="5538"> 5538   </a>
</span><span><a class="LN" name="5539"> 5539   </a>  alpha0_deserializer_tapDelayComp_161 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5540"> 5540   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5541"> 5541   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5542"> 5542   </a>      alpha0_deserializer_tapout_16 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="5543"> 5543   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5544"> 5544   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_35 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5545"> 5545   </a>        alpha0_deserializer_tapout_16(2) &lt;= tmp_346;
</span><span><a class="LN" name="5546"> 5546   </a>        alpha0_deserializer_tapout_16(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_16(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="5547"> 5547   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5548"> 5548   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5549"> 5549   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_161;
</span><span><a class="LN" name="5550"> 5550   </a>
</span><span><a class="LN" name="5551"> 5551   </a>
</span><span><a class="LN" name="5552"> 5552   </a>  alpha0_deserializer_muxOut_16(0) &lt;= alpha0_deserializer_tapout_16(0);
</span><span><a class="LN" name="5553"> 5553   </a>  alpha0_deserializer_muxOut_16(1) &lt;= alpha0_deserializer_tapout_16(1);
</span><span><a class="LN" name="5554"> 5554   </a>  alpha0_deserializer_muxOut_16(2) &lt;= alpha0_deserializer_tapout_16(2);
</span><span><a class="LN" name="5555"> 5555   </a>  alpha0_deserializer_muxOut_16(3) &lt;= tmp_346;
</span><span><a class="LN" name="5556"> 5556   </a>
</span><span><a class="LN" name="5557"> 5557   </a>  alpha0_deserializer_regComp_16_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5558"> 5558   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5559"> 5559   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5560"> 5560   </a>      c0_serialOut_0_16 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="5561"> 5561   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5562"> 5562   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_17 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5563"> 5563   </a>        c0_serialOut_0_16 &lt;= alpha0_deserializer_muxOut_16;
</span><span><a class="LN" name="5564"> 5564   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5565"> 5565   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5566"> 5566   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_16_proce;
</span><span><a class="LN" name="5567"> 5567   </a>
</span><span><a class="LN" name="5568"> 5568   </a>
</span><span><a class="LN" name="5569"> 5569   </a>  tmp_347 &lt;= c0_serialOut_0_16(2);
</span><span><a class="LN" name="5570"> 5570   </a>
</span><span><a class="LN" name="5571"> 5571   </a>  tmp_348 &lt;= resize(tmp_347 &amp; '0', 34);
</span><span><a class="LN" name="5572"> 5572   </a>
</span><span><a class="LN" name="5573"> 5573   </a>  delayMatch_42_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5574"> 5574   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5575"> 5575   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5576"> 5576   </a>      delayMatch_reg_25 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="5577"> 5577   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5578"> 5578   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5579"> 5579   </a>        delayMatch_reg_25(0) &lt;= tmp_348;
</span><span><a class="LN" name="5580"> 5580   </a>        delayMatch_reg_25(1) &lt;= delayMatch_reg_25(0);
</span><span><a class="LN" name="5581"> 5581   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5582"> 5582   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5583"> 5583   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_42_process;
</span><span><a class="LN" name="5584"> 5584   </a>
</span><span><a class="LN" name="5585"> 5585   </a>  tmp_349 &lt;= delayMatch_reg_25(1);
</span><span><a class="LN" name="5586"> 5586   </a>
</span><span><a class="LN" name="5587"> 5587   </a>  tmp_350 &lt;= tmp_322 + tmp_349;
</span><span><a class="LN" name="5588"> 5588   </a>
</span><span><a class="LN" name="5589"> 5589   </a>  tmp_351 &lt;= resize(tmp_350, 36);
</span><span><a class="LN" name="5590"> 5590   </a>
</span><span><a class="LN" name="5591"> 5591   </a>  tmp_352 &lt;= signed(resize(mx_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="5592"> 5592   </a>    '0', 36));
</span><span><a class="LN" name="5593"> 5593   </a>
</span><span><a class="LN" name="5594"> 5594   </a>  tmp_353 &lt;= c0_serialOut_0_15(3);
</span><span><a class="LN" name="5595"> 5595   </a>
</span><span><a class="LN" name="5596"> 5596   </a>  tmp_354 &lt;= resize(tmp_353, 34);
</span><span><a class="LN" name="5597"> 5597   </a>
</span><span><a class="LN" name="5598"> 5598   </a>  tmp_355 &lt;= c0_serialOut_0_16(3);
</span><span><a class="LN" name="5599"> 5599   </a>
</span><span><a class="LN" name="5600"> 5600   </a>  tmp_356 &lt;= resize(tmp_355 &amp; '0', 34);
</span><span><a class="LN" name="5601"> 5601   </a>
</span><span><a class="LN" name="5602"> 5602   </a>  delayMatch_43_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5603"> 5603   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5604"> 5604   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5605"> 5605   </a>      delayMatch_reg_26 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="5606"> 5606   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5607"> 5607   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5608"> 5608   </a>        delayMatch_reg_26(0) &lt;= tmp_356;
</span><span><a class="LN" name="5609"> 5609   </a>        delayMatch_reg_26(1) &lt;= delayMatch_reg_26(0);
</span><span><a class="LN" name="5610"> 5610   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5611"> 5611   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5612"> 5612   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_43_process;
</span><span><a class="LN" name="5613"> 5613   </a>
</span><span><a class="LN" name="5614"> 5614   </a>  tmp_357 &lt;= delayMatch_reg_26(1);
</span><span><a class="LN" name="5615"> 5615   </a>
</span><span><a class="LN" name="5616"> 5616   </a>  tmp_358 &lt;= tmp_354 + tmp_357;
</span><span><a class="LN" name="5617"> 5617   </a>
</span><span><a class="LN" name="5618"> 5618   </a>  tmp_359 &lt;= resize(tmp_358, 36);
</span><span><a class="LN" name="5619"> 5619   </a>
</span><span><a class="LN" name="5620"> 5620   </a>  tmp_360 &lt;= signed(resize(mx_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="5621"> 5621   </a>    '0', 36));
</span><span><a class="LN" name="5622"> 5622   </a>
</span><span><a class="LN" name="5623"> 5623   </a>  delayMatch_44_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5624"> 5624   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5625"> 5625   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5626"> 5626   </a>      delayMatch_reg_27 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="5627"> 5627   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5628"> 5628   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5629"> 5629   </a>        delayMatch_reg_27(0) &lt;= tmp_352;
</span><span><a class="LN" name="5630"> 5630   </a>        delayMatch_reg_27(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_27(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="5631"> 5631   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5632"> 5632   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5633"> 5633   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_44_process;
</span><span><a class="LN" name="5634"> 5634   </a>
</span><span><a class="LN" name="5635"> 5635   </a>  tmp_361 &lt;= delayMatch_reg_27(6);
</span><span><a class="LN" name="5636"> 5636   </a>
</span><span><a class="LN" name="5637"> 5637   </a>  tmp_362 &lt;= tmp_351 - tmp_361;
</span><span><a class="LN" name="5638"> 5638   </a>
</span><span><a class="LN" name="5639"> 5639   </a>  delayMatch_45_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5640"> 5640   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5641"> 5641   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5642"> 5642   </a>      delayMatch_reg_28 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="5643"> 5643   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5644"> 5644   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5645"> 5645   </a>        delayMatch_reg_28(0) &lt;= tmp_360;
</span><span><a class="LN" name="5646"> 5646   </a>        delayMatch_reg_28(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_28(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="5647"> 5647   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5648"> 5648   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5649"> 5649   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_45_process;
</span><span><a class="LN" name="5650"> 5650   </a>
</span><span><a class="LN" name="5651"> 5651   </a>  tmp_363 &lt;= delayMatch_reg_28(6);
</span><span><a class="LN" name="5652"> 5652   </a>
</span><span><a class="LN" name="5653"> 5653   </a>  tmp_364 &lt;= tmp_359 - tmp_363;
</span><span><a class="LN" name="5654"> 5654   </a>
</span><span><a class="LN" name="5655"> 5655   </a>  c0_serial_0_19(0) &lt;= tmp_362;
</span><span><a class="LN" name="5656"> 5656   </a>  c0_serial_0_19(1) &lt;= tmp_364;
</span><span><a class="LN" name="5657"> 5657   </a>
</span><span><a class="LN" name="5658"> 5658   </a>  rcc_out_34 &lt;= c0_serial_0_19;
</span><span><a class="LN" name="5659"> 5659   </a>
</span><span><a class="LN" name="5660"> 5660   </a>  ratechange_splitcomp_out0_34 &lt;= rcc_out_34(0);
</span><span><a class="LN" name="5661"> 5661   </a>
</span><span><a class="LN" name="5662"> 5662   </a>  ratechange_splitcomp_out1_34 &lt;= rcc_out_34(1);
</span><span><a class="LN" name="5663"> 5663   </a>
</span><span><a class="LN" name="5664"> 5664   </a>  
</span><span><a class="LN" name="5665"> 5665   </a>  tmp_365 &lt;= ratechange_splitcomp_out0_34 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5666"> 5666   </a>      ratechange_splitcomp_out1_34;
</span><span><a class="LN" name="5667"> 5667   </a>
</span><span><a class="LN" name="5668"> 5668   </a>  alpha0_deserializer_contl_18_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5669"> 5669   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5670"> 5670   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5671"> 5671   </a>      alpha0_deserializer_contl_cnt_18 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="5672"> 5672   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5673"> 5673   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5674"> 5674   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_18 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="5675"> 5675   </a>          alpha0_deserializer_contl_cnt_18 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="5676"> 5676   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="5677"> 5677   </a>          alpha0_deserializer_contl_cnt_18 &lt;= alpha0_deserializer_contl_cnt_18 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="5678"> 5678   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5679"> 5679   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5680"> 5680   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5681"> 5681   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_18_process;
</span><span><a class="LN" name="5682"> 5682   </a>
</span><span><a class="LN" name="5683"> 5683   </a>  alpha0_deserializer_tapDelayEn_36 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_18 &lt; 
</span><span><a class="LN" name="5684"> 5684   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="5685"> 5685   </a>  
</span><span><a class="LN" name="5686"> 5686   </a>  alpha0_deserializer_contl_validOutpu_18 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_18 = to_unsigned(16#3#, 
</span><span><a class="LN" name="5687"> 5687   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5688"> 5688   </a>      '0';
</span><span><a class="LN" name="5689"> 5689   </a>  
</span><span><a class="LN" name="5690"> 5690   </a>  alpha0_deserializer_innerRegEn_18 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_18 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5691"> 5691   </a>      '0';
</span><span><a class="LN" name="5692"> 5692   </a>  
</span><span><a class="LN" name="5693"> 5693   </a>  alpha0_deserializer_innerRegCtrolEn_18 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_18 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5694"> 5694   </a>      '0';
</span><span><a class="LN" name="5695"> 5695   </a>  alpha0_deserializer_outBypassEn_18 &lt;= '1';
</span><span><a class="LN" name="5696"> 5696   </a>
</span><span><a class="LN" name="5697"> 5697   </a>  alpha0_deserializer_tapDelayEn_37 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_36;
</span><span><a class="LN" name="5698"> 5698   </a>
</span><span><a class="LN" name="5699"> 5699   </a>  v2bz_5 &lt;= resize(tmp_276, 15);
</span><span><a class="LN" name="5700"> 5700   </a>
</span><span><a class="LN" name="5701"> 5701   </a>  v2bz_6 &lt;= resize(tmp_276, 15);
</span><span><a class="LN" name="5702"> 5702   </a>
</span><span><a class="LN" name="5703"> 5703   </a>  v2bz_7 &lt;= resize(tmp_276, 15);
</span><span><a class="LN" name="5704"> 5704   </a>
</span><span><a class="LN" name="5705"> 5705   </a>  <span class="CT">-- <span><a href="1,38">'Madgwick_correction_fixpt:38'</a></span> v4bz = fi(fi(2.0, 0, 2, 0, fm) * v2bz, 1, 14, 1, fm);</span>
</span><span><a class="LN" name="5706"> 5706   </a>  p850tmp_cast &lt;= resize(tmp_276 &amp; '0', 17);
</span><span><a class="LN" name="5707"> 5707   </a>  tmp_366 &lt;= p850tmp_cast(15 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5708"> 5708   </a>
</span><span><a class="LN" name="5709"> 5709   </a>  tmp_367 &lt;= tmp_366(14 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="5710"> 5710   </a>
</span><span><a class="LN" name="5711"> 5711   </a>  v4bz &lt;= resize(tmp_367, 15);
</span><span><a class="LN" name="5712"> 5712   </a>
</span><span><a class="LN" name="5713"> 5713   </a>  c0_serial_0_20(0) &lt;= v2bz_5;
</span><span><a class="LN" name="5714"> 5714   </a>  c0_serial_0_20(1) &lt;= v2bz_6;
</span><span><a class="LN" name="5715"> 5715   </a>  c0_serial_0_20(2) &lt;= v2bz_7;
</span><span><a class="LN" name="5716"> 5716   </a>  c0_serial_0_20(3) &lt;= v4bz;
</span><span><a class="LN" name="5717"> 5717   </a>
</span><span><a class="LN" name="5718"> 5718   </a>  rcc_out_35 &lt;= c0_serial_0_20;
</span><span><a class="LN" name="5719"> 5719   </a>
</span><span><a class="LN" name="5720"> 5720   </a>  ratechange_splitcomp_out0_35 &lt;= rcc_out_35(0);
</span><span><a class="LN" name="5721"> 5721   </a>
</span><span><a class="LN" name="5722"> 5722   </a>  ratechange_splitcomp_out1_35 &lt;= rcc_out_35(1);
</span><span><a class="LN" name="5723"> 5723   </a>
</span><span><a class="LN" name="5724"> 5724   </a>  ratechange_splitcomp_out2_30 &lt;= rcc_out_35(2);
</span><span><a class="LN" name="5725"> 5725   </a>
</span><span><a class="LN" name="5726"> 5726   </a>  ratechange_splitcomp_out3_30 &lt;= rcc_out_35(3);
</span><span><a class="LN" name="5727"> 5727   </a>
</span><span><a class="LN" name="5728"> 5728   </a>  
</span><span><a class="LN" name="5729"> 5729   </a>  v2bz_8 &lt;= ratechange_splitcomp_out0_35 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5730"> 5730   </a>      ratechange_splitcomp_out1_35 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5731"> 5731   </a>      ratechange_splitcomp_out2_30 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5732"> 5732   </a>      ratechange_splitcomp_out3_30;
</span><span><a class="LN" name="5733"> 5733   </a>
</span><span><a class="LN" name="5734"> 5734   </a>  reduced_13_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5735"> 5735   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5736"> 5736   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5737"> 5737   </a>      reduced_reg &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" name="5738"> 5738   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5739"> 5739   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5740"> 5740   </a>        reduced_reg(0) &lt;= q3_7;
</span><span><a class="LN" name="5741"> 5741   </a>        reduced_reg(1) &lt;= reduced_reg(0);
</span><span><a class="LN" name="5742"> 5742   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5743"> 5743   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5744"> 5744   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_13_process;
</span><span><a class="LN" name="5745"> 5745   </a>
</span><span><a class="LN" name="5746"> 5746   </a>  q3_9 &lt;= reduced_reg(1);
</span><span><a class="LN" name="5747"> 5747   </a>
</span><span><a class="LN" name="5748"> 5748   </a>  q3_10 &lt;= signed(resize(q3_9, 15));
</span><span><a class="LN" name="5749"> 5749   </a>
</span><span><a class="LN" name="5750"> 5750   </a>  reduced_14_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5751"> 5751   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5752"> 5752   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5753"> 5753   </a>      reduced_reg_1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" name="5754"> 5754   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5755"> 5755   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5756"> 5756   </a>        reduced_reg_1(0) &lt;= q1_2;
</span><span><a class="LN" name="5757"> 5757   </a>        reduced_reg_1(1 <span class="KW">TO</span> 2) &lt;= reduced_reg_1(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="5758"> 5758   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5759"> 5759   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5760"> 5760   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_14_process;
</span><span><a class="LN" name="5761"> 5761   </a>
</span><span><a class="LN" name="5762"> 5762   </a>  q1_5 &lt;= reduced_reg_1(2);
</span><span><a class="LN" name="5763"> 5763   </a>
</span><span><a class="LN" name="5764"> 5764   </a>  q1_6 &lt;= signed(resize(q1_5, 15));
</span><span><a class="LN" name="5765"> 5765   </a>
</span><span><a class="LN" name="5766"> 5766   </a>  q2_17 &lt;= signed(resize(q2_13, 15));
</span><span><a class="LN" name="5767"> 5767   </a>
</span><span><a class="LN" name="5768"> 5768   </a>  q2_18 &lt;= signed(resize(q2_13, 15));
</span><span><a class="LN" name="5769"> 5769   </a>
</span><span><a class="LN" name="5770"> 5770   </a>  c0_serial_1_19(0) &lt;= q3_10;
</span><span><a class="LN" name="5771"> 5771   </a>  c0_serial_1_19(1) &lt;= q1_6;
</span><span><a class="LN" name="5772"> 5772   </a>  c0_serial_1_19(2) &lt;= q2_17;
</span><span><a class="LN" name="5773"> 5773   </a>  c0_serial_1_19(3) &lt;= q2_18;
</span><span><a class="LN" name="5774"> 5774   </a>
</span><span><a class="LN" name="5775"> 5775   </a>  rcc_out_36 &lt;= c0_serial_1_19;
</span><span><a class="LN" name="5776"> 5776   </a>
</span><span><a class="LN" name="5777"> 5777   </a>  ratechange_splitcomp_out0_36 &lt;= rcc_out_36(0);
</span><span><a class="LN" name="5778"> 5778   </a>
</span><span><a class="LN" name="5779"> 5779   </a>  ratechange_splitcomp_out1_36 &lt;= rcc_out_36(1);
</span><span><a class="LN" name="5780"> 5780   </a>
</span><span><a class="LN" name="5781"> 5781   </a>  ratechange_splitcomp_out2_31 &lt;= rcc_out_36(2);
</span><span><a class="LN" name="5782"> 5782   </a>
</span><span><a class="LN" name="5783"> 5783   </a>  ratechange_splitcomp_out3_31 &lt;= rcc_out_36(3);
</span><span><a class="LN" name="5784"> 5784   </a>
</span><span><a class="LN" name="5785"> 5785   </a>  
</span><span><a class="LN" name="5786"> 5786   </a>  q3_11 &lt;= ratechange_splitcomp_out0_36 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5787"> 5787   </a>      ratechange_splitcomp_out1_36 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5788"> 5788   </a>      ratechange_splitcomp_out2_31 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5789"> 5789   </a>      ratechange_splitcomp_out3_31;
</span><span><a class="LN" name="5790"> 5790   </a>
</span><span><a class="LN" name="5791"> 5791   </a>  multiplier_mul_temp_9 &lt;= v2bz_8 * q3_11;
</span><span><a class="LN" name="5792"> 5792   </a>  tmp_368 &lt;= multiplier_mul_temp_9(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5793"> 5793   </a>
</span><span><a class="LN" name="5794"> 5794   </a>  alpha0_deserializer_tapDelayComp_171 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5795"> 5795   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5796"> 5796   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5797"> 5797   </a>      alpha0_deserializer_tapout_17 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="5798"> 5798   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5799"> 5799   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_37 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5800"> 5800   </a>        alpha0_deserializer_tapout_17(2) &lt;= tmp_368;
</span><span><a class="LN" name="5801"> 5801   </a>        alpha0_deserializer_tapout_17(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_17(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="5802"> 5802   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5803"> 5803   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5804"> 5804   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_171;
</span><span><a class="LN" name="5805"> 5805   </a>
</span><span><a class="LN" name="5806"> 5806   </a>
</span><span><a class="LN" name="5807"> 5807   </a>  alpha0_deserializer_muxOut_17(0) &lt;= alpha0_deserializer_tapout_17(0);
</span><span><a class="LN" name="5808"> 5808   </a>  alpha0_deserializer_muxOut_17(1) &lt;= alpha0_deserializer_tapout_17(1);
</span><span><a class="LN" name="5809"> 5809   </a>  alpha0_deserializer_muxOut_17(2) &lt;= alpha0_deserializer_tapout_17(2);
</span><span><a class="LN" name="5810"> 5810   </a>  alpha0_deserializer_muxOut_17(3) &lt;= tmp_368;
</span><span><a class="LN" name="5811"> 5811   </a>
</span><span><a class="LN" name="5812"> 5812   </a>  alpha0_deserializer_regComp_17_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5813"> 5813   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5814"> 5814   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5815"> 5815   </a>      c0_serialOut_0_17 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="5816"> 5816   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5817"> 5817   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_18 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5818"> 5818   </a>        c0_serialOut_0_17 &lt;= alpha0_deserializer_muxOut_17;
</span><span><a class="LN" name="5819"> 5819   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5820"> 5820   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5821"> 5821   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_17_proce;
</span><span><a class="LN" name="5822"> 5822   </a>
</span><span><a class="LN" name="5823"> 5823   </a>
</span><span><a class="LN" name="5824"> 5824   </a>  tmp_369 &lt;= c0_serialOut_0_17(0);
</span><span><a class="LN" name="5825"> 5825   </a>
</span><span><a class="LN" name="5826"> 5826   </a>  tmp_370 &lt;= tmp_369(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5827"> 5827   </a>
</span><span><a class="LN" name="5828"> 5828   </a>  delayMatch_46_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5829"> 5829   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5830"> 5830   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5831"> 5831   </a>      delayMatch_reg_29 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000000#, 28));
</span><span><a class="LN" name="5832"> 5832   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5833"> 5833   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5834"> 5834   </a>        delayMatch_reg_29(0) &lt;= tmp_370;
</span><span><a class="LN" name="5835"> 5835   </a>        delayMatch_reg_29(1) &lt;= delayMatch_reg_29(0);
</span><span><a class="LN" name="5836"> 5836   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5837"> 5837   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5838"> 5838   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_46_process;
</span><span><a class="LN" name="5839"> 5839   </a>
</span><span><a class="LN" name="5840"> 5840   </a>  tmp_371 &lt;= delayMatch_reg_29(1);
</span><span><a class="LN" name="5841"> 5841   </a>
</span><span><a class="LN" name="5842"> 5842   </a>  tmp_372 &lt;= c0_serialOut_0_17(2);
</span><span><a class="LN" name="5843"> 5843   </a>
</span><span><a class="LN" name="5844"> 5844   </a>  tmp_373 &lt;= tmp_372(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="5845"> 5845   </a>
</span><span><a class="LN" name="5846"> 5846   </a>  delayMatch_47_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5847"> 5847   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5848"> 5848   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5849"> 5849   </a>      delayMatch_reg_30 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000000#, 28));
</span><span><a class="LN" name="5850"> 5850   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5851"> 5851   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5852"> 5852   </a>        delayMatch_reg_30(0) &lt;= tmp_373;
</span><span><a class="LN" name="5853"> 5853   </a>        delayMatch_reg_30(1) &lt;= delayMatch_reg_30(0);
</span><span><a class="LN" name="5854"> 5854   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5855"> 5855   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5856"> 5856   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_47_process;
</span><span><a class="LN" name="5857"> 5857   </a>
</span><span><a class="LN" name="5858"> 5858   </a>  tmp_374 &lt;= delayMatch_reg_30(1);
</span><span><a class="LN" name="5859"> 5859   </a>
</span><span><a class="LN" name="5860"> 5860   </a>  c0_serial_1_20(0) &lt;= tmp_371;
</span><span><a class="LN" name="5861"> 5861   </a>  c0_serial_1_20(1) &lt;= tmp_374;
</span><span><a class="LN" name="5862"> 5862   </a>
</span><span><a class="LN" name="5863"> 5863   </a>  rcc_out_37 &lt;= c0_serial_1_20;
</span><span><a class="LN" name="5864"> 5864   </a>
</span><span><a class="LN" name="5865"> 5865   </a>  ratechange_splitcomp_out0_37 &lt;= rcc_out_37(0);
</span><span><a class="LN" name="5866"> 5866   </a>
</span><span><a class="LN" name="5867"> 5867   </a>  ratechange_splitcomp_out1_37 &lt;= rcc_out_37(1);
</span><span><a class="LN" name="5868"> 5868   </a>
</span><span><a class="LN" name="5869"> 5869   </a>  
</span><span><a class="LN" name="5870"> 5870   </a>  tmp_375 &lt;= ratechange_splitcomp_out0_37 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5871"> 5871   </a>      ratechange_splitcomp_out1_37;
</span><span><a class="LN" name="5872"> 5872   </a>
</span><span><a class="LN" name="5873"> 5873   </a>  tmp_376 &lt;= tmp_365 * tmp_375;
</span><span><a class="LN" name="5874"> 5874   </a>
</span><span><a class="LN" name="5875"> 5875   </a>  alpha0_deserializer_tapDelayComp_181 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5876"> 5876   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5877"> 5877   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5878"> 5878   </a>      alpha0_deserializer_tapout_18 &lt;= to_signed(0, 64);
</span><span><a class="LN" name="5879"> 5879   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5880"> 5880   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_13 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5881"> 5881   </a>        alpha0_deserializer_tapout_18 &lt;= tmp_376;
</span><span><a class="LN" name="5882"> 5882   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5883"> 5883   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5884"> 5884   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_181;
</span><span><a class="LN" name="5885"> 5885   </a>
</span><span><a class="LN" name="5886"> 5886   </a>
</span><span><a class="LN" name="5887"> 5887   </a>  alpha0_deserializer_muxOut_18(0) &lt;= alpha0_deserializer_tapout_18;
</span><span><a class="LN" name="5888"> 5888   </a>  alpha0_deserializer_muxOut_18(1) &lt;= tmp_376;
</span><span><a class="LN" name="5889"> 5889   </a>
</span><span><a class="LN" name="5890"> 5890   </a>  alpha0_deserializer_regComp_18_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5891"> 5891   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5892"> 5892   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5893"> 5893   </a>      c0_serialOut_0_18 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 64));
</span><span><a class="LN" name="5894"> 5894   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5895"> 5895   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_6 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5896"> 5896   </a>        c0_serialOut_0_18 &lt;= alpha0_deserializer_muxOut_18;
</span><span><a class="LN" name="5897"> 5897   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5898"> 5898   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5899"> 5899   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_18_proce;
</span><span><a class="LN" name="5900"> 5900   </a>
</span><span><a class="LN" name="5901"> 5901   </a>
</span><span><a class="LN" name="5902"> 5902   </a>  alpha0_deserializer_contl_19_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5903"> 5903   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5904"> 5904   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5905"> 5905   </a>      alpha0_deserializer_contl_cnt_19 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="5906"> 5906   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5907"> 5907   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5908"> 5908   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_19 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="5909"> 5909   </a>          alpha0_deserializer_contl_cnt_19 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="5910"> 5910   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="5911"> 5911   </a>          alpha0_deserializer_contl_cnt_19 &lt;= alpha0_deserializer_contl_cnt_19 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="5912"> 5912   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5913"> 5913   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5914"> 5914   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5915"> 5915   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_19_process;
</span><span><a class="LN" name="5916"> 5916   </a>
</span><span><a class="LN" name="5917"> 5917   </a>  alpha0_deserializer_tapDelayEn_38 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_19 &lt; 
</span><span><a class="LN" name="5918"> 5918   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="5919"> 5919   </a>  
</span><span><a class="LN" name="5920"> 5920   </a>  alpha0_deserializer_contl_validOutpu_19 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_19 = to_unsigned(16#1#, 
</span><span><a class="LN" name="5921"> 5921   </a>    2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5922"> 5922   </a>      '0';
</span><span><a class="LN" name="5923"> 5923   </a>  
</span><span><a class="LN" name="5924"> 5924   </a>  alpha0_deserializer_innerRegEn_19 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_19 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5925"> 5925   </a>      '0';
</span><span><a class="LN" name="5926"> 5926   </a>  
</span><span><a class="LN" name="5927"> 5927   </a>  alpha0_deserializer_innerRegCtrolEn_19 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_19 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5928"> 5928   </a>      '0';
</span><span><a class="LN" name="5929"> 5929   </a>  alpha0_deserializer_outBypassEn_19 &lt;= '1';
</span><span><a class="LN" name="5930"> 5930   </a>
</span><span><a class="LN" name="5931"> 5931   </a>  alpha0_deserializer_tapDelayEn_39 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_38;
</span><span><a class="LN" name="5932"> 5932   </a>
</span><span><a class="LN" name="5933"> 5933   </a>  alpha0_deserializer_contl_20_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5934"> 5934   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5935"> 5935   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5936"> 5936   </a>      alpha0_deserializer_contl_cnt_20 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="5937"> 5937   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5938"> 5938   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5939"> 5939   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_20 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="5940"> 5940   </a>          alpha0_deserializer_contl_cnt_20 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="5941"> 5941   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="5942"> 5942   </a>          alpha0_deserializer_contl_cnt_20 &lt;= alpha0_deserializer_contl_cnt_20 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="5943"> 5943   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5944"> 5944   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5945"> 5945   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5946"> 5946   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_20_process;
</span><span><a class="LN" name="5947"> 5947   </a>
</span><span><a class="LN" name="5948"> 5948   </a>  alpha0_deserializer_tapDelayEn_40 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_20 &lt; 
</span><span><a class="LN" name="5949"> 5949   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="5950"> 5950   </a>  
</span><span><a class="LN" name="5951"> 5951   </a>  alpha0_deserializer_contl_validOutpu_20 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_20 = to_unsigned(16#3#, 
</span><span><a class="LN" name="5952"> 5952   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="5953"> 5953   </a>      '0';
</span><span><a class="LN" name="5954"> 5954   </a>  
</span><span><a class="LN" name="5955"> 5955   </a>  alpha0_deserializer_innerRegEn_20 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_20 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5956"> 5956   </a>      '0';
</span><span><a class="LN" name="5957"> 5957   </a>  
</span><span><a class="LN" name="5958"> 5958   </a>  alpha0_deserializer_innerRegCtrolEn_20 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_20 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="5959"> 5959   </a>      '0';
</span><span><a class="LN" name="5960"> 5960   </a>  alpha0_deserializer_outBypassEn_20 &lt;= '1';
</span><span><a class="LN" name="5961"> 5961   </a>
</span><span><a class="LN" name="5962"> 5962   </a>  alpha0_deserializer_tapDelayEn_41 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_40;
</span><span><a class="LN" name="5963"> 5963   </a>
</span><span><a class="LN" name="5964"> 5964   </a>  tmp_377 &lt;= c0_serialOut_0(1);
</span><span><a class="LN" name="5965"> 5965   </a>
</span><span><a class="LN" name="5966"> 5966   </a>  tmp_378 &lt;= tmp_377(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="5967"> 5967   </a>
</span><span><a class="LN" name="5968"> 5968   </a>  tmp_379 &lt;= signed(resize(tmp_378, 15));
</span><span><a class="LN" name="5969"> 5969   </a>
</span><span><a class="LN" name="5970"> 5970   </a>  tmp_380 &lt;= resize(tmp_379, 17);
</span><span><a class="LN" name="5971"> 5971   </a>
</span><span><a class="LN" name="5972"> 5972   </a>  tmp_381 &lt;= c0_serialOut_0_3(0);
</span><span><a class="LN" name="5973"> 5973   </a>
</span><span><a class="LN" name="5974"> 5974   </a>  tmp_382 &lt;= tmp_381(27 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" name="5975"> 5975   </a>
</span><span><a class="LN" name="5976"> 5976   </a>  tmp_383 &lt;= signed(resize(tmp_382, 17));
</span><span><a class="LN" name="5977"> 5977   </a>
</span><span><a class="LN" name="5978"> 5978   </a>  tmp_384 &lt;= tmp_380 - tmp_383;
</span><span><a class="LN" name="5979"> 5979   </a>
</span><span><a class="LN" name="5980"> 5980   </a>  delayMatch_48_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="5981"> 5981   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="5982"> 5982   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5983"> 5983   </a>      delayMatch_reg_31 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="5984"> 5984   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="5985"> 5985   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="5986"> 5986   </a>        delayMatch_reg_31(0) &lt;= tmp_384;
</span><span><a class="LN" name="5987"> 5987   </a>        delayMatch_reg_31(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_31(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="5988"> 5988   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5989"> 5989   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="5990"> 5990   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_48_process;
</span><span><a class="LN" name="5991"> 5991   </a>
</span><span><a class="LN" name="5992"> 5992   </a>  tmp_385 &lt;= delayMatch_reg_31(4);
</span><span><a class="LN" name="5993"> 5993   </a>
</span><span><a class="LN" name="5994"> 5994   </a>  tmp_386 &lt;= signed(resize(tmp_378, 15));
</span><span><a class="LN" name="5995"> 5995   </a>
</span><span><a class="LN" name="5996"> 5996   </a>  tmp_387 &lt;= resize(tmp_386, 17);
</span><span><a class="LN" name="5997"> 5997   </a>
</span><span><a class="LN" name="5998"> 5998   </a>  tmp_388 &lt;= signed(resize(tmp_382, 17));
</span><span><a class="LN" name="5999"> 5999   </a>
</span><span><a class="LN" name="6000"> 6000   </a>  tmp_389 &lt;= tmp_387 - tmp_388;
</span><span><a class="LN" name="6001"> 6001   </a>
</span><span><a class="LN" name="6002"> 6002   </a>  delayMatch_49_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6003"> 6003   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6004"> 6004   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6005"> 6005   </a>      delayMatch_reg_32 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="6006"> 6006   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6007"> 6007   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6008"> 6008   </a>        delayMatch_reg_32(0) &lt;= tmp_389;
</span><span><a class="LN" name="6009"> 6009   </a>        delayMatch_reg_32(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_32(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="6010"> 6010   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6011"> 6011   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6012"> 6012   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_49_process;
</span><span><a class="LN" name="6013"> 6013   </a>
</span><span><a class="LN" name="6014"> 6014   </a>  tmp_390 &lt;= delayMatch_reg_32(4);
</span><span><a class="LN" name="6015"> 6015   </a>
</span><span><a class="LN" name="6016"> 6016   </a>  tmp_391 &lt;= signed(resize(tmp_378, 15));
</span><span><a class="LN" name="6017"> 6017   </a>
</span><span><a class="LN" name="6018"> 6018   </a>  tmp_392 &lt;= resize(tmp_391, 17);
</span><span><a class="LN" name="6019"> 6019   </a>
</span><span><a class="LN" name="6020"> 6020   </a>  tmp_393 &lt;= signed(resize(tmp_382, 17));
</span><span><a class="LN" name="6021"> 6021   </a>
</span><span><a class="LN" name="6022"> 6022   </a>  tmp_394 &lt;= tmp_392 - tmp_393;
</span><span><a class="LN" name="6023"> 6023   </a>
</span><span><a class="LN" name="6024"> 6024   </a>  delayMatch_50_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6025"> 6025   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6026"> 6026   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6027"> 6027   </a>      delayMatch_reg_33 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="6028"> 6028   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6029"> 6029   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6030"> 6030   </a>        delayMatch_reg_33(0) &lt;= tmp_394;
</span><span><a class="LN" name="6031"> 6031   </a>        delayMatch_reg_33(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_33(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="6032"> 6032   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6033"> 6033   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6034"> 6034   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_50_process;
</span><span><a class="LN" name="6035"> 6035   </a>
</span><span><a class="LN" name="6036"> 6036   </a>  tmp_395 &lt;= delayMatch_reg_33(4);
</span><span><a class="LN" name="6037"> 6037   </a>
</span><span><a class="LN" name="6038"> 6038   </a>  tmp_396 &lt;= signed(resize(tmp_378, 15));
</span><span><a class="LN" name="6039"> 6039   </a>
</span><span><a class="LN" name="6040"> 6040   </a>  tmp_397 &lt;= resize(tmp_396, 17);
</span><span><a class="LN" name="6041"> 6041   </a>
</span><span><a class="LN" name="6042"> 6042   </a>  tmp_398 &lt;= signed(resize(tmp_382, 17));
</span><span><a class="LN" name="6043"> 6043   </a>
</span><span><a class="LN" name="6044"> 6044   </a>  tmp_399 &lt;= tmp_397 - tmp_398;
</span><span><a class="LN" name="6045"> 6045   </a>
</span><span><a class="LN" name="6046"> 6046   </a>  delayMatch_51_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6047"> 6047   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6048"> 6048   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6049"> 6049   </a>      delayMatch_reg_34 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 17));
</span><span><a class="LN" name="6050"> 6050   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6051"> 6051   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6052"> 6052   </a>        delayMatch_reg_34(0) &lt;= tmp_399;
</span><span><a class="LN" name="6053"> 6053   </a>        delayMatch_reg_34(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_34(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="6054"> 6054   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6055"> 6055   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6056"> 6056   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_51_process;
</span><span><a class="LN" name="6057"> 6057   </a>
</span><span><a class="LN" name="6058"> 6058   </a>  tmp_400 &lt;= delayMatch_reg_34(4);
</span><span><a class="LN" name="6059"> 6059   </a>
</span><span><a class="LN" name="6060"> 6060   </a>  c0_serial_0_21(0) &lt;= tmp_385;
</span><span><a class="LN" name="6061"> 6061   </a>  c0_serial_0_21(1) &lt;= tmp_390;
</span><span><a class="LN" name="6062"> 6062   </a>  c0_serial_0_21(2) &lt;= tmp_395;
</span><span><a class="LN" name="6063"> 6063   </a>  c0_serial_0_21(3) &lt;= tmp_400;
</span><span><a class="LN" name="6064"> 6064   </a>
</span><span><a class="LN" name="6065"> 6065   </a>  rcc_out_38 &lt;= c0_serial_0_21;
</span><span><a class="LN" name="6066"> 6066   </a>
</span><span><a class="LN" name="6067"> 6067   </a>  ratechange_splitcomp_out0_38 &lt;= rcc_out_38(0);
</span><span><a class="LN" name="6068"> 6068   </a>
</span><span><a class="LN" name="6069"> 6069   </a>  ratechange_splitcomp_out1_38 &lt;= rcc_out_38(1);
</span><span><a class="LN" name="6070"> 6070   </a>
</span><span><a class="LN" name="6071"> 6071   </a>  ratechange_splitcomp_out2_32 &lt;= rcc_out_38(2);
</span><span><a class="LN" name="6072"> 6072   </a>
</span><span><a class="LN" name="6073"> 6073   </a>  ratechange_splitcomp_out3_32 &lt;= rcc_out_38(3);
</span><span><a class="LN" name="6074"> 6074   </a>
</span><span><a class="LN" name="6075"> 6075   </a>  
</span><span><a class="LN" name="6076"> 6076   </a>  tmp_401 &lt;= ratechange_splitcomp_out0_38 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6077"> 6077   </a>      ratechange_splitcomp_out1_38 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6078"> 6078   </a>      ratechange_splitcomp_out2_32 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6079"> 6079   </a>      ratechange_splitcomp_out3_32;
</span><span><a class="LN" name="6080"> 6080   </a>
</span><span><a class="LN" name="6081"> 6081   </a>  c0_serial_1_21(0) &lt;= tmp_319;
</span><span><a class="LN" name="6082"> 6082   </a>  c0_serial_1_21(1) &lt;= tmp_319;
</span><span><a class="LN" name="6083"> 6083   </a>  c0_serial_1_21(2) &lt;= tmp_319;
</span><span><a class="LN" name="6084"> 6084   </a>  c0_serial_1_21(3) &lt;= tmp_319;
</span><span><a class="LN" name="6085"> 6085   </a>
</span><span><a class="LN" name="6086"> 6086   </a>  rcc_out_39 &lt;= c0_serial_1_21;
</span><span><a class="LN" name="6087"> 6087   </a>
</span><span><a class="LN" name="6088"> 6088   </a>  ratechange_splitcomp_out0_39 &lt;= rcc_out_39(0);
</span><span><a class="LN" name="6089"> 6089   </a>
</span><span><a class="LN" name="6090"> 6090   </a>  ratechange_splitcomp_out1_39 &lt;= rcc_out_39(1);
</span><span><a class="LN" name="6091"> 6091   </a>
</span><span><a class="LN" name="6092"> 6092   </a>  ratechange_splitcomp_out2_33 &lt;= rcc_out_39(2);
</span><span><a class="LN" name="6093"> 6093   </a>
</span><span><a class="LN" name="6094"> 6094   </a>  ratechange_splitcomp_out3_33 &lt;= rcc_out_39(3);
</span><span><a class="LN" name="6095"> 6095   </a>
</span><span><a class="LN" name="6096"> 6096   </a>  
</span><span><a class="LN" name="6097"> 6097   </a>  v2bx_1 &lt;= ratechange_splitcomp_out0_39 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6098"> 6098   </a>      ratechange_splitcomp_out1_39 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6099"> 6099   </a>      ratechange_splitcomp_out2_33 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6100"> 6100   </a>      ratechange_splitcomp_out3_33;
</span><span><a class="LN" name="6101"> 6101   </a>
</span><span><a class="LN" name="6102"> 6102   </a>  multiplier_cast_2 &lt;= signed(resize(v2bx_1, 15));
</span><span><a class="LN" name="6103"> 6103   </a>  multiplier_mul_temp_10 &lt;= tmp_401 * multiplier_cast_2;
</span><span><a class="LN" name="6104"> 6104   </a>  tmp_402 &lt;= multiplier_mul_temp_10(30 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6105"> 6105   </a>
</span><span><a class="LN" name="6106"> 6106   </a>  alpha0_deserializer_tapDelayComp_191 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6107"> 6107   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6108"> 6108   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6109"> 6109   </a>      alpha0_deserializer_tapout_19 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="6110"> 6110   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6111"> 6111   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_41 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6112"> 6112   </a>        alpha0_deserializer_tapout_19(2) &lt;= tmp_402;
</span><span><a class="LN" name="6113"> 6113   </a>        alpha0_deserializer_tapout_19(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_19(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="6114"> 6114   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6115"> 6115   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6116"> 6116   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_191;
</span><span><a class="LN" name="6117"> 6117   </a>
</span><span><a class="LN" name="6118"> 6118   </a>
</span><span><a class="LN" name="6119"> 6119   </a>  alpha0_deserializer_muxOut_19(0) &lt;= alpha0_deserializer_tapout_19(0);
</span><span><a class="LN" name="6120"> 6120   </a>  alpha0_deserializer_muxOut_19(1) &lt;= alpha0_deserializer_tapout_19(1);
</span><span><a class="LN" name="6121"> 6121   </a>  alpha0_deserializer_muxOut_19(2) &lt;= alpha0_deserializer_tapout_19(2);
</span><span><a class="LN" name="6122"> 6122   </a>  alpha0_deserializer_muxOut_19(3) &lt;= tmp_402;
</span><span><a class="LN" name="6123"> 6123   </a>
</span><span><a class="LN" name="6124"> 6124   </a>  alpha0_deserializer_regComp_19_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6125"> 6125   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6126"> 6126   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6127"> 6127   </a>      c0_serialOut_0_19 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="6128"> 6128   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6129"> 6129   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_20 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6130"> 6130   </a>        c0_serialOut_0_19 &lt;= alpha0_deserializer_muxOut_19;
</span><span><a class="LN" name="6131"> 6131   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6132"> 6132   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6133"> 6133   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_19_proce;
</span><span><a class="LN" name="6134"> 6134   </a>
</span><span><a class="LN" name="6135"> 6135   </a>
</span><span><a class="LN" name="6136"> 6136   </a>  tmp_403 &lt;= c0_serialOut_0_19(0);
</span><span><a class="LN" name="6137"> 6137   </a>
</span><span><a class="LN" name="6138"> 6138   </a>  tmp_404 &lt;= resize(tmp_403, 32);
</span><span><a class="LN" name="6139"> 6139   </a>
</span><span><a class="LN" name="6140"> 6140   </a>  tmp_405 &lt;= c0_serialOut_0_13(1);
</span><span><a class="LN" name="6141"> 6141   </a>
</span><span><a class="LN" name="6142"> 6142   </a>  tmp_406 &lt;= tmp_405(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6143"> 6143   </a>
</span><span><a class="LN" name="6144"> 6144   </a>  tmp_407 &lt;= resize(tmp_406 &amp; '0', 32);
</span><span><a class="LN" name="6145"> 6145   </a>
</span><span><a class="LN" name="6146"> 6146   </a>  delayMatch_52_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6147"> 6147   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6148"> 6148   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6149"> 6149   </a>      delayMatch_reg_35 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 32));
</span><span><a class="LN" name="6150"> 6150   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6151"> 6151   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6152"> 6152   </a>        delayMatch_reg_35(0) &lt;= tmp_407;
</span><span><a class="LN" name="6153"> 6153   </a>        delayMatch_reg_35(1) &lt;= delayMatch_reg_35(0);
</span><span><a class="LN" name="6154"> 6154   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6155"> 6155   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6156"> 6156   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_52_process;
</span><span><a class="LN" name="6157"> 6157   </a>
</span><span><a class="LN" name="6158"> 6158   </a>  tmp_408 &lt;= delayMatch_reg_35(1);
</span><span><a class="LN" name="6159"> 6159   </a>
</span><span><a class="LN" name="6160"> 6160   </a>  tmp_409 &lt;= tmp_404 + tmp_408;
</span><span><a class="LN" name="6161"> 6161   </a>
</span><span><a class="LN" name="6162"> 6162   </a>  tmp_410 &lt;= resize(tmp_409, 34);
</span><span><a class="LN" name="6163"> 6163   </a>
</span><span><a class="LN" name="6164"> 6164   </a>  tmp_411 &lt;= signed(resize(my_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="6165"> 6165   </a>    '0', 34));
</span><span><a class="LN" name="6166"> 6166   </a>
</span><span><a class="LN" name="6167"> 6167   </a>  alpha0_deserializer_contl_21_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6168"> 6168   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6169"> 6169   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6170"> 6170   </a>      alpha0_deserializer_contl_cnt_21 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="6171"> 6171   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6172"> 6172   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6173"> 6173   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_21 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="6174"> 6174   </a>          alpha0_deserializer_contl_cnt_21 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="6175"> 6175   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="6176"> 6176   </a>          alpha0_deserializer_contl_cnt_21 &lt;= alpha0_deserializer_contl_cnt_21 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="6177"> 6177   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6178"> 6178   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6179"> 6179   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6180"> 6180   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_21_process;
</span><span><a class="LN" name="6181"> 6181   </a>
</span><span><a class="LN" name="6182"> 6182   </a>  alpha0_deserializer_tapDelayEn_42 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_21 &lt; 
</span><span><a class="LN" name="6183"> 6183   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="6184"> 6184   </a>  
</span><span><a class="LN" name="6185"> 6185   </a>  alpha0_deserializer_contl_validOutpu_21 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_21 = to_unsigned(16#3#, 
</span><span><a class="LN" name="6186"> 6186   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6187"> 6187   </a>      '0';
</span><span><a class="LN" name="6188"> 6188   </a>  
</span><span><a class="LN" name="6189"> 6189   </a>  alpha0_deserializer_innerRegEn_21 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_21 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6190"> 6190   </a>      '0';
</span><span><a class="LN" name="6191"> 6191   </a>  
</span><span><a class="LN" name="6192"> 6192   </a>  alpha0_deserializer_innerRegCtrolEn_21 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_21 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6193"> 6193   </a>      '0';
</span><span><a class="LN" name="6194"> 6194   </a>  alpha0_deserializer_outBypassEn_21 &lt;= '1';
</span><span><a class="LN" name="6195"> 6195   </a>
</span><span><a class="LN" name="6196"> 6196   </a>  alpha0_deserializer_tapDelayEn_43 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_42;
</span><span><a class="LN" name="6197"> 6197   </a>
</span><span><a class="LN" name="6198"> 6198   </a>  tmp_412 &lt;= resize(tmp_49, 15);
</span><span><a class="LN" name="6199"> 6199   </a>
</span><span><a class="LN" name="6200"> 6200   </a>  tmp_413 &lt;= resize(tmp_236, 15);
</span><span><a class="LN" name="6201"> 6201   </a>
</span><span><a class="LN" name="6202"> 6202   </a>  tmp_414 &lt;= tmp_412 + tmp_413;
</span><span><a class="LN" name="6203"> 6203   </a>
</span><span><a class="LN" name="6204"> 6204   </a>  tmp_415 &lt;= resize(tmp_326, 15);
</span><span><a class="LN" name="6205"> 6205   </a>
</span><span><a class="LN" name="6206"> 6206   </a>  tmp_416 &lt;= resize(tmp_2, 15);
</span><span><a class="LN" name="6207"> 6207   </a>
</span><span><a class="LN" name="6208"> 6208   </a>  tmp_417 &lt;= tmp_415 + tmp_416;
</span><span><a class="LN" name="6209"> 6209   </a>
</span><span><a class="LN" name="6210"> 6210   </a>  tmp_418 &lt;= resize(tmp_326, 15);
</span><span><a class="LN" name="6211"> 6211   </a>
</span><span><a class="LN" name="6212"> 6212   </a>  tmp_419 &lt;= resize(tmp_2, 15);
</span><span><a class="LN" name="6213"> 6213   </a>
</span><span><a class="LN" name="6214"> 6214   </a>  tmp_420 &lt;= tmp_418 + tmp_419;
</span><span><a class="LN" name="6215"> 6215   </a>
</span><span><a class="LN" name="6216"> 6216   </a>  tmp_421 &lt;= resize(tmp_326, 15);
</span><span><a class="LN" name="6217"> 6217   </a>
</span><span><a class="LN" name="6218"> 6218   </a>  tmp_422 &lt;= resize(tmp_2, 15);
</span><span><a class="LN" name="6219"> 6219   </a>
</span><span><a class="LN" name="6220"> 6220   </a>  tmp_423 &lt;= tmp_421 + tmp_422;
</span><span><a class="LN" name="6221"> 6221   </a>
</span><span><a class="LN" name="6222"> 6222   </a>  delayMatch_53_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6223"> 6223   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6224"> 6224   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6225"> 6225   </a>      delayMatch_reg_36 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" name="6226"> 6226   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6227"> 6227   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6228"> 6228   </a>        delayMatch_reg_36(0) &lt;= tmp_414;
</span><span><a class="LN" name="6229"> 6229   </a>        delayMatch_reg_36(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_36(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="6230"> 6230   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6231"> 6231   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6232"> 6232   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_53_process;
</span><span><a class="LN" name="6233"> 6233   </a>
</span><span><a class="LN" name="6234"> 6234   </a>  tmp_424 &lt;= delayMatch_reg_36(4);
</span><span><a class="LN" name="6235"> 6235   </a>
</span><span><a class="LN" name="6236"> 6236   </a>  tmp_425 &lt;= signed(resize(tmp_424, 16));
</span><span><a class="LN" name="6237"> 6237   </a>
</span><span><a class="LN" name="6238"> 6238   </a>  delayMatch_54_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6239"> 6239   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6240"> 6240   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6241"> 6241   </a>      delayMatch_reg_37 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" name="6242"> 6242   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6243"> 6243   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6244"> 6244   </a>        delayMatch_reg_37(0) &lt;= tmp_417;
</span><span><a class="LN" name="6245"> 6245   </a>        delayMatch_reg_37(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_37(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="6246"> 6246   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6247"> 6247   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6248"> 6248   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_54_process;
</span><span><a class="LN" name="6249"> 6249   </a>
</span><span><a class="LN" name="6250"> 6250   </a>  tmp_426 &lt;= delayMatch_reg_37(4);
</span><span><a class="LN" name="6251"> 6251   </a>
</span><span><a class="LN" name="6252"> 6252   </a>  tmp_427 &lt;= signed(resize(tmp_426, 16));
</span><span><a class="LN" name="6253"> 6253   </a>
</span><span><a class="LN" name="6254"> 6254   </a>  delayMatch_55_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6255"> 6255   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6256"> 6256   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6257"> 6257   </a>      delayMatch_reg_38 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" name="6258"> 6258   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6259"> 6259   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6260"> 6260   </a>        delayMatch_reg_38(0) &lt;= tmp_420;
</span><span><a class="LN" name="6261"> 6261   </a>        delayMatch_reg_38(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_38(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="6262"> 6262   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6263"> 6263   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6264"> 6264   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_55_process;
</span><span><a class="LN" name="6265"> 6265   </a>
</span><span><a class="LN" name="6266"> 6266   </a>  tmp_428 &lt;= delayMatch_reg_38(4);
</span><span><a class="LN" name="6267"> 6267   </a>
</span><span><a class="LN" name="6268"> 6268   </a>  tmp_429 &lt;= signed(resize(tmp_428, 16));
</span><span><a class="LN" name="6269"> 6269   </a>
</span><span><a class="LN" name="6270"> 6270   </a>  delayMatch_56_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6271"> 6271   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6272"> 6272   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6273"> 6273   </a>      delayMatch_reg_39 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" name="6274"> 6274   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6275"> 6275   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6276"> 6276   </a>        delayMatch_reg_39(0) &lt;= tmp_423;
</span><span><a class="LN" name="6277"> 6277   </a>        delayMatch_reg_39(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_39(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="6278"> 6278   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6279"> 6279   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6280"> 6280   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_56_process;
</span><span><a class="LN" name="6281"> 6281   </a>
</span><span><a class="LN" name="6282"> 6282   </a>  tmp_430 &lt;= delayMatch_reg_39(4);
</span><span><a class="LN" name="6283"> 6283   </a>
</span><span><a class="LN" name="6284"> 6284   </a>  tmp_431 &lt;= signed(resize(tmp_430, 16));
</span><span><a class="LN" name="6285"> 6285   </a>
</span><span><a class="LN" name="6286"> 6286   </a>  c0_serial_0_22(0) &lt;= tmp_425;
</span><span><a class="LN" name="6287"> 6287   </a>  c0_serial_0_22(1) &lt;= tmp_427;
</span><span><a class="LN" name="6288"> 6288   </a>  c0_serial_0_22(2) &lt;= tmp_429;
</span><span><a class="LN" name="6289"> 6289   </a>  c0_serial_0_22(3) &lt;= tmp_431;
</span><span><a class="LN" name="6290"> 6290   </a>
</span><span><a class="LN" name="6291"> 6291   </a>  rcc_out_40 &lt;= c0_serial_0_22;
</span><span><a class="LN" name="6292"> 6292   </a>
</span><span><a class="LN" name="6293"> 6293   </a>  ratechange_splitcomp_out0_40 &lt;= rcc_out_40(0);
</span><span><a class="LN" name="6294"> 6294   </a>
</span><span><a class="LN" name="6295"> 6295   </a>  ratechange_splitcomp_out1_40 &lt;= rcc_out_40(1);
</span><span><a class="LN" name="6296"> 6296   </a>
</span><span><a class="LN" name="6297"> 6297   </a>  ratechange_splitcomp_out2_34 &lt;= rcc_out_40(2);
</span><span><a class="LN" name="6298"> 6298   </a>
</span><span><a class="LN" name="6299"> 6299   </a>  ratechange_splitcomp_out3_34 &lt;= rcc_out_40(3);
</span><span><a class="LN" name="6300"> 6300   </a>
</span><span><a class="LN" name="6301"> 6301   </a>  
</span><span><a class="LN" name="6302"> 6302   </a>  tmp_432 &lt;= ratechange_splitcomp_out0_40 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6303"> 6303   </a>      ratechange_splitcomp_out1_40 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6304"> 6304   </a>      ratechange_splitcomp_out2_34 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6305"> 6305   </a>      ratechange_splitcomp_out3_34;
</span><span><a class="LN" name="6306"> 6306   </a>
</span><span><a class="LN" name="6307"> 6307   </a>  delayMatch_57_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6308"> 6308   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6309"> 6309   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6310"> 6310   </a>      delayMatch_reg_40 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 14));
</span><span><a class="LN" name="6311"> 6311   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6312"> 6312   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6313"> 6313   </a>        delayMatch_reg_40(0) &lt;= tmp_276;
</span><span><a class="LN" name="6314"> 6314   </a>        delayMatch_reg_40(1) &lt;= delayMatch_reg_40(0);
</span><span><a class="LN" name="6315"> 6315   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6316"> 6316   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6317"> 6317   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_57_process;
</span><span><a class="LN" name="6318"> 6318   </a>
</span><span><a class="LN" name="6319"> 6319   </a>  v2bz_9 &lt;= delayMatch_reg_40(1);
</span><span><a class="LN" name="6320"> 6320   </a>
</span><span><a class="LN" name="6321"> 6321   </a>  v2bz_10 &lt;= resize(v2bz_9, 15);
</span><span><a class="LN" name="6322"> 6322   </a>
</span><span><a class="LN" name="6323"> 6323   </a>  v2bx_2 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="6324"> 6324   </a>
</span><span><a class="LN" name="6325"> 6325   </a>  v2bx_3 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="6326"> 6326   </a>
</span><span><a class="LN" name="6327"> 6327   </a>  v2bx_4 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="6328"> 6328   </a>
</span><span><a class="LN" name="6329"> 6329   </a>  c0_serial_1_22(0) &lt;= v2bz_10;
</span><span><a class="LN" name="6330"> 6330   </a>  c0_serial_1_22(1) &lt;= v2bx_2;
</span><span><a class="LN" name="6331"> 6331   </a>  c0_serial_1_22(2) &lt;= v2bx_3;
</span><span><a class="LN" name="6332"> 6332   </a>  c0_serial_1_22(3) &lt;= v2bx_4;
</span><span><a class="LN" name="6333"> 6333   </a>
</span><span><a class="LN" name="6334"> 6334   </a>  rcc_out_41 &lt;= c0_serial_1_22;
</span><span><a class="LN" name="6335"> 6335   </a>
</span><span><a class="LN" name="6336"> 6336   </a>  ratechange_splitcomp_out0_41 &lt;= rcc_out_41(0);
</span><span><a class="LN" name="6337"> 6337   </a>
</span><span><a class="LN" name="6338"> 6338   </a>  ratechange_splitcomp_out1_41 &lt;= rcc_out_41(1);
</span><span><a class="LN" name="6339"> 6339   </a>
</span><span><a class="LN" name="6340"> 6340   </a>  ratechange_splitcomp_out2_35 &lt;= rcc_out_41(2);
</span><span><a class="LN" name="6341"> 6341   </a>
</span><span><a class="LN" name="6342"> 6342   </a>  ratechange_splitcomp_out3_35 &lt;= rcc_out_41(3);
</span><span><a class="LN" name="6343"> 6343   </a>
</span><span><a class="LN" name="6344"> 6344   </a>  
</span><span><a class="LN" name="6345"> 6345   </a>  v2bz_11 &lt;= ratechange_splitcomp_out0_41 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6346"> 6346   </a>      ratechange_splitcomp_out1_41 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6347"> 6347   </a>      ratechange_splitcomp_out2_35 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6348"> 6348   </a>      ratechange_splitcomp_out3_35;
</span><span><a class="LN" name="6349"> 6349   </a>
</span><span><a class="LN" name="6350"> 6350   </a>  multiplier_mul_temp_11 &lt;= tmp_432 * v2bz_11;
</span><span><a class="LN" name="6351"> 6351   </a>  tmp_433 &lt;= multiplier_mul_temp_11(29 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6352"> 6352   </a>
</span><span><a class="LN" name="6353"> 6353   </a>  alpha0_deserializer_tapDelayComp_201 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6354"> 6354   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6355"> 6355   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6356"> 6356   </a>      alpha0_deserializer_tapout_20 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="6357"> 6357   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6358"> 6358   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_43 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6359"> 6359   </a>        alpha0_deserializer_tapout_20(2) &lt;= tmp_433;
</span><span><a class="LN" name="6360"> 6360   </a>        alpha0_deserializer_tapout_20(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_20(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="6361"> 6361   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6362"> 6362   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6363"> 6363   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_201;
</span><span><a class="LN" name="6364"> 6364   </a>
</span><span><a class="LN" name="6365"> 6365   </a>
</span><span><a class="LN" name="6366"> 6366   </a>  alpha0_deserializer_muxOut_20(0) &lt;= alpha0_deserializer_tapout_20(0);
</span><span><a class="LN" name="6367"> 6367   </a>  alpha0_deserializer_muxOut_20(1) &lt;= alpha0_deserializer_tapout_20(1);
</span><span><a class="LN" name="6368"> 6368   </a>  alpha0_deserializer_muxOut_20(2) &lt;= alpha0_deserializer_tapout_20(2);
</span><span><a class="LN" name="6369"> 6369   </a>  alpha0_deserializer_muxOut_20(3) &lt;= tmp_433;
</span><span><a class="LN" name="6370"> 6370   </a>
</span><span><a class="LN" name="6371"> 6371   </a>  alpha0_deserializer_regComp_20_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6372"> 6372   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6373"> 6373   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6374"> 6374   </a>      c0_serialOut_0_20 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="6375"> 6375   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6376"> 6376   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_21 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6377"> 6377   </a>        c0_serialOut_0_20 &lt;= alpha0_deserializer_muxOut_20;
</span><span><a class="LN" name="6378"> 6378   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6379"> 6379   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6380"> 6380   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_20_proce;
</span><span><a class="LN" name="6381"> 6381   </a>
</span><span><a class="LN" name="6382"> 6382   </a>
</span><span><a class="LN" name="6383"> 6383   </a>  tmp_434 &lt;= c0_serialOut_0_19(3);
</span><span><a class="LN" name="6384"> 6384   </a>
</span><span><a class="LN" name="6385"> 6385   </a>  tmp_435 &lt;= resize(tmp_434, 32);
</span><span><a class="LN" name="6386"> 6386   </a>
</span><span><a class="LN" name="6387"> 6387   </a>  tmp_436 &lt;= c0_serialOut_0_20(0);
</span><span><a class="LN" name="6388"> 6388   </a>
</span><span><a class="LN" name="6389"> 6389   </a>  tmp_437 &lt;= tmp_436(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6390"> 6390   </a>
</span><span><a class="LN" name="6391"> 6391   </a>  tmp_438 &lt;= resize(tmp_437 &amp; '0', 32);
</span><span><a class="LN" name="6392"> 6392   </a>
</span><span><a class="LN" name="6393"> 6393   </a>  tmp_439 &lt;= tmp_435 + tmp_438;
</span><span><a class="LN" name="6394"> 6394   </a>
</span><span><a class="LN" name="6395"> 6395   </a>  tmp_440 &lt;= resize(tmp_439, 34);
</span><span><a class="LN" name="6396"> 6396   </a>
</span><span><a class="LN" name="6397"> 6397   </a>  tmp_441 &lt;= signed(resize(my_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="6398"> 6398   </a>    '0', 34));
</span><span><a class="LN" name="6399"> 6399   </a>
</span><span><a class="LN" name="6400"> 6400   </a>  delayMatch_58_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6401"> 6401   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6402"> 6402   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6403"> 6403   </a>      delayMatch_reg_41 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="6404"> 6404   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6405"> 6405   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6406"> 6406   </a>        delayMatch_reg_41(0) &lt;= tmp_411;
</span><span><a class="LN" name="6407"> 6407   </a>        delayMatch_reg_41(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_41(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="6408"> 6408   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6409"> 6409   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6410"> 6410   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_58_process;
</span><span><a class="LN" name="6411"> 6411   </a>
</span><span><a class="LN" name="6412"> 6412   </a>  tmp_442 &lt;= delayMatch_reg_41(6);
</span><span><a class="LN" name="6413"> 6413   </a>
</span><span><a class="LN" name="6414"> 6414   </a>  tmp_443 &lt;= tmp_410 - tmp_442;
</span><span><a class="LN" name="6415"> 6415   </a>
</span><span><a class="LN" name="6416"> 6416   </a>  delayMatch_59_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6417"> 6417   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6418"> 6418   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6419"> 6419   </a>      delayMatch_reg_42 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="6420"> 6420   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6421"> 6421   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6422"> 6422   </a>        delayMatch_reg_42(0) &lt;= tmp_441;
</span><span><a class="LN" name="6423"> 6423   </a>        delayMatch_reg_42(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_42(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="6424"> 6424   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6425"> 6425   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6426"> 6426   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_59_process;
</span><span><a class="LN" name="6427"> 6427   </a>
</span><span><a class="LN" name="6428"> 6428   </a>  tmp_444 &lt;= delayMatch_reg_42(6);
</span><span><a class="LN" name="6429"> 6429   </a>
</span><span><a class="LN" name="6430"> 6430   </a>  tmp_445 &lt;= tmp_440 - tmp_444;
</span><span><a class="LN" name="6431"> 6431   </a>
</span><span><a class="LN" name="6432"> 6432   </a>  c0_serial_0_23(0) &lt;= tmp_443;
</span><span><a class="LN" name="6433"> 6433   </a>  c0_serial_0_23(1) &lt;= tmp_445;
</span><span><a class="LN" name="6434"> 6434   </a>
</span><span><a class="LN" name="6435"> 6435   </a>  rcc_out_42 &lt;= c0_serial_0_23;
</span><span><a class="LN" name="6436"> 6436   </a>
</span><span><a class="LN" name="6437"> 6437   </a>  ratechange_splitcomp_out0_42 &lt;= rcc_out_42(0);
</span><span><a class="LN" name="6438"> 6438   </a>
</span><span><a class="LN" name="6439"> 6439   </a>  ratechange_splitcomp_out1_42 &lt;= rcc_out_42(1);
</span><span><a class="LN" name="6440"> 6440   </a>
</span><span><a class="LN" name="6441"> 6441   </a>  
</span><span><a class="LN" name="6442"> 6442   </a>  tmp_446 &lt;= ratechange_splitcomp_out0_42 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6443"> 6443   </a>      ratechange_splitcomp_out1_42;
</span><span><a class="LN" name="6444"> 6444   </a>
</span><span><a class="LN" name="6445"> 6445   </a>  alpha0_deserializer_contl_22_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6446"> 6446   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6447"> 6447   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6448"> 6448   </a>      alpha0_deserializer_contl_cnt_22 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="6449"> 6449   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6450"> 6450   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6451"> 6451   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_22 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="6452"> 6452   </a>          alpha0_deserializer_contl_cnt_22 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="6453"> 6453   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="6454"> 6454   </a>          alpha0_deserializer_contl_cnt_22 &lt;= alpha0_deserializer_contl_cnt_22 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="6455"> 6455   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6456"> 6456   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6457"> 6457   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6458"> 6458   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_22_process;
</span><span><a class="LN" name="6459"> 6459   </a>
</span><span><a class="LN" name="6460"> 6460   </a>  alpha0_deserializer_tapDelayEn_44 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_22 &lt; 
</span><span><a class="LN" name="6461"> 6461   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="6462"> 6462   </a>  
</span><span><a class="LN" name="6463"> 6463   </a>  alpha0_deserializer_contl_validOutpu_22 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_22 = to_unsigned(16#3#, 
</span><span><a class="LN" name="6464"> 6464   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6465"> 6465   </a>      '0';
</span><span><a class="LN" name="6466"> 6466   </a>  
</span><span><a class="LN" name="6467"> 6467   </a>  alpha0_deserializer_innerRegEn_22 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_22 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6468"> 6468   </a>      '0';
</span><span><a class="LN" name="6469"> 6469   </a>  
</span><span><a class="LN" name="6470"> 6470   </a>  alpha0_deserializer_innerRegCtrolEn_22 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_22 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6471"> 6471   </a>      '0';
</span><span><a class="LN" name="6472"> 6472   </a>  alpha0_deserializer_outBypassEn_22 &lt;= '1';
</span><span><a class="LN" name="6473"> 6473   </a>
</span><span><a class="LN" name="6474"> 6474   </a>  alpha0_deserializer_tapDelayEn_45 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_44;
</span><span><a class="LN" name="6475"> 6475   </a>
</span><span><a class="LN" name="6476"> 6476   </a>  tmp_447 &lt;= resize(tmp_326, 15);
</span><span><a class="LN" name="6477"> 6477   </a>
</span><span><a class="LN" name="6478"> 6478   </a>  tmp_448 &lt;= resize(tmp_2, 15);
</span><span><a class="LN" name="6479"> 6479   </a>
</span><span><a class="LN" name="6480"> 6480   </a>  tmp_449 &lt;= tmp_447 + tmp_448;
</span><span><a class="LN" name="6481"> 6481   </a>
</span><span><a class="LN" name="6482"> 6482   </a>  <span class="CT">-- <span><a href="1,37">'Madgwick_correction_fixpt:37'</a></span> v4bx = fi(fi(2.0, 0, 2, 0, fm) * v2bx, 0, 14, 2, fm);</span>
</span><span><a class="LN" name="6483"> 6483   </a>  tmp_450 &lt;= resize(tmp_319 &amp; '0', 16);
</span><span><a class="LN" name="6484"> 6484   </a>
</span><span><a class="LN" name="6485"> 6485   </a>  tmp_451 &lt;= tmp_450(14 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="6486"> 6486   </a>
</span><span><a class="LN" name="6487"> 6487   </a>  delayMatch_60_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6488"> 6488   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6489"> 6489   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6490"> 6490   </a>      delayMatch_reg_43 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 15));
</span><span><a class="LN" name="6491"> 6491   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6492"> 6492   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6493"> 6493   </a>        delayMatch_reg_43(0) &lt;= tmp_449;
</span><span><a class="LN" name="6494"> 6494   </a>        delayMatch_reg_43(1 <span class="KW">TO</span> 4) &lt;= delayMatch_reg_43(0 <span class="KW">TO</span> 3);
</span><span><a class="LN" name="6495"> 6495   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6496"> 6496   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6497"> 6497   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_60_process;
</span><span><a class="LN" name="6498"> 6498   </a>
</span><span><a class="LN" name="6499"> 6499   </a>  tmp_452 &lt;= delayMatch_reg_43(4);
</span><span><a class="LN" name="6500"> 6500   </a>
</span><span><a class="LN" name="6501"> 6501   </a>  tmp_453 &lt;= signed(resize(tmp_452, 16));
</span><span><a class="LN" name="6502"> 6502   </a>
</span><span><a class="LN" name="6503"> 6503   </a>  tmp_454 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="6504"> 6504   </a>
</span><span><a class="LN" name="6505"> 6505   </a>  p775tmp_cast &lt;= resize(tmp_454, 16);
</span><span><a class="LN" name="6506"> 6506   </a>  p775tmp_cast_1 &lt;=  - (p775tmp_cast);
</span><span><a class="LN" name="6507"> 6507   </a>  tmp_455 &lt;= p775tmp_cast_1(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6508"> 6508   </a>
</span><span><a class="LN" name="6509"> 6509   </a>  tmp_456 &lt;= resize(tmp_455, 16);
</span><span><a class="LN" name="6510"> 6510   </a>
</span><span><a class="LN" name="6511"> 6511   </a>  tmp_457 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="6512"> 6512   </a>
</span><span><a class="LN" name="6513"> 6513   </a>  p838tmp_cast &lt;= resize(tmp_457, 16);
</span><span><a class="LN" name="6514"> 6514   </a>  p838tmp_cast_1 &lt;=  - (p838tmp_cast);
</span><span><a class="LN" name="6515"> 6515   </a>  tmp_458 &lt;= p838tmp_cast_1(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6516"> 6516   </a>
</span><span><a class="LN" name="6517"> 6517   </a>  tmp_459 &lt;= resize(tmp_458, 16);
</span><span><a class="LN" name="6518"> 6518   </a>
</span><span><a class="LN" name="6519"> 6519   </a>  tmp_460 &lt;= signed(resize(tmp_451, 15));
</span><span><a class="LN" name="6520"> 6520   </a>
</span><span><a class="LN" name="6521"> 6521   </a>  p780tmp_cast &lt;= resize(tmp_460, 16);
</span><span><a class="LN" name="6522"> 6522   </a>  p780tmp_cast_1 &lt;=  - (p780tmp_cast);
</span><span><a class="LN" name="6523"> 6523   </a>  tmp_461 &lt;= p780tmp_cast_1(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6524"> 6524   </a>
</span><span><a class="LN" name="6525"> 6525   </a>  tmp_462 &lt;= resize(tmp_461, 16);
</span><span><a class="LN" name="6526"> 6526   </a>
</span><span><a class="LN" name="6527"> 6527   </a>  c0_serial_0_24(0) &lt;= tmp_453;
</span><span><a class="LN" name="6528"> 6528   </a>  c0_serial_0_24(1) &lt;= tmp_456;
</span><span><a class="LN" name="6529"> 6529   </a>  c0_serial_0_24(2) &lt;= tmp_459;
</span><span><a class="LN" name="6530"> 6530   </a>  c0_serial_0_24(3) &lt;= tmp_462;
</span><span><a class="LN" name="6531"> 6531   </a>
</span><span><a class="LN" name="6532"> 6532   </a>  rcc_out_43 &lt;= c0_serial_0_24;
</span><span><a class="LN" name="6533"> 6533   </a>
</span><span><a class="LN" name="6534"> 6534   </a>  ratechange_splitcomp_out0_43 &lt;= rcc_out_43(0);
</span><span><a class="LN" name="6535"> 6535   </a>
</span><span><a class="LN" name="6536"> 6536   </a>  ratechange_splitcomp_out1_43 &lt;= rcc_out_43(1);
</span><span><a class="LN" name="6537"> 6537   </a>
</span><span><a class="LN" name="6538"> 6538   </a>  ratechange_splitcomp_out2_36 &lt;= rcc_out_43(2);
</span><span><a class="LN" name="6539"> 6539   </a>
</span><span><a class="LN" name="6540"> 6540   </a>  ratechange_splitcomp_out3_36 &lt;= rcc_out_43(3);
</span><span><a class="LN" name="6541"> 6541   </a>
</span><span><a class="LN" name="6542"> 6542   </a>  
</span><span><a class="LN" name="6543"> 6543   </a>  tmp_463 &lt;= ratechange_splitcomp_out0_43 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6544"> 6544   </a>      ratechange_splitcomp_out1_43 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6545"> 6545   </a>      ratechange_splitcomp_out2_36 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6546"> 6546   </a>      ratechange_splitcomp_out3_36;
</span><span><a class="LN" name="6547"> 6547   </a>
</span><span><a class="LN" name="6548"> 6548   </a>  v2bx_5 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="6549"> 6549   </a>
</span><span><a class="LN" name="6550"> 6550   </a>  reduced_15_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6551"> 6551   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6552"> 6552   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6553"> 6553   </a>      reduced_reg_2 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" name="6554"> 6554   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6555"> 6555   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6556"> 6556   </a>        reduced_reg_2(0) &lt;= q0_unsigned;
</span><span><a class="LN" name="6557"> 6557   </a>        reduced_reg_2(1 <span class="KW">TO</span> 3) &lt;= reduced_reg_2(0 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="6558"> 6558   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6559"> 6559   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6560"> 6560   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_15_process;
</span><span><a class="LN" name="6561"> 6561   </a>
</span><span><a class="LN" name="6562"> 6562   </a>  q0_2 &lt;= reduced_reg_2(3);
</span><span><a class="LN" name="6563"> 6563   </a>
</span><span><a class="LN" name="6564"> 6564   </a>  reduced_16_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6565"> 6565   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6566"> 6566   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6567"> 6567   </a>      reduced_reg_3 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" name="6568"> 6568   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6569"> 6569   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6570"> 6570   </a>        reduced_reg_3(0) &lt;= q0_2;
</span><span><a class="LN" name="6571"> 6571   </a>        reduced_reg_3(1) &lt;= reduced_reg_3(0);
</span><span><a class="LN" name="6572"> 6572   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6573"> 6573   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6574"> 6574   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_16_process;
</span><span><a class="LN" name="6575"> 6575   </a>
</span><span><a class="LN" name="6576"> 6576   </a>  q0_3 &lt;= reduced_reg_3(1);
</span><span><a class="LN" name="6577"> 6577   </a>
</span><span><a class="LN" name="6578"> 6578   </a>  q0_4 &lt;= signed(resize(q0_3, 15));
</span><span><a class="LN" name="6579"> 6579   </a>
</span><span><a class="LN" name="6580"> 6580   </a>  reduced_17_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6581"> 6581   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6582"> 6582   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6583"> 6583   </a>      reduced_reg_4 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" name="6584"> 6584   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6585"> 6585   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6586"> 6586   </a>        reduced_reg_4(0) &lt;= q3_9;
</span><span><a class="LN" name="6587"> 6587   </a>        reduced_reg_4(1) &lt;= reduced_reg_4(0);
</span><span><a class="LN" name="6588"> 6588   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6589"> 6589   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6590"> 6590   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_17_process;
</span><span><a class="LN" name="6591"> 6591   </a>
</span><span><a class="LN" name="6592"> 6592   </a>  q3_12 &lt;= reduced_reg_4(1);
</span><span><a class="LN" name="6593"> 6593   </a>
</span><span><a class="LN" name="6594"> 6594   </a>  q3_13 &lt;= signed(resize(q3_12, 15));
</span><span><a class="LN" name="6595"> 6595   </a>
</span><span><a class="LN" name="6596"> 6596   </a>  q3_14 &lt;= signed(resize(q3_12, 15));
</span><span><a class="LN" name="6597"> 6597   </a>
</span><span><a class="LN" name="6598"> 6598   </a>  c0_serial_1_23(0) &lt;= v2bx_5;
</span><span><a class="LN" name="6599"> 6599   </a>  c0_serial_1_23(1) &lt;= q0_4;
</span><span><a class="LN" name="6600"> 6600   </a>  c0_serial_1_23(2) &lt;= q3_13;
</span><span><a class="LN" name="6601"> 6601   </a>  c0_serial_1_23(3) &lt;= q3_14;
</span><span><a class="LN" name="6602"> 6602   </a>
</span><span><a class="LN" name="6603"> 6603   </a>  rcc_out_44 &lt;= c0_serial_1_23;
</span><span><a class="LN" name="6604"> 6604   </a>
</span><span><a class="LN" name="6605"> 6605   </a>  ratechange_splitcomp_out0_44 &lt;= rcc_out_44(0);
</span><span><a class="LN" name="6606"> 6606   </a>
</span><span><a class="LN" name="6607"> 6607   </a>  ratechange_splitcomp_out1_44 &lt;= rcc_out_44(1);
</span><span><a class="LN" name="6608"> 6608   </a>
</span><span><a class="LN" name="6609"> 6609   </a>  ratechange_splitcomp_out2_37 &lt;= rcc_out_44(2);
</span><span><a class="LN" name="6610"> 6610   </a>
</span><span><a class="LN" name="6611"> 6611   </a>  ratechange_splitcomp_out3_37 &lt;= rcc_out_44(3);
</span><span><a class="LN" name="6612"> 6612   </a>
</span><span><a class="LN" name="6613"> 6613   </a>  
</span><span><a class="LN" name="6614"> 6614   </a>  v2bx_6 &lt;= ratechange_splitcomp_out0_44 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6615"> 6615   </a>      ratechange_splitcomp_out1_44 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6616"> 6616   </a>      ratechange_splitcomp_out2_37 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6617"> 6617   </a>      ratechange_splitcomp_out3_37;
</span><span><a class="LN" name="6618"> 6618   </a>
</span><span><a class="LN" name="6619"> 6619   </a>  multiplier_mul_temp_12 &lt;= tmp_463 * v2bx_6;
</span><span><a class="LN" name="6620"> 6620   </a>  tmp_464 &lt;= multiplier_mul_temp_12(29 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6621"> 6621   </a>
</span><span><a class="LN" name="6622"> 6622   </a>  alpha0_deserializer_tapDelayComp_211 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6623"> 6623   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6624"> 6624   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6625"> 6625   </a>      alpha0_deserializer_tapout_21 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="6626"> 6626   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6627"> 6627   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_45 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6628"> 6628   </a>        alpha0_deserializer_tapout_21(2) &lt;= tmp_464;
</span><span><a class="LN" name="6629"> 6629   </a>        alpha0_deserializer_tapout_21(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_21(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="6630"> 6630   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6631"> 6631   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6632"> 6632   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_211;
</span><span><a class="LN" name="6633"> 6633   </a>
</span><span><a class="LN" name="6634"> 6634   </a>
</span><span><a class="LN" name="6635"> 6635   </a>  alpha0_deserializer_muxOut_21(0) &lt;= alpha0_deserializer_tapout_21(0);
</span><span><a class="LN" name="6636"> 6636   </a>  alpha0_deserializer_muxOut_21(1) &lt;= alpha0_deserializer_tapout_21(1);
</span><span><a class="LN" name="6637"> 6637   </a>  alpha0_deserializer_muxOut_21(2) &lt;= alpha0_deserializer_tapout_21(2);
</span><span><a class="LN" name="6638"> 6638   </a>  alpha0_deserializer_muxOut_21(3) &lt;= tmp_464;
</span><span><a class="LN" name="6639"> 6639   </a>
</span><span><a class="LN" name="6640"> 6640   </a>  alpha0_deserializer_regComp_21_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6641"> 6641   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6642"> 6642   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6643"> 6643   </a>      c0_serialOut_0_21 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="6644"> 6644   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6645"> 6645   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_22 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6646"> 6646   </a>        c0_serialOut_0_21 &lt;= alpha0_deserializer_muxOut_21;
</span><span><a class="LN" name="6647"> 6647   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6648"> 6648   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6649"> 6649   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_21_proce;
</span><span><a class="LN" name="6650"> 6650   </a>
</span><span><a class="LN" name="6651"> 6651   </a>
</span><span><a class="LN" name="6652"> 6652   </a>  tmp_465 &lt;= c0_serialOut_0_21(1);
</span><span><a class="LN" name="6653"> 6653   </a>
</span><span><a class="LN" name="6654"> 6654   </a>  tmp_466 &lt;= tmp_465(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6655"> 6655   </a>
</span><span><a class="LN" name="6656"> 6656   </a>  tmp_467 &lt;= resize(tmp_466, 30);
</span><span><a class="LN" name="6657"> 6657   </a>
</span><span><a class="LN" name="6658"> 6658   </a>  tmp_468 &lt;= c0_serialOut_0_14(3);
</span><span><a class="LN" name="6659"> 6659   </a>
</span><span><a class="LN" name="6660"> 6660   </a>  tmp_469 &lt;= tmp_468(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6661"> 6661   </a>
</span><span><a class="LN" name="6662"> 6662   </a>  tmp_470 &lt;= resize(tmp_469 &amp; '0', 30);
</span><span><a class="LN" name="6663"> 6663   </a>
</span><span><a class="LN" name="6664"> 6664   </a>  tmp_471 &lt;= c0_serialOut_0_21(2);
</span><span><a class="LN" name="6665"> 6665   </a>
</span><span><a class="LN" name="6666"> 6666   </a>  tmp_472 &lt;= tmp_471(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6667"> 6667   </a>
</span><span><a class="LN" name="6668"> 6668   </a>  tmp_473 &lt;= resize(tmp_472, 30);
</span><span><a class="LN" name="6669"> 6669   </a>
</span><span><a class="LN" name="6670"> 6670   </a>  tmp_474 &lt;= c0_serialOut_0_17(1);
</span><span><a class="LN" name="6671"> 6671   </a>
</span><span><a class="LN" name="6672"> 6672   </a>  tmp_475 &lt;= tmp_474(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="6673"> 6673   </a>
</span><span><a class="LN" name="6674"> 6674   </a>  tmp_476 &lt;= resize(tmp_475 &amp; '0', 30);
</span><span><a class="LN" name="6675"> 6675   </a>
</span><span><a class="LN" name="6676"> 6676   </a>  delayMatch_61_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6677"> 6677   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6678"> 6678   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6679"> 6679   </a>      delayMatch_reg_44 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="6680"> 6680   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6681"> 6681   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6682"> 6682   </a>        delayMatch_reg_44(0) &lt;= tmp_470;
</span><span><a class="LN" name="6683"> 6683   </a>        delayMatch_reg_44(1) &lt;= delayMatch_reg_44(0);
</span><span><a class="LN" name="6684"> 6684   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6685"> 6685   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6686"> 6686   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_61_process;
</span><span><a class="LN" name="6687"> 6687   </a>
</span><span><a class="LN" name="6688"> 6688   </a>  tmp_477 &lt;= delayMatch_reg_44(1);
</span><span><a class="LN" name="6689"> 6689   </a>
</span><span><a class="LN" name="6690"> 6690   </a>  tmp_478 &lt;= tmp_467 + tmp_477;
</span><span><a class="LN" name="6691"> 6691   </a>
</span><span><a class="LN" name="6692"> 6692   </a>  delayMatch_62_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6693"> 6693   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6694"> 6694   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6695"> 6695   </a>      delayMatch_reg_45 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="6696"> 6696   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6697"> 6697   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6698"> 6698   </a>        delayMatch_reg_45(0) &lt;= tmp_476;
</span><span><a class="LN" name="6699"> 6699   </a>        delayMatch_reg_45(1) &lt;= delayMatch_reg_45(0);
</span><span><a class="LN" name="6700"> 6700   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6701"> 6701   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6702"> 6702   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_62_process;
</span><span><a class="LN" name="6703"> 6703   </a>
</span><span><a class="LN" name="6704"> 6704   </a>  tmp_479 &lt;= delayMatch_reg_45(1);
</span><span><a class="LN" name="6705"> 6705   </a>
</span><span><a class="LN" name="6706"> 6706   </a>  tmp_480 &lt;= tmp_473 + tmp_479;
</span><span><a class="LN" name="6707"> 6707   </a>
</span><span><a class="LN" name="6708"> 6708   </a>  c0_serial_1_24(0) &lt;= tmp_478;
</span><span><a class="LN" name="6709"> 6709   </a>  c0_serial_1_24(1) &lt;= tmp_480;
</span><span><a class="LN" name="6710"> 6710   </a>
</span><span><a class="LN" name="6711"> 6711   </a>  rcc_out_45 &lt;= c0_serial_1_24;
</span><span><a class="LN" name="6712"> 6712   </a>
</span><span><a class="LN" name="6713"> 6713   </a>  ratechange_splitcomp_out0_45 &lt;= rcc_out_45(0);
</span><span><a class="LN" name="6714"> 6714   </a>
</span><span><a class="LN" name="6715"> 6715   </a>  ratechange_splitcomp_out1_45 &lt;= rcc_out_45(1);
</span><span><a class="LN" name="6716"> 6716   </a>
</span><span><a class="LN" name="6717"> 6717   </a>  
</span><span><a class="LN" name="6718"> 6718   </a>  tmp_481 &lt;= ratechange_splitcomp_out0_45 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6719"> 6719   </a>      ratechange_splitcomp_out1_45;
</span><span><a class="LN" name="6720"> 6720   </a>
</span><span><a class="LN" name="6721"> 6721   </a>  tmp_482 &lt;= tmp_446 * tmp_481;
</span><span><a class="LN" name="6722"> 6722   </a>
</span><span><a class="LN" name="6723"> 6723   </a>  alpha0_deserializer_tapDelayComp_221 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6724"> 6724   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6725"> 6725   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6726"> 6726   </a>      alpha0_deserializer_tapout_22 &lt;= to_signed(0, 64);
</span><span><a class="LN" name="6727"> 6727   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6728"> 6728   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_39 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6729"> 6729   </a>        alpha0_deserializer_tapout_22 &lt;= tmp_482;
</span><span><a class="LN" name="6730"> 6730   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6731"> 6731   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6732"> 6732   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_221;
</span><span><a class="LN" name="6733"> 6733   </a>
</span><span><a class="LN" name="6734"> 6734   </a>
</span><span><a class="LN" name="6735"> 6735   </a>  alpha0_deserializer_muxOut_22(0) &lt;= alpha0_deserializer_tapout_22;
</span><span><a class="LN" name="6736"> 6736   </a>  alpha0_deserializer_muxOut_22(1) &lt;= tmp_482;
</span><span><a class="LN" name="6737"> 6737   </a>
</span><span><a class="LN" name="6738"> 6738   </a>  alpha0_deserializer_regComp_22_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6739"> 6739   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6740"> 6740   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6741"> 6741   </a>      c0_serialOut_0_22 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 64));
</span><span><a class="LN" name="6742"> 6742   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6743"> 6743   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_19 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6744"> 6744   </a>        c0_serialOut_0_22 &lt;= alpha0_deserializer_muxOut_22;
</span><span><a class="LN" name="6745"> 6745   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6746"> 6746   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6747"> 6747   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_22_proce;
</span><span><a class="LN" name="6748"> 6748   </a>
</span><span><a class="LN" name="6749"> 6749   </a>
</span><span><a class="LN" name="6750"> 6750   </a>  alpha0_deserializer_contl_23_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6751"> 6751   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6752"> 6752   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6753"> 6753   </a>      alpha0_deserializer_contl_cnt_23 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="6754"> 6754   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6755"> 6755   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6756"> 6756   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_23 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="6757"> 6757   </a>          alpha0_deserializer_contl_cnt_23 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="6758"> 6758   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="6759"> 6759   </a>          alpha0_deserializer_contl_cnt_23 &lt;= alpha0_deserializer_contl_cnt_23 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="6760"> 6760   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6761"> 6761   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6762"> 6762   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6763"> 6763   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_23_process;
</span><span><a class="LN" name="6764"> 6764   </a>
</span><span><a class="LN" name="6765"> 6765   </a>  alpha0_deserializer_tapDelayEn_46 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_23 &lt; 
</span><span><a class="LN" name="6766"> 6766   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="6767"> 6767   </a>  
</span><span><a class="LN" name="6768"> 6768   </a>  alpha0_deserializer_contl_validOutpu_23 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_23 = to_unsigned(16#1#, 
</span><span><a class="LN" name="6769"> 6769   </a>    2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6770"> 6770   </a>      '0';
</span><span><a class="LN" name="6771"> 6771   </a>  
</span><span><a class="LN" name="6772"> 6772   </a>  alpha0_deserializer_innerRegEn_23 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_23 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6773"> 6773   </a>      '0';
</span><span><a class="LN" name="6774"> 6774   </a>  
</span><span><a class="LN" name="6775"> 6775   </a>  alpha0_deserializer_innerRegCtrolEn_23 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_23 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6776"> 6776   </a>      '0';
</span><span><a class="LN" name="6777"> 6777   </a>  alpha0_deserializer_outBypassEn_23 &lt;= '1';
</span><span><a class="LN" name="6778"> 6778   </a>
</span><span><a class="LN" name="6779"> 6779   </a>  alpha0_deserializer_tapDelayEn_47 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_46;
</span><span><a class="LN" name="6780"> 6780   </a>
</span><span><a class="LN" name="6781"> 6781   </a>  tmp_483 &lt;= c0_serialOut_0_20(1);
</span><span><a class="LN" name="6782"> 6782   </a>
</span><span><a class="LN" name="6783"> 6783   </a>  tmp_484 &lt;= unsigned(tmp_483(28 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="6784"> 6784   </a>
</span><span><a class="LN" name="6785"> 6785   </a>  tmp_485 &lt;= signed(resize(tmp_484, 36));
</span><span><a class="LN" name="6786"> 6786   </a>
</span><span><a class="LN" name="6787"> 6787   </a>  alpha0_deserializer_contl_24_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6788"> 6788   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6789"> 6789   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6790"> 6790   </a>      alpha0_deserializer_contl_cnt_24 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="6791"> 6791   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6792"> 6792   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6793"> 6793   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_24 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="6794"> 6794   </a>          alpha0_deserializer_contl_cnt_24 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="6795"> 6795   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="6796"> 6796   </a>          alpha0_deserializer_contl_cnt_24 &lt;= alpha0_deserializer_contl_cnt_24 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="6797"> 6797   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6798"> 6798   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6799"> 6799   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6800"> 6800   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_24_process;
</span><span><a class="LN" name="6801"> 6801   </a>
</span><span><a class="LN" name="6802"> 6802   </a>  alpha0_deserializer_tapDelayEn_48 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_24 &lt; 
</span><span><a class="LN" name="6803"> 6803   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="6804"> 6804   </a>  
</span><span><a class="LN" name="6805"> 6805   </a>  alpha0_deserializer_contl_validOutpu_24 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_24 = to_unsigned(16#3#, 
</span><span><a class="LN" name="6806"> 6806   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6807"> 6807   </a>      '0';
</span><span><a class="LN" name="6808"> 6808   </a>  
</span><span><a class="LN" name="6809"> 6809   </a>  alpha0_deserializer_innerRegEn_24 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_24 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6810"> 6810   </a>      '0';
</span><span><a class="LN" name="6811"> 6811   </a>  
</span><span><a class="LN" name="6812"> 6812   </a>  alpha0_deserializer_innerRegCtrolEn_24 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_24 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="6813"> 6813   </a>      '0';
</span><span><a class="LN" name="6814"> 6814   </a>  alpha0_deserializer_outBypassEn_24 &lt;= '1';
</span><span><a class="LN" name="6815"> 6815   </a>
</span><span><a class="LN" name="6816"> 6816   </a>  alpha0_deserializer_tapDelayEn_49 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_48;
</span><span><a class="LN" name="6817"> 6817   </a>
</span><span><a class="LN" name="6818"> 6818   </a>  tmp_486 &lt;= signed(resize(tmp_141, 17));
</span><span><a class="LN" name="6819"> 6819   </a>
</span><span><a class="LN" name="6820"> 6820   </a>  tmp_487 &lt;= to_signed(16#02000#, 17) - tmp_486;
</span><span><a class="LN" name="6821"> 6821   </a>
</span><span><a class="LN" name="6822"> 6822   </a>  tmp_488 &lt;= resize(tmp_487, 19);
</span><span><a class="LN" name="6823"> 6823   </a>
</span><span><a class="LN" name="6824"> 6824   </a>  tmp_489 &lt;= signed(resize(tmp_106, 19));
</span><span><a class="LN" name="6825"> 6825   </a>
</span><span><a class="LN" name="6826"> 6826   </a>  tmp_490 &lt;= tmp_488 - tmp_489;
</span><span><a class="LN" name="6827"> 6827   </a>
</span><span><a class="LN" name="6828"> 6828   </a>  delayMatch_63_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6829"> 6829   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6830"> 6830   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6831"> 6831   </a>      delayMatch_reg_46 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 19));
</span><span><a class="LN" name="6832"> 6832   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6833"> 6833   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6834"> 6834   </a>        delayMatch_reg_46(0) &lt;= tmp_490;
</span><span><a class="LN" name="6835"> 6835   </a>        delayMatch_reg_46(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_46(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="6836"> 6836   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6837"> 6837   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6838"> 6838   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_63_process;
</span><span><a class="LN" name="6839"> 6839   </a>
</span><span><a class="LN" name="6840"> 6840   </a>  tmp_491 &lt;= delayMatch_reg_46(2);
</span><span><a class="LN" name="6841"> 6841   </a>
</span><span><a class="LN" name="6842"> 6842   </a>  tmp_492 &lt;= signed(resize(tmp_141, 17));
</span><span><a class="LN" name="6843"> 6843   </a>
</span><span><a class="LN" name="6844"> 6844   </a>  tmp_493 &lt;= to_signed(16#02000#, 17) - tmp_492;
</span><span><a class="LN" name="6845"> 6845   </a>
</span><span><a class="LN" name="6846"> 6846   </a>  tmp_494 &lt;= resize(tmp_493, 19);
</span><span><a class="LN" name="6847"> 6847   </a>
</span><span><a class="LN" name="6848"> 6848   </a>  tmp_495 &lt;= signed(resize(tmp_106, 19));
</span><span><a class="LN" name="6849"> 6849   </a>
</span><span><a class="LN" name="6850"> 6850   </a>  tmp_496 &lt;= tmp_494 - tmp_495;
</span><span><a class="LN" name="6851"> 6851   </a>
</span><span><a class="LN" name="6852"> 6852   </a>  delayMatch_64_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6853"> 6853   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6854"> 6854   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6855"> 6855   </a>      delayMatch_reg_47 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 19));
</span><span><a class="LN" name="6856"> 6856   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6857"> 6857   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6858"> 6858   </a>        delayMatch_reg_47(0) &lt;= tmp_496;
</span><span><a class="LN" name="6859"> 6859   </a>        delayMatch_reg_47(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_47(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="6860"> 6860   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6861"> 6861   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6862"> 6862   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_64_process;
</span><span><a class="LN" name="6863"> 6863   </a>
</span><span><a class="LN" name="6864"> 6864   </a>  tmp_497 &lt;= delayMatch_reg_47(2);
</span><span><a class="LN" name="6865"> 6865   </a>
</span><span><a class="LN" name="6866"> 6866   </a>  tmp_498 &lt;= signed(resize(tmp_141, 17));
</span><span><a class="LN" name="6867"> 6867   </a>
</span><span><a class="LN" name="6868"> 6868   </a>  tmp_499 &lt;= to_signed(16#02000#, 17) - tmp_498;
</span><span><a class="LN" name="6869"> 6869   </a>
</span><span><a class="LN" name="6870"> 6870   </a>  tmp_500 &lt;= resize(tmp_499, 19);
</span><span><a class="LN" name="6871"> 6871   </a>
</span><span><a class="LN" name="6872"> 6872   </a>  tmp_501 &lt;= signed(resize(tmp_106, 19));
</span><span><a class="LN" name="6873"> 6873   </a>
</span><span><a class="LN" name="6874"> 6874   </a>  tmp_502 &lt;= tmp_500 - tmp_501;
</span><span><a class="LN" name="6875"> 6875   </a>
</span><span><a class="LN" name="6876"> 6876   </a>  delayMatch_65_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6877"> 6877   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6878"> 6878   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6879"> 6879   </a>      delayMatch_reg_48 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 19));
</span><span><a class="LN" name="6880"> 6880   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6881"> 6881   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6882"> 6882   </a>        delayMatch_reg_48(0) &lt;= tmp_502;
</span><span><a class="LN" name="6883"> 6883   </a>        delayMatch_reg_48(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_48(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="6884"> 6884   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6885"> 6885   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6886"> 6886   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_65_process;
</span><span><a class="LN" name="6887"> 6887   </a>
</span><span><a class="LN" name="6888"> 6888   </a>  tmp_503 &lt;= delayMatch_reg_48(2);
</span><span><a class="LN" name="6889"> 6889   </a>
</span><span><a class="LN" name="6890"> 6890   </a>  tmp_504 &lt;= signed(resize(tmp_141, 17));
</span><span><a class="LN" name="6891"> 6891   </a>
</span><span><a class="LN" name="6892"> 6892   </a>  tmp_505 &lt;= to_signed(16#02000#, 17) - tmp_504;
</span><span><a class="LN" name="6893"> 6893   </a>
</span><span><a class="LN" name="6894"> 6894   </a>  tmp_506 &lt;= resize(tmp_505, 19);
</span><span><a class="LN" name="6895"> 6895   </a>
</span><span><a class="LN" name="6896"> 6896   </a>  tmp_507 &lt;= signed(resize(tmp_106, 19));
</span><span><a class="LN" name="6897"> 6897   </a>
</span><span><a class="LN" name="6898"> 6898   </a>  tmp_508 &lt;= tmp_506 - tmp_507;
</span><span><a class="LN" name="6899"> 6899   </a>
</span><span><a class="LN" name="6900"> 6900   </a>  delayMatch_66_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6901"> 6901   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6902"> 6902   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6903"> 6903   </a>      delayMatch_reg_49 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000#, 19));
</span><span><a class="LN" name="6904"> 6904   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6905"> 6905   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6906"> 6906   </a>        delayMatch_reg_49(0) &lt;= tmp_508;
</span><span><a class="LN" name="6907"> 6907   </a>        delayMatch_reg_49(1 <span class="KW">TO</span> 2) &lt;= delayMatch_reg_49(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" name="6908"> 6908   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6909"> 6909   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6910"> 6910   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_66_process;
</span><span><a class="LN" name="6911"> 6911   </a>
</span><span><a class="LN" name="6912"> 6912   </a>  tmp_509 &lt;= delayMatch_reg_49(2);
</span><span><a class="LN" name="6913"> 6913   </a>
</span><span><a class="LN" name="6914"> 6914   </a>  c0_serial_0_25(0) &lt;= tmp_491;
</span><span><a class="LN" name="6915"> 6915   </a>  c0_serial_0_25(1) &lt;= tmp_497;
</span><span><a class="LN" name="6916"> 6916   </a>  c0_serial_0_25(2) &lt;= tmp_503;
</span><span><a class="LN" name="6917"> 6917   </a>  c0_serial_0_25(3) &lt;= tmp_509;
</span><span><a class="LN" name="6918"> 6918   </a>
</span><span><a class="LN" name="6919"> 6919   </a>  rcc_out_46 &lt;= c0_serial_0_25;
</span><span><a class="LN" name="6920"> 6920   </a>
</span><span><a class="LN" name="6921"> 6921   </a>  ratechange_splitcomp_out0_46 &lt;= rcc_out_46(0);
</span><span><a class="LN" name="6922"> 6922   </a>
</span><span><a class="LN" name="6923"> 6923   </a>  ratechange_splitcomp_out1_46 &lt;= rcc_out_46(1);
</span><span><a class="LN" name="6924"> 6924   </a>
</span><span><a class="LN" name="6925"> 6925   </a>  ratechange_splitcomp_out2_38 &lt;= rcc_out_46(2);
</span><span><a class="LN" name="6926"> 6926   </a>
</span><span><a class="LN" name="6927"> 6927   </a>  ratechange_splitcomp_out3_38 &lt;= rcc_out_46(3);
</span><span><a class="LN" name="6928"> 6928   </a>
</span><span><a class="LN" name="6929"> 6929   </a>  
</span><span><a class="LN" name="6930"> 6930   </a>  tmp_510 &lt;= ratechange_splitcomp_out0_46 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6931"> 6931   </a>      ratechange_splitcomp_out1_46 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6932"> 6932   </a>      ratechange_splitcomp_out2_38 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6933"> 6933   </a>      ratechange_splitcomp_out3_38;
</span><span><a class="LN" name="6934"> 6934   </a>
</span><span><a class="LN" name="6935"> 6935   </a>  c0_serial_1_25(0) &lt;= tmp_276;
</span><span><a class="LN" name="6936"> 6936   </a>  c0_serial_1_25(1) &lt;= tmp_276;
</span><span><a class="LN" name="6937"> 6937   </a>  c0_serial_1_25(2) &lt;= tmp_276;
</span><span><a class="LN" name="6938"> 6938   </a>  c0_serial_1_25(3) &lt;= tmp_276;
</span><span><a class="LN" name="6939"> 6939   </a>
</span><span><a class="LN" name="6940"> 6940   </a>  rcc_out_47 &lt;= c0_serial_1_25;
</span><span><a class="LN" name="6941"> 6941   </a>
</span><span><a class="LN" name="6942"> 6942   </a>  ratechange_splitcomp_out0_47 &lt;= rcc_out_47(0);
</span><span><a class="LN" name="6943"> 6943   </a>
</span><span><a class="LN" name="6944"> 6944   </a>  ratechange_splitcomp_out1_47 &lt;= rcc_out_47(1);
</span><span><a class="LN" name="6945"> 6945   </a>
</span><span><a class="LN" name="6946"> 6946   </a>  ratechange_splitcomp_out2_39 &lt;= rcc_out_47(2);
</span><span><a class="LN" name="6947"> 6947   </a>
</span><span><a class="LN" name="6948"> 6948   </a>  ratechange_splitcomp_out3_39 &lt;= rcc_out_47(3);
</span><span><a class="LN" name="6949"> 6949   </a>
</span><span><a class="LN" name="6950"> 6950   </a>  
</span><span><a class="LN" name="6951"> 6951   </a>  v2bz_12 &lt;= ratechange_splitcomp_out0_47 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6952"> 6952   </a>      ratechange_splitcomp_out1_47 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6953"> 6953   </a>      ratechange_splitcomp_out2_39 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="6954"> 6954   </a>      ratechange_splitcomp_out3_39;
</span><span><a class="LN" name="6955"> 6955   </a>
</span><span><a class="LN" name="6956"> 6956   </a>  tmp_511 &lt;= tmp_510 * v2bz_12;
</span><span><a class="LN" name="6957"> 6957   </a>
</span><span><a class="LN" name="6958"> 6958   </a>  alpha0_deserializer_tapDelayComp_231 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6959"> 6959   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6960"> 6960   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6961"> 6961   </a>      alpha0_deserializer_tapout_23 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 33));
</span><span><a class="LN" name="6962"> 6962   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6963"> 6963   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_49 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6964"> 6964   </a>        alpha0_deserializer_tapout_23(2) &lt;= tmp_511;
</span><span><a class="LN" name="6965"> 6965   </a>        alpha0_deserializer_tapout_23(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_23(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="6966"> 6966   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6967"> 6967   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6968"> 6968   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_231;
</span><span><a class="LN" name="6969"> 6969   </a>
</span><span><a class="LN" name="6970"> 6970   </a>
</span><span><a class="LN" name="6971"> 6971   </a>  alpha0_deserializer_muxOut_23(0) &lt;= alpha0_deserializer_tapout_23(0);
</span><span><a class="LN" name="6972"> 6972   </a>  alpha0_deserializer_muxOut_23(1) &lt;= alpha0_deserializer_tapout_23(1);
</span><span><a class="LN" name="6973"> 6973   </a>  alpha0_deserializer_muxOut_23(2) &lt;= alpha0_deserializer_tapout_23(2);
</span><span><a class="LN" name="6974"> 6974   </a>  alpha0_deserializer_muxOut_23(3) &lt;= tmp_511;
</span><span><a class="LN" name="6975"> 6975   </a>
</span><span><a class="LN" name="6976"> 6976   </a>  alpha0_deserializer_regComp_23_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6977"> 6977   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6978"> 6978   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6979"> 6979   </a>      c0_serialOut_0_23 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 33));
</span><span><a class="LN" name="6980"> 6980   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6981"> 6981   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_24 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6982"> 6982   </a>        c0_serialOut_0_23 &lt;= alpha0_deserializer_muxOut_23;
</span><span><a class="LN" name="6983"> 6983   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6984"> 6984   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="6985"> 6985   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_23_proce;
</span><span><a class="LN" name="6986"> 6986   </a>
</span><span><a class="LN" name="6987"> 6987   </a>
</span><span><a class="LN" name="6988"> 6988   </a>  tmp_512 &lt;= c0_serialOut_0_23(0);
</span><span><a class="LN" name="6989"> 6989   </a>
</span><span><a class="LN" name="6990"> 6990   </a>  tmp_513 &lt;= resize(tmp_512 &amp; '0', 36);
</span><span><a class="LN" name="6991"> 6991   </a>
</span><span><a class="LN" name="6992"> 6992   </a>  delayMatch_67_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="6993"> 6993   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="6994"> 6994   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6995"> 6995   </a>      delayMatch_reg_50 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="6996"> 6996   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="6997"> 6997   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="6998"> 6998   </a>        delayMatch_reg_50(0) &lt;= tmp_513;
</span><span><a class="LN" name="6999"> 6999   </a>        delayMatch_reg_50(1) &lt;= delayMatch_reg_50(0);
</span><span><a class="LN" name="7000"> 7000   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7001"> 7001   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7002"> 7002   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_67_process;
</span><span><a class="LN" name="7003"> 7003   </a>
</span><span><a class="LN" name="7004"> 7004   </a>  tmp_514 &lt;= delayMatch_reg_50(1);
</span><span><a class="LN" name="7005"> 7005   </a>
</span><span><a class="LN" name="7006"> 7006   </a>  tmp_515 &lt;= tmp_485 + tmp_514;
</span><span><a class="LN" name="7007"> 7007   </a>
</span><span><a class="LN" name="7008"> 7008   </a>  tmp_516 &lt;= resize(tmp_515, 38);
</span><span><a class="LN" name="7009"> 7009   </a>
</span><span><a class="LN" name="7010"> 7010   </a>  tmp_517 &lt;= signed(resize(mz_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="7011"> 7011   </a>    '0', 38));
</span><span><a class="LN" name="7012"> 7012   </a>
</span><span><a class="LN" name="7013"> 7013   </a>  tmp_518 &lt;= c0_serialOut_0_21(0);
</span><span><a class="LN" name="7014"> 7014   </a>
</span><span><a class="LN" name="7015"> 7015   </a>  tmp_519 &lt;= unsigned(tmp_518(28 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="7016"> 7016   </a>
</span><span><a class="LN" name="7017"> 7017   </a>  tmp_520 &lt;= signed(resize(tmp_519, 36));
</span><span><a class="LN" name="7018"> 7018   </a>
</span><span><a class="LN" name="7019"> 7019   </a>  tmp_521 &lt;= c0_serialOut_0_23(3);
</span><span><a class="LN" name="7020"> 7020   </a>
</span><span><a class="LN" name="7021"> 7021   </a>  tmp_522 &lt;= resize(tmp_521 &amp; '0', 36);
</span><span><a class="LN" name="7022"> 7022   </a>
</span><span><a class="LN" name="7023"> 7023   </a>  delayMatch_68_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7024"> 7024   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7025"> 7025   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7026"> 7026   </a>      delayMatch_reg_51 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="7027"> 7027   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7028"> 7028   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7029"> 7029   </a>        delayMatch_reg_51(0) &lt;= tmp_522;
</span><span><a class="LN" name="7030"> 7030   </a>        delayMatch_reg_51(1) &lt;= delayMatch_reg_51(0);
</span><span><a class="LN" name="7031"> 7031   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7032"> 7032   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7033"> 7033   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_68_process;
</span><span><a class="LN" name="7034"> 7034   </a>
</span><span><a class="LN" name="7035"> 7035   </a>  tmp_523 &lt;= delayMatch_reg_51(1);
</span><span><a class="LN" name="7036"> 7036   </a>
</span><span><a class="LN" name="7037"> 7037   </a>  tmp_524 &lt;= tmp_520 + tmp_523;
</span><span><a class="LN" name="7038"> 7038   </a>
</span><span><a class="LN" name="7039"> 7039   </a>  tmp_525 &lt;= resize(tmp_524, 38);
</span><span><a class="LN" name="7040"> 7040   </a>
</span><span><a class="LN" name="7041"> 7041   </a>  tmp_526 &lt;= signed(resize(mz_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="7042"> 7042   </a>    '0', 38));
</span><span><a class="LN" name="7043"> 7043   </a>
</span><span><a class="LN" name="7044"> 7044   </a>  delayMatch_69_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7045"> 7045   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7046"> 7046   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7047"> 7047   </a>      delayMatch_reg_52 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 38));
</span><span><a class="LN" name="7048"> 7048   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7049"> 7049   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7050"> 7050   </a>        delayMatch_reg_52(0) &lt;= tmp_517;
</span><span><a class="LN" name="7051"> 7051   </a>        delayMatch_reg_52(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_52(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="7052"> 7052   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7053"> 7053   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7054"> 7054   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_69_process;
</span><span><a class="LN" name="7055"> 7055   </a>
</span><span><a class="LN" name="7056"> 7056   </a>  tmp_527 &lt;= delayMatch_reg_52(6);
</span><span><a class="LN" name="7057"> 7057   </a>
</span><span><a class="LN" name="7058"> 7058   </a>  tmp_528 &lt;= tmp_516 - tmp_527;
</span><span><a class="LN" name="7059"> 7059   </a>
</span><span><a class="LN" name="7060"> 7060   </a>  delayMatch_70_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7061"> 7061   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7062"> 7062   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7063"> 7063   </a>      delayMatch_reg_53 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 38));
</span><span><a class="LN" name="7064"> 7064   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7065"> 7065   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7066"> 7066   </a>        delayMatch_reg_53(0) &lt;= tmp_526;
</span><span><a class="LN" name="7067"> 7067   </a>        delayMatch_reg_53(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_53(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="7068"> 7068   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7069"> 7069   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7070"> 7070   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_70_process;
</span><span><a class="LN" name="7071"> 7071   </a>
</span><span><a class="LN" name="7072"> 7072   </a>  tmp_529 &lt;= delayMatch_reg_53(6);
</span><span><a class="LN" name="7073"> 7073   </a>
</span><span><a class="LN" name="7074"> 7074   </a>  tmp_530 &lt;= tmp_525 - tmp_529;
</span><span><a class="LN" name="7075"> 7075   </a>
</span><span><a class="LN" name="7076"> 7076   </a>  c0_serial_0_26(0) &lt;= tmp_528;
</span><span><a class="LN" name="7077"> 7077   </a>  c0_serial_0_26(1) &lt;= tmp_530;
</span><span><a class="LN" name="7078"> 7078   </a>
</span><span><a class="LN" name="7079"> 7079   </a>  rcc_out_48 &lt;= c0_serial_0_26;
</span><span><a class="LN" name="7080"> 7080   </a>
</span><span><a class="LN" name="7081"> 7081   </a>  ratechange_splitcomp_out0_48 &lt;= rcc_out_48(0);
</span><span><a class="LN" name="7082"> 7082   </a>
</span><span><a class="LN" name="7083"> 7083   </a>  ratechange_splitcomp_out1_48 &lt;= rcc_out_48(1);
</span><span><a class="LN" name="7084"> 7084   </a>
</span><span><a class="LN" name="7085"> 7085   </a>  
</span><span><a class="LN" name="7086"> 7086   </a>  tmp_531 &lt;= ratechange_splitcomp_out0_48 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7087"> 7087   </a>      ratechange_splitcomp_out1_48;
</span><span><a class="LN" name="7088"> 7088   </a>
</span><span><a class="LN" name="7089"> 7089   </a>  alpha0_deserializer_contl_25_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7090"> 7090   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7091"> 7091   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7092"> 7092   </a>      alpha0_deserializer_contl_cnt_25 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="7093"> 7093   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7094"> 7094   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7095"> 7095   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_25 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="7096"> 7096   </a>          alpha0_deserializer_contl_cnt_25 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="7097"> 7097   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="7098"> 7098   </a>          alpha0_deserializer_contl_cnt_25 &lt;= alpha0_deserializer_contl_cnt_25 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="7099"> 7099   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7100"> 7100   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7101"> 7101   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7102"> 7102   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_25_process;
</span><span><a class="LN" name="7103"> 7103   </a>
</span><span><a class="LN" name="7104"> 7104   </a>  alpha0_deserializer_tapDelayEn_50 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_25 &lt; 
</span><span><a class="LN" name="7105"> 7105   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="7106"> 7106   </a>  
</span><span><a class="LN" name="7107"> 7107   </a>  alpha0_deserializer_contl_validOutpu_25 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_25 = to_unsigned(16#3#, 
</span><span><a class="LN" name="7108"> 7108   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7109"> 7109   </a>      '0';
</span><span><a class="LN" name="7110"> 7110   </a>  
</span><span><a class="LN" name="7111"> 7111   </a>  alpha0_deserializer_innerRegEn_25 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_25 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7112"> 7112   </a>      '0';
</span><span><a class="LN" name="7113"> 7113   </a>  
</span><span><a class="LN" name="7114"> 7114   </a>  alpha0_deserializer_innerRegCtrolEn_25 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_25 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7115"> 7115   </a>      '0';
</span><span><a class="LN" name="7116"> 7116   </a>  alpha0_deserializer_outBypassEn_25 &lt;= '1';
</span><span><a class="LN" name="7117"> 7117   </a>
</span><span><a class="LN" name="7118"> 7118   </a>  alpha0_deserializer_tapDelayEn_51 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_50;
</span><span><a class="LN" name="7119"> 7119   </a>
</span><span><a class="LN" name="7120"> 7120   </a>  delayMatch_71_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7121"> 7121   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7122"> 7122   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7123"> 7123   </a>      delayMatch_reg_54 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 14));
</span><span><a class="LN" name="7124"> 7124   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7125"> 7125   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7126"> 7126   </a>        delayMatch_reg_54(0) &lt;= tmp_367;
</span><span><a class="LN" name="7127"> 7127   </a>        delayMatch_reg_54(1) &lt;= delayMatch_reg_54(0);
</span><span><a class="LN" name="7128"> 7128   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7129"> 7129   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7130"> 7130   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_71_process;
</span><span><a class="LN" name="7131"> 7131   </a>
</span><span><a class="LN" name="7132"> 7132   </a>  v4bz_1 &lt;= delayMatch_reg_54(1);
</span><span><a class="LN" name="7133"> 7133   </a>
</span><span><a class="LN" name="7134"> 7134   </a>  v4bz_2 &lt;= resize(v4bz_1, 15);
</span><span><a class="LN" name="7135"> 7135   </a>
</span><span><a class="LN" name="7136"> 7136   </a>  v2bx_7 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="7137"> 7137   </a>
</span><span><a class="LN" name="7138"> 7138   </a>  v2bx_8 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="7139"> 7139   </a>
</span><span><a class="LN" name="7140"> 7140   </a>  v2bx_9 &lt;= signed(resize(tmp_319, 15));
</span><span><a class="LN" name="7141"> 7141   </a>
</span><span><a class="LN" name="7142"> 7142   </a>  c0_serial_0_27(0) &lt;= v4bz_2;
</span><span><a class="LN" name="7143"> 7143   </a>  c0_serial_0_27(1) &lt;= v2bx_7;
</span><span><a class="LN" name="7144"> 7144   </a>  c0_serial_0_27(2) &lt;= v2bx_8;
</span><span><a class="LN" name="7145"> 7145   </a>  c0_serial_0_27(3) &lt;= v2bx_9;
</span><span><a class="LN" name="7146"> 7146   </a>
</span><span><a class="LN" name="7147"> 7147   </a>  rcc_out_49 &lt;= c0_serial_0_27;
</span><span><a class="LN" name="7148"> 7148   </a>
</span><span><a class="LN" name="7149"> 7149   </a>  ratechange_splitcomp_out0_49 &lt;= rcc_out_49(0);
</span><span><a class="LN" name="7150"> 7150   </a>
</span><span><a class="LN" name="7151"> 7151   </a>  ratechange_splitcomp_out1_49 &lt;= rcc_out_49(1);
</span><span><a class="LN" name="7152"> 7152   </a>
</span><span><a class="LN" name="7153"> 7153   </a>  ratechange_splitcomp_out2_40 &lt;= rcc_out_49(2);
</span><span><a class="LN" name="7154"> 7154   </a>
</span><span><a class="LN" name="7155"> 7155   </a>  ratechange_splitcomp_out3_40 &lt;= rcc_out_49(3);
</span><span><a class="LN" name="7156"> 7156   </a>
</span><span><a class="LN" name="7157"> 7157   </a>  
</span><span><a class="LN" name="7158"> 7158   </a>  v4bz_3 &lt;= ratechange_splitcomp_out0_49 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7159"> 7159   </a>      ratechange_splitcomp_out1_49 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7160"> 7160   </a>      ratechange_splitcomp_out2_40 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7161"> 7161   </a>      ratechange_splitcomp_out3_40;
</span><span><a class="LN" name="7162"> 7162   </a>
</span><span><a class="LN" name="7163"> 7163   </a>  reduced_18_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7164"> 7164   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7165"> 7165   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7166"> 7166   </a>      reduced_reg_5 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" name="7167"> 7167   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7168"> 7168   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7169"> 7169   </a>        reduced_reg_5(0) &lt;= q1_5;
</span><span><a class="LN" name="7170"> 7170   </a>        reduced_reg_5(1) &lt;= reduced_reg_5(0);
</span><span><a class="LN" name="7171"> 7171   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7172"> 7172   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7173"> 7173   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_18_process;
</span><span><a class="LN" name="7174"> 7174   </a>
</span><span><a class="LN" name="7175"> 7175   </a>  q1_7 &lt;= reduced_reg_5(1);
</span><span><a class="LN" name="7176"> 7176   </a>
</span><span><a class="LN" name="7177"> 7177   </a>  q1_8 &lt;= signed(resize(q1_7, 15));
</span><span><a class="LN" name="7178"> 7178   </a>
</span><span><a class="LN" name="7179"> 7179   </a>  q1_9 &lt;= signed(resize(q1_7, 15));
</span><span><a class="LN" name="7180"> 7180   </a>
</span><span><a class="LN" name="7181"> 7181   </a>  q0_5 &lt;= signed(resize(q0_3, 15));
</span><span><a class="LN" name="7182"> 7182   </a>
</span><span><a class="LN" name="7183"> 7183   </a>  q1_10 &lt;= signed(resize(q1_7, 15));
</span><span><a class="LN" name="7184"> 7184   </a>
</span><span><a class="LN" name="7185"> 7185   </a>  c0_serial_1_26(0) &lt;= q1_8;
</span><span><a class="LN" name="7186"> 7186   </a>  c0_serial_1_26(1) &lt;= q1_9;
</span><span><a class="LN" name="7187"> 7187   </a>  c0_serial_1_26(2) &lt;= q0_5;
</span><span><a class="LN" name="7188"> 7188   </a>  c0_serial_1_26(3) &lt;= q1_10;
</span><span><a class="LN" name="7189"> 7189   </a>
</span><span><a class="LN" name="7190"> 7190   </a>  rcc_out_50 &lt;= c0_serial_1_26;
</span><span><a class="LN" name="7191"> 7191   </a>
</span><span><a class="LN" name="7192"> 7192   </a>  ratechange_splitcomp_out0_50 &lt;= rcc_out_50(0);
</span><span><a class="LN" name="7193"> 7193   </a>
</span><span><a class="LN" name="7194"> 7194   </a>  ratechange_splitcomp_out1_50 &lt;= rcc_out_50(1);
</span><span><a class="LN" name="7195"> 7195   </a>
</span><span><a class="LN" name="7196"> 7196   </a>  ratechange_splitcomp_out2_41 &lt;= rcc_out_50(2);
</span><span><a class="LN" name="7197"> 7197   </a>
</span><span><a class="LN" name="7198"> 7198   </a>  ratechange_splitcomp_out3_41 &lt;= rcc_out_50(3);
</span><span><a class="LN" name="7199"> 7199   </a>
</span><span><a class="LN" name="7200"> 7200   </a>  
</span><span><a class="LN" name="7201"> 7201   </a>  q1_11 &lt;= ratechange_splitcomp_out0_50 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7202"> 7202   </a>      ratechange_splitcomp_out1_50 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7203"> 7203   </a>      ratechange_splitcomp_out2_41 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7204"> 7204   </a>      ratechange_splitcomp_out3_41;
</span><span><a class="LN" name="7205"> 7205   </a>
</span><span><a class="LN" name="7206"> 7206   </a>  multiplier_mul_temp_13 &lt;= v4bz_3 * q1_11;
</span><span><a class="LN" name="7207"> 7207   </a>  tmp_532 &lt;= multiplier_mul_temp_13(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="7208"> 7208   </a>
</span><span><a class="LN" name="7209"> 7209   </a>  alpha0_deserializer_tapDelayComp_241 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7210"> 7210   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7211"> 7211   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7212"> 7212   </a>      alpha0_deserializer_tapout_24 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="7213"> 7213   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7214"> 7214   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_51 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7215"> 7215   </a>        alpha0_deserializer_tapout_24(2) &lt;= tmp_532;
</span><span><a class="LN" name="7216"> 7216   </a>        alpha0_deserializer_tapout_24(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_24(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="7217"> 7217   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7218"> 7218   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7219"> 7219   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_241;
</span><span><a class="LN" name="7220"> 7220   </a>
</span><span><a class="LN" name="7221"> 7221   </a>
</span><span><a class="LN" name="7222"> 7222   </a>  alpha0_deserializer_muxOut_24(0) &lt;= alpha0_deserializer_tapout_24(0);
</span><span><a class="LN" name="7223"> 7223   </a>  alpha0_deserializer_muxOut_24(1) &lt;= alpha0_deserializer_tapout_24(1);
</span><span><a class="LN" name="7224"> 7224   </a>  alpha0_deserializer_muxOut_24(2) &lt;= alpha0_deserializer_tapout_24(2);
</span><span><a class="LN" name="7225"> 7225   </a>  alpha0_deserializer_muxOut_24(3) &lt;= tmp_532;
</span><span><a class="LN" name="7226"> 7226   </a>
</span><span><a class="LN" name="7227"> 7227   </a>  alpha0_deserializer_regComp_24_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7228"> 7228   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7229"> 7229   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7230"> 7230   </a>      c0_serialOut_0_24 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 29));
</span><span><a class="LN" name="7231"> 7231   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7232"> 7232   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_25 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7233"> 7233   </a>        c0_serialOut_0_24 &lt;= alpha0_deserializer_muxOut_24;
</span><span><a class="LN" name="7234"> 7234   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7235"> 7235   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7236"> 7236   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_24_proce;
</span><span><a class="LN" name="7237"> 7237   </a>
</span><span><a class="LN" name="7238"> 7238   </a>
</span><span><a class="LN" name="7239"> 7239   </a>  tmp_533 &lt;= c0_serialOut_0_24(1);
</span><span><a class="LN" name="7240"> 7240   </a>
</span><span><a class="LN" name="7241"> 7241   </a>  tmp_534 &lt;= unsigned(tmp_533(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="7242"> 7242   </a>
</span><span><a class="LN" name="7243"> 7243   </a>  alpha0_deserializer_contl_26_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7244"> 7244   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7245"> 7245   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7246"> 7246   </a>      alpha0_deserializer_contl_cnt_26 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="7247"> 7247   </a>      alpha0_deserializer_contl_cntGlobal &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="7248"> 7248   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7249"> 7249   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7250"> 7250   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_26 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="7251"> 7251   </a>          alpha0_deserializer_contl_cnt_26 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="7252"> 7252   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="7253"> 7253   </a>          alpha0_deserializer_contl_cnt_26 &lt;= alpha0_deserializer_contl_cnt_26 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="7254"> 7254   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7255"> 7255   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cntGlobal = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="7256"> 7256   </a>          alpha0_deserializer_contl_cntGlobal &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="7257"> 7257   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="7258"> 7258   </a>          alpha0_deserializer_contl_cntGlobal &lt;= alpha0_deserializer_contl_cntGlobal + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="7259"> 7259   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7260"> 7260   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7261"> 7261   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7262"> 7262   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_26_process;
</span><span><a class="LN" name="7263"> 7263   </a>
</span><span><a class="LN" name="7264"> 7264   </a>  alpha0_deserializer_tapDelayEn_52 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_26 &lt; 
</span><span><a class="LN" name="7265"> 7265   </a>    to_unsigned(16#2#, 3));
</span><span><a class="LN" name="7266"> 7266   </a>  
</span><span><a class="LN" name="7267"> 7267   </a>  alpha0_deserializer_contl_validOutpu_26 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_26 = to_unsigned(16#2#, 
</span><span><a class="LN" name="7268"> 7268   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7269"> 7269   </a>      '0';
</span><span><a class="LN" name="7270"> 7270   </a>  
</span><span><a class="LN" name="7271"> 7271   </a>  alpha0_deserializer_innerRegEn_26 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_26 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7272"> 7272   </a>      '0';
</span><span><a class="LN" name="7273"> 7273   </a>  
</span><span><a class="LN" name="7274"> 7274   </a>  alpha0_deserializer_innerRegCtrolEn_26 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_26 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7275"> 7275   </a>      '0';
</span><span><a class="LN" name="7276"> 7276   </a>  
</span><span><a class="LN" name="7277"> 7277   </a>  alpha0_deserializer_outBypassEn_26 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cntGlobal = to_unsigned(16#3#, 3) 
</span><span><a class="LN" name="7278"> 7278   </a>    <span class="KW">ELSE</span>
</span><span><a class="LN" name="7279"> 7279   </a>      '0';
</span><span><a class="LN" name="7280"> 7280   </a>
</span><span><a class="LN" name="7281"> 7281   </a>  alpha0_deserializer_tapDelayEn_53 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_52;
</span><span><a class="LN" name="7282"> 7282   </a>
</span><span><a class="LN" name="7283"> 7283   </a>  c0_serial_0_28(0) &lt;= tmp_319;
</span><span><a class="LN" name="7284"> 7284   </a>  c0_serial_0_28(1) &lt;= tmp_319;
</span><span><a class="LN" name="7285"> 7285   </a>  c0_serial_0_28(2) &lt;= tmp_319;
</span><span><a class="LN" name="7286"> 7286   </a>
</span><span><a class="LN" name="7287"> 7287   </a>  rcc_out_51 &lt;= c0_serial_0_28;
</span><span><a class="LN" name="7288"> 7288   </a>
</span><span><a class="LN" name="7289"> 7289   </a>  ratechange_splitcomp_out0_51 &lt;= rcc_out_51(0);
</span><span><a class="LN" name="7290"> 7290   </a>
</span><span><a class="LN" name="7291"> 7291   </a>  ratechange_splitcomp_out1_51 &lt;= rcc_out_51(1);
</span><span><a class="LN" name="7292"> 7292   </a>
</span><span><a class="LN" name="7293"> 7293   </a>  ratechange_splitcomp_out2_42 &lt;= rcc_out_51(2);
</span><span><a class="LN" name="7294"> 7294   </a>
</span><span><a class="LN" name="7295"> 7295   </a>  
</span><span><a class="LN" name="7296"> 7296   </a>  v2bx_10 &lt;= ratechange_splitcomp_out0_51 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7297"> 7297   </a>      ratechange_splitcomp_out1_51 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7298"> 7298   </a>      ratechange_splitcomp_out2_42 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7299"> 7299   </a>      ratechange_splitcomp_out2_42;
</span><span><a class="LN" name="7300"> 7300   </a>
</span><span><a class="LN" name="7301"> 7301   </a>  reduced_19_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7302"> 7302   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7303"> 7303   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7304"> 7304   </a>      reduced_reg_6 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000#, 14));
</span><span><a class="LN" name="7305"> 7305   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7306"> 7306   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7307"> 7307   </a>        reduced_reg_6(0) &lt;= q2_13;
</span><span><a class="LN" name="7308"> 7308   </a>        reduced_reg_6(1) &lt;= reduced_reg_6(0);
</span><span><a class="LN" name="7309"> 7309   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7310"> 7310   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7311"> 7311   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_19_process;
</span><span><a class="LN" name="7312"> 7312   </a>
</span><span><a class="LN" name="7313"> 7313   </a>  q2_19 &lt;= reduced_reg_6(1);
</span><span><a class="LN" name="7314"> 7314   </a>
</span><span><a class="LN" name="7315"> 7315   </a>  c0_serial_1_27(0) &lt;= q3_12;
</span><span><a class="LN" name="7316"> 7316   </a>  c0_serial_1_27(1) &lt;= q2_19;
</span><span><a class="LN" name="7317"> 7317   </a>  c0_serial_1_27(2) &lt;= q2_19;
</span><span><a class="LN" name="7318"> 7318   </a>
</span><span><a class="LN" name="7319"> 7319   </a>  rcc_out_52 &lt;= c0_serial_1_27;
</span><span><a class="LN" name="7320"> 7320   </a>
</span><span><a class="LN" name="7321"> 7321   </a>  ratechange_splitcomp_out0_52 &lt;= rcc_out_52(0);
</span><span><a class="LN" name="7322"> 7322   </a>
</span><span><a class="LN" name="7323"> 7323   </a>  ratechange_splitcomp_out1_52 &lt;= rcc_out_52(1);
</span><span><a class="LN" name="7324"> 7324   </a>
</span><span><a class="LN" name="7325"> 7325   </a>  ratechange_splitcomp_out2_43 &lt;= rcc_out_52(2);
</span><span><a class="LN" name="7326"> 7326   </a>
</span><span><a class="LN" name="7327"> 7327   </a>  
</span><span><a class="LN" name="7328"> 7328   </a>  q3_15 &lt;= ratechange_splitcomp_out0_52 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7329"> 7329   </a>      ratechange_splitcomp_out1_52 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7330"> 7330   </a>      ratechange_splitcomp_out2_43 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7331"> 7331   </a>      ratechange_splitcomp_out2_43;
</span><span><a class="LN" name="7332"> 7332   </a>
</span><span><a class="LN" name="7333"> 7333   </a>  tmp_535 &lt;= v2bx_10 * q3_15;
</span><span><a class="LN" name="7334"> 7334   </a>
</span><span><a class="LN" name="7335"> 7335   </a>  alpha0_deserializer_tapDelayComp_251 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7336"> 7336   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7337"> 7337   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7338"> 7338   </a>      alpha0_deserializer_tapout_25 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="7339"> 7339   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7340"> 7340   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_53 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7341"> 7341   </a>        alpha0_deserializer_tapout_25(0) &lt;= alpha0_deserializer_tapout_25(1);
</span><span><a class="LN" name="7342"> 7342   </a>        alpha0_deserializer_tapout_25(1) &lt;= tmp_535;
</span><span><a class="LN" name="7343"> 7343   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7344"> 7344   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7345"> 7345   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_251;
</span><span><a class="LN" name="7346"> 7346   </a>
</span><span><a class="LN" name="7347"> 7347   </a>
</span><span><a class="LN" name="7348"> 7348   </a>  alpha0_deserializer_muxOut_25(0) &lt;= alpha0_deserializer_tapout_25(0);
</span><span><a class="LN" name="7349"> 7349   </a>  alpha0_deserializer_muxOut_25(1) &lt;= alpha0_deserializer_tapout_25(1);
</span><span><a class="LN" name="7350"> 7350   </a>  alpha0_deserializer_muxOut_25(2) &lt;= tmp_535;
</span><span><a class="LN" name="7351"> 7351   </a>
</span><span><a class="LN" name="7352"> 7352   </a>  alpha0_deserializer_innerRegComp_pro : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7353"> 7353   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7354"> 7354   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7355"> 7355   </a>      alpha0_deserializer_deserInnerOut &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="7356"> 7356   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7357"> 7357   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_26 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7358"> 7358   </a>        alpha0_deserializer_deserInnerOut &lt;= alpha0_deserializer_muxOut_25;
</span><span><a class="LN" name="7359"> 7359   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7360"> 7360   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7361"> 7361   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_innerRegComp_pro;
</span><span><a class="LN" name="7362"> 7362   </a>
</span><span><a class="LN" name="7363"> 7363   </a>
</span><span><a class="LN" name="7364"> 7364   </a>  alpha0_deserializer_OutRegComp_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7365"> 7365   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7366"> 7366   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7367"> 7367   </a>      c0_serialOut_0_25 &lt;= (<span class="KW">OTHERS</span> =&gt; to_unsigned(16#0000000#, 28));
</span><span><a class="LN" name="7368"> 7368   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7369"> 7369   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_outBypassEn_26 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7370"> 7370   </a>        c0_serialOut_0_25 &lt;= alpha0_deserializer_deserInnerOut;
</span><span><a class="LN" name="7371"> 7371   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7372"> 7372   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7373"> 7373   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_OutRegComp_proce;
</span><span><a class="LN" name="7374"> 7374   </a>
</span><span><a class="LN" name="7375"> 7375   </a>
</span><span><a class="LN" name="7376"> 7376   </a>  c0_serial_1_28(0) &lt;= tmp_534;
</span><span><a class="LN" name="7377"> 7377   </a>  c0_serial_1_28(1) &lt;= c0_serialOut_0_25(2);
</span><span><a class="LN" name="7378"> 7378   </a>
</span><span><a class="LN" name="7379"> 7379   </a>  rcc_out_53 &lt;= c0_serial_1_28;
</span><span><a class="LN" name="7380"> 7380   </a>
</span><span><a class="LN" name="7381"> 7381   </a>  ratechange_splitcomp_out0_53 &lt;= rcc_out_53(0);
</span><span><a class="LN" name="7382"> 7382   </a>
</span><span><a class="LN" name="7383"> 7383   </a>  ratechange_splitcomp_out1_53 &lt;= rcc_out_53(1);
</span><span><a class="LN" name="7384"> 7384   </a>
</span><span><a class="LN" name="7385"> 7385   </a>  
</span><span><a class="LN" name="7386"> 7386   </a>  tmp_536 &lt;= ratechange_splitcomp_out0_53 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7387"> 7387   </a>      ratechange_splitcomp_out1_53;
</span><span><a class="LN" name="7388"> 7388   </a>
</span><span><a class="LN" name="7389"> 7389   </a>  multiplier_cast_3 &lt;= signed(resize(tmp_536, 29));
</span><span><a class="LN" name="7390"> 7390   </a>  multiplier_mul_temp_14 &lt;= tmp_531 * multiplier_cast_3;
</span><span><a class="LN" name="7391"> 7391   </a>  tmp_537 &lt;= multiplier_mul_temp_14(65 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="7392"> 7392   </a>
</span><span><a class="LN" name="7393"> 7393   </a>  alpha0_deserializer_tapDelayComp_261 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7394"> 7394   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7395"> 7395   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7396"> 7396   </a>      alpha0_deserializer_tapout_26 &lt;= to_signed(0, 66);
</span><span><a class="LN" name="7397"> 7397   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7398"> 7398   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_47 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7399"> 7399   </a>        alpha0_deserializer_tapout_26 &lt;= tmp_537;
</span><span><a class="LN" name="7400"> 7400   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7401"> 7401   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7402"> 7402   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_261;
</span><span><a class="LN" name="7403"> 7403   </a>
</span><span><a class="LN" name="7404"> 7404   </a>
</span><span><a class="LN" name="7405"> 7405   </a>  alpha0_deserializer_muxOut_26(0) &lt;= alpha0_deserializer_tapout_26;
</span><span><a class="LN" name="7406"> 7406   </a>  alpha0_deserializer_muxOut_26(1) &lt;= tmp_537;
</span><span><a class="LN" name="7407"> 7407   </a>
</span><span><a class="LN" name="7408"> 7408   </a>  alpha0_deserializer_regComp_25_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7409"> 7409   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7410"> 7410   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7411"> 7411   </a>      c0_serialOut_0_26 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 66));
</span><span><a class="LN" name="7412"> 7412   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7413"> 7413   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_23 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7414"> 7414   </a>        c0_serialOut_0_26 &lt;= alpha0_deserializer_muxOut_26;
</span><span><a class="LN" name="7415"> 7415   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7416"> 7416   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7417"> 7417   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_25_proce;
</span><span><a class="LN" name="7418"> 7418   </a>
</span><span><a class="LN" name="7419"> 7419   </a>
</span><span><a class="LN" name="7420"> 7420   </a>  delayMatch_72_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7421"> 7421   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7422"> 7422   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7423"> 7423   </a>      delayMatch_reg_55 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 65));
</span><span><a class="LN" name="7424"> 7424   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7425"> 7425   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7426"> 7426   </a>        delayMatch_reg_55(0) &lt;= tmp_102;
</span><span><a class="LN" name="7427"> 7427   </a>        delayMatch_reg_55(1 <span class="KW">TO</span> 5) &lt;= delayMatch_reg_55(0 <span class="KW">TO</span> 4);
</span><span><a class="LN" name="7428"> 7428   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7429"> 7429   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7430"> 7430   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_72_process;
</span><span><a class="LN" name="7431"> 7431   </a>
</span><span><a class="LN" name="7432"> 7432   </a>  tmp_538 &lt;= delayMatch_reg_55(5);
</span><span><a class="LN" name="7433"> 7433   </a>
</span><span><a class="LN" name="7434"> 7434   </a>  tmp_539 &lt;= c0_serialOut_0_18(1);
</span><span><a class="LN" name="7435"> 7435   </a>
</span><span><a class="LN" name="7436"> 7436   </a>  tmp_540 &lt;= resize(tmp_539, 65);
</span><span><a class="LN" name="7437"> 7437   </a>
</span><span><a class="LN" name="7438"> 7438   </a>  tmp_541 &lt;= tmp_538 - tmp_540;
</span><span><a class="LN" name="7439"> 7439   </a>
</span><span><a class="LN" name="7440"> 7440   </a>  tmp_542 &lt;= resize(tmp_541 &amp; '0', 67);
</span><span><a class="LN" name="7441"> 7441   </a>
</span><span><a class="LN" name="7442"> 7442   </a>  tmp_543 &lt;= c0_serialOut_0_22(1);
</span><span><a class="LN" name="7443"> 7443   </a>
</span><span><a class="LN" name="7444"> 7444   </a>  tmp_544 &lt;= resize(tmp_543, 67);
</span><span><a class="LN" name="7445"> 7445   </a>
</span><span><a class="LN" name="7446"> 7446   </a>  tmp_545 &lt;= tmp_542 + tmp_544;
</span><span><a class="LN" name="7447"> 7447   </a>
</span><span><a class="LN" name="7448"> 7448   </a>  tmp_546 &lt;= resize(tmp_545, 68);
</span><span><a class="LN" name="7449"> 7449   </a>
</span><span><a class="LN" name="7450"> 7450   </a>  tmp_547 &lt;= c0_serialOut_0_26(1);
</span><span><a class="LN" name="7451"> 7451   </a>
</span><span><a class="LN" name="7452"> 7452   </a>  tmp_548 &lt;= resize(tmp_547, 68);
</span><span><a class="LN" name="7453"> 7453   </a>
</span><span><a class="LN" name="7454"> 7454   </a>  tmp_549 &lt;= tmp_546 + tmp_548;
</span><span><a class="LN" name="7455"> 7455   </a>
</span><span><a class="LN" name="7456"> 7456   </a>  tmp_550 &lt;= tmp_549(56 <span class="KW">DOWNTO</span> 43);
</span><span><a class="LN" name="7457"> 7457   </a>
</span><span><a class="LN" name="7458"> 7458   </a>  s0_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7459"> 7459   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7460"> 7460   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7461"> 7461   </a>      s0_tmp &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="7462"> 7462   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7463"> 7463   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7464"> 7464   </a>        s0_tmp &lt;= tmp_550;
</span><span><a class="LN" name="7465"> 7465   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7466"> 7466   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7467"> 7467   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> s0_reg_process;
</span><span><a class="LN" name="7468"> 7468   </a>
</span><span><a class="LN" name="7469"> 7469   </a>
</span><span><a class="LN" name="7470"> 7470   </a>  s0 &lt;= std_logic_vector(s0_tmp);
</span><span><a class="LN" name="7471"> 7471   </a>
</span><span><a class="LN" name="7472"> 7472   </a>  alpha0_deserializer_contl_27_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7473"> 7473   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7474"> 7474   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7475"> 7475   </a>      alpha0_deserializer_contl_cnt_27 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="7476"> 7476   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7477"> 7477   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7478"> 7478   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_27 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="7479"> 7479   </a>          alpha0_deserializer_contl_cnt_27 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="7480"> 7480   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="7481"> 7481   </a>          alpha0_deserializer_contl_cnt_27 &lt;= alpha0_deserializer_contl_cnt_27 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="7482"> 7482   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7483"> 7483   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7484"> 7484   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7485"> 7485   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_27_process;
</span><span><a class="LN" name="7486"> 7486   </a>
</span><span><a class="LN" name="7487"> 7487   </a>  alpha0_deserializer_tapDelayEn_54 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_27 &lt; 
</span><span><a class="LN" name="7488"> 7488   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="7489"> 7489   </a>  
</span><span><a class="LN" name="7490"> 7490   </a>  alpha0_deserializer_contl_validOutpu_27 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_27 = to_unsigned(16#1#, 
</span><span><a class="LN" name="7491"> 7491   </a>    2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7492"> 7492   </a>      '0';
</span><span><a class="LN" name="7493"> 7493   </a>  
</span><span><a class="LN" name="7494"> 7494   </a>  alpha0_deserializer_innerRegEn_27 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_27 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7495"> 7495   </a>      '0';
</span><span><a class="LN" name="7496"> 7496   </a>  
</span><span><a class="LN" name="7497"> 7497   </a>  alpha0_deserializer_innerRegCtrolEn_27 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_27 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7498"> 7498   </a>      '0';
</span><span><a class="LN" name="7499"> 7499   </a>  alpha0_deserializer_outBypassEn_27 &lt;= '1';
</span><span><a class="LN" name="7500"> 7500   </a>
</span><span><a class="LN" name="7501"> 7501   </a>  alpha0_deserializer_tapDelayEn_55 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_54;
</span><span><a class="LN" name="7502"> 7502   </a>
</span><span><a class="LN" name="7503"> 7503   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7504"> 7504   </a>  <span class="CT">--                                                    ___</span>
</span><span><a class="LN" name="7505"> 7505   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7506"> 7506   </a>  
</span><span><a class="LN" name="7507"> 7507   </a><span class="CT">-- <span><a href="1,45">'Madgwick_correction_fixpt:45'</a></span> s3 = fi(v2q1 * (fi_signed(fi(2.0, 0, 2, 0, fm) * q1q3) - v2q0q2 - ax) + v2q2 * </span>
</span><span><a class="LN" name="7508"> 7508   </a>  
</span><span><a class="LN" name="7509"> 7509   </a><span class="CT">-- (fi(2.0, 0, 2, 0, fm) * q0q1 + v2q2q3 - ay) + (fi_uminus(v4bx) * q3 + v2bz * q1) * (fi_signed(v2bx * (fi_signed(fi_signed(fi(0.5, </span>
</span><span><a class="LN" name="7510"> 7510   </a>  
</span><span><a class="LN" name="7511"> 7511   </a><span class="CT">-- 0, 14, 14, fm)) - q2q2) - q3q3) + v2bz * (fi_signed(q1q3) - q0q2)) - mx) + (fi_uminus(v2bx) * q0 + v2bz * q2) * </span>
</span><span><a class="LN" name="7512"> 7512   </a>  
</span><span><a class="LN" name="7513"> 7513   </a><span class="CT">-- (fi_signed(v2bx * (fi_signed(q1q2) - q0q3) + v2bz * (q0q1 + q2q3)) - my) + v2bx * q1 * (fi_signed(v2bx * (q0q2 </span>
</span><span><a class="LN" name="7514"> 7514   </a>  <span class="CT">-- + q1q3) + v2bz * (fi_signed(fi_signed(fi(0.5, 0, 14, 14, fm)) - q1q1) - q2q2)) - mz), 1, 14, -10, fm)</span>
</span><span><a class="LN" name="7515"> 7515   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7516"> 7516   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7517"> 7517   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7518"> 7518   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7519"> 7519   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7520"> 7520   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7521"> 7521   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7522"> 7522   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7523"> 7523   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7524"> 7524   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7525"> 7525   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7526"> 7526   </a>  <span class="CT">-- <span><a href="1,63">'Madgwick_correction_fixpt:63'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7527"> 7527   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7528"> 7528   </a>  <span class="CT">-- <span><a href="1,64">'Madgwick_correction_fixpt:64'</a></span> if isfi( a )</span>
</span><span><a class="LN" name="7529"> 7529   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7530"> 7530   </a>  <span class="CT">-- <span><a href="1,65">'Madgwick_correction_fixpt:65'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7531"> 7531   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7532"> 7532   </a>  <span class="CT">-- <span><a href="1,66">'Madgwick_correction_fixpt:66'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7533"> 7533   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7534"> 7534   </a>  <span class="CT">-- <span><a href="1,67">'Madgwick_correction_fixpt:67'</a></span> y = -fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7535"> 7535   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7536"> 7536   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7537"> 7537   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7538"> 7538   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7539"> 7539   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7540"> 7540   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7541"> 7541   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7542"> 7542   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7543"> 7543   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7544"> 7544   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7545"> 7545   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7546"> 7546   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7547"> 7547   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7548"> 7548   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7549"> 7549   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7550"> 7550   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7551"> 7551   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7552"> 7552   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7553"> 7553   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7554"> 7554   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7555"> 7555   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7556"> 7556   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7557"> 7557   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7558"> 7558   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7559"> 7559   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7560"> 7560   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7561"> 7561   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7562"> 7562   </a>  <span class="CT">-- <span><a href="1,63">'Madgwick_correction_fixpt:63'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7563"> 7563   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7564"> 7564   </a>  <span class="CT">-- <span><a href="1,64">'Madgwick_correction_fixpt:64'</a></span> if isfi( a )</span>
</span><span><a class="LN" name="7565"> 7565   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7566"> 7566   </a>  <span class="CT">-- <span><a href="1,65">'Madgwick_correction_fixpt:65'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7567"> 7567   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7568"> 7568   </a>  <span class="CT">-- <span><a href="1,66">'Madgwick_correction_fixpt:66'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7569"> 7569   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7570"> 7570   </a>  <span class="CT">-- <span><a href="1,67">'Madgwick_correction_fixpt:67'</a></span> y = -fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7571"> 7571   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7572"> 7572   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7573"> 7573   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7574"> 7574   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7575"> 7575   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7576"> 7576   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7577"> 7577   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7578"> 7578   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7579"> 7579   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7580"> 7580   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7581"> 7581   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7582"> 7582   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7583"> 7583   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7584"> 7584   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7585"> 7585   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7586"> 7586   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7587"> 7587   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7588"> 7588   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7589"> 7589   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7590"> 7590   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7591"> 7591   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7592"> 7592   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7593"> 7593   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7594"> 7594   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7595"> 7595   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7596"> 7596   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7597"> 7597   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7598"> 7598   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7599"> 7599   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7600"> 7600   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7601"> 7601   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7602"> 7602   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7603"> 7603   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7604"> 7604   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7605"> 7605   </a>  tmp_551 &lt;= resize(tmp_2 &amp; '0', 16);
</span><span><a class="LN" name="7606"> 7606   </a>
</span><span><a class="LN" name="7607"> 7607   </a>  tmp_552 &lt;= signed(resize(tmp_551, 17));
</span><span><a class="LN" name="7608"> 7608   </a>
</span><span><a class="LN" name="7609"> 7609   </a>  tmp_553 &lt;= resize(tmp_552, 19);
</span><span><a class="LN" name="7610"> 7610   </a>
</span><span><a class="LN" name="7611"> 7611   </a>  tmp_554 &lt;= signed(resize(tmp_18 &amp; '0', 19));
</span><span><a class="LN" name="7612"> 7612   </a>
</span><span><a class="LN" name="7613"> 7613   </a>  tmp_555 &lt;= tmp_553 - tmp_554;
</span><span><a class="LN" name="7614"> 7614   </a>
</span><span><a class="LN" name="7615"> 7615   </a>  tmp_556 &lt;= resize(tmp_555, 24);
</span><span><a class="LN" name="7616"> 7616   </a>
</span><span><a class="LN" name="7617"> 7617   </a>  tmp_557 &lt;= resize(ax_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 24);
</span><span><a class="LN" name="7618"> 7618   </a>
</span><span><a class="LN" name="7619"> 7619   </a>  
</span><span><a class="LN" name="7620"> 7620   </a><span class="CT">-- <span><a href="1,42">'Madgwick_correction_fixpt:42'</a></span> s1 = fi(fi_signed(v2q3 * (fi_signed(fi(2.0, 0, 2, 0, fm) * q1q3) - v2q0q2 - ax) </span>
</span><span><a class="LN" name="7621"> 7621   </a>  
</span><span><a class="LN" name="7622"> 7622   </a><span class="CT">-- + v2q0 * (fi(2.0, 0, 2, 0, fm) * q0q1 + v2q2q3 - ay)) - fi(4.0, 0, 3, 0, fm) * q1 * (fi_signed(fi_signed(fi(1, </span>
</span><span><a class="LN" name="7623"> 7623   </a>  
</span><span><a class="LN" name="7624"> 7624   </a><span class="CT">-- 0, 1, 0, fm)) - fi(2.0, 0, 2, 0, fm) * q1q1) - fi(2.0, 0, 2, 0, fm) * q2q2 - az) + v2bz * q3 * (fi_signed(v2bx </span>
</span><span><a class="LN" name="7625"> 7625   </a>  
</span><span><a class="LN" name="7626"> 7626   </a><span class="CT">-- * (fi_signed(fi_signed(fi(0.5, 0, 14, 14, fm)) - q2q2) - q3q3) + v2bz * (fi_signed(q1q3) - q0q2)) - mx) + (v2bx </span>
</span><span><a class="LN" name="7627"> 7627   </a>  
</span><span><a class="LN" name="7628"> 7628   </a><span class="CT">-- * q2 + v2bz * q0) * (fi_signed(v2bx * (fi_signed(q1q2) - q0q3) + v2bz * (q0q1 + q2q3)) - my) + (fi_signed(v2bx </span>
</span><span><a class="LN" name="7629"> 7629   </a>  
</span><span><a class="LN" name="7630"> 7630   </a><span class="CT">-- * q3) - v4bz * q1) * (fi_signed(v2bx * (q0q2 + q1q3) + v2bz * (fi_signed(fi_signed(fi(0.5, 0, 14, 14, fm)) - q1q1) </span>
</span><span><a class="LN" name="7631"> 7631   </a>  <span class="CT">-- - q2q2)) - mz), 1, 14, -9, fm)</span>
</span><span><a class="LN" name="7632"> 7632   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7633"> 7633   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7634"> 7634   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7635"> 7635   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7636"> 7636   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7637"> 7637   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7638"> 7638   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7639"> 7639   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7640"> 7640   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7641"> 7641   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7642"> 7642   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7643"> 7643   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7644"> 7644   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7645"> 7645   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7646"> 7646   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7647"> 7647   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7648"> 7648   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7649"> 7649   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7650"> 7650   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7651"> 7651   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7652"> 7652   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7653"> 7653   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7654"> 7654   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7655"> 7655   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7656"> 7656   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7657"> 7657   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7658"> 7658   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7659"> 7659   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7660"> 7660   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7661"> 7661   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7662"> 7662   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7663"> 7663   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7664"> 7664   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7665"> 7665   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7666"> 7666   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7667"> 7667   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7668"> 7668   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7669"> 7669   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7670"> 7670   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7671"> 7671   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7672"> 7672   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7673"> 7673   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7674"> 7674   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7675"> 7675   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7676"> 7676   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7677"> 7677   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7678"> 7678   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7679"> 7679   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7680"> 7680   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7681"> 7681   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7682"> 7682   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7683"> 7683   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7684"> 7684   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7685"> 7685   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7686"> 7686   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7687"> 7687   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7688"> 7688   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7689"> 7689   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7690"> 7690   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7691"> 7691   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7692"> 7692   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7693"> 7693   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7694"> 7694   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7695"> 7695   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7696"> 7696   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7697"> 7697   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7698"> 7698   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7699"> 7699   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7700"> 7700   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7701"> 7701   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7702"> 7702   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7703"> 7703   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7704"> 7704   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7705"> 7705   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7706"> 7706   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7707"> 7707   </a>  <span class="CT">-- <span><a href="1,53">'Madgwick_correction_fixpt:53'</a></span> nt = numerictype( a );</span>
</span><span><a class="LN" name="7708"> 7708   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7709"> 7709   </a>  <span class="CT">-- <span><a href="1,54">'Madgwick_correction_fixpt:54'</a></span> new_nt = numerictype( 1, nt.WordLength + 1, nt.FractionLength );</span>
</span><span><a class="LN" name="7710"> 7710   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7711"> 7711   </a>  <span class="CT">-- <span><a href="1,55">'Madgwick_correction_fixpt:55'</a></span> y = fi( a, new_nt, fimath( a ) );</span>
</span><span><a class="LN" name="7712"> 7712   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7713"> 7713   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7714"> 7714   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7715"> 7715   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7716"> 7716   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7717"> 7717   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7718"> 7718   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7719"> 7719   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7720"> 7720   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7721"> 7721   </a>  <span class="CT">-- <span><a href="1,51">'Madgwick_correction_fixpt:51'</a></span> coder.inline( 'always' );</span>
</span><span><a class="LN" name="7722"> 7722   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7723"> 7723   </a>  <span class="CT">-- <span><a href="1,52">'Madgwick_correction_fixpt:52'</a></span> if isfi( a ) && ~(issigned( a ))</span>
</span><span><a class="LN" name="7724"> 7724   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7725"> 7725   </a>  <span class="CT">-- <span><a href="1,56">'Madgwick_correction_fixpt:56'</a></span> else</span>
</span><span><a class="LN" name="7726"> 7726   </a>  <span class="CT">-- </span>
</span><span><a class="LN" name="7727"> 7727   </a>  <span class="CT">-- <span><a href="1,57">'Madgwick_correction_fixpt:57'</a></span> y = a;</span>
</span><span><a class="LN" name="7728"> 7728   </a>  tmp_558 &lt;= resize(tmp_2 &amp; '0', 16);
</span><span><a class="LN" name="7729"> 7729   </a>
</span><span><a class="LN" name="7730"> 7730   </a>  tmp_559 &lt;= signed(resize(tmp_558, 17));
</span><span><a class="LN" name="7731"> 7731   </a>
</span><span><a class="LN" name="7732"> 7732   </a>  tmp_560 &lt;= resize(tmp_559, 19);
</span><span><a class="LN" name="7733"> 7733   </a>
</span><span><a class="LN" name="7734"> 7734   </a>  tmp_561 &lt;= signed(resize(tmp_18 &amp; '0', 19));
</span><span><a class="LN" name="7735"> 7735   </a>
</span><span><a class="LN" name="7736"> 7736   </a>  tmp_562 &lt;= tmp_560 - tmp_561;
</span><span><a class="LN" name="7737"> 7737   </a>
</span><span><a class="LN" name="7738"> 7738   </a>  tmp_563 &lt;= resize(tmp_562, 24);
</span><span><a class="LN" name="7739"> 7739   </a>
</span><span><a class="LN" name="7740"> 7740   </a>  tmp_564 &lt;= resize(ax_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 24);
</span><span><a class="LN" name="7741"> 7741   </a>
</span><span><a class="LN" name="7742"> 7742   </a>  delayMatch_73_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7743"> 7743   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7744"> 7744   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7745"> 7745   </a>      tmp_565 &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" name="7746"> 7746   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7747"> 7747   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7748"> 7748   </a>        tmp_565 &lt;= tmp_557;
</span><span><a class="LN" name="7749"> 7749   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7750"> 7750   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7751"> 7751   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_73_process;
</span><span><a class="LN" name="7752"> 7752   </a>
</span><span><a class="LN" name="7753"> 7753   </a>
</span><span><a class="LN" name="7754"> 7754   </a>  tmp_566 &lt;= tmp_556 - tmp_565;
</span><span><a class="LN" name="7755"> 7755   </a>
</span><span><a class="LN" name="7756"> 7756   </a>  delayMatch_74_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7757"> 7757   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7758"> 7758   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7759"> 7759   </a>      tmp_567 &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" name="7760"> 7760   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7761"> 7761   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7762"> 7762   </a>        tmp_567 &lt;= tmp_564;
</span><span><a class="LN" name="7763"> 7763   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7764"> 7764   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7765"> 7765   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_74_process;
</span><span><a class="LN" name="7766"> 7766   </a>
</span><span><a class="LN" name="7767"> 7767   </a>
</span><span><a class="LN" name="7768"> 7768   </a>  tmp_568 &lt;= tmp_563 - tmp_567;
</span><span><a class="LN" name="7769"> 7769   </a>
</span><span><a class="LN" name="7770"> 7770   </a>  c0_serial_0_29(0) &lt;= tmp_566;
</span><span><a class="LN" name="7771"> 7771   </a>  c0_serial_0_29(1) &lt;= tmp_568;
</span><span><a class="LN" name="7772"> 7772   </a>
</span><span><a class="LN" name="7773"> 7773   </a>  rcc_out_54 &lt;= c0_serial_0_29;
</span><span><a class="LN" name="7774"> 7774   </a>
</span><span><a class="LN" name="7775"> 7775   </a>  ratechange_splitcomp_out0_54 &lt;= rcc_out_54(0);
</span><span><a class="LN" name="7776"> 7776   </a>
</span><span><a class="LN" name="7777"> 7777   </a>  ratechange_splitcomp_out1_54 &lt;= rcc_out_54(1);
</span><span><a class="LN" name="7778"> 7778   </a>
</span><span><a class="LN" name="7779"> 7779   </a>  
</span><span><a class="LN" name="7780"> 7780   </a>  tmp_569 &lt;= ratechange_splitcomp_out0_54 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7781"> 7781   </a>      ratechange_splitcomp_out1_54;
</span><span><a class="LN" name="7782"> 7782   </a>
</span><span><a class="LN" name="7783"> 7783   </a>  c0_serial_1_29(0) &lt;= v2q1;
</span><span><a class="LN" name="7784"> 7784   </a>  c0_serial_1_29(1) &lt;= v2q3;
</span><span><a class="LN" name="7785"> 7785   </a>
</span><span><a class="LN" name="7786"> 7786   </a>  rcc_out_55 &lt;= c0_serial_1_29;
</span><span><a class="LN" name="7787"> 7787   </a>
</span><span><a class="LN" name="7788"> 7788   </a>  ratechange_splitcomp_out0_55 &lt;= rcc_out_55(0);
</span><span><a class="LN" name="7789"> 7789   </a>
</span><span><a class="LN" name="7790"> 7790   </a>  ratechange_splitcomp_out1_55 &lt;= rcc_out_55(1);
</span><span><a class="LN" name="7791"> 7791   </a>
</span><span><a class="LN" name="7792"> 7792   </a>  
</span><span><a class="LN" name="7793"> 7793   </a>  v2q1_3 &lt;= ratechange_splitcomp_out0_55 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7794"> 7794   </a>      ratechange_splitcomp_out1_55;
</span><span><a class="LN" name="7795"> 7795   </a>
</span><span><a class="LN" name="7796"> 7796   </a>  multiplier_cast_4 &lt;= signed(resize(v2q1_3, 15));
</span><span><a class="LN" name="7797"> 7797   </a>  multiplier_mul_temp_15 &lt;= tmp_569 * multiplier_cast_4;
</span><span><a class="LN" name="7798"> 7798   </a>  tmp_570 &lt;= multiplier_mul_temp_15(37 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="7799"> 7799   </a>
</span><span><a class="LN" name="7800"> 7800   </a>  alpha0_deserializer_tapDelayComp_271 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7801"> 7801   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7802"> 7802   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7803"> 7803   </a>      alpha0_deserializer_tapout_27 &lt;= to_signed(0, 38);
</span><span><a class="LN" name="7804"> 7804   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7805"> 7805   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_55 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7806"> 7806   </a>        alpha0_deserializer_tapout_27 &lt;= tmp_570;
</span><span><a class="LN" name="7807"> 7807   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7808"> 7808   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7809"> 7809   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_271;
</span><span><a class="LN" name="7810"> 7810   </a>
</span><span><a class="LN" name="7811"> 7811   </a>
</span><span><a class="LN" name="7812"> 7812   </a>  alpha0_deserializer_muxOut_27(0) &lt;= alpha0_deserializer_tapout_27;
</span><span><a class="LN" name="7813"> 7813   </a>  alpha0_deserializer_muxOut_27(1) &lt;= tmp_570;
</span><span><a class="LN" name="7814"> 7814   </a>
</span><span><a class="LN" name="7815"> 7815   </a>  alpha0_deserializer_regComp_26_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7816"> 7816   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7817"> 7817   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7818"> 7818   </a>      c0_serialOut_0_27 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 38));
</span><span><a class="LN" name="7819"> 7819   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7820"> 7820   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_27 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7821"> 7821   </a>        c0_serialOut_0_27 &lt;= alpha0_deserializer_muxOut_27;
</span><span><a class="LN" name="7822"> 7822   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7823"> 7823   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7824"> 7824   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_26_proce;
</span><span><a class="LN" name="7825"> 7825   </a>
</span><span><a class="LN" name="7826"> 7826   </a>
</span><span><a class="LN" name="7827"> 7827   </a>  alpha0_deserializer_contl_28_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7828"> 7828   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7829"> 7829   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7830"> 7830   </a>      alpha0_deserializer_contl_cnt_28 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="7831"> 7831   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7832"> 7832   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7833"> 7833   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_28 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="7834"> 7834   </a>          alpha0_deserializer_contl_cnt_28 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="7835"> 7835   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="7836"> 7836   </a>          alpha0_deserializer_contl_cnt_28 &lt;= alpha0_deserializer_contl_cnt_28 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="7837"> 7837   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7838"> 7838   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7839"> 7839   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7840"> 7840   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_28_process;
</span><span><a class="LN" name="7841"> 7841   </a>
</span><span><a class="LN" name="7842"> 7842   </a>  alpha0_deserializer_tapDelayEn_56 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_28 &lt; 
</span><span><a class="LN" name="7843"> 7843   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="7844"> 7844   </a>  
</span><span><a class="LN" name="7845"> 7845   </a>  alpha0_deserializer_contl_validOutpu_28 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_28 = to_unsigned(16#1#, 
</span><span><a class="LN" name="7846"> 7846   </a>    2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="7847"> 7847   </a>      '0';
</span><span><a class="LN" name="7848"> 7848   </a>  
</span><span><a class="LN" name="7849"> 7849   </a>  alpha0_deserializer_innerRegEn_28 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_28 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7850"> 7850   </a>      '0';
</span><span><a class="LN" name="7851"> 7851   </a>  
</span><span><a class="LN" name="7852"> 7852   </a>  alpha0_deserializer_innerRegCtrolEn_28 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_28 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7853"> 7853   </a>      '0';
</span><span><a class="LN" name="7854"> 7854   </a>  alpha0_deserializer_outBypassEn_28 &lt;= '1';
</span><span><a class="LN" name="7855"> 7855   </a>
</span><span><a class="LN" name="7856"> 7856   </a>  alpha0_deserializer_tapDelayEn_57 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_56;
</span><span><a class="LN" name="7857"> 7857   </a>
</span><span><a class="LN" name="7858"> 7858   </a>  tmp_571 &lt;= resize(tmp_141 &amp; '0', 16);
</span><span><a class="LN" name="7859"> 7859   </a>
</span><span><a class="LN" name="7860"> 7860   </a>  tmp_572 &lt;= signed(resize(tmp_571, 18));
</span><span><a class="LN" name="7861"> 7861   </a>
</span><span><a class="LN" name="7862"> 7862   </a>  tmp_573 &lt;= to_signed(16#04000#, 18) - tmp_572;
</span><span><a class="LN" name="7863"> 7863   </a>
</span><span><a class="LN" name="7864"> 7864   </a>  tmp_574 &lt;= resize(tmp_573, 20);
</span><span><a class="LN" name="7865"> 7865   </a>
</span><span><a class="LN" name="7866"> 7866   </a>  tmp_575 &lt;= resize(tmp_106 &amp; '0', 16);
</span><span><a class="LN" name="7867"> 7867   </a>
</span><span><a class="LN" name="7868"> 7868   </a>  tmp_576 &lt;= signed(resize(tmp_575, 20));
</span><span><a class="LN" name="7869"> 7869   </a>
</span><span><a class="LN" name="7870"> 7870   </a>  tmp_577 &lt;= tmp_574 - tmp_576;
</span><span><a class="LN" name="7871"> 7871   </a>
</span><span><a class="LN" name="7872"> 7872   </a>  tmp_578 &lt;= resize(tmp_577, 24);
</span><span><a class="LN" name="7873"> 7873   </a>
</span><span><a class="LN" name="7874"> 7874   </a>  az_signed &lt;= signed(az);
</span><span><a class="LN" name="7875"> 7875   </a>
</span><span><a class="LN" name="7876"> 7876   </a>  tmp_579 &lt;= resize(az_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 24);
</span><span><a class="LN" name="7877"> 7877   </a>
</span><span><a class="LN" name="7878"> 7878   </a>  tmp_580 &lt;= resize(tmp_141 &amp; '0', 16);
</span><span><a class="LN" name="7879"> 7879   </a>
</span><span><a class="LN" name="7880"> 7880   </a>  tmp_581 &lt;= signed(resize(tmp_580, 18));
</span><span><a class="LN" name="7881"> 7881   </a>
</span><span><a class="LN" name="7882"> 7882   </a>  tmp_582 &lt;= to_signed(16#04000#, 18) - tmp_581;
</span><span><a class="LN" name="7883"> 7883   </a>
</span><span><a class="LN" name="7884"> 7884   </a>  tmp_583 &lt;= resize(tmp_582, 20);
</span><span><a class="LN" name="7885"> 7885   </a>
</span><span><a class="LN" name="7886"> 7886   </a>  tmp_584 &lt;= resize(tmp_106 &amp; '0', 16);
</span><span><a class="LN" name="7887"> 7887   </a>
</span><span><a class="LN" name="7888"> 7888   </a>  tmp_585 &lt;= signed(resize(tmp_584, 20));
</span><span><a class="LN" name="7889"> 7889   </a>
</span><span><a class="LN" name="7890"> 7890   </a>  tmp_586 &lt;= tmp_583 - tmp_585;
</span><span><a class="LN" name="7891"> 7891   </a>
</span><span><a class="LN" name="7892"> 7892   </a>  tmp_587 &lt;= resize(tmp_586, 24);
</span><span><a class="LN" name="7893"> 7893   </a>
</span><span><a class="LN" name="7894"> 7894   </a>  tmp_588 &lt;= resize(az_signed &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 24);
</span><span><a class="LN" name="7895"> 7895   </a>
</span><span><a class="LN" name="7896"> 7896   </a>  delayMatch_75_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7897"> 7897   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7898"> 7898   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7899"> 7899   </a>      tmp_589 &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" name="7900"> 7900   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7901"> 7901   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7902"> 7902   </a>        tmp_589 &lt;= tmp_579;
</span><span><a class="LN" name="7903"> 7903   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7904"> 7904   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7905"> 7905   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_75_process;
</span><span><a class="LN" name="7906"> 7906   </a>
</span><span><a class="LN" name="7907"> 7907   </a>
</span><span><a class="LN" name="7908"> 7908   </a>  tmp_590 &lt;= tmp_578 - tmp_589;
</span><span><a class="LN" name="7909"> 7909   </a>
</span><span><a class="LN" name="7910"> 7910   </a>  delayMatch_76_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7911"> 7911   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7912"> 7912   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7913"> 7913   </a>      tmp_591 &lt;= to_signed(16#000000#, 24);
</span><span><a class="LN" name="7914"> 7914   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7915"> 7915   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7916"> 7916   </a>        tmp_591 &lt;= tmp_588;
</span><span><a class="LN" name="7917"> 7917   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7918"> 7918   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7919"> 7919   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_76_process;
</span><span><a class="LN" name="7920"> 7920   </a>
</span><span><a class="LN" name="7921"> 7921   </a>
</span><span><a class="LN" name="7922"> 7922   </a>  tmp_592 &lt;= tmp_587 - tmp_591;
</span><span><a class="LN" name="7923"> 7923   </a>
</span><span><a class="LN" name="7924"> 7924   </a>  c0_serial_0_30(0) &lt;= tmp_590;
</span><span><a class="LN" name="7925"> 7925   </a>  c0_serial_0_30(1) &lt;= tmp_592;
</span><span><a class="LN" name="7926"> 7926   </a>
</span><span><a class="LN" name="7927"> 7927   </a>  rcc_out_56 &lt;= c0_serial_0_30;
</span><span><a class="LN" name="7928"> 7928   </a>
</span><span><a class="LN" name="7929"> 7929   </a>  ratechange_splitcomp_out0_56 &lt;= rcc_out_56(0);
</span><span><a class="LN" name="7930"> 7930   </a>
</span><span><a class="LN" name="7931"> 7931   </a>  ratechange_splitcomp_out1_56 &lt;= rcc_out_56(1);
</span><span><a class="LN" name="7932"> 7932   </a>
</span><span><a class="LN" name="7933"> 7933   </a>  
</span><span><a class="LN" name="7934"> 7934   </a>  tmp_593 &lt;= ratechange_splitcomp_out0_56 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7935"> 7935   </a>      ratechange_splitcomp_out1_56;
</span><span><a class="LN" name="7936"> 7936   </a>
</span><span><a class="LN" name="7937"> 7937   </a>  tmp_594 &lt;= resize(q2_unsigned &amp; '0' &amp; '0', 17);
</span><span><a class="LN" name="7938"> 7938   </a>
</span><span><a class="LN" name="7939"> 7939   </a>  delayMatch_77_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7940"> 7940   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7941"> 7941   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7942"> 7942   </a>      tmp_595 &lt;= to_unsigned(16#00000#, 17);
</span><span><a class="LN" name="7943"> 7943   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7944"> 7944   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7945"> 7945   </a>        tmp_595 &lt;= tmp_594;
</span><span><a class="LN" name="7946"> 7946   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7947"> 7947   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7948"> 7948   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_77_process;
</span><span><a class="LN" name="7949"> 7949   </a>
</span><span><a class="LN" name="7950"> 7950   </a>
</span><span><a class="LN" name="7951"> 7951   </a>  tmp_596 &lt;= resize(q1_unsigned &amp; '0' &amp; '0', 17);
</span><span><a class="LN" name="7952"> 7952   </a>
</span><span><a class="LN" name="7953"> 7953   </a>  delayMatch_78_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7954"> 7954   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7955"> 7955   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7956"> 7956   </a>      tmp_597 &lt;= to_unsigned(16#00000#, 17);
</span><span><a class="LN" name="7957"> 7957   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7958"> 7958   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7959"> 7959   </a>        tmp_597 &lt;= tmp_596;
</span><span><a class="LN" name="7960"> 7960   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7961"> 7961   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7962"> 7962   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_78_process;
</span><span><a class="LN" name="7963"> 7963   </a>
</span><span><a class="LN" name="7964"> 7964   </a>
</span><span><a class="LN" name="7965"> 7965   </a>  c0_serial_1_30(0) &lt;= tmp_595;
</span><span><a class="LN" name="7966"> 7966   </a>  c0_serial_1_30(1) &lt;= tmp_597;
</span><span><a class="LN" name="7967"> 7967   </a>
</span><span><a class="LN" name="7968"> 7968   </a>  rcc_out_57 &lt;= c0_serial_1_30;
</span><span><a class="LN" name="7969"> 7969   </a>
</span><span><a class="LN" name="7970"> 7970   </a>  ratechange_splitcomp_out0_57 &lt;= rcc_out_57(0);
</span><span><a class="LN" name="7971"> 7971   </a>
</span><span><a class="LN" name="7972"> 7972   </a>  ratechange_splitcomp_out1_57 &lt;= rcc_out_57(1);
</span><span><a class="LN" name="7973"> 7973   </a>
</span><span><a class="LN" name="7974"> 7974   </a>  
</span><span><a class="LN" name="7975"> 7975   </a>  tmp_598 &lt;= ratechange_splitcomp_out0_57 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="7976"> 7976   </a>      ratechange_splitcomp_out1_57;
</span><span><a class="LN" name="7977"> 7977   </a>
</span><span><a class="LN" name="7978"> 7978   </a>  multiplier_cast_5 &lt;= signed(resize(tmp_598, 18));
</span><span><a class="LN" name="7979"> 7979   </a>  multiplier_mul_temp_16 &lt;= tmp_593 * multiplier_cast_5;
</span><span><a class="LN" name="7980"> 7980   </a>  tmp_599 &lt;= multiplier_mul_temp_16(40 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="7981"> 7981   </a>
</span><span><a class="LN" name="7982"> 7982   </a>  alpha0_deserializer_tapDelayComp_281 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7983"> 7983   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7984"> 7984   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7985"> 7985   </a>      alpha0_deserializer_tapout_28 &lt;= to_signed(0, 41);
</span><span><a class="LN" name="7986"> 7986   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="7987"> 7987   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_57 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="7988"> 7988   </a>        alpha0_deserializer_tapout_28 &lt;= tmp_599;
</span><span><a class="LN" name="7989"> 7989   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7990"> 7990   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="7991"> 7991   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_281;
</span><span><a class="LN" name="7992"> 7992   </a>
</span><span><a class="LN" name="7993"> 7993   </a>
</span><span><a class="LN" name="7994"> 7994   </a>  alpha0_deserializer_muxOut_28(0) &lt;= alpha0_deserializer_tapout_28;
</span><span><a class="LN" name="7995"> 7995   </a>  alpha0_deserializer_muxOut_28(1) &lt;= tmp_599;
</span><span><a class="LN" name="7996"> 7996   </a>
</span><span><a class="LN" name="7997"> 7997   </a>  alpha0_deserializer_regComp_27_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="7998"> 7998   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="7999"> 7999   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8000"> 8000   </a>      c0_serialOut_0_28 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 41));
</span><span><a class="LN" name="8001"> 8001   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8002"> 8002   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_28 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8003"> 8003   </a>        c0_serialOut_0_28 &lt;= alpha0_deserializer_muxOut_28;
</span><span><a class="LN" name="8004"> 8004   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8005"> 8005   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8006"> 8006   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_27_proce;
</span><span><a class="LN" name="8007"> 8007   </a>
</span><span><a class="LN" name="8008"> 8008   </a>
</span><span><a class="LN" name="8009"> 8009   </a>  tmp_600 &lt;= c0_serialOut_0_27(1);
</span><span><a class="LN" name="8010"> 8010   </a>
</span><span><a class="LN" name="8011"> 8011   </a>  tmp_601 &lt;= resize(tmp_600, 40);
</span><span><a class="LN" name="8012"> 8012   </a>
</span><span><a class="LN" name="8013"> 8013   </a>  tmp_602 &lt;= c0_serialOut_0_5(2);
</span><span><a class="LN" name="8014"> 8014   </a>
</span><span><a class="LN" name="8015"> 8015   </a>  tmp_603 &lt;= resize(tmp_602, 40);
</span><span><a class="LN" name="8016"> 8016   </a>
</span><span><a class="LN" name="8017"> 8017   </a>  tmp_604 &lt;= tmp_601 + tmp_603;
</span><span><a class="LN" name="8018"> 8018   </a>
</span><span><a class="LN" name="8019"> 8019   </a>  tmp_605 &lt;= resize(tmp_604 &amp; '0', 42);
</span><span><a class="LN" name="8020"> 8020   </a>
</span><span><a class="LN" name="8021"> 8021   </a>  tmp_606 &lt;= c0_serialOut_0_28(1);
</span><span><a class="LN" name="8022"> 8022   </a>
</span><span><a class="LN" name="8023"> 8023   </a>  tmp_607 &lt;= resize(tmp_606, 42);
</span><span><a class="LN" name="8024"> 8024   </a>
</span><span><a class="LN" name="8025"> 8025   </a>  tmp_608 &lt;= tmp_605 - tmp_607;
</span><span><a class="LN" name="8026"> 8026   </a>
</span><span><a class="LN" name="8027"> 8027   </a>  tmp_609 &lt;= resize(tmp_608 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 65);
</span><span><a class="LN" name="8028"> 8028   </a>
</span><span><a class="LN" name="8029"> 8029   </a>  alpha0_deserializer_contl_29_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8030"> 8030   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8031"> 8031   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8032"> 8032   </a>      alpha0_deserializer_contl_cnt_29 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="8033"> 8033   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8034"> 8034   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8035"> 8035   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_29 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="8036"> 8036   </a>          alpha0_deserializer_contl_cnt_29 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="8037"> 8037   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="8038"> 8038   </a>          alpha0_deserializer_contl_cnt_29 &lt;= alpha0_deserializer_contl_cnt_29 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="8039"> 8039   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8040"> 8040   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8041"> 8041   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8042"> 8042   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_29_process;
</span><span><a class="LN" name="8043"> 8043   </a>
</span><span><a class="LN" name="8044"> 8044   </a>  alpha0_deserializer_tapDelayEn_58 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_29 &lt; 
</span><span><a class="LN" name="8045"> 8045   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="8046"> 8046   </a>  
</span><span><a class="LN" name="8047"> 8047   </a>  alpha0_deserializer_contl_validOutpu_29 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_29 = to_unsigned(16#1#, 
</span><span><a class="LN" name="8048"> 8048   </a>    2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8049"> 8049   </a>      '0';
</span><span><a class="LN" name="8050"> 8050   </a>  
</span><span><a class="LN" name="8051"> 8051   </a>  alpha0_deserializer_innerRegEn_29 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_29 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8052"> 8052   </a>      '0';
</span><span><a class="LN" name="8053"> 8053   </a>  
</span><span><a class="LN" name="8054"> 8054   </a>  alpha0_deserializer_innerRegCtrolEn_29 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_29 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8055"> 8055   </a>      '0';
</span><span><a class="LN" name="8056"> 8056   </a>  alpha0_deserializer_outBypassEn_29 &lt;= '1';
</span><span><a class="LN" name="8057"> 8057   </a>
</span><span><a class="LN" name="8058"> 8058   </a>  alpha0_deserializer_tapDelayEn_59 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_58;
</span><span><a class="LN" name="8059"> 8059   </a>
</span><span><a class="LN" name="8060"> 8060   </a>  tmp_610 &lt;= c0_serialOut_0_19(1);
</span><span><a class="LN" name="8061"> 8061   </a>
</span><span><a class="LN" name="8062"> 8062   </a>  tmp_611 &lt;= resize(tmp_610, 32);
</span><span><a class="LN" name="8063"> 8063   </a>
</span><span><a class="LN" name="8064"> 8064   </a>  tmp_612 &lt;= c0_serialOut_0_13(2);
</span><span><a class="LN" name="8065"> 8065   </a>
</span><span><a class="LN" name="8066"> 8066   </a>  tmp_613 &lt;= tmp_612(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="8067"> 8067   </a>
</span><span><a class="LN" name="8068"> 8068   </a>  tmp_614 &lt;= resize(tmp_613 &amp; '0', 32);
</span><span><a class="LN" name="8069"> 8069   </a>
</span><span><a class="LN" name="8070"> 8070   </a>  delayMatch_79_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8071"> 8071   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8072"> 8072   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8073"> 8073   </a>      delayMatch_reg_56 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 32));
</span><span><a class="LN" name="8074"> 8074   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8075"> 8075   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8076"> 8076   </a>        delayMatch_reg_56(0) &lt;= tmp_614;
</span><span><a class="LN" name="8077"> 8077   </a>        delayMatch_reg_56(1) &lt;= delayMatch_reg_56(0);
</span><span><a class="LN" name="8078"> 8078   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8079"> 8079   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8080"> 8080   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_79_process;
</span><span><a class="LN" name="8081"> 8081   </a>
</span><span><a class="LN" name="8082"> 8082   </a>  tmp_615 &lt;= delayMatch_reg_56(1);
</span><span><a class="LN" name="8083"> 8083   </a>
</span><span><a class="LN" name="8084"> 8084   </a>  tmp_616 &lt;= tmp_611 + tmp_615;
</span><span><a class="LN" name="8085"> 8085   </a>
</span><span><a class="LN" name="8086"> 8086   </a>  tmp_617 &lt;= resize(tmp_616, 34);
</span><span><a class="LN" name="8087"> 8087   </a>
</span><span><a class="LN" name="8088"> 8088   </a>  tmp_618 &lt;= signed(resize(my_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="8089"> 8089   </a>    '0', 34));
</span><span><a class="LN" name="8090"> 8090   </a>
</span><span><a class="LN" name="8091"> 8091   </a>  tmp_619 &lt;= c0_serialOut_0_19(2);
</span><span><a class="LN" name="8092"> 8092   </a>
</span><span><a class="LN" name="8093"> 8093   </a>  tmp_620 &lt;= resize(tmp_619, 32);
</span><span><a class="LN" name="8094"> 8094   </a>
</span><span><a class="LN" name="8095"> 8095   </a>  tmp_621 &lt;= c0_serialOut_0_13(3);
</span><span><a class="LN" name="8096"> 8096   </a>
</span><span><a class="LN" name="8097"> 8097   </a>  tmp_622 &lt;= tmp_621(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="8098"> 8098   </a>
</span><span><a class="LN" name="8099"> 8099   </a>  tmp_623 &lt;= resize(tmp_622 &amp; '0', 32);
</span><span><a class="LN" name="8100"> 8100   </a>
</span><span><a class="LN" name="8101"> 8101   </a>  delayMatch_80_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8102"> 8102   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8103"> 8103   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8104"> 8104   </a>      delayMatch_reg_57 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 32));
</span><span><a class="LN" name="8105"> 8105   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8106"> 8106   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8107"> 8107   </a>        delayMatch_reg_57(0) &lt;= tmp_623;
</span><span><a class="LN" name="8108"> 8108   </a>        delayMatch_reg_57(1) &lt;= delayMatch_reg_57(0);
</span><span><a class="LN" name="8109"> 8109   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8110"> 8110   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8111"> 8111   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_80_process;
</span><span><a class="LN" name="8112"> 8112   </a>
</span><span><a class="LN" name="8113"> 8113   </a>  tmp_624 &lt;= delayMatch_reg_57(1);
</span><span><a class="LN" name="8114"> 8114   </a>
</span><span><a class="LN" name="8115"> 8115   </a>  tmp_625 &lt;= tmp_620 + tmp_624;
</span><span><a class="LN" name="8116"> 8116   </a>
</span><span><a class="LN" name="8117"> 8117   </a>  tmp_626 &lt;= resize(tmp_625, 34);
</span><span><a class="LN" name="8118"> 8118   </a>
</span><span><a class="LN" name="8119"> 8119   </a>  tmp_627 &lt;= signed(resize(my_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="8120"> 8120   </a>    '0', 34));
</span><span><a class="LN" name="8121"> 8121   </a>
</span><span><a class="LN" name="8122"> 8122   </a>  delayMatch_81_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8123"> 8123   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8124"> 8124   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8125"> 8125   </a>      delayMatch_reg_58 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="8126"> 8126   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8127"> 8127   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8128"> 8128   </a>        delayMatch_reg_58(0) &lt;= tmp_618;
</span><span><a class="LN" name="8129"> 8129   </a>        delayMatch_reg_58(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_58(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="8130"> 8130   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8131"> 8131   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8132"> 8132   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_81_process;
</span><span><a class="LN" name="8133"> 8133   </a>
</span><span><a class="LN" name="8134"> 8134   </a>  tmp_628 &lt;= delayMatch_reg_58(6);
</span><span><a class="LN" name="8135"> 8135   </a>
</span><span><a class="LN" name="8136"> 8136   </a>  tmp_629 &lt;= tmp_617 - tmp_628;
</span><span><a class="LN" name="8137"> 8137   </a>
</span><span><a class="LN" name="8138"> 8138   </a>  delayMatch_82_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8139"> 8139   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8140"> 8140   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8141"> 8141   </a>      delayMatch_reg_59 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="8142"> 8142   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8143"> 8143   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8144"> 8144   </a>        delayMatch_reg_59(0) &lt;= tmp_627;
</span><span><a class="LN" name="8145"> 8145   </a>        delayMatch_reg_59(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_59(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="8146"> 8146   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8147"> 8147   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8148"> 8148   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_82_process;
</span><span><a class="LN" name="8149"> 8149   </a>
</span><span><a class="LN" name="8150"> 8150   </a>  tmp_630 &lt;= delayMatch_reg_59(6);
</span><span><a class="LN" name="8151"> 8151   </a>
</span><span><a class="LN" name="8152"> 8152   </a>  tmp_631 &lt;= tmp_626 - tmp_630;
</span><span><a class="LN" name="8153"> 8153   </a>
</span><span><a class="LN" name="8154"> 8154   </a>  c0_serial_0_31(0) &lt;= tmp_629;
</span><span><a class="LN" name="8155"> 8155   </a>  c0_serial_0_31(1) &lt;= tmp_631;
</span><span><a class="LN" name="8156"> 8156   </a>
</span><span><a class="LN" name="8157"> 8157   </a>  rcc_out_58 &lt;= c0_serial_0_31;
</span><span><a class="LN" name="8158"> 8158   </a>
</span><span><a class="LN" name="8159"> 8159   </a>  ratechange_splitcomp_out0_58 &lt;= rcc_out_58(0);
</span><span><a class="LN" name="8160"> 8160   </a>
</span><span><a class="LN" name="8161"> 8161   </a>  ratechange_splitcomp_out1_58 &lt;= rcc_out_58(1);
</span><span><a class="LN" name="8162"> 8162   </a>
</span><span><a class="LN" name="8163"> 8163   </a>  
</span><span><a class="LN" name="8164"> 8164   </a>  tmp_632 &lt;= ratechange_splitcomp_out0_58 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8165"> 8165   </a>      ratechange_splitcomp_out1_58;
</span><span><a class="LN" name="8166"> 8166   </a>
</span><span><a class="LN" name="8167"> 8167   </a>  tmp_633 &lt;= c0_serialOut_0_24(3);
</span><span><a class="LN" name="8168"> 8168   </a>
</span><span><a class="LN" name="8169"> 8169   </a>  tmp_634 &lt;= unsigned(tmp_633(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="8170"> 8170   </a>
</span><span><a class="LN" name="8171"> 8171   </a>  tmp_635 &lt;= signed(resize(tmp_634, 31));
</span><span><a class="LN" name="8172"> 8172   </a>
</span><span><a class="LN" name="8173"> 8173   </a>  alpha0_deserializer_contl_30_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8174"> 8174   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8175"> 8175   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8176"> 8176   </a>      alpha0_deserializer_contl_cnt_30 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="8177"> 8177   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8178"> 8178   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8179"> 8179   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_30 = to_unsigned(16#3#, 3) <span class="KW">THEN</span> 
</span><span><a class="LN" name="8180"> 8180   </a>          alpha0_deserializer_contl_cnt_30 &lt;= to_unsigned(16#0#, 3);
</span><span><a class="LN" name="8181"> 8181   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="8182"> 8182   </a>          alpha0_deserializer_contl_cnt_30 &lt;= alpha0_deserializer_contl_cnt_30 + to_unsigned(16#1#, 3);
</span><span><a class="LN" name="8183"> 8183   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8184"> 8184   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8185"> 8185   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8186"> 8186   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_30_process;
</span><span><a class="LN" name="8187"> 8187   </a>
</span><span><a class="LN" name="8188"> 8188   </a>  alpha0_deserializer_tapDelayEn_60 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_30 &lt; 
</span><span><a class="LN" name="8189"> 8189   </a>    to_unsigned(16#3#, 3));
</span><span><a class="LN" name="8190"> 8190   </a>  
</span><span><a class="LN" name="8191"> 8191   </a>  alpha0_deserializer_contl_validOutpu_30 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_30 = to_unsigned(16#3#, 
</span><span><a class="LN" name="8192"> 8192   </a>    3) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8193"> 8193   </a>      '0';
</span><span><a class="LN" name="8194"> 8194   </a>  
</span><span><a class="LN" name="8195"> 8195   </a>  alpha0_deserializer_innerRegEn_30 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_30 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8196"> 8196   </a>      '0';
</span><span><a class="LN" name="8197"> 8197   </a>  
</span><span><a class="LN" name="8198"> 8198   </a>  alpha0_deserializer_innerRegCtrolEn_30 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_30 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8199"> 8199   </a>      '0';
</span><span><a class="LN" name="8200"> 8200   </a>  alpha0_deserializer_outBypassEn_30 &lt;= '1';
</span><span><a class="LN" name="8201"> 8201   </a>
</span><span><a class="LN" name="8202"> 8202   </a>  alpha0_deserializer_tapDelayEn_61 &lt;= enb <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_60;
</span><span><a class="LN" name="8203"> 8203   </a>
</span><span><a class="LN" name="8204"> 8204   </a>  c0_serial_0_32(0) &lt;= tmp_276;
</span><span><a class="LN" name="8205"> 8205   </a>  c0_serial_0_32(1) &lt;= tmp_276;
</span><span><a class="LN" name="8206"> 8206   </a>  c0_serial_0_32(2) &lt;= tmp_276;
</span><span><a class="LN" name="8207"> 8207   </a>  c0_serial_0_32(3) &lt;= tmp_276;
</span><span><a class="LN" name="8208"> 8208   </a>
</span><span><a class="LN" name="8209"> 8209   </a>  rcc_out_59 &lt;= c0_serial_0_32;
</span><span><a class="LN" name="8210"> 8210   </a>
</span><span><a class="LN" name="8211"> 8211   </a>  ratechange_splitcomp_out0_59 &lt;= rcc_out_59(0);
</span><span><a class="LN" name="8212"> 8212   </a>
</span><span><a class="LN" name="8213"> 8213   </a>  ratechange_splitcomp_out1_59 &lt;= rcc_out_59(1);
</span><span><a class="LN" name="8214"> 8214   </a>
</span><span><a class="LN" name="8215"> 8215   </a>  ratechange_splitcomp_out2_44 &lt;= rcc_out_59(2);
</span><span><a class="LN" name="8216"> 8216   </a>
</span><span><a class="LN" name="8217"> 8217   </a>  ratechange_splitcomp_out3_42 &lt;= rcc_out_59(3);
</span><span><a class="LN" name="8218"> 8218   </a>
</span><span><a class="LN" name="8219"> 8219   </a>  
</span><span><a class="LN" name="8220"> 8220   </a>  v2bz_13 &lt;= ratechange_splitcomp_out0_59 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8221"> 8221   </a>      ratechange_splitcomp_out1_59 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8222"> 8222   </a>      ratechange_splitcomp_out2_44 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8223"> 8223   </a>      ratechange_splitcomp_out3_42;
</span><span><a class="LN" name="8224"> 8224   </a>
</span><span><a class="LN" name="8225"> 8225   </a>  c0_serial_1_31(0) &lt;= q1_5;
</span><span><a class="LN" name="8226"> 8226   </a>  c0_serial_1_31(1) &lt;= q3_9;
</span><span><a class="LN" name="8227"> 8227   </a>  c0_serial_1_31(2) &lt;= q0_2;
</span><span><a class="LN" name="8228"> 8228   </a>  c0_serial_1_31(3) &lt;= q0_2;
</span><span><a class="LN" name="8229"> 8229   </a>
</span><span><a class="LN" name="8230"> 8230   </a>  rcc_out_60 &lt;= c0_serial_1_31;
</span><span><a class="LN" name="8231"> 8231   </a>
</span><span><a class="LN" name="8232"> 8232   </a>  ratechange_splitcomp_out0_60 &lt;= rcc_out_60(0);
</span><span><a class="LN" name="8233"> 8233   </a>
</span><span><a class="LN" name="8234"> 8234   </a>  ratechange_splitcomp_out1_60 &lt;= rcc_out_60(1);
</span><span><a class="LN" name="8235"> 8235   </a>
</span><span><a class="LN" name="8236"> 8236   </a>  ratechange_splitcomp_out2_45 &lt;= rcc_out_60(2);
</span><span><a class="LN" name="8237"> 8237   </a>
</span><span><a class="LN" name="8238"> 8238   </a>  ratechange_splitcomp_out3_43 &lt;= rcc_out_60(3);
</span><span><a class="LN" name="8239"> 8239   </a>
</span><span><a class="LN" name="8240"> 8240   </a>  
</span><span><a class="LN" name="8241"> 8241   </a>  q1_12 &lt;= ratechange_splitcomp_out0_60 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#0#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8242"> 8242   </a>      ratechange_splitcomp_out1_60 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#1#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8243"> 8243   </a>      ratechange_splitcomp_out2_45 <span class="KW">WHEN</span> counterSig_1 = to_unsigned(16#2#, 2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8244"> 8244   </a>      ratechange_splitcomp_out3_43;
</span><span><a class="LN" name="8245"> 8245   </a>
</span><span><a class="LN" name="8246"> 8246   </a>  multiplier_cast_6 &lt;= signed(resize(q1_12, 15));
</span><span><a class="LN" name="8247"> 8247   </a>  multiplier_mul_temp_17 &lt;= v2bz_13 * multiplier_cast_6;
</span><span><a class="LN" name="8248"> 8248   </a>  tmp_636 &lt;= multiplier_mul_temp_17(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="8249"> 8249   </a>
</span><span><a class="LN" name="8250"> 8250   </a>  alpha0_deserializer_tapDelayComp_291 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8251"> 8251   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8252"> 8252   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8253"> 8253   </a>      alpha0_deserializer_tapout_29 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000000#, 28));
</span><span><a class="LN" name="8254"> 8254   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8255"> 8255   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_61 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8256"> 8256   </a>        alpha0_deserializer_tapout_29(2) &lt;= tmp_636;
</span><span><a class="LN" name="8257"> 8257   </a>        alpha0_deserializer_tapout_29(0 <span class="KW">TO</span> 1) &lt;= alpha0_deserializer_tapout_29(1 <span class="KW">TO</span> 2);
</span><span><a class="LN" name="8258"> 8258   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8259"> 8259   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8260"> 8260   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_291;
</span><span><a class="LN" name="8261"> 8261   </a>
</span><span><a class="LN" name="8262"> 8262   </a>
</span><span><a class="LN" name="8263"> 8263   </a>  alpha0_deserializer_muxOut_29(0) &lt;= alpha0_deserializer_tapout_29(0);
</span><span><a class="LN" name="8264"> 8264   </a>  alpha0_deserializer_muxOut_29(1) &lt;= alpha0_deserializer_tapout_29(1);
</span><span><a class="LN" name="8265"> 8265   </a>  alpha0_deserializer_muxOut_29(2) &lt;= alpha0_deserializer_tapout_29(2);
</span><span><a class="LN" name="8266"> 8266   </a>  alpha0_deserializer_muxOut_29(3) &lt;= tmp_636;
</span><span><a class="LN" name="8267"> 8267   </a>
</span><span><a class="LN" name="8268"> 8268   </a>  alpha0_deserializer_regComp_28_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8269"> 8269   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8270"> 8270   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8271"> 8271   </a>      c0_serialOut_0_29 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000000#, 28));
</span><span><a class="LN" name="8272"> 8272   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8273"> 8273   </a>      <span class="KW">IF</span> enb = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_30 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8274"> 8274   </a>        c0_serialOut_0_29 &lt;= alpha0_deserializer_muxOut_29;
</span><span><a class="LN" name="8275"> 8275   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8276"> 8276   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8277"> 8277   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_28_proce;
</span><span><a class="LN" name="8278"> 8278   </a>
</span><span><a class="LN" name="8279"> 8279   </a>
</span><span><a class="LN" name="8280"> 8280   </a>  tmp_637 &lt;= c0_serialOut_0_29(1);
</span><span><a class="LN" name="8281"> 8281   </a>
</span><span><a class="LN" name="8282"> 8282   </a>  tmp_638 &lt;= resize(tmp_637 &amp; '0', 31);
</span><span><a class="LN" name="8283"> 8283   </a>
</span><span><a class="LN" name="8284"> 8284   </a>  tmp_639 &lt;= c0_serialOut_0_25(1);
</span><span><a class="LN" name="8285"> 8285   </a>
</span><span><a class="LN" name="8286"> 8286   </a>  tmp_640 &lt;= signed(resize(tmp_639, 31));
</span><span><a class="LN" name="8287"> 8287   </a>
</span><span><a class="LN" name="8288"> 8288   </a>  tmp_641 &lt;= c0_serialOut_0_29(3);
</span><span><a class="LN" name="8289"> 8289   </a>
</span><span><a class="LN" name="8290"> 8290   </a>  tmp_642 &lt;= resize(tmp_641 &amp; '0', 31);
</span><span><a class="LN" name="8291"> 8291   </a>
</span><span><a class="LN" name="8292"> 8292   </a>  delayMatch_83_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8293"> 8293   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8294"> 8294   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8295"> 8295   </a>      delayMatch_reg_60 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="8296"> 8296   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8297"> 8297   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8298"> 8298   </a>        delayMatch_reg_60(0) &lt;= tmp_638;
</span><span><a class="LN" name="8299"> 8299   </a>        delayMatch_reg_60(1) &lt;= delayMatch_reg_60(0);
</span><span><a class="LN" name="8300"> 8300   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8301"> 8301   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8302"> 8302   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_83_process;
</span><span><a class="LN" name="8303"> 8303   </a>
</span><span><a class="LN" name="8304"> 8304   </a>  tmp_643 &lt;= delayMatch_reg_60(1);
</span><span><a class="LN" name="8305"> 8305   </a>
</span><span><a class="LN" name="8306"> 8306   </a>  tmp_644 &lt;= tmp_635 + tmp_643;
</span><span><a class="LN" name="8307"> 8307   </a>
</span><span><a class="LN" name="8308"> 8308   </a>  delayMatch_84_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8309"> 8309   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8310"> 8310   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8311"> 8311   </a>      delayMatch_reg_61 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="8312"> 8312   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8313"> 8313   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8314"> 8314   </a>        delayMatch_reg_61(0) &lt;= tmp_642;
</span><span><a class="LN" name="8315"> 8315   </a>        delayMatch_reg_61(1) &lt;= delayMatch_reg_61(0);
</span><span><a class="LN" name="8316"> 8316   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8317"> 8317   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8318"> 8318   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_84_process;
</span><span><a class="LN" name="8319"> 8319   </a>
</span><span><a class="LN" name="8320"> 8320   </a>  tmp_645 &lt;= delayMatch_reg_61(1);
</span><span><a class="LN" name="8321"> 8321   </a>
</span><span><a class="LN" name="8322"> 8322   </a>  tmp_646 &lt;= tmp_640 + tmp_645;
</span><span><a class="LN" name="8323"> 8323   </a>
</span><span><a class="LN" name="8324"> 8324   </a>  c0_serial_1_32(0) &lt;= tmp_644;
</span><span><a class="LN" name="8325"> 8325   </a>  c0_serial_1_32(1) &lt;= tmp_646;
</span><span><a class="LN" name="8326"> 8326   </a>
</span><span><a class="LN" name="8327"> 8327   </a>  rcc_out_61 &lt;= c0_serial_1_32;
</span><span><a class="LN" name="8328"> 8328   </a>
</span><span><a class="LN" name="8329"> 8329   </a>  ratechange_splitcomp_out0_61 &lt;= rcc_out_61(0);
</span><span><a class="LN" name="8330"> 8330   </a>
</span><span><a class="LN" name="8331"> 8331   </a>  ratechange_splitcomp_out1_61 &lt;= rcc_out_61(1);
</span><span><a class="LN" name="8332"> 8332   </a>
</span><span><a class="LN" name="8333"> 8333   </a>  
</span><span><a class="LN" name="8334"> 8334   </a>  tmp_647 &lt;= ratechange_splitcomp_out0_61 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8335"> 8335   </a>      ratechange_splitcomp_out1_61;
</span><span><a class="LN" name="8336"> 8336   </a>
</span><span><a class="LN" name="8337"> 8337   </a>  tmp_648 &lt;= tmp_632 * tmp_647;
</span><span><a class="LN" name="8338"> 8338   </a>
</span><span><a class="LN" name="8339"> 8339   </a>  alpha0_deserializer_tapDelayComp_301 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8340"> 8340   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8341"> 8341   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8342"> 8342   </a>      alpha0_deserializer_tapout_30 &lt;= to_signed(0, 65);
</span><span><a class="LN" name="8343"> 8343   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8344"> 8344   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_59 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8345"> 8345   </a>        alpha0_deserializer_tapout_30 &lt;= tmp_648;
</span><span><a class="LN" name="8346"> 8346   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8347"> 8347   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8348"> 8348   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_301;
</span><span><a class="LN" name="8349"> 8349   </a>
</span><span><a class="LN" name="8350"> 8350   </a>
</span><span><a class="LN" name="8351"> 8351   </a>  alpha0_deserializer_muxOut_30(0) &lt;= alpha0_deserializer_tapout_30;
</span><span><a class="LN" name="8352"> 8352   </a>  alpha0_deserializer_muxOut_30(1) &lt;= tmp_648;
</span><span><a class="LN" name="8353"> 8353   </a>
</span><span><a class="LN" name="8354"> 8354   </a>  alpha0_deserializer_regComp_29_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8355"> 8355   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8356"> 8356   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8357"> 8357   </a>      c0_serialOut_0_30 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 65));
</span><span><a class="LN" name="8358"> 8358   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8359"> 8359   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_29 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8360"> 8360   </a>        c0_serialOut_0_30 &lt;= alpha0_deserializer_muxOut_30;
</span><span><a class="LN" name="8361"> 8361   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8362"> 8362   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8363"> 8363   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_29_proce;
</span><span><a class="LN" name="8364"> 8364   </a>
</span><span><a class="LN" name="8365"> 8365   </a>
</span><span><a class="LN" name="8366"> 8366   </a>  alpha0_deserializer_contl_31_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8367"> 8367   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8368"> 8368   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8369"> 8369   </a>      alpha0_deserializer_contl_cnt_31 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="8370"> 8370   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8371"> 8371   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8372"> 8372   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_31 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="8373"> 8373   </a>          alpha0_deserializer_contl_cnt_31 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="8374"> 8374   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="8375"> 8375   </a>          alpha0_deserializer_contl_cnt_31 &lt;= alpha0_deserializer_contl_cnt_31 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="8376"> 8376   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8377"> 8377   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8378"> 8378   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8379"> 8379   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_31_process;
</span><span><a class="LN" name="8380"> 8380   </a>
</span><span><a class="LN" name="8381"> 8381   </a>  alpha0_deserializer_tapDelayEn_62 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_31 &lt; 
</span><span><a class="LN" name="8382"> 8382   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="8383"> 8383   </a>  
</span><span><a class="LN" name="8384"> 8384   </a>  alpha0_deserializer_contl_validOutpu_31 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_31 = to_unsigned(16#1#, 
</span><span><a class="LN" name="8385"> 8385   </a>    2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8386"> 8386   </a>      '0';
</span><span><a class="LN" name="8387"> 8387   </a>  
</span><span><a class="LN" name="8388"> 8388   </a>  alpha0_deserializer_innerRegEn_31 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_31 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8389"> 8389   </a>      '0';
</span><span><a class="LN" name="8390"> 8390   </a>  
</span><span><a class="LN" name="8391"> 8391   </a>  alpha0_deserializer_innerRegCtrolEn_31 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_31 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8392"> 8392   </a>      '0';
</span><span><a class="LN" name="8393"> 8393   </a>  alpha0_deserializer_outBypassEn_31 &lt;= '1';
</span><span><a class="LN" name="8394"> 8394   </a>
</span><span><a class="LN" name="8395"> 8395   </a>  alpha0_deserializer_tapDelayEn_63 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_62;
</span><span><a class="LN" name="8396"> 8396   </a>
</span><span><a class="LN" name="8397"> 8397   </a>  tmp_649 &lt;= c0_serialOut_0_20(2);
</span><span><a class="LN" name="8398"> 8398   </a>
</span><span><a class="LN" name="8399"> 8399   </a>  tmp_650 &lt;= unsigned(tmp_649(28 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="8400"> 8400   </a>
</span><span><a class="LN" name="8401"> 8401   </a>  tmp_651 &lt;= signed(resize(tmp_650, 36));
</span><span><a class="LN" name="8402"> 8402   </a>
</span><span><a class="LN" name="8403"> 8403   </a>  tmp_652 &lt;= c0_serialOut_0_23(1);
</span><span><a class="LN" name="8404"> 8404   </a>
</span><span><a class="LN" name="8405"> 8405   </a>  tmp_653 &lt;= resize(tmp_652 &amp; '0', 36);
</span><span><a class="LN" name="8406"> 8406   </a>
</span><span><a class="LN" name="8407"> 8407   </a>  delayMatch_85_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8408"> 8408   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8409"> 8409   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8410"> 8410   </a>      delayMatch_reg_62 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="8411"> 8411   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8412"> 8412   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8413"> 8413   </a>        delayMatch_reg_62(0) &lt;= tmp_653;
</span><span><a class="LN" name="8414"> 8414   </a>        delayMatch_reg_62(1) &lt;= delayMatch_reg_62(0);
</span><span><a class="LN" name="8415"> 8415   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8416"> 8416   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8417"> 8417   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_85_process;
</span><span><a class="LN" name="8418"> 8418   </a>
</span><span><a class="LN" name="8419"> 8419   </a>  tmp_654 &lt;= delayMatch_reg_62(1);
</span><span><a class="LN" name="8420"> 8420   </a>
</span><span><a class="LN" name="8421"> 8421   </a>  tmp_655 &lt;= tmp_651 + tmp_654;
</span><span><a class="LN" name="8422"> 8422   </a>
</span><span><a class="LN" name="8423"> 8423   </a>  tmp_656 &lt;= resize(tmp_655, 38);
</span><span><a class="LN" name="8424"> 8424   </a>
</span><span><a class="LN" name="8425"> 8425   </a>  tmp_657 &lt;= signed(resize(mz_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="8426"> 8426   </a>    '0', 38));
</span><span><a class="LN" name="8427"> 8427   </a>
</span><span><a class="LN" name="8428"> 8428   </a>  tmp_658 &lt;= c0_serialOut_0_20(3);
</span><span><a class="LN" name="8429"> 8429   </a>
</span><span><a class="LN" name="8430"> 8430   </a>  tmp_659 &lt;= unsigned(tmp_658(28 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="8431"> 8431   </a>
</span><span><a class="LN" name="8432"> 8432   </a>  tmp_660 &lt;= signed(resize(tmp_659, 36));
</span><span><a class="LN" name="8433"> 8433   </a>
</span><span><a class="LN" name="8434"> 8434   </a>  tmp_661 &lt;= c0_serialOut_0_23(2);
</span><span><a class="LN" name="8435"> 8435   </a>
</span><span><a class="LN" name="8436"> 8436   </a>  tmp_662 &lt;= resize(tmp_661 &amp; '0', 36);
</span><span><a class="LN" name="8437"> 8437   </a>
</span><span><a class="LN" name="8438"> 8438   </a>  delayMatch_86_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8439"> 8439   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8440"> 8440   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8441"> 8441   </a>      delayMatch_reg_63 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="8442"> 8442   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8443"> 8443   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8444"> 8444   </a>        delayMatch_reg_63(0) &lt;= tmp_662;
</span><span><a class="LN" name="8445"> 8445   </a>        delayMatch_reg_63(1) &lt;= delayMatch_reg_63(0);
</span><span><a class="LN" name="8446"> 8446   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8447"> 8447   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8448"> 8448   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_86_process;
</span><span><a class="LN" name="8449"> 8449   </a>
</span><span><a class="LN" name="8450"> 8450   </a>  tmp_663 &lt;= delayMatch_reg_63(1);
</span><span><a class="LN" name="8451"> 8451   </a>
</span><span><a class="LN" name="8452"> 8452   </a>  tmp_664 &lt;= tmp_660 + tmp_663;
</span><span><a class="LN" name="8453"> 8453   </a>
</span><span><a class="LN" name="8454"> 8454   </a>  tmp_665 &lt;= resize(tmp_664, 38);
</span><span><a class="LN" name="8455"> 8455   </a>
</span><span><a class="LN" name="8456"> 8456   </a>  tmp_666 &lt;= signed(resize(mz_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="8457"> 8457   </a>    '0', 38));
</span><span><a class="LN" name="8458"> 8458   </a>
</span><span><a class="LN" name="8459"> 8459   </a>  delayMatch_87_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8460"> 8460   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8461"> 8461   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8462"> 8462   </a>      delayMatch_reg_64 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 38));
</span><span><a class="LN" name="8463"> 8463   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8464"> 8464   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8465"> 8465   </a>        delayMatch_reg_64(0) &lt;= tmp_657;
</span><span><a class="LN" name="8466"> 8466   </a>        delayMatch_reg_64(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_64(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="8467"> 8467   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8468"> 8468   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8469"> 8469   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_87_process;
</span><span><a class="LN" name="8470"> 8470   </a>
</span><span><a class="LN" name="8471"> 8471   </a>  tmp_667 &lt;= delayMatch_reg_64(6);
</span><span><a class="LN" name="8472"> 8472   </a>
</span><span><a class="LN" name="8473"> 8473   </a>  tmp_668 &lt;= tmp_656 - tmp_667;
</span><span><a class="LN" name="8474"> 8474   </a>
</span><span><a class="LN" name="8475"> 8475   </a>  delayMatch_88_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8476"> 8476   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8477"> 8477   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8478"> 8478   </a>      delayMatch_reg_65 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 38));
</span><span><a class="LN" name="8479"> 8479   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8480"> 8480   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8481"> 8481   </a>        delayMatch_reg_65(0) &lt;= tmp_666;
</span><span><a class="LN" name="8482"> 8482   </a>        delayMatch_reg_65(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_65(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="8483"> 8483   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8484"> 8484   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8485"> 8485   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_88_process;
</span><span><a class="LN" name="8486"> 8486   </a>
</span><span><a class="LN" name="8487"> 8487   </a>  tmp_669 &lt;= delayMatch_reg_65(6);
</span><span><a class="LN" name="8488"> 8488   </a>
</span><span><a class="LN" name="8489"> 8489   </a>  tmp_670 &lt;= tmp_665 - tmp_669;
</span><span><a class="LN" name="8490"> 8490   </a>
</span><span><a class="LN" name="8491"> 8491   </a>  c0_serial_0_33(0) &lt;= tmp_668;
</span><span><a class="LN" name="8492"> 8492   </a>  c0_serial_0_33(1) &lt;= tmp_670;
</span><span><a class="LN" name="8493"> 8493   </a>
</span><span><a class="LN" name="8494"> 8494   </a>  rcc_out_62 &lt;= c0_serial_0_33;
</span><span><a class="LN" name="8495"> 8495   </a>
</span><span><a class="LN" name="8496"> 8496   </a>  ratechange_splitcomp_out0_62 &lt;= rcc_out_62(0);
</span><span><a class="LN" name="8497"> 8497   </a>
</span><span><a class="LN" name="8498"> 8498   </a>  ratechange_splitcomp_out1_62 &lt;= rcc_out_62(1);
</span><span><a class="LN" name="8499"> 8499   </a>
</span><span><a class="LN" name="8500"> 8500   </a>  
</span><span><a class="LN" name="8501"> 8501   </a>  tmp_671 &lt;= ratechange_splitcomp_out0_62 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8502"> 8502   </a>      ratechange_splitcomp_out1_62;
</span><span><a class="LN" name="8503"> 8503   </a>
</span><span><a class="LN" name="8504"> 8504   </a>  tmp_672 &lt;= c0_serialOut_0_24(2);
</span><span><a class="LN" name="8505"> 8505   </a>
</span><span><a class="LN" name="8506"> 8506   </a>  tmp_673 &lt;= unsigned(tmp_672(27 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="8507"> 8507   </a>
</span><span><a class="LN" name="8508"> 8508   </a>  tmp_674 &lt;= signed(resize(tmp_673, 29));
</span><span><a class="LN" name="8509"> 8509   </a>
</span><span><a class="LN" name="8510"> 8510   </a>  tmp_675 &lt;= resize(tmp_674, 31);
</span><span><a class="LN" name="8511"> 8511   </a>
</span><span><a class="LN" name="8512"> 8512   </a>  tmp_676 &lt;= c0_serialOut_0_17(3);
</span><span><a class="LN" name="8513"> 8513   </a>
</span><span><a class="LN" name="8514"> 8514   </a>  tmp_677 &lt;= tmp_676(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="8515"> 8515   </a>
</span><span><a class="LN" name="8516"> 8516   </a>  tmp_678 &lt;= resize(tmp_677 &amp; '0' &amp; '0', 31);
</span><span><a class="LN" name="8517"> 8517   </a>
</span><span><a class="LN" name="8518"> 8518   </a>  delayMatch_89_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8519"> 8519   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8520"> 8520   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8521"> 8521   </a>      delayMatch_reg_66 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 31));
</span><span><a class="LN" name="8522"> 8522   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8523"> 8523   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8524"> 8524   </a>        delayMatch_reg_66(0) &lt;= tmp_678;
</span><span><a class="LN" name="8525"> 8525   </a>        delayMatch_reg_66(1) &lt;= delayMatch_reg_66(0);
</span><span><a class="LN" name="8526"> 8526   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8527"> 8527   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8528"> 8528   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_89_process;
</span><span><a class="LN" name="8529"> 8529   </a>
</span><span><a class="LN" name="8530"> 8530   </a>  tmp_679 &lt;= delayMatch_reg_66(1);
</span><span><a class="LN" name="8531"> 8531   </a>
</span><span><a class="LN" name="8532"> 8532   </a>  tmp_680 &lt;= tmp_675 - tmp_679;
</span><span><a class="LN" name="8533"> 8533   </a>
</span><span><a class="LN" name="8534"> 8534   </a>  tmp_681 &lt;= c0_serialOut_0_25(0);
</span><span><a class="LN" name="8535"> 8535   </a>
</span><span><a class="LN" name="8536"> 8536   </a>  tmp_682 &lt;= signed(resize(tmp_681, 29));
</span><span><a class="LN" name="8537"> 8537   </a>
</span><span><a class="LN" name="8538"> 8538   </a>  tmp_683 &lt;= resize(tmp_682, 31);
</span><span><a class="LN" name="8539"> 8539   </a>
</span><span><a class="LN" name="8540"> 8540   </a>  tmp_684 &lt;= c0_serialOut_0_24(0);
</span><span><a class="LN" name="8541"> 8541   </a>
</span><span><a class="LN" name="8542"> 8542   </a>  tmp_685 &lt;= tmp_684(27 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="8543"> 8543   </a>
</span><span><a class="LN" name="8544"> 8544   </a>  tmp_686 &lt;= resize(tmp_685 &amp; '0' &amp; '0', 31);
</span><span><a class="LN" name="8545"> 8545   </a>
</span><span><a class="LN" name="8546"> 8546   </a>  tmp_687 &lt;= tmp_683 - tmp_686;
</span><span><a class="LN" name="8547"> 8547   </a>
</span><span><a class="LN" name="8548"> 8548   </a>  c0_serial_1_33(0) &lt;= tmp_680;
</span><span><a class="LN" name="8549"> 8549   </a>  c0_serial_1_33(1) &lt;= tmp_687;
</span><span><a class="LN" name="8550"> 8550   </a>
</span><span><a class="LN" name="8551"> 8551   </a>  rcc_out_63 &lt;= c0_serial_1_33;
</span><span><a class="LN" name="8552"> 8552   </a>
</span><span><a class="LN" name="8553"> 8553   </a>  ratechange_splitcomp_out0_63 &lt;= rcc_out_63(0);
</span><span><a class="LN" name="8554"> 8554   </a>
</span><span><a class="LN" name="8555"> 8555   </a>  ratechange_splitcomp_out1_63 &lt;= rcc_out_63(1);
</span><span><a class="LN" name="8556"> 8556   </a>
</span><span><a class="LN" name="8557"> 8557   </a>  
</span><span><a class="LN" name="8558"> 8558   </a>  tmp_688 &lt;= ratechange_splitcomp_out0_63 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8559"> 8559   </a>      ratechange_splitcomp_out1_63;
</span><span><a class="LN" name="8560"> 8560   </a>
</span><span><a class="LN" name="8561"> 8561   </a>  tmp_689 &lt;= tmp_671 * tmp_688;
</span><span><a class="LN" name="8562"> 8562   </a>
</span><span><a class="LN" name="8563"> 8563   </a>  alpha0_deserializer_tapDelayComp_311 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8564"> 8564   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8565"> 8565   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8566"> 8566   </a>      alpha0_deserializer_tapout_31 &lt;= to_signed(0, 69);
</span><span><a class="LN" name="8567"> 8567   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8568"> 8568   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_63 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8569"> 8569   </a>        alpha0_deserializer_tapout_31 &lt;= tmp_689;
</span><span><a class="LN" name="8570"> 8570   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8571"> 8571   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8572"> 8572   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_311;
</span><span><a class="LN" name="8573"> 8573   </a>
</span><span><a class="LN" name="8574"> 8574   </a>
</span><span><a class="LN" name="8575"> 8575   </a>  alpha0_deserializer_muxOut_31(0) &lt;= alpha0_deserializer_tapout_31;
</span><span><a class="LN" name="8576"> 8576   </a>  alpha0_deserializer_muxOut_31(1) &lt;= tmp_689;
</span><span><a class="LN" name="8577"> 8577   </a>
</span><span><a class="LN" name="8578"> 8578   </a>  alpha0_deserializer_regComp_30_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8579"> 8579   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8580"> 8580   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8581"> 8581   </a>      c0_serialOut_0_31 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 69));
</span><span><a class="LN" name="8582"> 8582   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8583"> 8583   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_31 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8584"> 8584   </a>        c0_serialOut_0_31 &lt;= alpha0_deserializer_muxOut_31;
</span><span><a class="LN" name="8585"> 8585   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8586"> 8586   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8587"> 8587   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_30_proce;
</span><span><a class="LN" name="8588"> 8588   </a>
</span><span><a class="LN" name="8589"> 8589   </a>
</span><span><a class="LN" name="8590"> 8590   </a>  delayMatch_90_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8591"> 8591   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8592"> 8592   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8593"> 8593   </a>      delayMatch_reg_67 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 65));
</span><span><a class="LN" name="8594"> 8594   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8595"> 8595   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8596"> 8596   </a>        delayMatch_reg_67(0) &lt;= tmp_609;
</span><span><a class="LN" name="8597"> 8597   </a>        delayMatch_reg_67(1 <span class="KW">TO</span> 5) &lt;= delayMatch_reg_67(0 <span class="KW">TO</span> 4);
</span><span><a class="LN" name="8598"> 8598   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8599"> 8599   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8600"> 8600   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_90_process;
</span><span><a class="LN" name="8601"> 8601   </a>
</span><span><a class="LN" name="8602"> 8602   </a>  tmp_690 &lt;= delayMatch_reg_67(5);
</span><span><a class="LN" name="8603"> 8603   </a>
</span><span><a class="LN" name="8604"> 8604   </a>  tmp_691 &lt;= c0_serialOut_0_18(0);
</span><span><a class="LN" name="8605"> 8605   </a>
</span><span><a class="LN" name="8606"> 8606   </a>  tmp_692 &lt;= resize(tmp_691, 65);
</span><span><a class="LN" name="8607"> 8607   </a>
</span><span><a class="LN" name="8608"> 8608   </a>  tmp_693 &lt;= tmp_690 + tmp_692;
</span><span><a class="LN" name="8609"> 8609   </a>
</span><span><a class="LN" name="8610"> 8610   </a>  tmp_694 &lt;= resize(tmp_693 &amp; '0', 67);
</span><span><a class="LN" name="8611"> 8611   </a>
</span><span><a class="LN" name="8612"> 8612   </a>  tmp_695 &lt;= c0_serialOut_0_30(1);
</span><span><a class="LN" name="8613"> 8613   </a>
</span><span><a class="LN" name="8614"> 8614   </a>  tmp_696 &lt;= resize(tmp_695, 67);
</span><span><a class="LN" name="8615"> 8615   </a>
</span><span><a class="LN" name="8616"> 8616   </a>  tmp_697 &lt;= tmp_694 + tmp_696;
</span><span><a class="LN" name="8617"> 8617   </a>
</span><span><a class="LN" name="8618"> 8618   </a>  tmp_698 &lt;= resize(tmp_697, 70);
</span><span><a class="LN" name="8619"> 8619   </a>
</span><span><a class="LN" name="8620"> 8620   </a>  tmp_699 &lt;= c0_serialOut_0_31(1);
</span><span><a class="LN" name="8621"> 8621   </a>
</span><span><a class="LN" name="8622"> 8622   </a>  tmp_700 &lt;= resize(tmp_699, 70);
</span><span><a class="LN" name="8623"> 8623   </a>
</span><span><a class="LN" name="8624"> 8624   </a>  tmp_701 &lt;= tmp_698 + tmp_700;
</span><span><a class="LN" name="8625"> 8625   </a>
</span><span><a class="LN" name="8626"> 8626   </a>  tmp_702 &lt;= tmp_701(56 <span class="KW">DOWNTO</span> 43);
</span><span><a class="LN" name="8627"> 8627   </a>
</span><span><a class="LN" name="8628"> 8628   </a>  s1_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8629"> 8629   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8630"> 8630   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8631"> 8631   </a>      s1_tmp &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="8632"> 8632   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8633"> 8633   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8634"> 8634   </a>        s1_tmp &lt;= tmp_702;
</span><span><a class="LN" name="8635"> 8635   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8636"> 8636   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8637"> 8637   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> s1_reg_process;
</span><span><a class="LN" name="8638"> 8638   </a>
</span><span><a class="LN" name="8639"> 8639   </a>
</span><span><a class="LN" name="8640"> 8640   </a>  s1 &lt;= std_logic_vector(s1_tmp);
</span><span><a class="LN" name="8641"> 8641   </a>
</span><span><a class="LN" name="8642"> 8642   </a>  tmp_703 &lt;= c0_serialOut_0_2(0);
</span><span><a class="LN" name="8643"> 8643   </a>
</span><span><a class="LN" name="8644"> 8644   </a>  tmp_704 &lt;= resize(tmp_703, 40);
</span><span><a class="LN" name="8645"> 8645   </a>
</span><span><a class="LN" name="8646"> 8646   </a>  tmp_705 &lt;= c0_serialOut_0_5(1);
</span><span><a class="LN" name="8647"> 8647   </a>
</span><span><a class="LN" name="8648"> 8648   </a>  tmp_706 &lt;= resize(tmp_705, 40);
</span><span><a class="LN" name="8649"> 8649   </a>
</span><span><a class="LN" name="8650"> 8650   </a>  tmp_707 &lt;= tmp_704 + tmp_706;
</span><span><a class="LN" name="8651"> 8651   </a>
</span><span><a class="LN" name="8652"> 8652   </a>  tmp_708 &lt;= resize(tmp_707 &amp; '0', 42);
</span><span><a class="LN" name="8653"> 8653   </a>
</span><span><a class="LN" name="8654"> 8654   </a>  tmp_709 &lt;= c0_serialOut_0_28(0);
</span><span><a class="LN" name="8655"> 8655   </a>
</span><span><a class="LN" name="8656"> 8656   </a>  tmp_710 &lt;= resize(tmp_709, 42);
</span><span><a class="LN" name="8657"> 8657   </a>
</span><span><a class="LN" name="8658"> 8658   </a>  tmp_711 &lt;= tmp_708 - tmp_710;
</span><span><a class="LN" name="8659"> 8659   </a>
</span><span><a class="LN" name="8660"> 8660   </a>  tmp_712 &lt;= resize(tmp_711 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 67);
</span><span><a class="LN" name="8661"> 8661   </a>
</span><span><a class="LN" name="8662"> 8662   </a>  alpha0_deserializer_contl_32_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8663"> 8663   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8664"> 8664   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8665"> 8665   </a>      alpha0_deserializer_contl_cnt_32 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="8666"> 8666   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8667"> 8667   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8668"> 8668   </a>        <span class="KW">IF</span> alpha0_deserializer_contl_cnt_32 = to_unsigned(16#1#, 2) <span class="KW">THEN</span> 
</span><span><a class="LN" name="8669"> 8669   </a>          alpha0_deserializer_contl_cnt_32 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="8670"> 8670   </a>        <span class="KW">ELSE</span> 
</span><span><a class="LN" name="8671"> 8671   </a>          alpha0_deserializer_contl_cnt_32 &lt;= alpha0_deserializer_contl_cnt_32 + to_unsigned(16#1#, 2);
</span><span><a class="LN" name="8672"> 8672   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8673"> 8673   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8674"> 8674   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8675"> 8675   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_contl_32_process;
</span><span><a class="LN" name="8676"> 8676   </a>
</span><span><a class="LN" name="8677"> 8677   </a>  alpha0_deserializer_tapDelayEn_64 &lt;= hdlcoder_to_stdlogic(alpha0_deserializer_contl_cnt_32 &lt; 
</span><span><a class="LN" name="8678"> 8678   </a>    to_unsigned(16#1#, 2));
</span><span><a class="LN" name="8679"> 8679   </a>  
</span><span><a class="LN" name="8680"> 8680   </a>  alpha0_deserializer_contl_validOutpu_32 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_cnt_32 = to_unsigned(16#1#, 
</span><span><a class="LN" name="8681"> 8681   </a>    2) <span class="KW">ELSE</span>
</span><span><a class="LN" name="8682"> 8682   </a>      '0';
</span><span><a class="LN" name="8683"> 8683   </a>  
</span><span><a class="LN" name="8684"> 8684   </a>  alpha0_deserializer_innerRegEn_32 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_32 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8685"> 8685   </a>      '0';
</span><span><a class="LN" name="8686"> 8686   </a>  
</span><span><a class="LN" name="8687"> 8687   </a>  alpha0_deserializer_innerRegCtrolEn_32 &lt;= '1' <span class="KW">WHEN</span> alpha0_deserializer_contl_validOutpu_32 = '1' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8688"> 8688   </a>      '0';
</span><span><a class="LN" name="8689"> 8689   </a>  alpha0_deserializer_outBypassEn_32 &lt;= '1';
</span><span><a class="LN" name="8690"> 8690   </a>
</span><span><a class="LN" name="8691"> 8691   </a>  alpha0_deserializer_tapDelayEn_65 &lt;= enb_1_2_0 <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_64;
</span><span><a class="LN" name="8692"> 8692   </a>
</span><span><a class="LN" name="8693"> 8693   </a>  tmp_713 &lt;= c0_serialOut_0_15(0);
</span><span><a class="LN" name="8694"> 8694   </a>
</span><span><a class="LN" name="8695"> 8695   </a>  tmp_714 &lt;= resize(tmp_713, 34);
</span><span><a class="LN" name="8696"> 8696   </a>
</span><span><a class="LN" name="8697"> 8697   </a>  tmp_715 &lt;= c0_serialOut_0_16(0);
</span><span><a class="LN" name="8698"> 8698   </a>
</span><span><a class="LN" name="8699"> 8699   </a>  tmp_716 &lt;= resize(tmp_715 &amp; '0', 34);
</span><span><a class="LN" name="8700"> 8700   </a>
</span><span><a class="LN" name="8701"> 8701   </a>  delayMatch_91_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8702"> 8702   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8703"> 8703   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8704"> 8704   </a>      delayMatch_reg_68 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="8705"> 8705   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8706"> 8706   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8707"> 8707   </a>        delayMatch_reg_68(0) &lt;= tmp_716;
</span><span><a class="LN" name="8708"> 8708   </a>        delayMatch_reg_68(1) &lt;= delayMatch_reg_68(0);
</span><span><a class="LN" name="8709"> 8709   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8710"> 8710   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8711"> 8711   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_91_process;
</span><span><a class="LN" name="8712"> 8712   </a>
</span><span><a class="LN" name="8713"> 8713   </a>  tmp_717 &lt;= delayMatch_reg_68(1);
</span><span><a class="LN" name="8714"> 8714   </a>
</span><span><a class="LN" name="8715"> 8715   </a>  tmp_718 &lt;= tmp_714 + tmp_717;
</span><span><a class="LN" name="8716"> 8716   </a>
</span><span><a class="LN" name="8717"> 8717   </a>  tmp_719 &lt;= resize(tmp_718, 36);
</span><span><a class="LN" name="8718"> 8718   </a>
</span><span><a class="LN" name="8719"> 8719   </a>  tmp_720 &lt;= signed(resize(mx_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="8720"> 8720   </a>    '0', 36));
</span><span><a class="LN" name="8721"> 8721   </a>
</span><span><a class="LN" name="8722"> 8722   </a>  tmp_721 &lt;= c0_serialOut_0_15(1);
</span><span><a class="LN" name="8723"> 8723   </a>
</span><span><a class="LN" name="8724"> 8724   </a>  tmp_722 &lt;= resize(tmp_721, 34);
</span><span><a class="LN" name="8725"> 8725   </a>
</span><span><a class="LN" name="8726"> 8726   </a>  tmp_723 &lt;= c0_serialOut_0_16(1);
</span><span><a class="LN" name="8727"> 8727   </a>
</span><span><a class="LN" name="8728"> 8728   </a>  tmp_724 &lt;= resize(tmp_723 &amp; '0', 34);
</span><span><a class="LN" name="8729"> 8729   </a>
</span><span><a class="LN" name="8730"> 8730   </a>  delayMatch_92_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8731"> 8731   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8732"> 8732   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8733"> 8733   </a>      delayMatch_reg_69 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 34));
</span><span><a class="LN" name="8734"> 8734   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8735"> 8735   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8736"> 8736   </a>        delayMatch_reg_69(0) &lt;= tmp_724;
</span><span><a class="LN" name="8737"> 8737   </a>        delayMatch_reg_69(1) &lt;= delayMatch_reg_69(0);
</span><span><a class="LN" name="8738"> 8738   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8739"> 8739   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8740"> 8740   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_92_process;
</span><span><a class="LN" name="8741"> 8741   </a>
</span><span><a class="LN" name="8742"> 8742   </a>  tmp_725 &lt;= delayMatch_reg_69(1);
</span><span><a class="LN" name="8743"> 8743   </a>
</span><span><a class="LN" name="8744"> 8744   </a>  tmp_726 &lt;= tmp_722 + tmp_725;
</span><span><a class="LN" name="8745"> 8745   </a>
</span><span><a class="LN" name="8746"> 8746   </a>  tmp_727 &lt;= resize(tmp_726, 36);
</span><span><a class="LN" name="8747"> 8747   </a>
</span><span><a class="LN" name="8748"> 8748   </a>  tmp_728 &lt;= signed(resize(mx_unsigned &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; 
</span><span><a class="LN" name="8749"> 8749   </a>    '0', 36));
</span><span><a class="LN" name="8750"> 8750   </a>
</span><span><a class="LN" name="8751"> 8751   </a>  delayMatch_93_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8752"> 8752   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8753"> 8753   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8754"> 8754   </a>      delayMatch_reg_70 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="8755"> 8755   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8756"> 8756   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8757"> 8757   </a>        delayMatch_reg_70(0) &lt;= tmp_720;
</span><span><a class="LN" name="8758"> 8758   </a>        delayMatch_reg_70(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_70(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="8759"> 8759   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8760"> 8760   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8761"> 8761   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_93_process;
</span><span><a class="LN" name="8762"> 8762   </a>
</span><span><a class="LN" name="8763"> 8763   </a>  tmp_729 &lt;= delayMatch_reg_70(6);
</span><span><a class="LN" name="8764"> 8764   </a>
</span><span><a class="LN" name="8765"> 8765   </a>  tmp_730 &lt;= tmp_719 - tmp_729;
</span><span><a class="LN" name="8766"> 8766   </a>
</span><span><a class="LN" name="8767"> 8767   </a>  delayMatch_94_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8768"> 8768   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8769"> 8769   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8770"> 8770   </a>      delayMatch_reg_71 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 36));
</span><span><a class="LN" name="8771"> 8771   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8772"> 8772   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8773"> 8773   </a>        delayMatch_reg_71(0) &lt;= tmp_728;
</span><span><a class="LN" name="8774"> 8774   </a>        delayMatch_reg_71(1 <span class="KW">TO</span> 6) &lt;= delayMatch_reg_71(0 <span class="KW">TO</span> 5);
</span><span><a class="LN" name="8775"> 8775   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8776"> 8776   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8777"> 8777   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_94_process;
</span><span><a class="LN" name="8778"> 8778   </a>
</span><span><a class="LN" name="8779"> 8779   </a>  tmp_731 &lt;= delayMatch_reg_71(6);
</span><span><a class="LN" name="8780"> 8780   </a>
</span><span><a class="LN" name="8781"> 8781   </a>  tmp_732 &lt;= tmp_727 - tmp_731;
</span><span><a class="LN" name="8782"> 8782   </a>
</span><span><a class="LN" name="8783"> 8783   </a>  c0_serial_0_34(0) &lt;= tmp_730;
</span><span><a class="LN" name="8784"> 8784   </a>  c0_serial_0_34(1) &lt;= tmp_732;
</span><span><a class="LN" name="8785"> 8785   </a>
</span><span><a class="LN" name="8786"> 8786   </a>  rcc_out_64 &lt;= c0_serial_0_34;
</span><span><a class="LN" name="8787"> 8787   </a>
</span><span><a class="LN" name="8788"> 8788   </a>  ratechange_splitcomp_out0_64 &lt;= rcc_out_64(0);
</span><span><a class="LN" name="8789"> 8789   </a>
</span><span><a class="LN" name="8790"> 8790   </a>  ratechange_splitcomp_out1_64 &lt;= rcc_out_64(1);
</span><span><a class="LN" name="8791"> 8791   </a>
</span><span><a class="LN" name="8792"> 8792   </a>  
</span><span><a class="LN" name="8793"> 8793   </a>  tmp_733 &lt;= ratechange_splitcomp_out0_64 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8794"> 8794   </a>      ratechange_splitcomp_out1_64;
</span><span><a class="LN" name="8795"> 8795   </a>
</span><span><a class="LN" name="8796"> 8796   </a>  tmp_734 &lt;= c0_serialOut_0_21(3);
</span><span><a class="LN" name="8797"> 8797   </a>
</span><span><a class="LN" name="8798"> 8798   </a>  tmp_735 &lt;= tmp_734(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="8799"> 8799   </a>
</span><span><a class="LN" name="8800"> 8800   </a>  tmp_736 &lt;= resize(tmp_735, 30);
</span><span><a class="LN" name="8801"> 8801   </a>
</span><span><a class="LN" name="8802"> 8802   </a>  tmp_737 &lt;= c0_serialOut_0_29(0);
</span><span><a class="LN" name="8803"> 8803   </a>
</span><span><a class="LN" name="8804"> 8804   </a>  tmp_738 &lt;= resize(tmp_737, 30);
</span><span><a class="LN" name="8805"> 8805   </a>
</span><span><a class="LN" name="8806"> 8806   </a>  delayMatch_95_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8807"> 8807   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8808"> 8808   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8809"> 8809   </a>      delayMatch_reg_72 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#00000000#, 30));
</span><span><a class="LN" name="8810"> 8810   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8811"> 8811   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8812"> 8812   </a>        delayMatch_reg_72(0) &lt;= tmp_738;
</span><span><a class="LN" name="8813"> 8813   </a>        delayMatch_reg_72(1) &lt;= delayMatch_reg_72(0);
</span><span><a class="LN" name="8814"> 8814   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8815"> 8815   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8816"> 8816   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_95_process;
</span><span><a class="LN" name="8817"> 8817   </a>
</span><span><a class="LN" name="8818"> 8818   </a>  tmp_739 &lt;= delayMatch_reg_72(1);
</span><span><a class="LN" name="8819"> 8819   </a>
</span><span><a class="LN" name="8820"> 8820   </a>  tmp_740 &lt;= tmp_736 + tmp_739;
</span><span><a class="LN" name="8821"> 8821   </a>
</span><span><a class="LN" name="8822"> 8822   </a>  tmp_741 &lt;= signed(resize(tmp_451, 15));
</span><span><a class="LN" name="8823"> 8823   </a>
</span><span><a class="LN" name="8824"> 8824   </a>  p797tmp_cast &lt;= resize(tmp_741, 16);
</span><span><a class="LN" name="8825"> 8825   </a>  p797tmp_cast_1 &lt;=  - (p797tmp_cast);
</span><span><a class="LN" name="8826"> 8826   </a>  tmp_742 &lt;= p797tmp_cast_1(14 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="8827"> 8827   </a>
</span><span><a class="LN" name="8828"> 8828   </a>  multiplier_cast_7 &lt;= signed(resize(q2_19, 15));
</span><span><a class="LN" name="8829"> 8829   </a>  multiplier_mul_temp_18 &lt;= tmp_742 * multiplier_cast_7;
</span><span><a class="LN" name="8830"> 8830   </a>  tmp_743 &lt;= multiplier_mul_temp_18(28 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="8831"> 8831   </a>
</span><span><a class="LN" name="8832"> 8832   </a>  tmp_744 &lt;= resize(tmp_743, 30);
</span><span><a class="LN" name="8833"> 8833   </a>
</span><span><a class="LN" name="8834"> 8834   </a>  tmp_745 &lt;= c0_serialOut_0_29(2);
</span><span><a class="LN" name="8835"> 8835   </a>
</span><span><a class="LN" name="8836"> 8836   </a>  tmp_746 &lt;= resize(tmp_745, 30);
</span><span><a class="LN" name="8837"> 8837   </a>
</span><span><a class="LN" name="8838"> 8838   </a>  delayMatch_96_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8839"> 8839   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8840"> 8840   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8841"> 8841   </a>      tmp_747 &lt;= to_signed(16#00000000#, 30);
</span><span><a class="LN" name="8842"> 8842   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8843"> 8843   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8844"> 8844   </a>        tmp_747 &lt;= tmp_746;
</span><span><a class="LN" name="8845"> 8845   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8846"> 8846   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8847"> 8847   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_96_process;
</span><span><a class="LN" name="8848"> 8848   </a>
</span><span><a class="LN" name="8849"> 8849   </a>
</span><span><a class="LN" name="8850"> 8850   </a>  tmp_748 &lt;= tmp_744 - tmp_747;
</span><span><a class="LN" name="8851"> 8851   </a>
</span><span><a class="LN" name="8852"> 8852   </a>  delayMatch_97_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8853"> 8853   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8854"> 8854   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8855"> 8855   </a>      tmp_749 &lt;= to_signed(16#00000000#, 30);
</span><span><a class="LN" name="8856"> 8856   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8857"> 8857   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8858"> 8858   </a>        tmp_749 &lt;= tmp_748;
</span><span><a class="LN" name="8859"> 8859   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8860"> 8860   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8861"> 8861   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_97_process;
</span><span><a class="LN" name="8862"> 8862   </a>
</span><span><a class="LN" name="8863"> 8863   </a>
</span><span><a class="LN" name="8864"> 8864   </a>  c0_serial_1_34(0) &lt;= tmp_740;
</span><span><a class="LN" name="8865"> 8865   </a>  c0_serial_1_34(1) &lt;= tmp_749;
</span><span><a class="LN" name="8866"> 8866   </a>
</span><span><a class="LN" name="8867"> 8867   </a>  rcc_out_65 &lt;= c0_serial_1_34;
</span><span><a class="LN" name="8868"> 8868   </a>
</span><span><a class="LN" name="8869"> 8869   </a>  ratechange_splitcomp_out0_65 &lt;= rcc_out_65(0);
</span><span><a class="LN" name="8870"> 8870   </a>
</span><span><a class="LN" name="8871"> 8871   </a>  ratechange_splitcomp_out1_65 &lt;= rcc_out_65(1);
</span><span><a class="LN" name="8872"> 8872   </a>
</span><span><a class="LN" name="8873"> 8873   </a>  
</span><span><a class="LN" name="8874"> 8874   </a>  tmp_750 &lt;= ratechange_splitcomp_out0_65 <span class="KW">WHEN</span> counterSig = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="8875"> 8875   </a>      ratechange_splitcomp_out1_65;
</span><span><a class="LN" name="8876"> 8876   </a>
</span><span><a class="LN" name="8877"> 8877   </a>  tmp_751 &lt;= tmp_733 * tmp_750;
</span><span><a class="LN" name="8878"> 8878   </a>
</span><span><a class="LN" name="8879"> 8879   </a>  alpha0_deserializer_tapDelayComp_321 : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8880"> 8880   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8881"> 8881   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8882"> 8882   </a>      alpha0_deserializer_tapout_32 &lt;= to_signed(0, 66);
</span><span><a class="LN" name="8883"> 8883   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8884"> 8884   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_tapDelayEn_65 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8885"> 8885   </a>        alpha0_deserializer_tapout_32 &lt;= tmp_751;
</span><span><a class="LN" name="8886"> 8886   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8887"> 8887   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8888"> 8888   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_tapDelayComp_321;
</span><span><a class="LN" name="8889"> 8889   </a>
</span><span><a class="LN" name="8890"> 8890   </a>
</span><span><a class="LN" name="8891"> 8891   </a>  alpha0_deserializer_muxOut_32(0) &lt;= alpha0_deserializer_tapout_32;
</span><span><a class="LN" name="8892"> 8892   </a>  alpha0_deserializer_muxOut_32(1) &lt;= tmp_751;
</span><span><a class="LN" name="8893"> 8893   </a>
</span><span><a class="LN" name="8894"> 8894   </a>  alpha0_deserializer_regComp_31_proce : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8895"> 8895   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8896"> 8896   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8897"> 8897   </a>      c0_serialOut_0_32 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 66));
</span><span><a class="LN" name="8898"> 8898   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8899"> 8899   </a>      <span class="KW">IF</span> enb_1_2_0 = '1' <span class="KW">AND</span> alpha0_deserializer_innerRegEn_32 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8900"> 8900   </a>        c0_serialOut_0_32 &lt;= alpha0_deserializer_muxOut_32;
</span><span><a class="LN" name="8901"> 8901   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8902"> 8902   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8903"> 8903   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> alpha0_deserializer_regComp_31_proce;
</span><span><a class="LN" name="8904"> 8904   </a>
</span><span><a class="LN" name="8905"> 8905   </a>
</span><span><a class="LN" name="8906"> 8906   </a>  delayMatch_98_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8907"> 8907   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8908"> 8908   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8909"> 8909   </a>      delayMatch_reg_73 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 67));
</span><span><a class="LN" name="8910"> 8910   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8911"> 8911   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8912"> 8912   </a>        delayMatch_reg_73(0) &lt;= tmp_712;
</span><span><a class="LN" name="8913"> 8913   </a>        delayMatch_reg_73(1 <span class="KW">TO</span> 5) &lt;= delayMatch_reg_73(0 <span class="KW">TO</span> 4);
</span><span><a class="LN" name="8914"> 8914   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8915"> 8915   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8916"> 8916   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_98_process;
</span><span><a class="LN" name="8917"> 8917   </a>
</span><span><a class="LN" name="8918"> 8918   </a>  tmp_752 &lt;= delayMatch_reg_73(5);
</span><span><a class="LN" name="8919"> 8919   </a>
</span><span><a class="LN" name="8920"> 8920   </a>  tmp_753 &lt;= c0_serialOut_0_32(1);
</span><span><a class="LN" name="8921"> 8921   </a>
</span><span><a class="LN" name="8922"> 8922   </a>  tmp_754 &lt;= resize(tmp_753, 67);
</span><span><a class="LN" name="8923"> 8923   </a>
</span><span><a class="LN" name="8924"> 8924   </a>  tmp_755 &lt;= tmp_752 + tmp_754;
</span><span><a class="LN" name="8925"> 8925   </a>
</span><span><a class="LN" name="8926"> 8926   </a>  tmp_756 &lt;= resize(tmp_755 &amp; '0', 69);
</span><span><a class="LN" name="8927"> 8927   </a>
</span><span><a class="LN" name="8928"> 8928   </a>  tmp_757 &lt;= c0_serialOut_0_30(0);
</span><span><a class="LN" name="8929"> 8929   </a>
</span><span><a class="LN" name="8930"> 8930   </a>  tmp_758 &lt;= resize(tmp_757, 69);
</span><span><a class="LN" name="8931"> 8931   </a>
</span><span><a class="LN" name="8932"> 8932   </a>  tmp_759 &lt;= tmp_756 + tmp_758;
</span><span><a class="LN" name="8933"> 8933   </a>
</span><span><a class="LN" name="8934"> 8934   </a>  tmp_760 &lt;= resize(tmp_759, 70);
</span><span><a class="LN" name="8935"> 8935   </a>
</span><span><a class="LN" name="8936"> 8936   </a>  tmp_761 &lt;= c0_serialOut_0_31(0);
</span><span><a class="LN" name="8937"> 8937   </a>
</span><span><a class="LN" name="8938"> 8938   </a>  tmp_762 &lt;= resize(tmp_761, 70);
</span><span><a class="LN" name="8939"> 8939   </a>
</span><span><a class="LN" name="8940"> 8940   </a>  tmp_763 &lt;= tmp_760 + tmp_762;
</span><span><a class="LN" name="8941"> 8941   </a>
</span><span><a class="LN" name="8942"> 8942   </a>  tmp_764 &lt;= tmp_763(57 <span class="KW">DOWNTO</span> 44);
</span><span><a class="LN" name="8943"> 8943   </a>
</span><span><a class="LN" name="8944"> 8944   </a>  s2_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8945"> 8945   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8946"> 8946   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8947"> 8947   </a>      s2_tmp &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="8948"> 8948   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8949"> 8949   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8950"> 8950   </a>        s2_tmp &lt;= tmp_764;
</span><span><a class="LN" name="8951"> 8951   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8952"> 8952   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8953"> 8953   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> s2_reg_process;
</span><span><a class="LN" name="8954"> 8954   </a>
</span><span><a class="LN" name="8955"> 8955   </a>
</span><span><a class="LN" name="8956"> 8956   </a>  s2 &lt;= std_logic_vector(s2_tmp);
</span><span><a class="LN" name="8957"> 8957   </a>
</span><span><a class="LN" name="8958"> 8958   </a>  tmp_765 &lt;= c0_serialOut_0_27(0);
</span><span><a class="LN" name="8959"> 8959   </a>
</span><span><a class="LN" name="8960"> 8960   </a>  tmp_766 &lt;= resize(tmp_765, 40);
</span><span><a class="LN" name="8961"> 8961   </a>
</span><span><a class="LN" name="8962"> 8962   </a>  tmp_767 &lt;= c0_serialOut_0_5(0);
</span><span><a class="LN" name="8963"> 8963   </a>
</span><span><a class="LN" name="8964"> 8964   </a>  tmp_768 &lt;= resize(tmp_767, 40);
</span><span><a class="LN" name="8965"> 8965   </a>
</span><span><a class="LN" name="8966"> 8966   </a>  tmp_769 &lt;= tmp_766 + tmp_768;
</span><span><a class="LN" name="8967"> 8967   </a>
</span><span><a class="LN" name="8968"> 8968   </a>  tmp_770 &lt;= resize(tmp_769 &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 67);
</span><span><a class="LN" name="8969"> 8969   </a>
</span><span><a class="LN" name="8970"> 8970   </a>  delayMatch_99_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="8971"> 8971   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="8972"> 8972   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8973"> 8973   </a>      delayMatch_reg_74 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(0, 67));
</span><span><a class="LN" name="8974"> 8974   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="8975"> 8975   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="8976"> 8976   </a>        delayMatch_reg_74(0) &lt;= tmp_770;
</span><span><a class="LN" name="8977"> 8977   </a>        delayMatch_reg_74(1 <span class="KW">TO</span> 5) &lt;= delayMatch_reg_74(0 <span class="KW">TO</span> 4);
</span><span><a class="LN" name="8978"> 8978   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8979"> 8979   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="8980"> 8980   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_99_process;
</span><span><a class="LN" name="8981"> 8981   </a>
</span><span><a class="LN" name="8982"> 8982   </a>  tmp_771 &lt;= delayMatch_reg_74(5);
</span><span><a class="LN" name="8983"> 8983   </a>
</span><span><a class="LN" name="8984"> 8984   </a>  tmp_772 &lt;= c0_serialOut_0_32(0);
</span><span><a class="LN" name="8985"> 8985   </a>
</span><span><a class="LN" name="8986"> 8986   </a>  tmp_773 &lt;= resize(tmp_772, 67);
</span><span><a class="LN" name="8987"> 8987   </a>
</span><span><a class="LN" name="8988"> 8988   </a>  tmp_774 &lt;= tmp_771 + tmp_773;
</span><span><a class="LN" name="8989"> 8989   </a>
</span><span><a class="LN" name="8990"> 8990   </a>  tmp_775 &lt;= resize(tmp_774 &amp; '0', 69);
</span><span><a class="LN" name="8991"> 8991   </a>
</span><span><a class="LN" name="8992"> 8992   </a>  tmp_776 &lt;= c0_serialOut_0_22(0);
</span><span><a class="LN" name="8993"> 8993   </a>
</span><span><a class="LN" name="8994"> 8994   </a>  tmp_777 &lt;= resize(tmp_776, 69);
</span><span><a class="LN" name="8995"> 8995   </a>
</span><span><a class="LN" name="8996"> 8996   </a>  tmp_778 &lt;= tmp_775 + tmp_777;
</span><span><a class="LN" name="8997"> 8997   </a>
</span><span><a class="LN" name="8998"> 8998   </a>  tmp_779 &lt;= resize(tmp_778, 70);
</span><span><a class="LN" name="8999"> 8999   </a>
</span><span><a class="LN" name="9000"> 9000   </a>  tmp_780 &lt;= c0_serialOut_0_26(0);
</span><span><a class="LN" name="9001"> 9001   </a>
</span><span><a class="LN" name="9002"> 9002   </a>  tmp_781 &lt;= resize(tmp_780, 70);
</span><span><a class="LN" name="9003"> 9003   </a>
</span><span><a class="LN" name="9004"> 9004   </a>  tmp_782 &lt;= tmp_779 + tmp_781;
</span><span><a class="LN" name="9005"> 9005   </a>
</span><span><a class="LN" name="9006"> 9006   </a>  tmp_783 &lt;= tmp_782(57 <span class="KW">DOWNTO</span> 44);
</span><span><a class="LN" name="9007"> 9007   </a>
</span><span><a class="LN" name="9008"> 9008   </a>  s3_reg_process : <span class="KW">PROCESS</span> (clk, reset_x)
</span><span><a class="LN" name="9009"> 9009   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="9010"> 9010   </a>    <span class="KW">IF</span> reset_x = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="9011"> 9011   </a>      s3_tmp &lt;= to_signed(16#0000#, 14);
</span><span><a class="LN" name="9012"> 9012   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" name="9013"> 9013   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="9014"> 9014   </a>        s3_tmp &lt;= tmp_783;
</span><span><a class="LN" name="9015"> 9015   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="9016"> 9016   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="9017"> 9017   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> s3_reg_process;
</span><span><a class="LN" name="9018"> 9018   </a>
</span><span><a class="LN" name="9019"> 9019   </a>
</span><span><a class="LN" name="9020"> 9020   </a>  s3 &lt;= std_logic_vector(s3_tmp);
</span><span><a class="LN" name="9021"> 9021   </a>
</span><span><a class="LN" name="9022"> 9022   </a>  ce_out &lt;= enb_1_4_1;
</span><span><a class="LN" name="9023"> 9023   </a>
</span><span><a class="LN" name="9024"> 9024   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="9025"> 9025   </a>
</span><span><a class="LN" name="9026"> 9026   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>