Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: pong_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong_top"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : pong_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/eprog/ProjectV0/list_ch13_01_font_rom.vhd" in Library work.
Architecture arch of Entity font_rom is up to date.
Compiling vhdl file "C:/eprog/ProjectV0/ClockManager.vhd" in Library work.
Architecture behavioral of Entity clockmanager is up to date.
Compiling vhdl file "C:/eprog/ProjectV0/list_ch12_01_vga_sync.vhd" in Library work.
Architecture arch of Entity vga_sync is up to date.
Compiling vhdl file "C:/eprog/ProjectV0/list_ch13_06_pong_text.vhd" in Library work.
Architecture arch of Entity pong_text is up to date.
Compiling vhdl file "C:/eprog/ProjectV0/list_ch13_07_pong_graph.vhd" in Library work.
Entity <pong_graph> compiled.
Entity <pong_graph> (Architecture <arch>) compiled.
Compiling vhdl file "C:/eprog/ProjectV0/list_ch13_09_pong_timer.vhd" in Library work.
Architecture arch of Entity timer is up to date.
Compiling vhdl file "C:/eprog/ProjectV0/list_ch13_08_pong_counter.vhd" in Library work.
Architecture arch of Entity m100_counter is up to date.
Compiling vhdl file "C:/eprog/ProjectV0/list_ch13_10_pong_top.vhd" in Library work.
Architecture arch of Entity pong_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pong_top> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <clockmanager> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <pong_text> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <pong_graph> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <timer> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <m100_counter> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <font_rom> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pong_top> in library <work> (Architecture <arch>).
Entity <pong_top> analyzed. Unit <pong_top> generated.

Analyzing Entity <clockmanager> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clockmanager>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKIN_PERIOD =  40.0000000000000000" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DSS_MODE =  NONE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "FACTORY_JF =  C080" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_SP_INST> in unit <clockmanager>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_SP_INST> in unit <clockmanager>.
Entity <clockmanager> analyzed. Unit <clockmanager> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <arch>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.

Analyzing Entity <pong_text> in library <work> (Architecture <arch>).
Entity <pong_text> analyzed. Unit <pong_text> generated.

Analyzing Entity <font_rom> in library <work> (Architecture <arch>).
Entity <font_rom> analyzed. Unit <font_rom> generated.

Analyzing Entity <pong_graph> in library <work> (Architecture <arch>).
WARNING:Xst:819 - "C:/eprog/ProjectV0/list_ch13_07_pong_graph.vhd" line 259: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <rom_bit_player>, <gra_still>, <btn_reg>
WARNING:Xst:819 - "C:/eprog/ProjectV0/list_ch13_07_pong_graph.vhd" line 360: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <shot_reg>, <shoot>, <btn_reg>
WARNING:Xst:819 - "C:/eprog/ProjectV0/list_ch13_07_pong_graph.vhd" line 512: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <player_on>
Entity <pong_graph> analyzed. Unit <pong_graph> generated.

Analyzing Entity <timer> in library <work> (Architecture <arch>).
Entity <timer> analyzed. Unit <timer> generated.

Analyzing Entity <m100_counter> in library <work> (Architecture <arch>).
Entity <m100_counter> analyzed. Unit <m100_counter> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_sync>.
    Related source file is "C:/eprog/ProjectV0/list_ch12_01_vga_sync.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 90.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 94.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 99.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <pong_graph>.
    Related source file is "C:/eprog/ProjectV0/list_ch13_07_pong_graph.vhd".
WARNING:Xst:1780 - Signal <rom_next_enemy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_data_player> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rom_data_enemy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 4-bit latch for signal <btn_next>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8x8-bit ROM for signal <rom_data>.
    Found 16x99-bit ROM for signal <rom_addr_player$rom0000>.
    Found 16x18-bit ROM for signal <rom_addr_enemy$rom0000>.
    Found 3-bit 16-to-1 multiplexer for signal <$mux0007> created at line 263.
    Found 3-bit 16-to-1 multiplexer for signal <$mux0015> created at line 270.
    Found 3-bit 16-to-1 multiplexer for signal <$mux0029> created at line 273.
    Found 3-bit 16-to-1 multiplexer for signal <$mux0030> created at line 276.
    Found 10-bit register for signal <ball_vx_reg>.
    Found 10-bit register for signal <ball_vy_reg>.
    Found 10-bit adder for signal <ball_x_r>.
    Found 10-bit register for signal <ball_x_reg>.
    Found 10-bit adder for signal <ball_x_reg$mux0000>.
    Found 10-bit adder for signal <ball_y_b>.
    Found 10-bit register for signal <ball_y_reg>.
    Found 10-bit adder for signal <ball_y_reg$mux0000>.
    Found 10-bit subtractor for signal <bar_x_l>.
    Found 10-bit adder for signal <bar_x_l$addsub0000> created at line 296.
    Found 10-bit register for signal <bar_x_reg>.
    Found 10-bit addsub for signal <bar_x_reg$addsub0000>.
    Found 10-bit comparator greatequal for signal <bar_x_reg$cmp_ge0000> created at line 315.
    Found 10-bit comparator greater for signal <bar_x_reg$cmp_gt0000> created at line 313.
    Found 10-bit comparator lessequal for signal <bar_x_reg$cmp_le0000> created at line 317.
    Found 10-bit comparator less for signal <bar_x_reg$cmp_lt0000> created at line 315.
    Found 10-bit subtractor for signal <bar_y_b>.
    Found 10-bit adder for signal <bar_y_b$addsub0000> created at line 295.
    Found 10-bit register for signal <bar_y_reg>.
    Found 10-bit addsub for signal <bar_y_reg$addsub0000>.
    Found 10-bit comparator greatequal for signal <bar_y_reg$cmp_ge0000> created at line 312.
    Found 10-bit comparator lessequal for signal <bar_y_reg$cmp_le0000> created at line 313.
    Found 10-bit comparator less for signal <bar_y_reg$cmp_lt0000> created at line 312.
    Found 4-bit register for signal <btn_reg>.
    Found 10-bit comparator greatequal for signal <enemy_on$cmp_ge0000> created at line 421.
    Found 10-bit comparator lessequal for signal <enemy_on$cmp_le0000> created at line 421.
    Found 10-bit comparator lessequal for signal <enemy_on$cmp_le0001> created at line 421.
    Found 10-bit comparator lessequal for signal <enemy_on$cmp_le0002> created at line 421.
    Found 10-bit register for signal <enemy_vx_reg>.
    Found 10-bit comparator greatequal for signal <enemy_vx_reg$cmp_ge0000> created at line 488.
    Found 10-bit comparator greater for signal <enemy_vx_reg$cmp_gt0000> created at line 495.
    Found 10-bit comparator greater for signal <enemy_vx_reg$cmp_gt0001> created at line 497.
    Found 10-bit comparator greater for signal <enemy_vx_reg$cmp_gt0002> created at line 482.
    Found 10-bit comparator lessequal for signal <enemy_vx_reg$cmp_le0000> created at line 491.
    Found 10-bit comparator less for signal <enemy_vx_reg$cmp_lt0000> created at line 493.
    Found 10-bit comparator less for signal <enemy_vx_reg$cmp_lt0001> created at line 475.
    Found 10-bit register for signal <enemy_vy_reg>.
    Found 10-bit comparator greatequal for signal <enemy_vy_reg$cmp_ge0000> created at line 493.
    Found 10-bit comparator lessequal for signal <enemy_vy_reg$cmp_le0000> created at line 495.
    Found 10-bit adder for signal <enemy_x_r>.
    Found 10-bit register for signal <enemy_x_reg>.
    Found 10-bit adder for signal <enemy_x_reg$addsub0000> created at line 428.
    Found 10-bit adder for signal <enemy_y_b>.
    Found 10-bit register for signal <enemy_y_reg>.
    Found 10-bit adder for signal <enemy_y_reg$addsub0000> created at line 434.
    Found 10-bit comparator equal for signal <miss$cmp_eq0000> created at line 451.
    Found 10-bit comparator equal for signal <miss$cmp_eq0001> created at line 451.
    Found 10-bit comparator equal for signal <miss$cmp_eq0002> created at line 451.
    Found 10-bit comparator equal for signal <miss$cmp_eq0003> created at line 451.
    Found 10-bit comparator greatequal for signal <player_on$cmp_ge0000> created at line 297.
    Found 10-bit comparator lessequal for signal <player_on$cmp_le0000> created at line 297.
    Found 10-bit comparator lessequal for signal <player_on$cmp_le0001> created at line 297.
    Found 10-bit comparator lessequal for signal <player_on$cmp_le0002> created at line 297.
    Found 3-bit subtractor for signal <rom_addr>.
    Found 4-bit subtractor for signal <rom_addr_enemy>.
    Found 4-bit subtractor for signal <rom_addr_player>.
    Found 1-bit 8-to-1 multiplexer for signal <rom_bit>.
    Found 3-bit 16-to-1 multiplexer for signal <rom_bit_enemy>.
    Found 3-bit register for signal <rom_bit_player>.
    Found 3-bit subtractor for signal <rom_col>.
    Found 4-bit subtractor for signal <rom_col_enemy>.
    Found 4-bit subtractor for signal <rom_col_player>.
    Found 10-bit comparator greater for signal <shot_next$cmp_gt0000> created at line 391.
    Found 10-bit comparator greater for signal <shot_next$cmp_gt0001> created at line 399.
    Found 10-bit comparator less for signal <shot_next$cmp_lt0000> created at line 387.
    Found 10-bit comparator less for signal <shot_next$cmp_lt0001> created at line 395.
    Found 1-bit register for signal <shot_reg>.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0000> created at line 333.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0001> created at line 333.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0002> created at line 333.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0003> created at line 333.
    Found 10-bit comparator lessequal for signal <wall_on$cmp_le0000> created at line 244.
    Found 10-bit comparator greatequal for signal <wall_on$cmp_le0001> created at line 244.
    Found 10-bit comparator lessequal for signal <wall_on$cmp_le0002> created at line 244.
    Found 10-bit comparator lessequal for signal <wall_on$cmp_le0003> created at line 244.
    Found 10-bit comparator greatequal for signal <wall_on$cmp_le0004> created at line 244.
    Found 10-bit comparator lessequal for signal <wall_on$cmp_le0005> created at line 244.
    Summary:
	inferred   3 ROM(s).
	inferred  68 D-type flip-flop(s).
	inferred  20 Adder/Subtractor(s).
	inferred  42 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <pong_graph> synthesized.


Synthesizing Unit <timer>.
    Related source file is "C:/eprog/ProjectV0/list_ch13_09_pong_timer.vhd".
    Found 7-bit down counter for signal <timer_reg>.
    Summary:
	inferred   1 Counter(s).
Unit <timer> synthesized.


Synthesizing Unit <m100_counter>.
    Related source file is "C:/eprog/ProjectV0/list_ch13_08_pong_counter.vhd".
    Found 4-bit register for signal <dig0_reg>.
    Found 4-bit adder for signal <dig0_reg$addsub0000> created at line 45.
    Found 4-bit register for signal <dig1_reg>.
    Found 4-bit adder for signal <dig1_reg$addsub0000> created at line 42.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <m100_counter> synthesized.


Synthesizing Unit <font_rom>.
    Related source file is "C:/eprog/ProjectV0/list_ch13_01_font_rom.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2048x8-bit ROM for signal <data$rom0000> created at line 2215.
    Found 11-bit register for signal <addr_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred  11 D-type flip-flop(s).
Unit <font_rom> synthesized.


Synthesizing Unit <clockmanager>.
    Related source file is "C:/eprog/ProjectV0/ClockManager.vhd".
Unit <clockmanager> synthesized.


Synthesizing Unit <pong_text>.
    Related source file is "C:/eprog/ProjectV0/list_ch13_06_pong_text.vhd".
    Found 64x7-bit ROM for signal <char_addr_r$rom0000> created at line 174.
    Found 16x7-bit ROM for signal <char_addr_o>.
    Found 7-bit 16-to-1 multiplexer for signal <char_addr_s>.
    Found 1-bit 8-to-1 multiplexer for signal <font_bit>.
    Found 4-bit comparator greatequal for signal <logo_on$cmp_le0000> created at line 147.
    Found 4-bit comparator lessequal for signal <logo_on$cmp_le0001> created at line 147.
    Found 5-bit comparator greatequal for signal <over_on$cmp_le0000> created at line 180.
    Found 5-bit comparator lessequal for signal <over_on$cmp_le0001> created at line 180.
    Found 6-bit comparator greater for signal <score_on$cmp_gt0000> created at line 116.
    Found 6-bit comparator less for signal <score_on$cmp_lt0000> created at line 116.
    Summary:
	inferred   2 ROM(s).
	inferred   6 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <pong_text> synthesized.


Synthesizing Unit <pong_top>.
    Related source file is "C:/eprog/ProjectV0/list_ch13_10_pong_top.vhd".
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 5                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | newgame                                        |
    | Power Up State     | newgame                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <ball_reg>.
    Found 2-bit subtractor for signal <ball_reg$share0000> created at line 104.
    Found 3-bit register for signal <rgb_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   5 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <pong_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 16x18-bit ROM                                         : 1
 16x7-bit ROM                                          : 1
 16x99-bit ROM                                         : 1
 2048x8-bit ROM                                        : 1
 64x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 10
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 4
# Counters                                             : 3
 10-bit up counter                                     : 2
 7-bit down counter                                    : 1
# Registers                                            : 21
 1-bit register                                        : 4
 10-bit register                                       : 10
 11-bit register                                       : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 4-bit register                                        : 3
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 54
 10-bit comparator equal                               : 4
 10-bit comparator greatequal                          : 10
 10-bit comparator greater                             : 6
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 20
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 8
 1-bit 8-to-1 multiplexer                              : 2
 3-bit 16-to-1 multiplexer                             : 5
 7-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state_reg/FSM> on signal <state_reg[1:2]> with sequential encoding.
---------------------
 State   | Encoding
---------------------
 newgame | 00
 play    | 01
 newball | 11
 over    | 10
---------------------

Synthesizing (advanced) Unit <font_rom>.
INFO:Xst:3044 - The ROM <Mrom_data_rom0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <addr_reg>.
INFO:Xst:3225 - The RAM <Mrom_data_rom0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2048-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <data>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <font_rom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# RAMs                                                 : 1
 2048x8-bit single-port block RAM                      : 1
# ROMs                                                 : 5
 16x18-bit ROM                                         : 1
 16x7-bit ROM                                          : 1
 16x99-bit ROM                                         : 1
 64x7-bit ROM                                          : 1
 8x8-bit ROM                                           : 1
# Adders/Subtractors                                   : 23
 10-bit adder                                          : 10
 10-bit addsub                                         : 2
 10-bit subtractor                                     : 2
 2-bit subtractor                                      : 1
 3-bit subtractor                                      : 2
 4-bit adder                                           : 2
 4-bit subtractor                                      : 4
# Counters                                             : 3
 10-bit up counter                                     : 2
 7-bit down counter                                    : 1
# Registers                                            : 124
 Flip-Flops                                            : 124
# Latches                                              : 1
 4-bit latch                                           : 1
# Comparators                                          : 54
 10-bit comparator equal                               : 4
 10-bit comparator greatequal                          : 10
 10-bit comparator greater                             : 6
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 20
 4-bit comparator greatequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator greatequal                           : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator greater                              : 1
 6-bit comparator less                                 : 1
# Multiplexers                                         : 8
 1-bit 8-to-1 multiplexer                              : 2
 3-bit 16-to-1 multiplexer                             : 5
 7-bit 16-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <3> in Unit <LPM_DFF_7> is equivalent to the following 6 FFs/Latches, which will be removed : <4> <7> <5> <6> <8> <9> 
INFO:Xst:2261 - The FF/Latch <enemy_vy_reg_9> in Unit <pong_graph> is equivalent to the following 7 FFs/Latches, which will be removed : <enemy_vy_reg_8> <enemy_vy_reg_6> <enemy_vy_reg_5> <enemy_vy_reg_7> <enemy_vy_reg_4> <enemy_vy_reg_3> <enemy_vy_reg_1> 
INFO:Xst:2261 - The FF/Latch <enemy_vx_reg_9> in Unit <pong_graph> is equivalent to the following 7 FFs/Latches, which will be removed : <enemy_vx_reg_8> <enemy_vx_reg_6> <enemy_vx_reg_5> <enemy_vx_reg_7> <enemy_vx_reg_4> <enemy_vx_reg_3> <enemy_vx_reg_1> 
INFO:Xst:2261 - The FF/Latch <ball_vx_reg_9> in Unit <pong_graph> is equivalent to the following 6 FFs/Latches, which will be removed : <ball_vx_reg_8> <ball_vx_reg_6> <ball_vx_reg_5> <ball_vx_reg_7> <ball_vx_reg_4> <ball_vx_reg_3> 

Optimizing unit <pong_top> ...

Optimizing unit <vga_sync> ...

Optimizing unit <m100_counter> ...

Optimizing unit <pong_graph> ...

Optimizing unit <pong_text> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block pong_top, actual ratio is 55.
FlipFlop graph_unit/bar_y_reg_1 has been replicated 1 time(s)
FlipFlop vga_sync_unit/h_count_reg_8 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_1 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_2 has been replicated 1 time(s)
FlipFlop vga_sync_unit/v_count_reg_4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 132
 Flip-Flops                                            : 132

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong_top.ngr
Top Level Output File Name         : pong_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 1460
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 22
#      LUT2                        : 240
#      LUT2_D                      : 4
#      LUT2_L                      : 2
#      LUT3                        : 110
#      LUT3_D                      : 7
#      LUT3_L                      : 6
#      LUT4                        : 477
#      LUT4_D                      : 40
#      LUT4_L                      : 41
#      MULT_AND                    : 16
#      MUXCY                       : 285
#      MUXF5                       : 79
#      MUXF6                       : 14
#      VCC                         : 1
#      XORCY                       : 100
# FlipFlops/Latches                : 136
#      FDC                         : 14
#      FDCE                        : 107
#      FDPE                        : 11
#      LD_1                        : 4
# RAMS                             : 1
#      RAMB16_S9                   : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 21
#      IBUF                        : 6
#      IBUFG                       : 1
#      OBUF                        : 14
# DCMs                             : 1
#      DCM_SP                      : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                      503  out of    960    52%  
 Number of Slice Flip Flops:            136  out of   1920     7%  
 Number of 4 input LUTs:                964  out of   1920    50%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of     83    25%  
 Number of BRAMs:                         1  out of      4    25%  
 Number of GCLKs:                         2  out of     24     8%  
 Number of DCMs:                          1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)              | Load  |
-----------------------------------+------------------------------------+-------+
clock                              | ClockManager_unit/DCM_SP_INST:CLK2X| 133   |
gra_still(state_reg_FSM_Out41:O)   | NONE(*)(graph_unit/btn_next_3)     | 4     |
-----------------------------------+------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 132   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 22.282ns (Maximum Frequency: 44.878MHz)
   Minimum input arrival time before clock: 8.610ns
   Maximum output required time after clock: 4.182ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 22.282ns (frequency: 44.878MHz)
  Total number of paths / destination ports: 66516 / 257
-------------------------------------------------------------------------
Delay:               11.141ns (Levels of Logic = 10)
  Source:            graph_unit/enemy_y_reg_1 (FF)
  Destination:       rgb_reg_2 (FF)
  Source Clock:      clock rising 2.0X
  Destination Clock: clock rising 2.0X

  Data Path: graph_unit/enemy_y_reg_1 to rgb_reg_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            20   0.514   0.940  graph_unit/enemy_y_reg_1 (graph_unit/enemy_y_reg_1)
     LUT4_D:I3->O          5   0.612   0.568  graph_unit/Msub_rom_addr_enemy_cy<1>11 (graph_unit/Msub_rom_addr_enemy_cy<1>)
     LUT3_D:I2->O         12   0.612   0.820  graph_unit/Msub_rom_addr_enemy_xor<2>11 (graph_unit/rom_addr_enemy<2>)
     LUT4:I3->O            2   0.612   0.410  graph_unit/Mrom_rom_addr_enemy_rom000061 (graph_unit/Mrom_rom_addr_enemy_rom00006)
     LUT4:I2->O            1   0.612   0.000  graph_unit/Mmux_rom_bit_enemy_9_f5_G (N301)
     MUXF5:I1->O           1   0.278   0.360  graph_unit/Mmux_rom_bit_enemy_9_f5 (graph_unit/Mmux_rom_bit_enemy_9_f5)
     LUT4_D:I3->LO         1   0.612   0.130  graph_unit/rom_col_enemy<3>26 (N441)
     LUT3:I2->O            1   0.612   0.387  graph_unit/rom_col_enemy<3>36 (graph_unit/rom_bit_enemy<0>)
     LUT4:I2->O            6   0.612   0.572  graph_unit/enemy_on_and0000 (graph_unit/enemy_on)
     LUT4:I3->O            1   0.612   0.387  rgb_next<2>52 (rgb_next<2>52)
     LUT4:I2->O            1   0.612   0.000  rgb_next<2>81 (rgb_next<2>)
     FDCE:D                    0.268          rgb_reg_2
    ----------------------------------------
    Total                     11.141ns (6.568ns logic, 4.573ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'gra_still'
  Clock period: 1.917ns (frequency: 521.662MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.917ns (Levels of Logic = 1)
  Source:            graph_unit/btn_next_3 (LATCH)
  Destination:       graph_unit/btn_next_3 (LATCH)
  Source Clock:      gra_still rising
  Destination Clock: gra_still rising

  Data Path: graph_unit/btn_next_3 to graph_unit/btn_next_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             2   0.588   0.449  graph_unit/btn_next_3 (graph_unit/btn_next_3)
     LUT4:I1->O            1   0.612   0.000  graph_unit/btn_next_mux0004<0>1 (graph_unit/btn_next_mux0004<0>)
     LD_1:D                    0.268          graph_unit/btn_next_3
    ----------------------------------------
    Total                      1.917ns (1.468ns logic, 0.449ns route)
                                       (76.6% logic, 23.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 727 / 107
-------------------------------------------------------------------------
Offset:              8.610ns (Levels of Logic = 15)
  Source:            shoot (PAD)
  Destination:       graph_unit/ball_y_reg_9 (FF)
  Destination Clock: clock rising 2.0X

  Data Path: shoot to graph_unit/ball_y_reg_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.106   0.671  shoot_IBUF (shoot_IBUF)
     LUT3:I1->O            2   0.612   0.383  graph_unit/ball_vy_reg_mux0000<9>1 (graph_unit/ball_vy_reg_mux0000<9>)
     LUT4:I3->O           11   0.612   0.796  graph_unit/ball_vy_reg_not00011 (graph_unit/ball_vy_reg_not0001)
     LUT4:I3->O           23   0.612   1.022  graph_unit/shot_next (graph_unit/shot_next)
     MULT_AND:I0->LO       0   0.645   0.000  graph_unit/ball_x_reg_mux0001<9>_mand (graph_unit/ball_x_reg_mux0001<9>_mand1)
     MUXCY:DI->O           1   0.773   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<0> (graph_unit/Madd_ball_x_reg_mux0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<1> (graph_unit/Madd_ball_x_reg_mux0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<2> (graph_unit/Madd_ball_x_reg_mux0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<3> (graph_unit/Madd_ball_x_reg_mux0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<4> (graph_unit/Madd_ball_x_reg_mux0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<5> (graph_unit/Madd_ball_x_reg_mux0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<6> (graph_unit/Madd_ball_x_reg_mux0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<7> (graph_unit/Madd_ball_x_reg_mux0000_cy<7>)
     MUXCY:CI->O           0   0.051   0.000  graph_unit/Madd_ball_x_reg_mux0000_cy<8> (graph_unit/Madd_ball_x_reg_mux0000_cy<8>)
     XORCY:CI->O           1   0.699   0.000  graph_unit/Madd_ball_x_reg_mux0000_xor<9> (graph_unit/ball_x_reg_mux0000<9>)
     FDCE:D                    0.268          graph_unit/ball_x_reg_9
    ----------------------------------------
    Total                      8.610ns (5.739ns logic, 2.872ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'gra_still'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              4.294ns (Levels of Logic = 3)
  Source:            btn<1> (PAD)
  Destination:       graph_unit/btn_next_3 (LATCH)
  Destination Clock: gra_still rising

  Data Path: btn<1> to graph_unit/btn_next_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   1.106   1.045  btn_1_IBUF (btn_1_IBUF)
     LUT2:I0->O            4   0.612   0.651  graph_unit/btn_next_mux0004<0>21 (graph_unit/N95)
     LUT4:I0->O            1   0.612   0.000  graph_unit/btn_next_mux0004<0>1 (graph_unit/btn_next_mux0004<0>)
     LD_1:D                    0.268          graph_unit/btn_next_3
    ----------------------------------------
    Total                      4.294ns (2.598ns logic, 1.696ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            rgb_reg_1 (FF)
  Destination:       outgreen<2> (PAD)
  Source Clock:      clock rising 2.0X

  Data Path: rgb_reg_1 to outgreen<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.514   0.499  rgb_reg_1 (rgb_reg_1)
     OBUF:I->O                 3.169          outgreen_2_OBUF (outgreen<2>)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 14.56 secs
 
--> 

Total memory usage is 4544092 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    8 (   0 filtered)

