# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../T01_-_Neander.srcs/sources_1/new/Board.vhd" \
"../../../../T01_-_Neander.srcs/sources_1/new/Datapath.vhd" \
"../../../../T01_-_Neander.srcs/sources_1/new/FSM.vhd" \
"../../../../T01_-_Neander.srcs/sources_1/new/Neander.vhd" \

# Do not sort compile order
nosort
