Apr 06 15:51:02.686 VTTY: Console port: waiting connection on tcp port 3002 (FD 43)
Apr 06 15:51:02.733 disk0: C/H/S settings = 1024/4/32
Apr 06 15:51:02.827 CONSOLE: console managed by I/O board
Apr 06 15:51:03.061 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6067b6c0,JIT on)
Apr 06 15:51:03.061 CPU0: CPU_STATE: Starting CPU (old state=2)...
Apr 06 15:51:03.170 ROM: Microcode has started.
Apr 06 15:51:03.170 CPU0: IO_FPGA: read from addr 0x3a0, pc=0xffffffff806ad374 (size=2)
Apr 06 15:51:03.186 ROM: unhandled syscall 0x00000032 at pc=0x60677844 (a1=0x00000019,a2=0x61e36fa0,a3=0x62128bc8)
Apr 06 15:51:03.186 CPU0: IO_FPGA: read from addr 0x224, pc=0x606ade10 (size=1)
Apr 06 15:51:03.311 CPU0: IO_FPGA: write to addr 0x398, value=0x2000000, pc=0x606adfc0 (size=4)
Apr 06 15:51:03.311 CPU0: IO_FPGA: write to addr 0x398, value=0x0, pc=0x606adfdc (size=4)
Apr 06 15:51:03.311 CPU0: MP_FPGA: writing reg 0x70 at pc=0x606d129c (data=0x7e)
Apr 06 15:51:03.311 CPU0: PCI: read request at pc=0x606c2790: bus=0,device=0,function=0,reg=0x08
Apr 06 15:51:03.311 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=0,function=0,reg=0x00
Apr 06 15:51:03.311 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=0,function=0,reg=0x00
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x10
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x00000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x10
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x90
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x00000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x90
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x10000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x14
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x10000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x14
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x10000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x94
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x10000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x94
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x14000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x20
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x14000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x20
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x14000000) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0xa0
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x14000000) at pc=0x606c2900: bus=0,device=0,function=0,reg=0xa0
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x00000146) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x04
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x00000146) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x04
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x00000146) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x84
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x00000146) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x84
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x0000000f) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x0c
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x0000000f) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x0c
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x0000000f) at pc=0x606c28fc: bus=0,device=0,function=0,reg=0x8c
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0x0000000f) at pc=0x606c2900: bus=0,device=0,function=0,reg=0x8c
Apr 06 15:51:03.311 CPU0: PCI: write request (data=0xc0000000) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x10
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x10).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xc0000000) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x10
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x10).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xc0000000) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x90
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x90).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xc0000000) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x90
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x90).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xd0000000) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x14
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x14).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xd0000000) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x14
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x14).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xd0000000) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x94
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x94).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xd0000000) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x94
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xd0000000) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x94).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000000c0) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x1c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x1c).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000000c0) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x1c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x1c).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000000c0) at pc=0x606c28fc: bus=0,device=0,function=1,reg=0x9c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606c28fc (bus=0,device=0,function=1,reg=0x9c).
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000000c0) at pc=0x606c2900: bus=0,device=0,function=1,reg=0x9c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000000c0) for unknown device at pc=0x606c2900 (bus=0,device=0,function=1,reg=0x9c).
Apr 06 15:51:03.327 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=1,function=0,reg=0x00
Apr 06 15:51:03.327 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=1,function=0,reg=0x00
Apr 06 15:51:03.327 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=1,function=0,reg=0x40
Apr 06 15:51:03.327 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=1,function=0,reg=0x40
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00000147) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x04
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00000147) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x04
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00002e10) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x0c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00002e10) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x0c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x18020100) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x18
Apr 06 15:51:03.327 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x18020100) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x18
Apr 06 15:51:03.327 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xffff3f00) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x1c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0xffff3f00) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x1c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x48704000) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x20
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x48704000) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x20
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x0000ff00) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x24
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x0000ff00) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x24
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00030000) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x3c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00030000) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x3c
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00100000) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x40
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00100000) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x40
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00009020) at pc=0x606c28b8: bus=0,device=1,function=0,reg=0x44
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00009020) at pc=0x606c28c4: bus=0,device=1,function=0,reg=0x44
Apr 06 15:51:03.327 CPU0: PCI: read request at pc=0x606c29fc: bus=2,device=16,function=0,reg=0x00
Apr 06 15:51:03.327 CPU0: PCI: read request at pc=0x606c2a00: bus=2,device=16,function=0,reg=0x00
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000001c3) at pc=0x606c28b8: bus=2,device=16,function=0,reg=0x04
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x000001c3) at pc=0x606c28c4: bus=2,device=16,function=0,reg=0x04
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00000400) at pc=0x606c28b8: bus=2,device=16,function=0,reg=0x10
Apr 06 15:51:03.327 CPU0: PCI: write request (data=0x00000400) at pc=0x606c28c4: bus=2,device=16,function=0,reg=0x10
Apr 06 15:51:03.749 ROM: trying to read bootvar 'BOOT'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'CONFIG_FILE'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'BOOTLDR'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'INHIBIT_BSI'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'RSHELF'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'DSHELF'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'DSHELFINFO'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'RESET_COUNTER'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'CHRG_ID'
Apr 06 15:51:03.749 ROM: trying to read bootvar 'SLOTCACHE'
Apr 06 15:51:04.764 CPU0: PCI: read request at pc=0x606e74f0: bus=0,device=0,function=0,reg=0x08
Apr 06 15:51:04.764 CPU0: CLPD6729: ext reg index 0x03 at pc=0x606eb350
Apr 06 15:51:04.764 CPU0: CLPD6729: ext reg index 0x03 at pc=0x606eb350
Apr 06 15:51:04.764 CPU0: CLPD6729: ext reg index 0x09 at pc=0x606eb350
Apr 06 15:51:04.764 CPU0: CLPD6729: ext reg index 0x09 at pc=0x606eb350
Apr 06 15:51:04.764 CPU0: CLPD6729: ext reg index 0x05 at pc=0x606eb350
Apr 06 15:51:04.764 CPU0: CLPD6729: ext reg index 0x05 at pc=0x606eb350
Apr 06 15:51:04.780 Calendar: reset
Apr 06 15:51:04.842 ROM: trying to read bootvar 'BOOTLDR'
Apr 06 15:51:04.842 ROM: trying to read bootvar 'CONFIG_FILE'
Apr 06 15:51:04.983 CPU0: MP_FPGA: writing reg 0x70 at pc=0x606d40c4 (data=0x2)
Apr 06 15:51:05.108 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=7,function=0,reg=0x00
Apr 06 15:51:05.108 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=7,function=0,reg=0x00
Apr 06 15:51:05.108 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=7,function=0,reg=0x08
Apr 06 15:51:05.108 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=7,function=0,reg=0x08
Apr 06 15:51:05.108 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=7,function=0,reg=0x00
Apr 06 15:51:05.108 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=7,function=0,reg=0x00
Apr 06 15:51:05.108 CPU0: PCI: read request at pc=0x606c29fc: bus=0,device=7,function=0,reg=0x40
Apr 06 15:51:05.108 CPU0: PCI: read request at pc=0x606c2a00: bus=0,device=7,function=0,reg=0x40
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0xffff0000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x04
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0xffff0000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x04
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x00002e10) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x0c
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x00002e10) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x0c
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x18050504) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x18
Apr 06 15:51:05.108 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x18050504) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x18
Apr 06 15:51:05.108 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x02805f40) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x1c
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x02805f40) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x1c
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x48f04880) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x20
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x48f04880) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x20
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x0001ff01) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x24
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x0001ff01) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x24
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x30
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x30
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x03030000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x3c
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x03030000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x3c
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x02000000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x40
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x02000000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x40
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x64
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x00000000) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x64
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x000001ff) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x68
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x000001ff) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x68
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x00000147) at pc=0x606c28b8: bus=0,device=7,function=0,reg=0x04
Apr 06 15:51:05.108 CPU0: PCI: write request (data=0x00000147) at pc=0x606c28c4: bus=0,device=7,function=0,reg=0x04
Apr 06 15:51:05.217 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x00
Apr 06 15:51:05.217 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x00
Apr 06 15:51:05.217 CPU0: PCI: write request (data=0x00000006) at pc=0x606c28b8: bus=1,device=0,function=0,reg=0x04
Apr 06 15:51:05.217 CPU0: PCI: write request (data=0x00000006) at pc=0x606c28c4: bus=1,device=0,function=0,reg=0x04
Apr 06 15:51:05.217 CPU0: PCI: write request (data=0x480c0000) at pc=0x606c28b8: bus=1,device=0,function=0,reg=0x14
Apr 06 15:51:05.217 C7200-IO-FE(0): registers are mapped at 0x480c0000
Apr 06 15:51:05.217 CPU0: PCI: write request (data=0x480c0000) at pc=0x606c28c4: bus=1,device=0,function=0,reg=0x14
Apr 06 15:51:05.217 C7200-IO-FE(0): registers are mapped at 0x480c0000
Apr 06 15:51:05.217 CPU0: PCI: write request (data=0x0000ff00) at pc=0x606c28b8: bus=1,device=0,function=0,reg=0x0c
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x0000ff00) at pc=0x606c28c4: bus=1,device=0,function=0,reg=0x0c
Apr 06 15:51:05.233 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x08
Apr 06 15:51:05.233 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x08
Apr 06 15:51:05.233 CPU0: PCI: read request at pc=0x606c29fc: bus=5,device=0,function=0,reg=0x00
Apr 06 15:51:05.233 CPU0: PCI: read request at pc=0x606c2a00: bus=5,device=0,function=0,reg=0x00
Apr 06 15:51:05.233 CPU0: PCI: read request at pc=0x606c29fc: bus=5,device=0,function=0,reg=0x00
Apr 06 15:51:05.233 CPU0: PCI: read request at pc=0x606c2a00: bus=5,device=0,function=0,reg=0x00
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x48800000) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x10
Apr 06 15:51:05.233 PA-4T+(1): registers are mapped at 0x48800000
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x48800000) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x10
Apr 06 15:51:05.233 PA-4T+(1): registers are mapped at 0x48800000
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x48802000) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x14
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x48802000) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x14
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x00000008) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x40
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x00000008) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x40
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x0000f800) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x0c
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x0000f800) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x0c
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x00000006) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x04
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x00000006) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x04
Apr 06 15:51:05.233 CPU0: PCI: read request at pc=0x606c29fc: bus=5,device=0,function=0,reg=0x08
Apr 06 15:51:05.233 CPU0: PCI: read request at pc=0x606c2a00: bus=5,device=0,function=0,reg=0x08
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x0000f800) at pc=0x606c28b8: bus=5,device=0,function=0,reg=0x0c
Apr 06 15:51:05.233 CPU0: PCI: write request (data=0x0000f800) at pc=0x606c28c4: bus=5,device=0,function=0,reg=0x0c
Apr 06 15:51:05.249 C7200-IO-FE(0): unicast MAC address: ca:01:1e:38:00:00
Apr 06 15:51:05.249 PA-4T+(1): channel 0 disabled
Apr 06 15:51:05.249 PA-4T+(1): channel 0 disabled
Apr 06 15:51:05.249 PA-4T+(1): channel 0 enabled
Apr 06 15:51:05.249 PA-4T+(1): channel 1 disabled
Apr 06 15:51:05.249 PA-4T+(1): channel 1 disabled
Apr 06 15:51:05.249 PA-4T+(1): channel 1 enabled
Apr 06 15:51:05.249 PA-4T+(1): channel 2 disabled
Apr 06 15:51:05.249 PA-4T+(1): channel 2 disabled
Apr 06 15:51:05.249 PA-4T+(1): channel 2 enabled
Apr 06 15:51:05.249 PA-4T+(1): channel 3 disabled
Apr 06 15:51:05.249 PA-4T+(1): channel 3 disabled
Apr 06 15:51:05.249 PA-4T+(1): channel 3 enabled
Apr 06 15:51:05.249 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x08
Apr 06 15:51:05.249 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x08
Apr 06 15:51:05.264 C7200-IO-FE(0): unicast MAC address: ca:01:1e:38:00:00
Apr 06 15:51:05.296 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x08
Apr 06 15:51:05.296 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x08
Apr 06 15:51:05.311 C7200-IO-FE(0): unicast MAC address: ca:01:1e:38:00:00
Apr 06 15:51:05.467 CPU0: JIT: partial JIT flush (count=794)
Apr 06 15:51:05.702 ROM: unhandled syscall 0x0000001a at pc=0x60677844 (a1=0x6073787c,a2=0x7fff0000,a3=0x00000001)
Apr 06 15:51:05.702 ROM: unhandled syscall 0x00000009 at pc=0x60677844 (a1=0x6073787c,a2=0x7fff0000,a3=0x00000001)
Apr 06 15:51:07.030 CPU0: JIT: flushing data structures (compiled pages=950)
Apr 06 15:51:19.735 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.750 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.750 PA-4T+(1): channel 0 enabled
Apr 06 15:51:19.766 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.766 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.766 PA-4T+(1): channel 0 enabled
Apr 06 15:51:19.781 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.781 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.781 PA-4T+(1): channel 0 enabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 enabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 enabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 enabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 disabled
Apr 06 15:51:19.797 PA-4T+(1): channel 0 enabled
Apr 06 15:51:25.251 PA-4T+(1): channel 2 disabled
Apr 06 15:51:25.251 PA-4T+(1): channel 2 disabled
Apr 06 15:51:25.251 PA-4T+(1): channel 2 enabled
Apr 06 15:51:25.251 PA-4T+(1): channel 3 disabled
Apr 06 15:51:25.251 PA-4T+(1): channel 3 disabled
Apr 06 15:51:25.251 PA-4T+(1): channel 3 enabled
Apr 06 15:51:35.252 PA-4T+(1): channel 2 disabled
Apr 06 15:51:35.252 PA-4T+(1): channel 2 disabled
Apr 06 15:51:35.252 PA-4T+(1): channel 2 enabled
Apr 06 15:51:35.252 PA-4T+(1): channel 3 disabled
Apr 06 15:51:35.252 PA-4T+(1): channel 3 disabled
Apr 06 15:51:35.252 PA-4T+(1): channel 3 enabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 disabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 disabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 enabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 disabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 disabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 enabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 disabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 disabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 enabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 disabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 disabled
Apr 06 15:51:55.817 PA-4T+(1): channel 0 enabled
Apr 06 15:52:15.178 PA-4T+(1): channel 1 disabled
Apr 06 15:52:15.178 PA-4T+(1): channel 1 disabled
Apr 06 15:52:15.178 PA-4T+(1): channel 1 enabled
Apr 06 15:52:45.166 PA-4T+(1): channel 1 disabled
Apr 06 15:52:45.166 PA-4T+(1): channel 1 disabled
Apr 06 15:52:45.166 PA-4T+(1): channel 1 enabled
Apr 06 15:53:15.169 PA-4T+(1): channel 1 disabled
Apr 06 15:53:15.169 PA-4T+(1): channel 1 disabled
Apr 06 15:53:15.169 PA-4T+(1): channel 1 enabled
Apr 06 15:53:45.172 PA-4T+(1): channel 1 disabled
Apr 06 15:53:45.172 PA-4T+(1): channel 1 disabled
Apr 06 15:53:45.172 PA-4T+(1): channel 1 enabled
Apr 06 15:54:15.178 PA-4T+(1): channel 1 disabled
Apr 06 15:54:15.178 PA-4T+(1): channel 1 disabled
Apr 06 15:54:15.178 PA-4T+(1): channel 1 enabled
Apr 06 15:54:35.111 PA-4T+(1): channel 0 disabled
Apr 06 15:54:35.111 PA-4T+(1): channel 0 disabled
Apr 06 15:54:35.111 PA-4T+(1): channel 0 enabled
Apr 06 15:54:45.112 PA-4T+(1): channel 0 disabled
Apr 06 15:54:45.112 PA-4T+(1): channel 0 disabled
Apr 06 15:54:45.112 PA-4T+(1): channel 0 enabled
Apr 06 15:54:45.158 PA-4T+(1): channel 1 disabled
Apr 06 15:54:45.158 PA-4T+(1): channel 1 disabled
Apr 06 15:54:45.158 PA-4T+(1): channel 1 enabled
Apr 06 15:55:15.164 PA-4T+(1): channel 1 disabled
Apr 06 15:55:15.164 PA-4T+(1): channel 1 disabled
Apr 06 15:55:15.164 PA-4T+(1): channel 1 enabled
Apr 06 15:55:45.183 PA-4T+(1): channel 1 disabled
Apr 06 15:55:45.183 PA-4T+(1): channel 1 disabled
Apr 06 15:55:45.183 PA-4T+(1): channel 1 enabled
Apr 06 15:56:15.183 PA-4T+(1): channel 1 disabled
Apr 06 15:56:15.183 PA-4T+(1): channel 1 disabled
Apr 06 15:56:15.183 PA-4T+(1): channel 1 enabled
Apr 06 15:56:45.187 PA-4T+(1): channel 1 disabled
Apr 06 15:56:45.187 PA-4T+(1): channel 1 disabled
Apr 06 15:56:45.187 PA-4T+(1): channel 1 enabled
Apr 06 15:57:15.174 PA-4T+(1): channel 1 disabled
Apr 06 15:57:15.174 PA-4T+(1): channel 1 disabled
Apr 06 15:57:15.190 PA-4T+(1): channel 1 enabled
Apr 06 15:57:45.193 PA-4T+(1): channel 1 disabled
Apr 06 15:57:45.193 PA-4T+(1): channel 1 disabled
Apr 06 15:57:45.193 PA-4T+(1): channel 1 enabled
Apr 06 15:58:15.196 PA-4T+(1): channel 1 disabled
Apr 06 15:58:15.196 PA-4T+(1): channel 1 disabled
Apr 06 15:58:15.196 PA-4T+(1): channel 1 enabled
Apr 06 15:58:45.184 PA-4T+(1): channel 1 disabled
Apr 06 15:58:45.184 PA-4T+(1): channel 1 disabled
Apr 06 15:58:45.184 PA-4T+(1): channel 1 enabled
Apr 06 15:59:15.208 PA-4T+(1): channel 1 disabled
Apr 06 15:59:15.208 PA-4T+(1): channel 1 disabled
Apr 06 15:59:15.208 PA-4T+(1): channel 1 enabled
Apr 06 15:59:45.204 PA-4T+(1): channel 1 disabled
Apr 06 15:59:45.204 PA-4T+(1): channel 1 disabled
Apr 06 15:59:45.204 PA-4T+(1): channel 1 enabled
Apr 06 16:00:15.192 PA-4T+(1): channel 1 disabled
Apr 06 16:00:15.192 PA-4T+(1): channel 1 disabled
Apr 06 16:00:15.192 PA-4T+(1): channel 1 enabled
Apr 06 16:00:45.211 PA-4T+(1): channel 1 disabled
Apr 06 16:00:45.211 PA-4T+(1): channel 1 disabled
Apr 06 16:00:45.211 PA-4T+(1): channel 1 enabled
Apr 06 16:01:15.220 PA-4T+(1): channel 1 disabled
Apr 06 16:01:15.220 PA-4T+(1): channel 1 disabled
Apr 06 16:01:15.220 PA-4T+(1): channel 1 enabled
Apr 06 16:01:45.190 PA-4T+(1): channel 1 disabled
Apr 06 16:01:45.190 PA-4T+(1): channel 1 disabled
Apr 06 16:01:45.190 PA-4T+(1): channel 1 enabled
Apr 06 16:02:15.194 PA-4T+(1): channel 1 disabled
Apr 06 16:02:15.194 PA-4T+(1): channel 1 disabled
Apr 06 16:02:15.194 PA-4T+(1): channel 1 enabled
Apr 06 16:02:45.181 PA-4T+(1): channel 1 disabled
Apr 06 16:02:45.181 PA-4T+(1): channel 1 disabled
Apr 06 16:02:45.181 PA-4T+(1): channel 1 enabled
Apr 06 16:03:05.636 VTTY: Console port is now connected (accept_fd=43,conn_fd=72)
Apr 06 16:03:15.171 PA-4T+(1): channel 1 disabled
Apr 06 16:03:15.171 PA-4T+(1): channel 1 disabled
Apr 06 16:03:15.171 PA-4T+(1): channel 1 enabled
Apr 06 16:03:20.031 PA-4T+(1): channel 0 disabled
Apr 06 16:03:20.031 PA-4T+(1): channel 1 disabled
Apr 06 16:03:20.031 PA-4T+(1): channel 2 disabled
Apr 06 16:03:20.031 PA-4T+(1): channel 3 disabled
Apr 06 16:03:25.125 ROM: trying to set bootvar 'BSI=0'
Apr 06 16:03:25.125 ROM: trying to read bootvar 'RET_2_RCALTS'
Apr 06 16:03:25.125 ROM: trying to set bootvar 'RET_2_RCALTS='
Apr 06 16:04:00.523 CPU0: PCI: read request at pc=0x606c29fc: bus=1,device=0,function=0,reg=0x08
Apr 06 16:04:00.523 CPU0: PCI: read request at pc=0x606c2a00: bus=1,device=0,function=0,reg=0x08
Apr 06 16:04:00.538 C7200-IO-FE(0): unicast MAC address: ca:01:1e:38:00:00
Apr 06 16:04:00.538 C7200-IO-FE(0): unicast MAC address: ca:01:1e:38:00:00
Apr 06 16:04:45.230 PA-4T+(1): channel 0 disabled
Apr 06 16:04:45.230 PA-4T+(1): channel 0 disabled
Apr 06 16:04:45.230 PA-4T+(1): channel 0 enabled
Apr 06 16:05:34.249 PA-4T+(1): channel 1 disabled
Apr 06 16:05:34.249 PA-4T+(1): channel 1 disabled
Apr 06 16:05:34.249 PA-4T+(1): channel 1 enabled
Apr 06 16:05:38.265 CPU0: JIT: partial JIT flush (count=598)
Apr 06 16:05:38.296 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:05:56.392 PA-4T+(1): channel 1 disabled
Apr 06 16:05:56.407 PA-4T+(1): channel 1 disabled
Apr 06 16:05:56.407 PA-4T+(1): channel 1 enabled
Apr 06 16:06:46.419 PA-4T+(1): channel 1 disabled
Apr 06 16:06:46.419 PA-4T+(1): channel 1 disabled
Apr 06 16:06:46.419 PA-4T+(1): channel 1 enabled
Apr 06 16:07:36.458 PA-4T+(1): channel 1 disabled
Apr 06 16:07:36.458 PA-4T+(1): channel 1 disabled
Apr 06 16:07:36.458 PA-4T+(1): channel 1 enabled
Apr 06 16:08:26.497 PA-4T+(1): channel 1 disabled
Apr 06 16:08:26.497 PA-4T+(1): channel 1 disabled
Apr 06 16:08:26.497 PA-4T+(1): channel 1 enabled
Apr 06 16:09:16.461 PA-4T+(1): channel 1 disabled
Apr 06 16:09:16.461 PA-4T+(1): channel 1 disabled
Apr 06 16:09:16.461 PA-4T+(1): channel 1 enabled
Apr 06 16:10:06.463 PA-4T+(1): channel 1 disabled
Apr 06 16:10:06.463 PA-4T+(1): channel 1 disabled
Apr 06 16:10:06.463 PA-4T+(1): channel 1 enabled
Apr 06 16:10:56.472 PA-4T+(1): channel 1 disabled
Apr 06 16:10:56.472 PA-4T+(1): channel 1 disabled
Apr 06 16:10:56.472 PA-4T+(1): channel 1 enabled
Apr 06 16:11:46.485 PA-4T+(1): channel 1 disabled
Apr 06 16:11:46.485 PA-4T+(1): channel 1 disabled
Apr 06 16:11:46.485 PA-4T+(1): channel 1 enabled
Apr 06 16:12:29.631 CPU0: JIT: flushing data structures (compiled pages=1129)
Apr 06 16:18:02.608 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:18:05.608 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:30:55.661 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:43:10.084 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:45:37.958 CPU0: JIT: partial JIT flush (count=473)
Apr 06 16:47:53.225 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:51:22.128 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 16:51:27.066 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 17:01:32.935 CPU0: JIT: flushing data structures (compiled pages=1675)
Apr 06 17:02:05.938 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
Apr 06 17:04:51.370 CPU0: MP_FPGA: read from addr 0x0, pc=0x606bcb94
