<stg><name>music</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="2" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="15" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="23" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="26" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:0  %data_im_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_im)

]]></Node>
<StgValue><ssdm name="data_im_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:1  %data_re_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %data_re)

]]></Node>
<StgValue><ssdm name="data_re_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:2  %tmp_2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_im_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="31" op_0_bw="30">
<![CDATA[
arrayctor.loop4.preheader:3  %p_cast6 = zext i30 %tmp_2 to i31

]]></Node>
<StgValue><ssdm name="p_cast6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayctor.loop4.preheader:4  %tmp_3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %data_re_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="31" op_0_bw="30">
<![CDATA[
arrayctor.loop4.preheader:5  %p_cast = zext i30 %tmp_3 to i31

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(float* %data), !map !115

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(float* %P_sm_data), !map !123

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %P_sm_user_V), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
arrayctor.loop4.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %P_sm_last_V), !map !131

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
arrayctor.loop4.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !135

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayctor.loop4.preheader:11  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @music_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:12  %FFT_Buffer_re = alloca [1024 x float], align 16

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:13  %FFT_Buffer_im = alloca [1024 x float], align 16

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:14  %FFT_out_re = alloca [1024 x float], align 16

]]></Node>
<StgValue><ssdm name="FFT_out_re"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
arrayctor.loop4.preheader:15  %FFT_out_im = alloca [1024 x float], align 16

]]></Node>
<StgValue><ssdm name="FFT_out_im"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
arrayctor.loop4.preheader:16  call void (...)* @_ssdm_op_SpecInterface(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, [5 x i8]* @p_str13, i32 1, i32 1, [5 x i8]* @p_str14, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln283"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln284"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:18  call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str16, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [5 x i8]* @p_str17, [6 x i8]* @p_str18, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln285"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i32 %data_re, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [1 x i8]* @bundle, [6 x i8]* @p_str18, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln285"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop4.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i32 %data_im, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 40960, [1 x i8]* @bundle4, [6 x i8]* @p_str18, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln286"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop4.preheader:21  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %l_0 = phi i4 [ 0, %arrayctor.loop4.preheader ], [ %l, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:1  %icmp_ln303 = icmp eq i4 %l_0, -6

]]></Node>
<StgValue><ssdm name="icmp_ln303"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:3  %l = add i4 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %icmp_ln303, label %.preheader.preheader, label %.preheader22.preheader

]]></Node>
<StgValue><ssdm name="br_ln303"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
.preheader22.preheader:0  %shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %l_0, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:1  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln303" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader22:0  %n_0 = phi i3 [ 0, %.preheader22.preheader ], [ %n, %.preheader22.loopexit ]

]]></Node>
<StgValue><ssdm name="n_0"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:1  %icmp_ln304 = icmp eq i3 %n_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:3  %n = add i3 %n_0, 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader22:4  br i1 %icmp_ln304, label %.loopexit.loopexit, label %.preheader21.preheader

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="3">
<![CDATA[
.preheader21.preheader:0  %zext_ln305_1 = zext i3 %n_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln305_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
.preheader21.preheader:1  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader21:0  %j_0 = phi i11 [ %j, %0 ], [ 0, %.preheader21.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="11">
<![CDATA[
.preheader21:1  %zext_ln305 = zext i11 %j_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader21:2  %icmp_ln305 = icmp eq i11 %j_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln305"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader21:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader21:4  %j = add i11 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader21:5  br i1 %icmp_ln305, label %1, label %0

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:0  %add_ln306 = add i14 %shl_ln, %zext_ln305

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
:1  %tmp = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln306, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="16">
<![CDATA[
:2  %zext_ln306 = zext i16 %tmp to i17

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:3  %add_ln306_1 = add i17 %zext_ln305_1, %zext_ln306

]]></Node>
<StgValue><ssdm name="add_ln306_1"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="31" op_0_bw="17">
<![CDATA[
:4  %zext_ln306_1 = zext i17 %add_ln306_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln306_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:5  %add_ln306_2 = add i31 %zext_ln306_1, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln306_2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln305" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
:0  call fastcc void @fft_streaming([1024 x float]* %FFT_Buffer_re, [1024 x float]* %FFT_Buffer_im, [1024 x float]* %FFT_out_re, [1024 x float]* %FFT_out_im)

]]></Node>
<StgValue><ssdm name="call_ln309"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="31">
<![CDATA[
:6  %zext_ln306_3 = zext i31 %add_ln306_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln306_3"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:7  %data_addr = getelementptr float* %data, i64 %zext_ln306_3

]]></Node>
<StgValue><ssdm name="data_addr"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="81" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="83" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="84" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="85" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="86" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %data_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %data_addr, i32 1)

]]></Node>
<StgValue><ssdm name="data_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="87" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
:9  %data_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %data_addr)

]]></Node>
<StgValue><ssdm name="data_addr_read"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="11">
<![CDATA[
:10  %zext_ln306_2 = zext i11 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln306_2"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %FFT_Buffer_re_addr = getelementptr inbounds [1024 x float]* %FFT_Buffer_re, i64 0, i64 %zext_ln306_2

]]></Node>
<StgValue><ssdm name="FFT_Buffer_re_addr"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:12  store float %data_addr_read, float* %FFT_Buffer_re_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %FFT_Buffer_im_addr = getelementptr inbounds [1024 x float]* %FFT_Buffer_im, i64 0, i64 %zext_ln306_2

]]></Node>
<StgValue><ssdm name="FFT_Buffer_im_addr"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
:14  store float 0.000000e+00, float* %FFT_Buffer_im_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln307"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader21

]]></Node>
<StgValue><ssdm name="br_ln305"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="94" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32">
<![CDATA[
:0  call fastcc void @fft_streaming([1024 x float]* %FFT_Buffer_re, [1024 x float]* %FFT_Buffer_im, [1024 x float]* %FFT_out_re, [1024 x float]* %FFT_out_im)

]]></Node>
<StgValue><ssdm name="call_ln309"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="96" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %j24_0 = phi i11 [ 0, %1 ], [ %j_1, %3 ]

]]></Node>
<StgValue><ssdm name="j24_0"/></StgValue>
</operation>

<operation id="97" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="11">
<![CDATA[
:1  %zext_ln310 = zext i11 %j24_0 to i14

]]></Node>
<StgValue><ssdm name="zext_ln310"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %icmp_ln310 = icmp eq i11 %j24_0, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %j_1 = add i11 %j24_0, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln310, label %.preheader22.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="11">
<![CDATA[
:0  %zext_ln311 = zext i11 %j24_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %FFT_out_re_addr = getelementptr inbounds [1024 x float]* %FFT_out_re, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="FFT_out_re_addr"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="10">
<![CDATA[
:2  %FFT_out_re_load = load float* %FFT_out_re_addr, align 4

]]></Node>
<StgValue><ssdm name="FFT_out_re_load"/></StgValue>
</operation>

<operation id="105" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:3  %add_ln311 = add i14 %shl_ln, %zext_ln310

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="16" op_1_bw="14" op_2_bw="2">
<![CDATA[
:4  %tmp_1 = call i16 @_ssdm_op_BitConcatenate.i16.i14.i2(i14 %add_ln311, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="17" op_0_bw="16">
<![CDATA[
:5  %zext_ln311_1 = zext i16 %tmp_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln311_1"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:6  %add_ln311_1 = add i17 %zext_ln305_1, %zext_ln311_1

]]></Node>
<StgValue><ssdm name="add_ln311_1"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="31" op_0_bw="17">
<![CDATA[
:7  %zext_ln311_2 = zext i17 %add_ln311_1 to i31

]]></Node>
<StgValue><ssdm name="zext_ln311_2"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:8  %add_ln311_2 = add i31 %zext_ln311_2, %p_cast

]]></Node>
<StgValue><ssdm name="add_ln311_2"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:11  %add_ln312 = add i31 %zext_ln311_2, %p_cast6

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %FFT_out_im_addr = getelementptr inbounds [1024 x float]* %FFT_out_im, i64 0, i64 %zext_ln311

]]></Node>
<StgValue><ssdm name="FFT_out_im_addr"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
:18  %FFT_out_im_load = load float* %FFT_out_im_addr, align 4

]]></Node>
<StgValue><ssdm name="FFT_out_im_load"/></StgValue>
</operation>

<operation id="114" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.loopexit:0  br label %.preheader22

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="115" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="10">
<![CDATA[
:2  %FFT_out_re_load = load float* %FFT_out_re_addr, align 4

]]></Node>
<StgValue><ssdm name="FFT_out_re_load"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="31">
<![CDATA[
:9  %zext_ln311_3 = zext i31 %add_ln311_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln311_3"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:10  %data_addr_1 = getelementptr float* %data, i64 %zext_ln311_3

]]></Node>
<StgValue><ssdm name="data_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:14  %data_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="data_addr_1_req"/></StgValue>
</operation>

<operation id="119" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="10">
<![CDATA[
:18  %FFT_out_im_load = load float* %FFT_out_im_addr, align 4

]]></Node>
<StgValue><ssdm name="FFT_out_im_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="31">
<![CDATA[
:12  %zext_ln312 = zext i31 %add_ln312 to i64

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:13  %data_addr_2 = getelementptr float* %data, i64 %zext_ln312

]]></Node>
<StgValue><ssdm name="data_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1">
<![CDATA[
:15  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_1, float %FFT_out_re_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln311"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
:19  %data_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %data_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="data_addr_2_req"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="124" st_id="18" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_resp"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4" op_4_bw="1" op_5_bw="0">
<![CDATA[
:20  call void @_ssdm_op_Write.m_axi.floatP(float* %data_addr_2, float %FFT_out_im_load, i4 -1)

]]></Node>
<StgValue><ssdm name="write_ln312"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="126" st_id="19" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_resp"/></StgValue>
</operation>

<operation id="127" st_id="19" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="128" st_id="20" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_resp"/></StgValue>
</operation>

<operation id="129" st_id="20" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="130" st_id="21" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_resp"/></StgValue>
</operation>

<operation id="131" st_id="21" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="132" st_id="22" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0">
<![CDATA[
:16  %data_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_1)

]]></Node>
<StgValue><ssdm name="data_addr_1_resp"/></StgValue>
</operation>

<operation id="133" st_id="22" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_resp"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="134" st_id="23" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="0" op_3_bw="1">
<![CDATA[
:21  %data_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %data_addr_2)

]]></Node>
<StgValue><ssdm name="data_addr_2_resp"/></StgValue>
</operation>

<operation id="135" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:22  br label %2

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="136" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0  %p_06_rec = phi i9 [ %i, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_06_rec"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1  %icmp_ln382 = icmp eq i9 %p_06_rec, -151

]]></Node>
<StgValue><ssdm name="icmp_ln382"/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 361, i64 361, i64 361)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:3  %i = add i9 %p_06_rec, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln382, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>

<operation id="141" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
:0  %zext_ln383 = zext i9 %p_06_rec to i64

]]></Node>
<StgValue><ssdm name="zext_ln383"/></StgValue>
</operation>

<operation id="142" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %temp_array_addr = getelementptr inbounds [361 x float]* @temp_array, i64 0, i64 %zext_ln383

]]></Node>
<StgValue><ssdm name="temp_array_addr"/></StgValue>
</operation>

<operation id="143" st_id="24" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9">
<![CDATA[
:2  %temp_array_load = load float* %temp_array_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_array_load"/></StgValue>
</operation>

<operation id="144" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln384 = icmp eq i9 %p_06_rec, 0

]]></Node>
<StgValue><ssdm name="icmp_ln384"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %icmp_ln385 = icmp eq i9 %p_06_rec, -152

]]></Node>
<StgValue><ssdm name="icmp_ln385"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 176

]]></Node>
<StgValue><ssdm name="ret_ln388"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="147" st_id="25" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="9">
<![CDATA[
:2  %temp_array_load = load float* %temp_array_addr, align 4

]]></Node>
<StgValue><ssdm name="temp_array_load"/></StgValue>
</operation>

<operation id="148" st_id="25" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.floatP.i1P.i1P(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, float %temp_array_load, i1 %icmp_ln384, i1 %icmp_ln385)

]]></Node>
<StgValue><ssdm name="write_ln282"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="149" st_id="26" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="1" op_4_bw="32" op_5_bw="1" op_6_bw="1">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.floatP.i1P.i1P(float* %P_sm_data, i1* %P_sm_user_V, i1* %P_sm_last_V, float %temp_array_load, i1 %icmp_ln384, i1 %icmp_ln385)

]]></Node>
<StgValue><ssdm name="write_ln282"/></StgValue>
</operation>

<operation id="150" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
