{
  "nb_cluster": 1,
  "vp_class": "pulp/soc",
  "peripherals_base": "0x1A100000",
  "soc_events_ids": {
    "includes": [
      "soc_events.json"
    ]
  },
  "fc_events": {
    "includes": [
      "fc_irq.json"
    ]
  },
  "vp_comps": [
    "axi_ico",
    "soc_ico",
    "pmu",
    "apb_ico",
    "fc",
    "l2",
    "l2_priv0",
    "l2_priv1",
    "l2_shared",
    "l2_shared_0",
    "l2_shared_1",
    "l2_shared_2",
    "l2_shared_3",
    "fc_ico",
    "plt_loader",
    "fc_itc",
    "fll",
    "fll1",
    "fll2",
    "fll_ctrl",
    "apb_soc_ctrl",
    "stdout",
    "gpio",
    "timer",
    "soc_eu",
    "udma",
    "efuse",
    "uart",
    "fc_debug",
    "cluster",
    "adv_dbg_unit"
  ],
  "vp_ports": [
    "cluster_clock",
    "jtag",
    "spim0",
    "uart0"
  ],
  "vp_bindings": [
    [
      "self->cluster_clock",
      "cluster->clock"
    ],
    [
      "self->jtag",
      "adv_dbg_unit->jtag"
    ],
    [
      "axi_ico->cluster",
      "cluster->input"
    ],
    [
      "axi_ico->soc",
      "soc_ico->axi_slave"
    ],
    [
      "soc_ico->apb",
      "apb_ico->input"
    ],
    [
      "soc_ico->axi_master",
      "axi_ico->input"
    ],
    [
      "soc_ico->l2_shared_0",
      "l2_shared_0->input"
    ],
    [
      "soc_ico->l2_shared_1",
      "l2_shared_1->input"
    ],
    [
      "soc_ico->l2_shared_2",
      "l2_shared_2->input"
    ],
    [
      "soc_ico->l2_shared_3",
      "l2_shared_3->input"
    ],
    [
      "soc_ico->l2_priv0",
      "l2_priv0->input"
    ],
    [
      "soc_ico->l2_priv1",
      "l2_priv1->input"
    ],
    [
      "apb_ico->stdout",
      "stdout->input"
    ],
    [
      "apb_ico->fll",
      "fll->input"
    ],
    [
      "apb_ico->fll1",
      "fll1->input"
    ],
    [
      "apb_ico->fll2",
      "fll2->input"
    ],
    [
      "apb_ico->udma",
      "udma->input"
    ],
    [
      "apb_ico->soc_eu",
      "soc_eu->input"
    ],
    [
      "apb_ico->apb_soc_ctrl",
      "apb_soc_ctrl->input"
    ],
    [
      "apb_ico->fc_itc",
      "fc_itc->input"
    ],
    [
      "apb_ico->fc_timer",
      "timer->input"
    ],
    [
      "apb_ico->fc_dbg_unit",
      "fc->dbg_unit"
    ],
    [
      "apb_ico->pmu",
      "pmu->input"
    ],
    [
      "fc->fetch",
      "soc_ico->fc_fetch"
    ],
    [
      "fc->data",
      "soc_ico->fc_data"
    ],
    [
      "fc->irq_ack",
      "fc_itc->irq_ack"
    ],
    [
      "plt_loader->out",
      "soc_ico->debug"
    ],
    [
      "fc_itc->irq_req",
      "fc->irq_req"
    ],
    [
      "timer->irq_itf_0",
      "fc_itc->in_event_10"
    ],
    [
      "timer->irq_itf_1",
      "fc_itc->in_event_11"
    ],
    [
      "soc_eu->fc_event_itf",
      "fc_itc->soc_event"
    ],
    [
      "udma->l2_itf",
      "soc_ico->udma_tx"
    ],
    [
      "udma->event_itf",
      "soc_eu->event_in"
    ],
    [
      "udma->spim0",
      "self->spim0"
    ],
    [
      "udma->uart0",
      "self->uart0"
    ],
    [
      "cluster->dma_irq",
      "fc_itc->in_event_8"
    ],
    [
      "cluster->soc",
      "axi_ico->input"
    ],
    [
      "adv_dbg_unit->io",
      "soc_ico->debug"
    ]
  ],
  "axi_ico": {
    "includes": [
      "../../ips/interco/router.json"
    ],
    "latency": 9,
    "mappings": {
      "soc": {
        "base": "0x1A000000",
        "size": "0x06000000"
      },
      "cluster": {
        "base": "0x10000000",
        "size": "0x00400000"
      }
    },
    "vp_ports": [
      "cluster",
      "soc",
      "input"
    ]
  },
  "soc_ico": {
    "nb_l2_shared_banks": 4,
    "gv_class": "pulp.Soc_Ico_v2.Soc_Ico",
    "vp_class": null,
    "vp_comps": [
      "ll_ico",
      "hb_ico",
      "fc_fetch_ico",
      "fc_data_ico",
      "udma_rx_ico",
      "udma_tx_ico"
    ],
    "vp_ports": [
      "debug",
      "axi_slave",
      "fc_fetch",
      "fc_data",
      "udma_tx",
      "apb",
      "axi_master",
      "l2_shared_0",
      "l2_shared_1",
      "l2_shared_2",
      "l2_shared_3",
      "l2_priv0",
      "l2_priv1",
      "l2_shared_0",
      "l2_shared_1",
      "l2_shared_2",
      "l2_shared_3",
      "apb",
      "l2_priv0",
      "l2_priv1",
      "axi_master",
      "fc_fetch",
      "fc_data",
      "axi_slave",
      "udma_tx",
      "debug"
    ],
    "vp_bindings": [
      [
        "self->debug",
        "ll_ico->input"
      ],
      [
        "self->axi_slave",
        "ll_ico->input"
      ],
      [
        "self->fc_fetch",
        "fc_fetch_ico->input"
      ],
      [
        "self->fc_data",
        "fc_data_ico->input"
      ],
      [
        "self->udma_tx",
        "udma_tx_ico->input"
      ],
      [
        "ll_ico->apb",
        "self->apb"
      ],
      [
        "ll_ico->l2_priv0",
        "self->l2_priv0"
      ],
      [
        "ll_ico->l2_priv0_alias",
        "self->l2_priv0"
      ],
      [
        "ll_ico->l2_priv1",
        "self->l2_priv1"
      ],
      [
        "ll_ico->l2_shared",
        "hb_ico->input"
      ],
      [
        "ll_ico->axi_master",
        "self->axi_master"
      ],
      [
        "hb_ico->out_0",
        "self->l2_shared_0"
      ],
      [
        "hb_ico->out_1",
        "self->l2_shared_1"
      ],
      [
        "hb_ico->out_2",
        "self->l2_shared_2"
      ],
      [
        "hb_ico->out_3",
        "self->l2_shared_3"
      ],
      [
        "fc_fetch_ico->l2_shared",
        "hb_ico->input"
      ],
      [
        "fc_fetch_ico->ll_ico",
        "ll_ico->input"
      ],
      [
        "fc_data_ico->l2_shared",
        "hb_ico->input"
      ],
      [
        "fc_data_ico->ll_ico",
        "ll_ico->input"
      ],
      [
        "udma_rx_ico->l2_shared",
        "hb_ico->input"
      ],
      [
        "udma_rx_ico->ll_ico",
        "ll_ico->input"
      ],
      [
        "udma_tx_ico->l2_shared",
        "hb_ico->input"
      ],
      [
        "udma_tx_ico->ll_ico",
        "ll_ico->input"
      ]
    ],
    "ll_ico": {
      "includes": [
        "../../ips/interco/router.json"
      ],
      "mappings": {
        "rom": {
          "base": "0x1A000000",
          "size": "0x00100000"
        },
        "apb": {
          "base": "0x1A100000",
          "size": "0x00100000"
        },
        "axi_master": {
          "base": "0x10000000",
          "size": "0x00400000"
        },
        "l2_priv0": {
          "base": "0x1C000000",
          "size": "0x00008000",
          "remove_offset": "0x1C000000"
        },
        "l2_priv0_alias": {
          "base": "0x00000000",
          "size": "0x00008000"
        },
        "l2_priv1": {
          "base": "0x1C008000",
          "size": "0x00008000",
          "remove_offset": "0x1C008000"
        },
        "l2_shared": {
          "base": "0x1C010000",
          "size": "0x00070000"
        }
      },
      "vp_ports": [
        "apb",
        "l2_priv0",
        "l2_priv0_alias",
        "l2_priv1",
        "l2_shared",
        "axi_master",
        "input"
      ]
    },
    "hb_ico": {
      "includes": [
        "../../ips/interco/interleaver.json"
      ],
      "nb_slaves": 4,
      "interleaving_bits": 2,
      "stage_bits": 2,
      "remove_offset": "0x1C010000",
      "vp_ports": [
        "out_0",
        "out_1",
        "out_2",
        "out_3",
        "input"
      ]
    },
    "fc_fetch_ico": {
      "includes": [
        "../../ips/interco/router.json"
      ],
      "mappings": {
        "l2_shared": {
          "base": "0x1C010000",
          "size": "0x00070000"
        },
        "ll_ico": {}
      },
      "vp_ports": [
        "l2_shared",
        "ll_ico",
        "input"
      ]
    },
    "fc_data_ico": {
      "includes": [
        "../../ips/interco/router.json"
      ],
      "mappings": {
        "l2_shared": {
          "base": "0x1C010000",
          "size": "0x00070000"
        },
        "ll_ico": {}
      },
      "vp_ports": [
        "l2_shared",
        "ll_ico",
        "input"
      ]
    },
    "udma_rx_ico": {
      "includes": [
        "../../ips/interco/router.json"
      ],
      "mappings": {
        "l2_shared": {
          "base": "0x1C010000",
          "size": "0x00070000"
        },
        "ll_ico": {}
      },
      "vp_ports": [
        "l2_shared",
        "ll_ico"
      ]
    },
    "udma_tx_ico": {
      "includes": [
        "../../ips/interco/router.json"
      ],
      "mappings": {
        "l2_shared": {
          "base": "0x1C010000",
          "size": "0x00070000"
        },
        "ll_ico": {}
      },
      "vp_ports": [
        "l2_shared",
        "ll_ico",
        "input"
      ]
    }
  },
  "pmu": {
    "includes": [
      "../../ips/pmu_v2.json"
    ],
    "vp_ports": [
      "input"
    ]
  },
  "apb_ico": {
    "includes": [
      "../../ips/interco/router.json"
    ],
    "mappings": {
      "stdout": {
        "base": "0x1A10F000",
        "size": "0x00001000",
        "remove_offset": "0x1A10F000"
      },
      "apb_soc_ctrl": {
        "base": "0x1A104000",
        "size": "0x00001000",
        "remove_offset": "0x1A104000"
      },
      "soc_eu": {
        "base": "0x1A106000",
        "size": "0x00001000",
        "remove_offset": "0x1A106000"
      },
      "gpio": {
        "base": "0x1A101000",
        "size": "0x00001000",
        "remove_offset": "0x1A101000"
      },
      "fll": {
        "base": "0x1A100000",
        "size": "0x00000010",
        "remove_offset": "0x1A100000"
      },
      "fll1": {
        "base": "0x1A100010",
        "size": "0x00000010",
        "remove_offset": "0x1A100010"
      },
      "fll2": {
        "base": "0x1A100020",
        "size": "0x00000010",
        "remove_offset": "0x1A100020"
      },
      "udma": {
        "base": "0x1A102000",
        "size": "0x00002000",
        "remove_offset": "0x1A102000"
      },
      "fc_itc": {
        "base": "0x1A109800",
        "size": "0x00000800",
        "remove_offset": "0x1A109800"
      },
      "fc_debug": {
        "base": "0x1A110000",
        "size": "0x00008000",
        "remove_offset": "0x1A110000"
      },
      "fc_timer": {
        "base": "0x1A10B000",
        "size": "0x00001000",
        "remove_offset": "0x1A10B000"
      },
      "fc_dbg_unit": {
        "base": "0x1A110000",
        "size": "0x00008000",
        "remove_offset": "0x1A110000"
      },
      "pmu": {
        "base": "0x1A107000",
        "size": "0x00000800",
        "remove_offset": "0x1A107000"
      }
    },
    "vp_ports": [
      "stdout",
      "fll",
      "fll1",
      "fll2",
      "udma",
      "soc_eu",
      "apb_soc_ctrl",
      "fc_itc",
      "fc_timer",
      "fc_dbg_unit",
      "pmu",
      "input"
    ]
  },
  "fc": {
    "includes": [
      "../../ips/ri5ky_v2_fpu.json"
    ],
    "cluster_id": 31,
    "core_id": 0,
    "fetch_enable": true,
    "boot_addr": "0x1C008000",
    "vp_ports": [
      "fetch",
      "data",
      "irq_ack",
      "dbg_unit",
      "irq_req"
    ]
  },
  "l2": {
    "is_partitioned": true,
    "nb_shared_banks": 4,
    "map_base": "0x1C000000",
    "map_size": "0x00080000"
  },
  "l2_priv0": {
    "size": 32768,
    "map_base": "0x1C000000",
    "map_size": "0x00008000",
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_priv1": {
    "size": 32768,
    "map_base": "0x1C008000",
    "map_size": "0x00008000",
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_shared": {
    "nb_banks": 4,
    "size": 458752,
    "map_base": "0x1C010000",
    "map_size": "0x00FF0000"
  },
  "l2_shared_0": {
    "size": 114688,
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_shared_1": {
    "size": 114688,
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_shared_2": {
    "size": 114688,
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "l2_shared_3": {
    "size": 114688,
    "vp_class": "memory/memory",
    "vp_ports": [
      "input"
    ]
  },
  "fc_ico": {
    "l2_alias": true
  },
  "plt_loader": {
    "includes": [
      "../../tools/plt_loader/plt_loader.json"
    ],
    "vp_ports": [
      "out"
    ]
  },
  "fc_itc": {
    "includes": [
      "../../ips/itc_v1.json"
    ],
    "vp_ports": [
      "irq_req",
      "input",
      "irq_ack",
      "in_event_8",
      "in_event_10",
      "in_event_11",
      "soc_event"
    ]
  },
  "fll": {
    "includes": [
      "../../ips/fll_v1.json"
    ],
    "vp_ports": [
      "input"
    ]
  },
  "fll1": {
    "includes": [
      "../../ips/fll_v1.json"
    ],
    "vp_ports": [
      "input"
    ]
  },
  "fll2": {
    "includes": [
      "../../ips/fll_v1.json"
    ],
    "vp_ports": [
      "input"
    ]
  },
  "fll_ctrl": {
    "version": 3,
    "vp_class": "pulp/fll/fll_ctrl",
    "gv_class": "pulp.Fll_ctrl.fll_ctrl"
  },
  "apb_soc_ctrl": {
    "includes": [
      "apb_soc.json"
    ],
    "vp_class": "pulp/chips/vega/apb_soc",
    "vp_ports": [
      "input"
    ]
  },
  "stdout": {
    "includes": [
      "../../ips/stdout_v3.json"
    ],
    "vp_ports": [
      "input"
    ]
  },
  "gpio": {
    "version": 2,
    "nb_gpio": 32,
    "archi_files": [
      "archi/gpio/gpio_v2.h"
    ],
    "hal_files": [
      "hal/gpio/gpio_v2.h"
    ]
  },
  "timer": {
    "includes": [
      "../../ips/timer_v2.json"
    ],
    "vp_ports": [
      "irq_itf_0",
      "irq_itf_1",
      "input"
    ]
  },
  "soc_eu": {
    "includes": [
      "../../ips/soc_eu_v1.json"
    ],
    "vp_ports": [
      "fc_event_itf",
      "input",
      "event_in"
    ]
  },
  "udma": {
    "includes": [
      "udma.json"
    ],
    "vp_ports": [
      "l2_itf",
      "event_itf",
      "spim0",
      "uart0",
      "input"
    ]
  },
  "efuse": {
    "includes": [
      "../../ips/efuse_v1.json"
    ]
  },
  "uart": {
    "version": 1
  },
  "fc_debug": {
    "version": 1
  },
  "cluster": {
    "includes": [
      "../../ips/cluster_v5_fpu.json"
    ],
    "vp_ports": [
      "dma_irq",
      "soc",
      "clock",
      "input"
    ]
  },
  "adv_dbg_unit": {
    "includes": [
      "../../ips/adv_dbg_unit/adv_dbg_unit.json"
    ],
    "vp_ports": [
      "io",
      "jtag"
    ]
  }
}
