///Register `FCCAN_CCU_CCFG` reader
pub struct R(crate::R<FCCAN_CCU_CCFG_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<FCCAN_CCU_CCFG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<FCCAN_CCU_CCFG_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<FCCAN_CCU_CCFG_SPEC>) -> Self {
        R(reader)
    }
}
///Register `FCCAN_CCU_CCFG` writer
pub struct W(crate::W<FCCAN_CCU_CCFG_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<FCCAN_CCU_CCFG_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<FCCAN_CCU_CCFG_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<FCCAN_CCU_CCFG_SPEC>) -> Self {
        W(writer)
    }
}
///Field `TQBT` reader - TQBT
pub type TQBT_R = crate::FieldReader<u8, u8>;
///Field `TQBT` writer - TQBT
pub type TQBT_W<'a, const O: u8> = crate::FieldWriter<'a, u32, FCCAN_CCU_CCFG_SPEC, u8, u8, 5, O>;
///Field `BCC` reader - BCC
pub type BCC_R = crate::BitReader<bool>;
///Field `BCC` writer - BCC
pub type BCC_W<'a, const O: u8> = crate::BitWriter<'a, u32, FCCAN_CCU_CCFG_SPEC, bool, O>;
///Field `CFL` reader - CFL
pub type CFL_R = crate::BitReader<bool>;
///Field `CFL` writer - CFL
pub type CFL_W<'a, const O: u8> = crate::BitWriter<'a, u32, FCCAN_CCU_CCFG_SPEC, bool, O>;
///Field `OCPM` reader - OCPM
pub type OCPM_R = crate::FieldReader<u8, u8>;
///Field `OCPM` writer - OCPM
pub type OCPM_W<'a, const O: u8> = crate::FieldWriter<'a, u32, FCCAN_CCU_CCFG_SPEC, u8, u8, 8, O>;
///Field `CDIV` reader - CDIV
pub type CDIV_R = crate::FieldReader<u8, u8>;
///Field `CDIV` writer - CDIV
pub type CDIV_W<'a, const O: u8> = crate::FieldWriter<'a, u32, FCCAN_CCU_CCFG_SPEC, u8, u8, 4, O>;
///Field `SWR` reader - SWR
pub type SWR_R = crate::BitReader<bool>;
///Field `SWR` writer - SWR
pub type SWR_W<'a, const O: u8> = crate::BitWriter<'a, u32, FCCAN_CCU_CCFG_SPEC, bool, O>;
impl R {
    ///Bits 0:4 - TQBT
    #[inline(always)]
    pub fn tqbt(&self) -> TQBT_R {
        TQBT_R::new((self.bits & 0x1f) as u8)
    }
    ///Bit 6 - BCC
    #[inline(always)]
    pub fn bcc(&self) -> BCC_R {
        BCC_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - CFL
    #[inline(always)]
    pub fn cfl(&self) -> CFL_R {
        CFL_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bits 8:15 - OCPM
    #[inline(always)]
    pub fn ocpm(&self) -> OCPM_R {
        OCPM_R::new(((self.bits >> 8) & 0xff) as u8)
    }
    ///Bits 16:19 - CDIV
    #[inline(always)]
    pub fn cdiv(&self) -> CDIV_R {
        CDIV_R::new(((self.bits >> 16) & 0x0f) as u8)
    }
    ///Bit 31 - SWR
    #[inline(always)]
    pub fn swr(&self) -> SWR_R {
        SWR_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    ///Bits 0:4 - TQBT
    #[inline(always)]
    #[must_use]
    pub fn tqbt(&mut self) -> TQBT_W<0> {
        TQBT_W::new(self)
    }
    ///Bit 6 - BCC
    #[inline(always)]
    #[must_use]
    pub fn bcc(&mut self) -> BCC_W<6> {
        BCC_W::new(self)
    }
    ///Bit 7 - CFL
    #[inline(always)]
    #[must_use]
    pub fn cfl(&mut self) -> CFL_W<7> {
        CFL_W::new(self)
    }
    ///Bits 8:15 - OCPM
    #[inline(always)]
    #[must_use]
    pub fn ocpm(&mut self) -> OCPM_W<8> {
        OCPM_W::new(self)
    }
    ///Bits 16:19 - CDIV
    #[inline(always)]
    #[must_use]
    pub fn cdiv(&mut self) -> CDIV_W<16> {
        CDIV_W::new(self)
    }
    ///Bit 31 - SWR
    #[inline(always)]
    #[must_use]
    pub fn swr(&mut self) -> SWR_W<31> {
        SWR_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///Calibration configuration register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [fccan_ccu_ccfg](index.html) module
pub struct FCCAN_CCU_CCFG_SPEC;
impl crate::RegisterSpec for FCCAN_CCU_CCFG_SPEC {
    type Ux = u32;
}
///`read()` method returns [fccan_ccu_ccfg::R](R) reader structure
impl crate::Readable for FCCAN_CCU_CCFG_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [fccan_ccu_ccfg::W](W) writer structure
impl crate::Writable for FCCAN_CCU_CCFG_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets FCCAN_CCU_CCFG to value 0x04
impl crate::Resettable for FCCAN_CCU_CCFG_SPEC {
    const RESET_VALUE: Self::Ux = 0x04;
}
