|top_level
clk => reg:U_REG_INPORT0.clk
clk => reg:U_REG_INPORT1.clk
clk => decoder:U_DECODER_SMALL8.clk
clk => small8_ram:U_RAM.clock
clk => cpu:U_CPU.clk
clk => reg:U_REG_OUTPORT0.clk
clk => reg:U_REG_OUTPORT1.clk
rst => cpu:U_CPU.rst
rst => reg:U_REG_OUTPORT0.rst
rst => reg:U_REG_OUTPORT1.rst
input_switch_sel => decoder:U_DECODER_SMALL8.input_switch_sel
input_switches[0] => reg:U_REG_INPORT0.input[0]
input_switches[0] => reg:U_REG_INPORT1.input[0]
input_switches[1] => reg:U_REG_INPORT0.input[1]
input_switches[1] => reg:U_REG_INPORT1.input[1]
input_switches[2] => reg:U_REG_INPORT0.input[2]
input_switches[2] => reg:U_REG_INPORT1.input[2]
input_switches[3] => reg:U_REG_INPORT0.input[3]
input_switches[3] => reg:U_REG_INPORT1.input[3]
input_switches[4] => reg:U_REG_INPORT0.input[4]
input_switches[4] => reg:U_REG_INPORT1.input[4]
input_switches[5] => reg:U_REG_INPORT0.input[5]
input_switches[5] => reg:U_REG_INPORT1.input[5]
input_switches[6] => reg:U_REG_INPORT0.input[6]
input_switches[6] => reg:U_REG_INPORT1.input[6]
input_switches[7] => reg:U_REG_INPORT0.input[7]
input_switches[7] => reg:U_REG_INPORT1.input[7]
led0[0] <= decoder7seg:U_LED0.output[0]
led0[1] <= decoder7seg:U_LED0.output[1]
led0[2] <= decoder7seg:U_LED0.output[2]
led0[3] <= decoder7seg:U_LED0.output[3]
led0[4] <= decoder7seg:U_LED0.output[4]
led0[5] <= decoder7seg:U_LED0.output[5]
led0[6] <= decoder7seg:U_LED0.output[6]
led1[0] <= decoder7seg:U_LED1.output[0]
led1[1] <= decoder7seg:U_LED1.output[1]
led1[2] <= decoder7seg:U_LED1.output[2]
led1[3] <= decoder7seg:U_LED1.output[3]
led1[4] <= decoder7seg:U_LED1.output[4]
led1[5] <= decoder7seg:U_LED1.output[5]
led1[6] <= decoder7seg:U_LED1.output[6]
led2[0] <= decoder7seg:U_LED2.output[0]
led2[1] <= decoder7seg:U_LED2.output[1]
led2[2] <= decoder7seg:U_LED2.output[2]
led2[3] <= decoder7seg:U_LED2.output[3]
led2[4] <= decoder7seg:U_LED2.output[4]
led2[5] <= decoder7seg:U_LED2.output[5]
led2[6] <= decoder7seg:U_LED2.output[6]
led3[0] <= decoder7seg:U_LED3.output[0]
led3[1] <= decoder7seg:U_LED3.output[1]
led3[2] <= decoder7seg:U_LED3.output[2]
led3[3] <= decoder7seg:U_LED3.output[3]
led3[4] <= decoder7seg:U_LED3.output[4]
led3[5] <= decoder7seg:U_LED3.output[5]
led3[6] <= decoder7seg:U_LED3.output[6]


|top_level|REG:U_REG_INPORT0
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|REG:U_REG_INPORT1
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|MUX2x1:U_INPORT_MUX2x1
input1[0] => output.DATAB
input1[1] => output.DATAB
input1[2] => output.DATAB
input1[3] => output.DATAB
input1[4] => output.DATAB
input1[5] => output.DATAB
input1[6] => output.DATAB
input1[7] => output.DATAB
input2[0] => output.DATAA
input2[1] => output.DATAA
input2[2] => output.DATAA
input2[3] => output.DATAA
input2[4] => output.DATAA
input2[5] => output.DATAA
input2[6] => output.DATAA
input2[7] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|tristate:U_INPORT_TO_DATABUS
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder:U_DECODER_SMALL8
clk => ~NO_FANOUT~
write_en => process_0.IN1
write_en => process_0.IN1
write_en => ram_write_en.DATAA
read_en => process_0.IN1
read_en => process_0.IN1
read_en => ram_read_en.DATAA
read_en => ram_write_en.OUTPUTSELECT
address[0] => Equal0.IN0
address[0] => Equal1.IN15
address[1] => Equal0.IN15
address[1] => Equal1.IN14
address[2] => Equal0.IN14
address[2] => Equal1.IN13
address[3] => Equal0.IN13
address[3] => Equal1.IN12
address[4] => Equal0.IN12
address[4] => Equal1.IN11
address[5] => Equal0.IN11
address[5] => Equal1.IN10
address[6] => Equal0.IN10
address[6] => Equal1.IN9
address[7] => Equal0.IN9
address[7] => Equal1.IN8
address[8] => Equal0.IN8
address[8] => Equal1.IN7
address[9] => Equal0.IN7
address[9] => Equal1.IN6
address[10] => Equal0.IN6
address[10] => Equal1.IN5
address[11] => Equal0.IN5
address[11] => Equal1.IN4
address[12] => Equal0.IN4
address[12] => Equal1.IN3
address[13] => Equal0.IN3
address[13] => Equal1.IN2
address[14] => Equal0.IN2
address[14] => Equal1.IN1
address[15] => Equal0.IN1
address[15] => Equal1.IN0
ram_write_en <= ram_write_en.DB_MAX_OUTPUT_PORT_TYPE
ram_read_en <= ram_read_en.DB_MAX_OUTPUT_PORT_TYPE
outport0_en <= process_0.DB_MAX_OUTPUT_PORT_TYPE
outport1_en <= outport1_en.DB_MAX_OUTPUT_PORT_TYPE
INPORT0_en <= input_switch_sel.DB_MAX_OUTPUT_PORT_TYPE
INPORT1_en <= input_switch_sel.DB_MAX_OUTPUT_PORT_TYPE
INPORT_MUX_sel <= INPORT_MUX_sel.DB_MAX_OUTPUT_PORT_TYPE
INPORT_TRI_en <= INPORT_TRI_en.DB_MAX_OUTPUT_PORT_TYPE
input_switch_sel => INPORT1_en.DATAIN
input_switch_sel => INPORT0_en.DATAIN


|top_level|small8_ram:U_RAM
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|top_level|small8_ram:U_RAM|altsyncram:altsyncram_component
wren_a => altsyncram_q7h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_q7h1:auto_generated.data_a[0]
data_a[1] => altsyncram_q7h1:auto_generated.data_a[1]
data_a[2] => altsyncram_q7h1:auto_generated.data_a[2]
data_a[3] => altsyncram_q7h1:auto_generated.data_a[3]
data_a[4] => altsyncram_q7h1:auto_generated.data_a[4]
data_a[5] => altsyncram_q7h1:auto_generated.data_a[5]
data_a[6] => altsyncram_q7h1:auto_generated.data_a[6]
data_a[7] => altsyncram_q7h1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_q7h1:auto_generated.address_a[0]
address_a[1] => altsyncram_q7h1:auto_generated.address_a[1]
address_a[2] => altsyncram_q7h1:auto_generated.address_a[2]
address_a[3] => altsyncram_q7h1:auto_generated.address_a[3]
address_a[4] => altsyncram_q7h1:auto_generated.address_a[4]
address_a[5] => altsyncram_q7h1:auto_generated.address_a[5]
address_a[6] => altsyncram_q7h1:auto_generated.address_a[6]
address_a[7] => altsyncram_q7h1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_q7h1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_q7h1:auto_generated.q_a[0]
q_a[1] <= altsyncram_q7h1:auto_generated.q_a[1]
q_a[2] <= altsyncram_q7h1:auto_generated.q_a[2]
q_a[3] <= altsyncram_q7h1:auto_generated.q_a[3]
q_a[4] <= altsyncram_q7h1:auto_generated.q_a[4]
q_a[5] <= altsyncram_q7h1:auto_generated.q_a[5]
q_a[6] <= altsyncram_q7h1:auto_generated.q_a[6]
q_a[7] <= altsyncram_q7h1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level|small8_ram:U_RAM|altsyncram:altsyncram_component|altsyncram_q7h1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_level|CPU:U_CPU
clk => datapath_deliv3:U_datapath.clk
clk => controller:U_controller.clk
rst => datapath_deliv3:U_datapath.rst
rst => controller:U_controller.rst
address_bus[0] <= datapath_deliv3:U_datapath.ext_address_bus[0]
address_bus[1] <= datapath_deliv3:U_datapath.ext_address_bus[1]
address_bus[2] <= datapath_deliv3:U_datapath.ext_address_bus[2]
address_bus[3] <= datapath_deliv3:U_datapath.ext_address_bus[3]
address_bus[4] <= datapath_deliv3:U_datapath.ext_address_bus[4]
address_bus[5] <= datapath_deliv3:U_datapath.ext_address_bus[5]
address_bus[6] <= datapath_deliv3:U_datapath.ext_address_bus[6]
address_bus[7] <= datapath_deliv3:U_datapath.ext_address_bus[7]
address_bus[8] <= datapath_deliv3:U_datapath.ext_address_bus[8]
address_bus[9] <= datapath_deliv3:U_datapath.ext_address_bus[9]
address_bus[10] <= datapath_deliv3:U_datapath.ext_address_bus[10]
address_bus[11] <= datapath_deliv3:U_datapath.ext_address_bus[11]
address_bus[12] <= datapath_deliv3:U_datapath.ext_address_bus[12]
address_bus[13] <= datapath_deliv3:U_datapath.ext_address_bus[13]
address_bus[14] <= datapath_deliv3:U_datapath.ext_address_bus[14]
address_bus[15] <= datapath_deliv3:U_datapath.ext_address_bus[15]
data_bus[0] <> datapath_deliv3:U_datapath.external_databus[0]
data_bus[1] <> datapath_deliv3:U_datapath.external_databus[1]
data_bus[2] <> datapath_deliv3:U_datapath.external_databus[2]
data_bus[3] <> datapath_deliv3:U_datapath.external_databus[3]
data_bus[4] <> datapath_deliv3:U_datapath.external_databus[4]
data_bus[5] <> datapath_deliv3:U_datapath.external_databus[5]
data_bus[6] <> datapath_deliv3:U_datapath.external_databus[6]
data_bus[7] <> datapath_deliv3:U_datapath.external_databus[7]
write_en <= controller:U_controller.write_en
read_en <= controller:U_controller.read_en


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath
clk => reg:U_BRANCH_TARGET_L.clk
clk => reg:U_BRANCH_TARGET_H.clk
clk => reg:U_ALU_REG.clk
clk => reg:U_STATUS_REG_CARRY.clk
clk => reg:U_STATUS_REG_OVERFLOW.clk
clk => reg:U_STATUS_REG_SIGNED.clk
clk => reg:U_STATUS_REG_ZERO.clk
clk => reg:U_ADDRL.clk
clk => reg:U_ADDRH.clk
clk => reg:U_IR.clk
clk => reg:U_PCH.clk
clk => reg:U_PCL.clk
clk => reg:U_D.clk
clk => reg:U_A.clk
clk => reg:U_SPH.clk
clk => reg:U_SPL.clk
clk => reg:U_XH.clk
clk => reg:U_XL.clk
clk => reg:U_B.clk
rst => reg:U_BRANCH_TARGET_L.rst
rst => reg:U_BRANCH_TARGET_H.rst
rst => reg:U_ALU_REG.rst
rst => reg:U_STATUS_REG_CARRY.rst
rst => reg:U_STATUS_REG_OVERFLOW.rst
rst => reg:U_STATUS_REG_SIGNED.rst
rst => reg:U_STATUS_REG_ZERO.rst
rst => reg:U_ADDRL.rst
rst => reg:U_ADDRH.rst
rst => reg:U_IR.rst
rst => reg:U_PCH.rst
rst => reg:U_PCL.rst
rst => reg:U_D.rst
rst => reg:U_A.rst
rst => reg:U_SPH.rst
rst => reg:U_SPL.rst
rst => reg:U_XH.rst
rst => reg:U_XL.rst
rst => reg:U_B.rst
tri_enable[0] => tristate:U_BRANCH_TARGET_L_OUT.en
tri_enable[1] => tristate:U_BRANCH_TARGET_H_OUT.en
tri_enable[2] => tristate:U_PCH_OUT.en
tri_enable[3] => tristate:U_PCL_OUT.en
tri_enable[4] => tristate:U_D_OUT.en
tri_enable[5] => tristate:U_A_OUT.en
tri_enable[6] => tristate:U_SPH_OUT.en
tri_enable[7] => tristate:U_SPL_OUT.en
tri_enable[8] => tristate:U_XH_OUT.en
tri_enable[9] => tristate:U_XL_OUT.en
tri_enable[10] => tristate:U_EXT_DATA_BUS_IN.en
tri_enable[11] => tristate:U_EXT_DATA_BUS_OUT.en
tri_enable[12] => tristate:U_ALU_OUT.en
tri_enable[13] => tristate:U_STACK_CALL_PC_ADD_OUT.en
overflow_en => reg:U_STATUS_REG_OVERFLOW.en
signed_en => reg:U_STATUS_REG_SIGNED.en
carry_en => reg:U_STATUS_REG_CARRY.en
zero_en => reg:U_STATUS_REG_ZERO.en
external_databus[0] <> external_databus[0]
external_databus[1] <> external_databus[1]
external_databus[2] <> external_databus[2]
external_databus[3] <> external_databus[3]
external_databus[4] <> external_databus[4]
external_databus[5] <> external_databus[5]
external_databus[6] <> external_databus[6]
external_databus[7] <> external_databus[7]
IR_stream[0] <= reg:U_IR.output[0]
IR_stream[1] <= reg:U_IR.output[1]
IR_stream[2] <= reg:U_IR.output[2]
IR_stream[3] <= reg:U_IR.output[3]
IR_stream[4] <= reg:U_IR.output[4]
IR_stream[5] <= reg:U_IR.output[5]
IR_stream[6] <= reg:U_IR.output[6]
IR_stream[7] <= reg:U_IR.output[7]
ALU_sel[0] => alu:U_ALU.sel[0]
ALU_sel[1] => alu:U_ALU.sel[1]
ALU_sel[2] => alu:U_ALU.sel[2]
ALU_sel[3] => alu:U_ALU.sel[3]
STACK_CALL_PC_MUX_SEL => mux2x1:U_STACK_CALL_PC_ADD_MUX.sel
ADDR_sel[0] => mux4x1:U_ADDRESS_MUX.sel[0]
ADDR_sel[1] => mux4x1:U_ADDRESS_MUX.sel[1]
PC_ADD_sel[0] => mux4x1:U_PC_ADD_MUX.sel[0]
PC_ADD_sel[1] => mux4x1:U_PC_ADD_MUX.sel[1]
PC_LD_MUX_sel[0] => mux4x1:U_PC_LD_MUX.sel[0]
PC_LD_MUX_sel[1] => mux4x1:U_PC_LD_MUX.sel[1]
X_LD_MUX_sel[0] => mux4x1:U_X_LD_MUX.sel[0]
X_LD_MUX_sel[1] => mux4x1:U_X_LD_MUX.sel[1]
SP_LD_MUX_sel[0] => mux4x1:U_SP_LD_MUX.sel[0]
SP_LD_MUX_sel[1] => mux4x1:U_SP_LD_MUX.sel[1]
ext_address_bus[0] <= mux4x1:U_ADDRESS_MUX.output[0]
ext_address_bus[1] <= mux4x1:U_ADDRESS_MUX.output[1]
ext_address_bus[2] <= mux4x1:U_ADDRESS_MUX.output[2]
ext_address_bus[3] <= mux4x1:U_ADDRESS_MUX.output[3]
ext_address_bus[4] <= mux4x1:U_ADDRESS_MUX.output[4]
ext_address_bus[5] <= mux4x1:U_ADDRESS_MUX.output[5]
ext_address_bus[6] <= mux4x1:U_ADDRESS_MUX.output[6]
ext_address_bus[7] <= mux4x1:U_ADDRESS_MUX.output[7]
ext_address_bus[8] <= mux4x1:U_ADDRESS_MUX.output[8]
ext_address_bus[9] <= mux4x1:U_ADDRESS_MUX.output[9]
ext_address_bus[10] <= mux4x1:U_ADDRESS_MUX.output[10]
ext_address_bus[11] <= mux4x1:U_ADDRESS_MUX.output[11]
ext_address_bus[12] <= mux4x1:U_ADDRESS_MUX.output[12]
ext_address_bus[13] <= mux4x1:U_ADDRESS_MUX.output[13]
ext_address_bus[14] <= mux4x1:U_ADDRESS_MUX.output[14]
ext_address_bus[15] <= mux4x1:U_ADDRESS_MUX.output[15]
ALU_en => reg:U_ALU_REG.en
ADDRL_en => reg:U_ADDRL.en
ADDRH_en => reg:U_ADDRH.en
IR_en => reg:U_IR.en
PCH_en => reg:U_PCH.en
PCL_en => reg:U_PCL.en
D_en => reg:U_D.en
A_en => reg:U_A.en
SPH_en => reg:U_SPH.en
SPL_en => reg:U_SPL.en
XH_en => reg:U_XH.en
XL_en => reg:U_XL.en
BTL_en => reg:U_BRANCH_TARGET_L.en
BTH_en => reg:U_BRANCH_TARGET_H.en
B_en => reg:U_B.en
status_carry[0] <= reg:U_STATUS_REG_CARRY.output[0]
status_overflow[0] <= reg:U_STATUS_REG_OVERFLOW.output[0]
status_signed[0] <= reg:U_STATUS_REG_SIGNED.output[0]
status_zero[0] <= reg:U_STATUS_REG_ZERO.output[0]


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_BRANCH_TARGET_L
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_L_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_BRANCH_TARGET_H
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_BRANCH_TARGET_H_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_ADDRESS_MUX
input1[0] => Mux15.IN0
input1[1] => Mux14.IN0
input1[2] => Mux13.IN0
input1[3] => Mux12.IN0
input1[4] => Mux11.IN0
input1[5] => Mux10.IN0
input1[6] => Mux9.IN0
input1[7] => Mux8.IN0
input1[8] => Mux7.IN0
input1[9] => Mux6.IN0
input1[10] => Mux5.IN0
input1[11] => Mux4.IN0
input1[12] => Mux3.IN0
input1[13] => Mux2.IN0
input1[14] => Mux1.IN0
input1[15] => Mux0.IN0
input2[0] => Mux15.IN1
input2[1] => Mux14.IN1
input2[2] => Mux13.IN1
input2[3] => Mux12.IN1
input2[4] => Mux11.IN1
input2[5] => Mux10.IN1
input2[6] => Mux9.IN1
input2[7] => Mux8.IN1
input2[8] => Mux7.IN1
input2[9] => Mux6.IN1
input2[10] => Mux5.IN1
input2[11] => Mux4.IN1
input2[12] => Mux3.IN1
input2[13] => Mux2.IN1
input2[14] => Mux1.IN1
input2[15] => Mux0.IN1
input3[0] => Mux15.IN2
input3[1] => Mux14.IN2
input3[2] => Mux13.IN2
input3[3] => Mux12.IN2
input3[4] => Mux11.IN2
input3[5] => Mux10.IN2
input3[6] => Mux9.IN2
input3[7] => Mux8.IN2
input3[8] => Mux7.IN2
input3[9] => Mux6.IN2
input3[10] => Mux5.IN2
input3[11] => Mux4.IN2
input3[12] => Mux3.IN2
input3[13] => Mux2.IN2
input3[14] => Mux1.IN2
input3[15] => Mux0.IN2
input4[0] => Mux15.IN3
input4[1] => Mux14.IN3
input4[2] => Mux13.IN3
input4[3] => Mux12.IN3
input4[4] => Mux11.IN3
input4[5] => Mux10.IN3
input4[6] => Mux9.IN3
input4[7] => Mux8.IN3
input4[8] => Mux7.IN3
input4[9] => Mux6.IN3
input4[10] => Mux5.IN3
input4[11] => Mux4.IN3
input4[12] => Mux3.IN3
input4[13] => Mux2.IN3
input4[14] => Mux1.IN3
input4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_IN
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_EXT_DATA_BUS_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|alu:U_ALU
input_A[0] => Add0.IN15
input_A[0] => Add2.IN16
input_A[0] => LessThan0.IN8
input_A[0] => output_sig.IN0
input_A[0] => output_sig.IN0
input_A[0] => output_sig.IN0
input_A[0] => Add4.IN16
input_A[0] => Add5.IN16
input_A[0] => Mux6.IN14
input_A[0] => Mux6.IN15
input_A[0] => Mux9.IN14
input_A[0] => Mux9.IN15
input_A[1] => Add0.IN14
input_A[1] => Add2.IN15
input_A[1] => LessThan0.IN7
input_A[1] => output_sig.IN0
input_A[1] => output_sig.IN0
input_A[1] => output_sig.IN0
input_A[1] => Add4.IN15
input_A[1] => Add5.IN15
input_A[1] => Mux5.IN14
input_A[1] => Mux5.IN15
input_A[1] => Mux7.IN13
input_A[1] => Mux7.IN14
input_A[2] => Add0.IN13
input_A[2] => Add2.IN14
input_A[2] => LessThan0.IN6
input_A[2] => output_sig.IN0
input_A[2] => output_sig.IN0
input_A[2] => output_sig.IN0
input_A[2] => Add4.IN14
input_A[2] => Add5.IN14
input_A[2] => Mux4.IN14
input_A[2] => Mux4.IN15
input_A[2] => Mux6.IN12
input_A[2] => Mux6.IN13
input_A[3] => Add0.IN12
input_A[3] => Add2.IN13
input_A[3] => LessThan0.IN5
input_A[3] => output_sig.IN0
input_A[3] => output_sig.IN0
input_A[3] => output_sig.IN0
input_A[3] => Add4.IN13
input_A[3] => Add5.IN13
input_A[3] => Mux3.IN14
input_A[3] => Mux3.IN15
input_A[3] => Mux5.IN12
input_A[3] => Mux5.IN13
input_A[4] => Add0.IN11
input_A[4] => Add2.IN12
input_A[4] => LessThan0.IN4
input_A[4] => output_sig.IN0
input_A[4] => output_sig.IN0
input_A[4] => output_sig.IN0
input_A[4] => Add4.IN12
input_A[4] => Add5.IN12
input_A[4] => Mux2.IN14
input_A[4] => Mux2.IN15
input_A[4] => Mux4.IN12
input_A[4] => Mux4.IN13
input_A[5] => Add0.IN10
input_A[5] => Add2.IN11
input_A[5] => LessThan0.IN3
input_A[5] => output_sig.IN0
input_A[5] => output_sig.IN0
input_A[5] => output_sig.IN0
input_A[5] => Add4.IN11
input_A[5] => Add5.IN11
input_A[5] => Mux1.IN14
input_A[5] => Mux1.IN15
input_A[5] => Mux3.IN12
input_A[5] => Mux3.IN13
input_A[6] => Add0.IN9
input_A[6] => Add2.IN10
input_A[6] => LessThan0.IN2
input_A[6] => output_sig.IN0
input_A[6] => output_sig.IN0
input_A[6] => output_sig.IN0
input_A[6] => Add4.IN10
input_A[6] => Add5.IN10
input_A[6] => Mux0.IN13
input_A[6] => Mux0.IN14
input_A[6] => Mux2.IN12
input_A[6] => Mux2.IN13
input_A[7] => Add0.IN8
input_A[7] => Add2.IN9
input_A[7] => overflow_flag.IN1
input_A[7] => LessThan0.IN1
input_A[7] => output_sig.IN0
input_A[7] => output_sig.IN0
input_A[7] => output_sig.IN0
input_A[7] => Add4.IN9
input_A[7] => Add5.IN9
input_A[7] => Mux1.IN12
input_A[7] => Mux1.IN13
input_A[7] => Mux9.IN12
input_A[7] => Mux9.IN13
input_A[7] => process_0.IN0
input_D[0] => Add1.IN18
input_D[0] => LessThan0.IN16
input_D[0] => output_sig.IN1
input_D[0] => output_sig.IN1
input_D[0] => output_sig.IN1
input_D[0] => Add2.IN8
input_D[1] => Add1.IN17
input_D[1] => LessThan0.IN15
input_D[1] => output_sig.IN1
input_D[1] => output_sig.IN1
input_D[1] => output_sig.IN1
input_D[1] => Add2.IN7
input_D[2] => Add1.IN16
input_D[2] => LessThan0.IN14
input_D[2] => output_sig.IN1
input_D[2] => output_sig.IN1
input_D[2] => output_sig.IN1
input_D[2] => Add2.IN6
input_D[3] => Add1.IN15
input_D[3] => LessThan0.IN13
input_D[3] => output_sig.IN1
input_D[3] => output_sig.IN1
input_D[3] => output_sig.IN1
input_D[3] => Add2.IN5
input_D[4] => Add1.IN14
input_D[4] => LessThan0.IN12
input_D[4] => output_sig.IN1
input_D[4] => output_sig.IN1
input_D[4] => output_sig.IN1
input_D[4] => Add2.IN4
input_D[5] => Add1.IN13
input_D[5] => LessThan0.IN11
input_D[5] => output_sig.IN1
input_D[5] => output_sig.IN1
input_D[5] => output_sig.IN1
input_D[5] => Add2.IN3
input_D[6] => Add1.IN12
input_D[6] => LessThan0.IN10
input_D[6] => output_sig.IN1
input_D[6] => output_sig.IN1
input_D[6] => output_sig.IN1
input_D[6] => Add2.IN2
input_D[7] => Add1.IN11
input_D[7] => LessThan0.IN9
input_D[7] => output_sig.IN1
input_D[7] => output_sig.IN1
input_D[7] => output_sig.IN1
input_D[7] => Add2.IN1
input_D[7] => process_0.IN1
sel[0] => Mux0.IN18
sel[0] => Mux1.IN19
sel[0] => Mux2.IN19
sel[0] => Mux3.IN19
sel[0] => Mux4.IN19
sel[0] => Mux5.IN19
sel[0] => Mux6.IN19
sel[0] => Mux7.IN18
sel[0] => Mux8.IN19
sel[0] => Mux9.IN19
sel[1] => Mux0.IN17
sel[1] => Mux1.IN18
sel[1] => Mux2.IN18
sel[1] => Mux3.IN18
sel[1] => Mux4.IN18
sel[1] => Mux5.IN18
sel[1] => Mux6.IN18
sel[1] => Mux7.IN17
sel[1] => Mux8.IN18
sel[1] => Mux9.IN18
sel[2] => Mux0.IN16
sel[2] => Mux1.IN17
sel[2] => Mux2.IN17
sel[2] => Mux3.IN17
sel[2] => Mux4.IN17
sel[2] => Mux5.IN17
sel[2] => Mux6.IN17
sel[2] => Mux7.IN16
sel[2] => Mux8.IN17
sel[2] => Mux9.IN17
sel[3] => Mux0.IN15
sel[3] => Mux1.IN16
sel[3] => Mux2.IN16
sel[3] => Mux3.IN16
sel[3] => Mux4.IN16
sel[3] => Mux5.IN16
sel[3] => Mux6.IN16
sel[3] => Mux7.IN15
sel[3] => Mux8.IN16
sel[3] => Mux9.IN16
output[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
carry_in[0] => Add0.IN16
carry_in[0] => Add3.IN18
carry_in[0] => Mux0.IN19
carry_in[0] => Mux7.IN19
carry_flag[0] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
overflow_flag[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
signed_flag[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero_flag[0] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ALU_REG
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_ALU_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_CARRY
clk => output[0]~reg0.CLK
rst => output[0]~reg0.ACLR
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_OVERFLOW
clk => output[0]~reg0.CLK
rst => output[0]~reg0.ACLR
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_SIGNED
clk => output[0]~reg0.CLK
rst => output[0]~reg0.ACLR
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_STATUS_REG_ZERO
clk => output[0]~reg0.CLK
rst => output[0]~reg0.ACLR
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ADDRL
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_ADDRH
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_IR
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_PCH
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCH_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_PCL
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_PCL_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_ADD_MUX
input1[0] => Mux15.IN0
input1[1] => Mux14.IN0
input1[2] => Mux13.IN0
input1[3] => Mux12.IN0
input1[4] => Mux11.IN0
input1[5] => Mux10.IN0
input1[6] => Mux9.IN0
input1[7] => Mux8.IN0
input1[8] => Mux7.IN0
input1[9] => Mux6.IN0
input1[10] => Mux5.IN0
input1[11] => Mux4.IN0
input1[12] => Mux3.IN0
input1[13] => Mux2.IN0
input1[14] => Mux1.IN0
input1[15] => Mux0.IN0
input2[0] => Mux15.IN1
input2[1] => Mux14.IN1
input2[2] => Mux13.IN1
input2[3] => Mux12.IN1
input2[4] => Mux11.IN1
input2[5] => Mux10.IN1
input2[6] => Mux9.IN1
input2[7] => Mux8.IN1
input2[8] => Mux7.IN1
input2[9] => Mux6.IN1
input2[10] => Mux5.IN1
input2[11] => Mux4.IN1
input2[12] => Mux3.IN1
input2[13] => Mux2.IN1
input2[14] => Mux1.IN1
input2[15] => Mux0.IN1
input3[0] => Mux15.IN2
input3[1] => Mux14.IN2
input3[2] => Mux13.IN2
input3[3] => Mux12.IN2
input3[4] => Mux11.IN2
input3[5] => Mux10.IN2
input3[6] => Mux9.IN2
input3[7] => Mux8.IN2
input3[8] => Mux7.IN2
input3[9] => Mux6.IN2
input3[10] => Mux5.IN2
input3[11] => Mux4.IN2
input3[12] => Mux3.IN2
input3[13] => Mux2.IN2
input3[14] => Mux1.IN2
input3[15] => Mux0.IN2
input4[0] => Mux15.IN3
input4[1] => Mux14.IN3
input4[2] => Mux13.IN3
input4[3] => Mux12.IN3
input4[4] => Mux11.IN3
input4[5] => Mux10.IN3
input4[6] => Mux9.IN3
input4[7] => Mux8.IN3
input4[8] => Mux7.IN3
input4[9] => Mux6.IN3
input4[10] => Mux5.IN3
input4[11] => Mux4.IN3
input4[12] => Mux3.IN3
input4[13] => Mux2.IN3
input4[14] => Mux1.IN3
input4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_PC_ADDER
input1[0] => Add0.IN16
input1[1] => Add0.IN15
input1[2] => Add0.IN14
input1[3] => Add0.IN13
input1[4] => Add0.IN12
input1[5] => Add0.IN11
input1[6] => Add0.IN10
input1[7] => Add0.IN9
input1[8] => Add0.IN8
input1[9] => Add0.IN7
input1[10] => Add0.IN6
input1[11] => Add0.IN5
input1[12] => Add0.IN4
input1[13] => Add0.IN3
input1[14] => Add0.IN2
input1[15] => Add0.IN1
input2[0] => Add0.IN32
input2[1] => Add0.IN31
input2[2] => Add0.IN30
input2[3] => Add0.IN29
input2[4] => Add0.IN28
input2[5] => Add0.IN27
input2[6] => Add0.IN26
input2[7] => Add0.IN25
input2[8] => Add0.IN24
input2[9] => Add0.IN23
input2[10] => Add0.IN22
input2[11] => Add0.IN21
input2[12] => Add0.IN20
input2[13] => Add0.IN19
input2[14] => Add0.IN18
input2[15] => Add0.IN17
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_PC_LD_MUX
input1[0] => Mux15.IN0
input1[1] => Mux14.IN0
input1[2] => Mux13.IN0
input1[3] => Mux12.IN0
input1[4] => Mux11.IN0
input1[5] => Mux10.IN0
input1[6] => Mux9.IN0
input1[7] => Mux8.IN0
input1[8] => Mux7.IN0
input1[9] => Mux6.IN0
input1[10] => Mux5.IN0
input1[11] => Mux4.IN0
input1[12] => Mux3.IN0
input1[13] => Mux2.IN0
input1[14] => Mux1.IN0
input1[15] => Mux0.IN0
input2[0] => Mux15.IN1
input2[1] => Mux14.IN1
input2[2] => Mux13.IN1
input2[3] => Mux12.IN1
input2[4] => Mux11.IN1
input2[5] => Mux10.IN1
input2[6] => Mux9.IN1
input2[7] => Mux8.IN1
input2[8] => Mux7.IN1
input2[9] => Mux6.IN1
input2[10] => Mux5.IN1
input2[11] => Mux4.IN1
input2[12] => Mux3.IN1
input2[13] => Mux2.IN1
input2[14] => Mux1.IN1
input2[15] => Mux0.IN1
input3[0] => Mux15.IN2
input3[1] => Mux14.IN2
input3[2] => Mux13.IN2
input3[3] => Mux12.IN2
input3[4] => Mux11.IN2
input3[5] => Mux10.IN2
input3[6] => Mux9.IN2
input3[7] => Mux8.IN2
input3[8] => Mux7.IN2
input3[9] => Mux6.IN2
input3[10] => Mux5.IN2
input3[11] => Mux4.IN2
input3[12] => Mux3.IN2
input3[13] => Mux2.IN2
input3[14] => Mux1.IN2
input3[15] => Mux0.IN2
input4[0] => Mux15.IN3
input4[1] => Mux14.IN3
input4[2] => Mux13.IN3
input4[3] => Mux12.IN3
input4[4] => Mux11.IN3
input4[5] => Mux10.IN3
input4[6] => Mux9.IN3
input4[7] => Mux8.IN3
input4[8] => Mux7.IN3
input4[9] => Mux6.IN3
input4[10] => Mux5.IN3
input4[11] => Mux4.IN3
input4[12] => Mux3.IN3
input4[13] => Mux2.IN3
input4[14] => Mux1.IN3
input4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_D
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_D_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_A
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_A_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPH
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPH_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_SPL
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_SPL_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_SP_ADDER
input1[0] => Add0.IN16
input1[1] => Add0.IN15
input1[2] => Add0.IN14
input1[3] => Add0.IN13
input1[4] => Add0.IN12
input1[5] => Add0.IN11
input1[6] => Add0.IN10
input1[7] => Add0.IN9
input1[8] => Add0.IN8
input1[9] => Add0.IN7
input1[10] => Add0.IN6
input1[11] => Add0.IN5
input1[12] => Add0.IN4
input1[13] => Add0.IN3
input1[14] => Add0.IN2
input1[15] => Add0.IN1
input2[0] => Add0.IN32
input2[1] => Add0.IN31
input2[2] => Add0.IN30
input2[3] => Add0.IN29
input2[4] => Add0.IN28
input2[5] => Add0.IN27
input2[6] => Add0.IN26
input2[7] => Add0.IN25
input2[8] => Add0.IN24
input2[9] => Add0.IN23
input2[10] => Add0.IN22
input2[11] => Add0.IN21
input2[12] => Add0.IN20
input2[13] => Add0.IN19
input2[14] => Add0.IN18
input2[15] => Add0.IN17
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_SP_SUBTRACT
input1[0] => Add0.IN32
input1[1] => Add0.IN31
input1[2] => Add0.IN30
input1[3] => Add0.IN29
input1[4] => Add0.IN28
input1[5] => Add0.IN27
input1[6] => Add0.IN26
input1[7] => Add0.IN25
input1[8] => Add0.IN24
input1[9] => Add0.IN23
input1[10] => Add0.IN22
input1[11] => Add0.IN21
input1[12] => Add0.IN20
input1[13] => Add0.IN19
input1[14] => Add0.IN18
input1[15] => Add0.IN17
input2[0] => Add0.IN16
input2[1] => Add0.IN15
input2[2] => Add0.IN14
input2[3] => Add0.IN13
input2[4] => Add0.IN12
input2[5] => Add0.IN11
input2[6] => Add0.IN10
input2[7] => Add0.IN9
input2[8] => Add0.IN8
input2[9] => Add0.IN7
input2[10] => Add0.IN6
input2[11] => Add0.IN5
input2[12] => Add0.IN4
input2[13] => Add0.IN3
input2[14] => Add0.IN2
input2[15] => Add0.IN1
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_SP_LD_MUX
input1[0] => Mux15.IN0
input1[1] => Mux14.IN0
input1[2] => Mux13.IN0
input1[3] => Mux12.IN0
input1[4] => Mux11.IN0
input1[5] => Mux10.IN0
input1[6] => Mux9.IN0
input1[7] => Mux8.IN0
input1[8] => Mux7.IN0
input1[9] => Mux6.IN0
input1[10] => Mux5.IN0
input1[11] => Mux4.IN0
input1[12] => Mux3.IN0
input1[13] => Mux2.IN0
input1[14] => Mux1.IN0
input1[15] => Mux0.IN0
input2[0] => Mux15.IN1
input2[1] => Mux14.IN1
input2[2] => Mux13.IN1
input2[3] => Mux12.IN1
input2[4] => Mux11.IN1
input2[5] => Mux10.IN1
input2[6] => Mux9.IN1
input2[7] => Mux8.IN1
input2[8] => Mux7.IN1
input2[9] => Mux6.IN1
input2[10] => Mux5.IN1
input2[11] => Mux4.IN1
input2[12] => Mux3.IN1
input2[13] => Mux2.IN1
input2[14] => Mux1.IN1
input2[15] => Mux0.IN1
input3[0] => Mux15.IN2
input3[1] => Mux14.IN2
input3[2] => Mux13.IN2
input3[3] => Mux12.IN2
input3[4] => Mux11.IN2
input3[5] => Mux10.IN2
input3[6] => Mux9.IN2
input3[7] => Mux8.IN2
input3[8] => Mux7.IN2
input3[9] => Mux6.IN2
input3[10] => Mux5.IN2
input3[11] => Mux4.IN2
input3[12] => Mux3.IN2
input3[13] => Mux2.IN2
input3[14] => Mux1.IN2
input3[15] => Mux0.IN2
input4[0] => Mux15.IN3
input4[1] => Mux14.IN3
input4[2] => Mux13.IN3
input4[3] => Mux12.IN3
input4[4] => Mux11.IN3
input4[5] => Mux10.IN3
input4[6] => Mux9.IN3
input4[7] => Mux8.IN3
input4[8] => Mux7.IN3
input4[9] => Mux6.IN3
input4[10] => Mux5.IN3
input4[11] => Mux4.IN3
input4[12] => Mux3.IN3
input4[13] => Mux2.IN3
input4[14] => Mux1.IN3
input4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XH
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XH_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_XL
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_XL_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|REG:U_B
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_ADDER
input1[0] => Add0.IN16
input1[1] => Add0.IN15
input1[2] => Add0.IN14
input1[3] => Add0.IN13
input1[4] => Add0.IN12
input1[5] => Add0.IN11
input1[6] => Add0.IN10
input1[7] => Add0.IN9
input1[8] => Add0.IN8
input1[9] => Add0.IN7
input1[10] => Add0.IN6
input1[11] => Add0.IN5
input1[12] => Add0.IN4
input1[13] => Add0.IN3
input1[14] => Add0.IN2
input1[15] => Add0.IN1
input2[0] => Add0.IN32
input2[1] => Add0.IN31
input2[2] => Add0.IN30
input2[3] => Add0.IN29
input2[4] => Add0.IN28
input2[5] => Add0.IN27
input2[6] => Add0.IN26
input2[7] => Add0.IN25
input2[8] => Add0.IN24
input2[9] => Add0.IN23
input2[10] => Add0.IN22
input2[11] => Add0.IN21
input2[12] => Add0.IN20
input2[13] => Add0.IN19
input2[14] => Add0.IN18
input2[15] => Add0.IN17
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|SUBTRACT:U_X_SUBTRACT
input1[0] => Add0.IN32
input1[1] => Add0.IN31
input1[2] => Add0.IN30
input1[3] => Add0.IN29
input1[4] => Add0.IN28
input1[5] => Add0.IN27
input1[6] => Add0.IN26
input1[7] => Add0.IN25
input1[8] => Add0.IN24
input1[9] => Add0.IN23
input1[10] => Add0.IN22
input1[11] => Add0.IN21
input1[12] => Add0.IN20
input1[13] => Add0.IN19
input1[14] => Add0.IN18
input1[15] => Add0.IN17
input2[0] => Add0.IN16
input2[1] => Add0.IN15
input2[2] => Add0.IN14
input2[3] => Add0.IN13
input2[4] => Add0.IN12
input2[5] => Add0.IN11
input2[6] => Add0.IN10
input2[7] => Add0.IN9
input2[8] => Add0.IN8
input2[9] => Add0.IN7
input2[10] => Add0.IN6
input2[11] => Add0.IN5
input2[12] => Add0.IN4
input2[13] => Add0.IN3
input2[14] => Add0.IN2
input2[15] => Add0.IN1
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX4x1:U_X_LD_MUX
input1[0] => Mux15.IN0
input1[1] => Mux14.IN0
input1[2] => Mux13.IN0
input1[3] => Mux12.IN0
input1[4] => Mux11.IN0
input1[5] => Mux10.IN0
input1[6] => Mux9.IN0
input1[7] => Mux8.IN0
input1[8] => Mux7.IN0
input1[9] => Mux6.IN0
input1[10] => Mux5.IN0
input1[11] => Mux4.IN0
input1[12] => Mux3.IN0
input1[13] => Mux2.IN0
input1[14] => Mux1.IN0
input1[15] => Mux0.IN0
input2[0] => Mux15.IN1
input2[1] => Mux14.IN1
input2[2] => Mux13.IN1
input2[3] => Mux12.IN1
input2[4] => Mux11.IN1
input2[5] => Mux10.IN1
input2[6] => Mux9.IN1
input2[7] => Mux8.IN1
input2[8] => Mux7.IN1
input2[9] => Mux6.IN1
input2[10] => Mux5.IN1
input2[11] => Mux4.IN1
input2[12] => Mux3.IN1
input2[13] => Mux2.IN1
input2[14] => Mux1.IN1
input2[15] => Mux0.IN1
input3[0] => Mux15.IN2
input3[1] => Mux14.IN2
input3[2] => Mux13.IN2
input3[3] => Mux12.IN2
input3[4] => Mux11.IN2
input3[5] => Mux10.IN2
input3[6] => Mux9.IN2
input3[7] => Mux8.IN2
input3[8] => Mux7.IN2
input3[9] => Mux6.IN2
input3[10] => Mux5.IN2
input3[11] => Mux4.IN2
input3[12] => Mux3.IN2
input3[13] => Mux2.IN2
input3[14] => Mux1.IN2
input3[15] => Mux0.IN2
input4[0] => Mux15.IN3
input4[1] => Mux14.IN3
input4[2] => Mux13.IN3
input4[3] => Mux12.IN3
input4[4] => Mux11.IN3
input4[5] => Mux10.IN3
input4[6] => Mux9.IN3
input4[7] => Mux8.IN3
input4[8] => Mux7.IN3
input4[9] => Mux6.IN3
input4[10] => Mux5.IN3
input4[11] => Mux4.IN3
input4[12] => Mux3.IN3
input4[13] => Mux2.IN3
input4[14] => Mux1.IN3
input4[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
output[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_X_PLUS_B_ADDER
input1[0] => Add0.IN16
input1[1] => Add0.IN15
input1[2] => Add0.IN14
input1[3] => Add0.IN13
input1[4] => Add0.IN12
input1[5] => Add0.IN11
input1[6] => Add0.IN10
input1[7] => Add0.IN9
input1[8] => Add0.IN8
input1[9] => Add0.IN7
input1[10] => Add0.IN6
input1[11] => Add0.IN5
input1[12] => Add0.IN4
input1[13] => Add0.IN3
input1[14] => Add0.IN2
input1[15] => Add0.IN1
input2[0] => Add0.IN32
input2[1] => Add0.IN31
input2[2] => Add0.IN30
input2[3] => Add0.IN29
input2[4] => Add0.IN28
input2[5] => Add0.IN27
input2[6] => Add0.IN26
input2[7] => Add0.IN25
input2[8] => Add0.IN24
input2[9] => Add0.IN23
input2[10] => Add0.IN22
input2[11] => Add0.IN21
input2[12] => Add0.IN20
input2[13] => Add0.IN19
input2[14] => Add0.IN18
input2[15] => Add0.IN17
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|ADD:U_STACK_CALL_PC_ADDER
input1[0] => Add0.IN16
input1[1] => Add0.IN15
input1[2] => Add0.IN14
input1[3] => Add0.IN13
input1[4] => Add0.IN12
input1[5] => Add0.IN11
input1[6] => Add0.IN10
input1[7] => Add0.IN9
input1[8] => Add0.IN8
input1[9] => Add0.IN7
input1[10] => Add0.IN6
input1[11] => Add0.IN5
input1[12] => Add0.IN4
input1[13] => Add0.IN3
input1[14] => Add0.IN2
input1[15] => Add0.IN1
input2[0] => Add0.IN32
input2[1] => Add0.IN31
input2[2] => Add0.IN30
input2[3] => Add0.IN29
input2[4] => Add0.IN28
input2[5] => Add0.IN27
input2[6] => Add0.IN26
input2[7] => Add0.IN25
input2[8] => Add0.IN24
input2[9] => Add0.IN23
input2[10] => Add0.IN22
input2[11] => Add0.IN21
input2[12] => Add0.IN20
input2[13] => Add0.IN19
input2[14] => Add0.IN18
input2[15] => Add0.IN17
output[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|MUX2x1:U_STACK_CALL_PC_ADD_MUX
input1[0] => output.DATAB
input1[1] => output.DATAB
input1[2] => output.DATAB
input1[3] => output.DATAB
input1[4] => output.DATAB
input1[5] => output.DATAB
input1[6] => output.DATAB
input1[7] => output.DATAB
input2[0] => output.DATAA
input2[1] => output.DATAA
input2[2] => output.DATAA
input2[3] => output.DATAA
input2[4] => output.DATAA
input2[5] => output.DATAA
input2[6] => output.DATAA
input2[7] => output.DATAA
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
sel => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|datapath_deliv3:U_datapath|tristate:U_STACK_CALL_PC_ADD_OUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|CPU:U_CPU|controller:U_controller
clk => state~1.DATAIN
rst => state~3.DATAIN
tri_enable[0] <= tri_enable.DB_MAX_OUTPUT_PORT_TYPE
tri_enable[1] <= tri_enable.DB_MAX_OUTPUT_PORT_TYPE
tri_enable[2] <= <GND>
tri_enable[3] <= <GND>
tri_enable[4] <= tri_enable[4].DB_MAX_OUTPUT_PORT_TYPE
tri_enable[5] <= tri_enable.DB_MAX_OUTPUT_PORT_TYPE
tri_enable[6] <= <GND>
tri_enable[7] <= <GND>
tri_enable[8] <= <GND>
tri_enable[9] <= <GND>
tri_enable[10] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
tri_enable[11] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
tri_enable[12] <= tri_enable[12].DB_MAX_OUTPUT_PORT_TYPE
tri_enable[13] <= tri_enable.DB_MAX_OUTPUT_PORT_TYPE
overflow_en <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
signed_en <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
carry_en <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
zero_en <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
status_carry[0] => Selector1.IN5
status_carry[0] => next_state.BCCA_2.DATAB
status_carry[0] => Selector2.IN2
status_carry[0] => Selector3.IN2
status_carry[0] => Selector4.IN2
status_carry[0] => Selector5.IN2
status_carry[0] => Selector6.IN2
status_overflow[0] => ~NO_FANOUT~
status_signed[0] => Selector1.IN6
status_signed[0] => next_state.BPLA_2.DATAB
status_signed[0] => Selector2.IN4
status_signed[0] => Selector3.IN4
status_signed[0] => Selector4.IN4
status_signed[0] => Selector5.IN4
status_signed[0] => Selector6.IN4
status_zero[0] => Selector1.IN7
status_zero[0] => next_state.BEQA_2.DATAB
status_zero[0] => Selector2.IN7
status_zero[0] => Selector3.IN7
status_zero[0] => Selector4.IN7
status_zero[0] => Selector5.IN7
status_zero[0] => Selector6.IN7
status_zero[0] => next_state.BNEA_2.DATAB
status_zero[0] => Selector2.IN3
status_zero[0] => Selector3.IN3
status_zero[0] => Selector4.IN3
status_zero[0] => Selector5.IN3
status_zero[0] => Selector6.IN3
status_zero[0] => Selector1.IN2
opcode[0] => Equal0.IN7
opcode[0] => Equal1.IN7
opcode[0] => Equal2.IN1
opcode[0] => Equal3.IN7
opcode[0] => Equal4.IN4
opcode[0] => Equal5.IN0
opcode[0] => Equal6.IN1
opcode[0] => Equal7.IN2
opcode[0] => Equal8.IN1
opcode[0] => Equal9.IN2
opcode[0] => Equal10.IN1
opcode[0] => Equal11.IN2
opcode[0] => Equal12.IN2
opcode[0] => Equal13.IN7
opcode[0] => Equal14.IN7
opcode[0] => Equal15.IN7
opcode[0] => Equal16.IN3
opcode[0] => Equal17.IN7
opcode[0] => Equal18.IN4
opcode[0] => Equal19.IN7
opcode[0] => Equal20.IN4
opcode[0] => Equal21.IN7
opcode[0] => Equal22.IN5
opcode[0] => Equal23.IN6
opcode[0] => Equal24.IN7
opcode[0] => Equal25.IN7
opcode[0] => Equal26.IN5
opcode[0] => Equal27.IN2
opcode[0] => Equal28.IN7
opcode[0] => Equal29.IN7
opcode[0] => Equal30.IN7
opcode[0] => Equal31.IN7
opcode[0] => Equal32.IN7
opcode[0] => Equal33.IN7
opcode[0] => Equal34.IN6
opcode[1] => Equal0.IN6
opcode[1] => Equal1.IN6
opcode[1] => Equal2.IN7
opcode[1] => Equal3.IN5
opcode[1] => Equal4.IN7
opcode[1] => Equal5.IN7
opcode[1] => Equal6.IN7
opcode[1] => Equal7.IN7
opcode[1] => Equal8.IN7
opcode[1] => Equal9.IN7
opcode[1] => Equal10.IN7
opcode[1] => Equal11.IN7
opcode[1] => Equal12.IN7
opcode[1] => Equal13.IN2
opcode[1] => Equal14.IN2
opcode[1] => Equal15.IN6
opcode[1] => Equal16.IN7
opcode[1] => Equal17.IN3
opcode[1] => Equal18.IN3
opcode[1] => Equal19.IN6
opcode[1] => Equal20.IN7
opcode[1] => Equal21.IN4
opcode[1] => Equal22.IN4
opcode[1] => Equal23.IN5
opcode[1] => Equal24.IN5
opcode[1] => Equal25.IN6
opcode[1] => Equal26.IN7
opcode[1] => Equal27.IN7
opcode[1] => Equal28.IN6
opcode[1] => Equal29.IN6
opcode[1] => Equal30.IN2
opcode[1] => Equal31.IN6
opcode[1] => Equal32.IN6
opcode[1] => Equal33.IN6
opcode[1] => Equal34.IN7
opcode[2] => Equal0.IN1
opcode[2] => Equal1.IN5
opcode[2] => Equal2.IN6
opcode[2] => Equal3.IN4
opcode[2] => Equal4.IN6
opcode[2] => Equal5.IN6
opcode[2] => Equal6.IN6
opcode[2] => Equal7.IN6
opcode[2] => Equal8.IN6
opcode[2] => Equal9.IN6
opcode[2] => Equal10.IN6
opcode[2] => Equal11.IN6
opcode[2] => Equal12.IN6
opcode[2] => Equal13.IN6
opcode[2] => Equal14.IN6
opcode[2] => Equal15.IN5
opcode[2] => Equal16.IN6
opcode[2] => Equal17.IN6
opcode[2] => Equal18.IN7
opcode[2] => Equal19.IN3
opcode[2] => Equal20.IN3
opcode[2] => Equal21.IN3
opcode[2] => Equal22.IN3
opcode[2] => Equal23.IN7
opcode[2] => Equal24.IN6
opcode[2] => Equal25.IN5
opcode[2] => Equal26.IN6
opcode[2] => Equal27.IN6
opcode[2] => Equal28.IN5
opcode[2] => Equal29.IN5
opcode[2] => Equal30.IN6
opcode[2] => Equal31.IN4
opcode[2] => Equal32.IN4
opcode[2] => Equal33.IN5
opcode[2] => Equal34.IN5
opcode[3] => Equal0.IN5
opcode[3] => Equal1.IN1
opcode[3] => Equal2.IN5
opcode[3] => Equal3.IN6
opcode[3] => Equal4.IN5
opcode[3] => Equal5.IN5
opcode[3] => Equal6.IN5
opcode[3] => Equal7.IN5
opcode[3] => Equal8.IN5
opcode[3] => Equal9.IN5
opcode[3] => Equal10.IN5
opcode[3] => Equal11.IN5
opcode[3] => Equal12.IN5
opcode[3] => Equal13.IN5
opcode[3] => Equal14.IN5
opcode[3] => Equal15.IN4
opcode[3] => Equal16.IN5
opcode[3] => Equal17.IN5
opcode[3] => Equal18.IN6
opcode[3] => Equal19.IN5
opcode[3] => Equal20.IN6
opcode[3] => Equal21.IN6
opcode[3] => Equal22.IN7
opcode[3] => Equal23.IN4
opcode[3] => Equal24.IN4
opcode[3] => Equal25.IN4
opcode[3] => Equal26.IN4
opcode[3] => Equal27.IN1
opcode[3] => Equal28.IN2
opcode[3] => Equal29.IN4
opcode[3] => Equal30.IN1
opcode[3] => Equal31.IN3
opcode[3] => Equal32.IN3
opcode[3] => Equal33.IN4
opcode[3] => Equal34.IN4
opcode[4] => Equal0.IN4
opcode[4] => Equal1.IN4
opcode[4] => Equal2.IN4
opcode[4] => Equal3.IN3
opcode[4] => Equal4.IN3
opcode[4] => Equal5.IN4
opcode[4] => Equal6.IN0
opcode[4] => Equal7.IN1
opcode[4] => Equal8.IN4
opcode[4] => Equal9.IN1
opcode[4] => Equal10.IN4
opcode[4] => Equal11.IN1
opcode[4] => Equal12.IN4
opcode[4] => Equal13.IN1
opcode[4] => Equal14.IN4
opcode[4] => Equal15.IN2
opcode[4] => Equal16.IN2
opcode[4] => Equal17.IN2
opcode[4] => Equal18.IN2
opcode[4] => Equal19.IN2
opcode[4] => Equal20.IN2
opcode[4] => Equal21.IN2
opcode[4] => Equal22.IN2
opcode[4] => Equal23.IN3
opcode[4] => Equal24.IN3
opcode[4] => Equal25.IN3
opcode[4] => Equal26.IN3
opcode[4] => Equal27.IN5
opcode[4] => Equal28.IN4
opcode[4] => Equal29.IN3
opcode[4] => Equal30.IN5
opcode[4] => Equal31.IN2
opcode[4] => Equal32.IN5
opcode[4] => Equal33.IN3
opcode[4] => Equal34.IN3
opcode[5] => Equal0.IN3
opcode[5] => Equal1.IN3
opcode[5] => Equal2.IN3
opcode[5] => Equal3.IN2
opcode[5] => Equal4.IN2
opcode[5] => Equal5.IN3
opcode[5] => Equal6.IN4
opcode[5] => Equal7.IN4
opcode[5] => Equal8.IN0
opcode[5] => Equal9.IN0
opcode[5] => Equal10.IN3
opcode[5] => Equal11.IN4
opcode[5] => Equal12.IN1
opcode[5] => Equal13.IN4
opcode[5] => Equal14.IN1
opcode[5] => Equal15.IN1
opcode[5] => Equal16.IN1
opcode[5] => Equal17.IN1
opcode[5] => Equal18.IN1
opcode[5] => Equal19.IN1
opcode[5] => Equal20.IN1
opcode[5] => Equal21.IN1
opcode[5] => Equal22.IN1
opcode[5] => Equal23.IN2
opcode[5] => Equal24.IN2
opcode[5] => Equal25.IN2
opcode[5] => Equal26.IN2
opcode[5] => Equal27.IN4
opcode[5] => Equal28.IN3
opcode[5] => Equal29.IN2
opcode[5] => Equal30.IN4
opcode[5] => Equal31.IN1
opcode[5] => Equal32.IN2
opcode[5] => Equal33.IN2
opcode[5] => Equal34.IN2
opcode[6] => Equal0.IN2
opcode[6] => Equal1.IN2
opcode[6] => Equal2.IN2
opcode[6] => Equal3.IN1
opcode[6] => Equal4.IN1
opcode[6] => Equal5.IN2
opcode[6] => Equal6.IN3
opcode[6] => Equal7.IN3
opcode[6] => Equal8.IN3
opcode[6] => Equal9.IN4
opcode[6] => Equal10.IN0
opcode[6] => Equal11.IN0
opcode[6] => Equal12.IN0
opcode[6] => Equal13.IN0
opcode[6] => Equal14.IN0
opcode[6] => Equal15.IN3
opcode[6] => Equal16.IN4
opcode[6] => Equal17.IN4
opcode[6] => Equal18.IN5
opcode[6] => Equal19.IN4
opcode[6] => Equal20.IN5
opcode[6] => Equal21.IN5
opcode[6] => Equal22.IN6
opcode[6] => Equal23.IN1
opcode[6] => Equal24.IN1
opcode[6] => Equal25.IN1
opcode[6] => Equal26.IN1
opcode[6] => Equal27.IN3
opcode[6] => Equal28.IN1
opcode[6] => Equal29.IN1
opcode[6] => Equal30.IN3
opcode[6] => Equal31.IN5
opcode[6] => Equal32.IN1
opcode[6] => Equal33.IN1
opcode[6] => Equal34.IN1
opcode[7] => Equal0.IN0
opcode[7] => Equal1.IN0
opcode[7] => Equal2.IN0
opcode[7] => Equal3.IN0
opcode[7] => Equal4.IN0
opcode[7] => Equal5.IN1
opcode[7] => Equal6.IN2
opcode[7] => Equal7.IN0
opcode[7] => Equal8.IN2
opcode[7] => Equal9.IN3
opcode[7] => Equal10.IN2
opcode[7] => Equal11.IN3
opcode[7] => Equal12.IN3
opcode[7] => Equal13.IN3
opcode[7] => Equal14.IN3
opcode[7] => Equal15.IN0
opcode[7] => Equal16.IN0
opcode[7] => Equal17.IN0
opcode[7] => Equal18.IN0
opcode[7] => Equal19.IN0
opcode[7] => Equal20.IN0
opcode[7] => Equal21.IN0
opcode[7] => Equal22.IN0
opcode[7] => Equal23.IN0
opcode[7] => Equal24.IN0
opcode[7] => Equal25.IN0
opcode[7] => Equal26.IN0
opcode[7] => Equal27.IN0
opcode[7] => Equal28.IN0
opcode[7] => Equal29.IN0
opcode[7] => Equal30.IN0
opcode[7] => Equal31.IN0
opcode[7] => Equal32.IN0
opcode[7] => Equal33.IN0
opcode[7] => Equal34.IN0
ALU_sel[0] <= WideOr27.DB_MAX_OUTPUT_PORT_TYPE
ALU_sel[1] <= WideOr26.DB_MAX_OUTPUT_PORT_TYPE
ALU_sel[2] <= WideOr25.DB_MAX_OUTPUT_PORT_TYPE
ALU_sel[3] <= WideOr24.DB_MAX_OUTPUT_PORT_TYPE
STACK_CALL_PC_MUX_SEL <= STACK_CALL_PC_MUX_SEL.DB_MAX_OUTPUT_PORT_TYPE
ADDR_sel[0] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
ADDR_sel[1] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
PC_ADD_sel[0] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
PC_ADD_sel[1] <= PC_ADD_sel.DB_MAX_OUTPUT_PORT_TYPE
PC_LD_MUX_sel[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
PC_LD_MUX_sel[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
X_LD_MUX_sel[0] <= X_LD_MUX_sel.DB_MAX_OUTPUT_PORT_TYPE
X_LD_MUX_sel[1] <= X_LD_MUX_sel.DB_MAX_OUTPUT_PORT_TYPE
SP_LD_MUX_sel[0] <= WideOr33.DB_MAX_OUTPUT_PORT_TYPE
SP_LD_MUX_sel[1] <= WideOr32.DB_MAX_OUTPUT_PORT_TYPE
ALU_en <= WideOr28.DB_MAX_OUTPUT_PORT_TYPE
STATUS_en <= <GND>
ADDRL_en <= ADDRL_en.DB_MAX_OUTPUT_PORT_TYPE
ADDRH_en <= ADDRH_en.DB_MAX_OUTPUT_PORT_TYPE
IR_en <= IR_en.DB_MAX_OUTPUT_PORT_TYPE
PCH_en <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
PCL_en <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
D_en <= D_en.DB_MAX_OUTPUT_PORT_TYPE
A_en <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
SPH_en <= WideOr34.DB_MAX_OUTPUT_PORT_TYPE
SPL_en <= WideOr31.DB_MAX_OUTPUT_PORT_TYPE
XH_en <= WideOr36.DB_MAX_OUTPUT_PORT_TYPE
XL_en <= WideOr35.DB_MAX_OUTPUT_PORT_TYPE
BTL_en <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
BTH_en <= WideOr30.DB_MAX_OUTPUT_PORT_TYPE
write_en <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
read_en <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
B_en <= B_en.DB_MAX_OUTPUT_PORT_TYPE


|top_level|tristate:U_RAM_OUTPUT
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
en => output[0].OE
en => output[1].OE
en => output[2].OE
en => output[3].OE
en => output[4].OE
en => output[5].OE
en => output[6].OE
en => output[7].OE
output[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE


|top_level|REG:U_REG_OUTPORT0
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|REG:U_REG_OUTPORT1
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
rst => output[0]~reg0.ACLR
rst => output[1]~reg0.ACLR
rst => output[2]~reg0.ACLR
rst => output[3]~reg0.ACLR
rst => output[4]~reg0.ACLR
rst => output[5]~reg0.ACLR
rst => output[6]~reg0.ACLR
rst => output[7]~reg0.ACLR
en => output[7]~reg0.ENA
en => output[6]~reg0.ENA
en => output[5]~reg0.ENA
en => output[4]~reg0.ENA
en => output[3]~reg0.ENA
en => output[2]~reg0.ENA
en => output[1]~reg0.ENA
en => output[0]~reg0.ENA
input[0] => output[0]~reg0.DATAIN
input[1] => output[1]~reg0.DATAIN
input[2] => output[2]~reg0.DATAIN
input[3] => output[3]~reg0.DATAIN
input[4] => output[4]~reg0.DATAIN
input[5] => output[5]~reg0.DATAIN
input[6] => output[6]~reg0.DATAIN
input[7] => output[7]~reg0.DATAIN
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED0
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED1
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED2
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|top_level|decoder7seg:U_LED3
input[0] => Mux0.IN19
input[0] => Mux1.IN19
input[0] => Mux2.IN19
input[0] => Mux3.IN19
input[0] => Mux4.IN19
input[0] => Mux5.IN19
input[0] => Mux6.IN19
input[1] => Mux0.IN18
input[1] => Mux1.IN18
input[1] => Mux2.IN18
input[1] => Mux3.IN18
input[1] => Mux4.IN18
input[1] => Mux5.IN18
input[1] => Mux6.IN18
input[2] => Mux0.IN17
input[2] => Mux1.IN17
input[2] => Mux2.IN17
input[2] => Mux3.IN17
input[2] => Mux4.IN17
input[2] => Mux5.IN17
input[2] => Mux6.IN17
input[3] => Mux0.IN16
input[3] => Mux1.IN16
input[3] => Mux2.IN16
input[3] => Mux3.IN16
input[3] => Mux4.IN16
input[3] => Mux5.IN16
input[3] => Mux6.IN16
output[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


