#           time             counts unit events
     0.050067027         71,245,149      mem_inst_retired.any                                          (39.60%)
     0.050067027            534,293      branch-misses                                                 (43.61%)
     0.050067027        211,379,469      instructions              #    1.75  insn per cycle           (51.67%)
     0.050067027        120,830,754      cycles                                                        (51.67%)
     0.050067027            281,953      L1-icache-load-misses                                         (51.68%)
     0.050067027         58,870,233      L1-dcache-loads                                               (44.30%)
     0.050067027            543,616      L1-dcache-load-misses     #    0.92% of all L1-dcache accesses  (40.27%)
     0.050067027            110,266      L2-loads                                                      (32.21%)
     0.050067027             24,865      L2-load-misses            #   22.03% of all LL-cache accesses  (32.22%)
     0.050067027            115,469      LLC-loads                                                     (32.21%)
     0.050067027            185,269      LLC-load-misses           #  164.15% of all LL-cache accesses  (32.21%)
     0.100589394         56,157,257      mem_inst_retired.any                                          (31.67%)
     0.100589394            946,939      branch-misses                                                 (35.65%)
     0.100589394        130,872,876      instructions              #    1.00  insn per cycle           (51.48%)
     0.100589394        130,612,927      cycles                                                        (52.49%)
     0.100589394             43,362      L1-icache-load-misses                                         (52.49%)
     0.100589394         48,181,754      L1-dcache-loads                                               (52.49%)
     0.100589394          8,677,977      L1-dcache-load-misses     #   18.01% of all L1-dcache accesses  (48.54%)
     0.100589394          4,226,562      L2-loads                                                      (31.68%)
     0.100589394            410,109      L2-load-misses            #    9.93% of all LL-cache accesses  (31.67%)
     0.100589394          4,033,960      LLC-loads                                                     (31.67%)
     0.100589394            380,722      LLC-load-misses           #    9.22% of all LL-cache accesses  (31.67%)
     0.150890399         67,260,252      mem_inst_retired.any                                          (31.81%)
     0.150890399          1,320,075      branch-misses                                                 (31.81%)
     0.150890399        153,002,690      instructions              #    1.18  insn per cycle           (39.76%)
     0.150890399        130,174,116      cycles                                                        (46.69%)
     0.150890399             21,895      L1-icache-load-misses                                         (52.29%)
     0.150890399         52,101,835      L1-dcache-loads                                               (52.29%)
     0.150890399          9,045,660      L1-dcache-load-misses     #   17.36% of all L1-dcache accesses  (52.29%)
     0.150890399          4,040,030      L2-loads                                                      (37.42%)
     0.150890399            415,597      L2-load-misses            #    9.74% of all LL-cache accesses  (31.80%)
     0.150890399          4,489,498      LLC-loads                                                     (31.81%)
     0.150890399            540,192      LLC-load-misses           #   12.67% of all LL-cache accesses  (31.80%)
     0.201183804         63,596,022      mem_inst_retired.any                                          (31.82%)
     0.201183804          1,577,029      branch-misses                                                 (31.82%)
     0.201183804        142,718,780      instructions              #    1.10  insn per cycle           (39.77%)
     0.201183804        130,120,396      cycles                                                        (39.77%)
     0.201183804             20,626      L1-icache-load-misses                                         (42.12%)
     0.201183804         49,803,457      L1-dcache-loads                                               (50.07%)
     0.201183804          9,016,015      L1-dcache-load-misses     #   18.10% of all L1-dcache accesses  (52.27%)
     0.201183804          4,341,001      L2-loads                                                      (44.32%)
     0.201183804            329,453      L2-load-misses            #    7.68% of all LL-cache accesses  (41.99%)
     0.201183804          4,241,621      LLC-loads                                                     (34.04%)
     0.201183804            212,166      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.82%)
     0.251530294         60,442,252      mem_inst_retired.any                                          (31.75%)
     0.251530294          1,165,507      branch-misses                                                 (31.75%)
     0.251530294        133,947,506      instructions              #    1.03  insn per cycle           (39.70%)
     0.251530294        130,242,890      cycles                                                        (39.74%)
     0.251530294             10,750      L1-icache-load-misses                                         (39.74%)
     0.251530294         48,874,917      L1-dcache-loads                                               (39.74%)
     0.251530294          9,894,400      L1-dcache-load-misses     #   20.24% of all L1-dcache accesses  (45.48%)
     0.251530294          5,043,326      L2-loads                                                      (44.41%)
     0.251530294            613,272      L2-load-misses            #   12.56% of all LL-cache accesses  (44.40%)
     0.251530294          4,721,466      LLC-loads                                                     (44.37%)
     0.251530294            601,289      LLC-load-misses           #   12.32% of all LL-cache accesses  (38.64%)
     0.301867252         57,562,778      mem_inst_retired.any                                          (43.30%)
     0.301867252          1,239,171      branch-misses                                                 (35.36%)
     0.301867252        131,306,567      instructions              #    1.01  insn per cycle           (43.31%)
     0.301867252        130,151,956      cycles                                                        (39.70%)
     0.301867252             12,606      L1-icache-load-misses                                         (39.70%)
     0.301867252         48,169,655      L1-dcache-loads                                               (39.70%)
     0.301867252          9,131,269      L1-dcache-load-misses     #   18.96% of all L1-dcache accesses  (39.70%)
     0.301867252          4,687,565      L2-loads                                                      (32.87%)
     0.301867252            642,550      L2-load-misses            #   13.76% of all LL-cache accesses  (40.82%)
     0.301867252          4,653,071      LLC-loads                                                     (44.39%)
     0.301867252            701,601      LLC-load-misses           #   15.02% of all LL-cache accesses  (44.39%)
     0.352171919         54,091,800      mem_inst_retired.any                                          (44.34%)
     0.352171919          1,338,493      branch-misses                                                 (44.32%)
     0.352171919        122,730,021      instructions              #    0.94  insn per cycle           (52.27%)
     0.352171919        129,987,720      cycles                                                        (47.89%)
     0.352171919             16,571      L1-icache-load-misses                                         (39.94%)
     0.352171919         45,154,561      L1-dcache-loads                                               (39.75%)
     0.352171919          8,787,348      L1-dcache-load-misses     #   19.46% of all L1-dcache accesses  (39.77%)
     0.352171919          4,203,053      L2-loads                                                      (31.82%)
     0.352171919            633,956      L2-load-misses            #   15.13% of all LL-cache accesses  (31.82%)
     0.352171919          4,177,157      LLC-loads                                                     (36.18%)
     0.352171919            658,358      LLC-load-misses           #   15.71% of all LL-cache accesses  (44.13%)
     0.402482782         53,419,372      mem_inst_retired.any                                          (39.58%)
     0.402482782          1,572,470      branch-misses                                                 (44.36%)
     0.402482782        122,837,352      instructions              #    0.94  insn per cycle           (52.32%)
     0.402482782        130,085,008      cycles                                                        (52.31%)
     0.402482782             16,108      L1-icache-load-misses                                         (52.32%)
     0.402482782         43,113,719      L1-dcache-loads                                               (44.53%)
     0.402482782          7,940,165      L1-dcache-load-misses     #   18.42% of all L1-dcache accesses  (39.73%)
     0.402482782          3,837,221      L2-loads                                                      (31.78%)
     0.402482782            571,111      L2-load-misses            #   14.88% of all LL-cache accesses  (31.78%)
     0.402482782          3,836,615      LLC-loads                                                     (31.82%)
     0.402482782            569,057      LLC-load-misses           #   14.83% of all LL-cache accesses  (31.81%)
     0.452807301         47,596,291      mem_inst_retired.any                                          (31.79%)
     0.452807301          1,556,145      branch-misses                                                 (34.96%)
     0.452807301        111,608,516      instructions              #    0.86  insn per cycle           (50.86%)
     0.452807301        130,081,301      cycles                                                        (52.30%)
     0.452807301             23,408      L1-icache-load-misses                                         (52.31%)
     0.452807301         39,709,346      L1-dcache-loads                                               (52.31%)
     0.452807301          7,138,636      L1-dcache-load-misses     #   17.98% of all L1-dcache accesses  (49.17%)
     0.452807301          3,531,566      L2-loads                                                      (31.79%)
     0.452807301            583,983      L2-load-misses            #   17.09% of all LL-cache accesses  (31.79%)
     0.452807301          3,302,700      LLC-loads                                                     (31.79%)
     0.452807301            527,216      LLC-load-misses           #   15.43% of all LL-cache accesses  (31.79%)
     0.503111191         48,009,337      mem_inst_retired.any                                          (31.81%)
     0.503111191          1,706,636      branch-misses                                                 (31.80%)
     0.503111191        108,431,533      instructions              #    0.83  insn per cycle           (39.75%)
     0.503111191        130,072,074      cycles                                                        (46.26%)
     0.503111191             30,097      L1-icache-load-misses                                         (52.29%)
     0.503111191         38,015,219      L1-dcache-loads                                               (52.29%)
     0.503111191          6,462,496      L1-dcache-load-misses     #   17.00% of all L1-dcache accesses  (52.29%)
     0.503111191          3,064,862      L2-loads                                                      (37.86%)
     0.503111191            451,623      L2-load-misses            #   14.61% of all LL-cache accesses  (31.81%)
     0.503111191          3,117,950      LLC-loads                                                     (31.81%)
     0.503111191            458,462      LLC-load-misses           #   14.83% of all LL-cache accesses  (31.81%)
     0.553414888         48,302,244      mem_inst_retired.any                                          (31.81%)
     0.553414888          1,784,214      branch-misses                                                 (31.81%)
     0.553414888        110,623,855      instructions              #    0.85  insn per cycle           (39.76%)
     0.553414888        130,044,552      cycles                                                        (39.76%)
     0.553414888             35,535      L1-icache-load-misses                                         (41.67%)
     0.553414888         37,051,634      L1-dcache-loads                                               (49.63%)
     0.553414888          6,294,609      L1-dcache-load-misses     #   16.99% of all L1-dcache accesses  (52.28%)
     0.553414888          2,976,476      L2-loads                                                      (44.34%)
     0.553414888            443,217      L2-load-misses            #   15.17% of all LL-cache accesses  (42.44%)
     0.553414888          2,865,537      LLC-loads                                                     (34.49%)
     0.553414888            474,532      LLC-load-misses           #   16.25% of all LL-cache accesses  (31.81%)
     0.603746343         38,191,071      mem_inst_retired.any                                          (31.78%)
     0.603746343          1,513,238      branch-misses                                                 (31.78%)
     0.603746343         92,695,997      instructions              #    0.71  insn per cycle           (39.72%)
     0.603746343        130,094,294      cycles                                                        (39.73%)
     0.603746343             22,733      L1-icache-load-misses                                         (39.73%)
     0.603746343         37,060,272      L1-dcache-loads                                               (39.74%)
     0.603746343          6,443,796      L1-dcache-load-misses     #   17.39% of all L1-dcache accesses  (45.02%)
     0.603746343          3,094,178      L2-loads                                                      (44.38%)
     0.603746343            424,343      L2-load-misses            #   14.42% of all LL-cache accesses  (44.38%)
     0.603746343          2,791,108      LLC-loads                                                     (44.37%)
     0.603746343            392,574      LLC-load-misses           #   13.34% of all LL-cache accesses  (39.11%)
     0.654106196         39,213,659      mem_inst_retired.any                                          (43.76%)
     0.654106196          1,371,478      branch-misses                                                 (35.81%)
     0.654106196         78,820,804      instructions              #    0.61  insn per cycle           (43.76%)
     0.654106196        130,089,124      cycles                                                        (39.71%)
     0.654106196             16,997      L1-icache-load-misses                                         (39.71%)
     0.654106196         26,825,035      L1-dcache-loads                                               (39.71%)
     0.654106196          5,059,437      L1-dcache-load-misses     #   18.86% of all L1-dcache accesses  (39.71%)
     0.654106196          2,423,654      L2-loads                                                      (32.39%)
     0.654106196            392,380      L2-load-misses            #   15.52% of all LL-cache accesses  (40.34%)
     0.654106196          2,634,079      LLC-loads                                                     (44.40%)
     0.654106196            422,612      LLC-load-misses           #   16.71% of all LL-cache accesses  (44.40%)
     0.704447795         47,225,181      mem_inst_retired.any                                          (44.37%)
     0.704447795          1,886,474      branch-misses                                                 (44.37%)
     0.704447795        110,676,406      instructions              #    0.85  insn per cycle           (52.32%)
     0.704447795        130,056,859      cycles                                                        (48.42%)
     0.704447795             28,950      L1-icache-load-misses                                         (40.47%)
     0.704447795         38,071,144      L1-dcache-loads                                               (39.73%)
     0.704447795          6,510,464      L1-dcache-load-misses     #   17.10% of all L1-dcache accesses  (39.73%)
     0.704447795          2,961,669      L2-loads                                                      (31.79%)
     0.704447795            431,342      L2-load-misses            #   14.62% of all LL-cache accesses  (31.79%)
     0.704447795          2,938,441      LLC-loads                                                     (35.67%)
     0.704447795            465,462      LLC-load-misses           #   15.78% of all LL-cache accesses  (43.62%)
     0.754785873         52,049,797      mem_inst_retired.any                                          (39.00%)
     0.754785873          2,006,747      branch-misses                                                 (44.39%)
     0.754785873        116,040,188      instructions              #    0.89  insn per cycle           (52.32%)
     0.754785873        130,220,917      cycles                                                        (52.33%)
     0.754785873             16,679      L1-icache-load-misses                                         (52.32%)
     0.754785873         38,404,336      L1-dcache-loads                                               (45.13%)
     0.754785873          6,646,981      L1-dcache-load-misses     #   17.31% of all L1-dcache accesses  (39.72%)
     0.754785873          3,306,421      L2-loads                                                      (31.78%)
     0.754785873            304,229      L2-load-misses            #    9.25% of all LL-cache accesses  (31.78%)
     0.754785873          3,272,849      LLC-loads                                                     (31.78%)
     0.754785873            227,264      LLC-load-misses           #    6.91% of all LL-cache accesses  (31.79%)
     0.805087251         50,619,832      mem_inst_retired.any                                          (31.80%)
     0.805087251          2,024,921      branch-misses                                                 (34.37%)
     0.805087251        117,703,446      instructions              #    0.90  insn per cycle           (50.27%)
     0.805087251        130,104,463      cycles                                                        (52.28%)
     0.805087251             22,302      L1-icache-load-misses                                         (52.29%)
     0.805087251         40,995,613      L1-dcache-loads                                               (52.29%)
     0.805087251          6,813,824      L1-dcache-load-misses     #   16.62% of all L1-dcache accesses  (49.75%)
     0.805087251          3,146,309      L2-loads                                                      (31.81%)
     0.805087251            346,114      L2-load-misses            #   11.25% of all LL-cache accesses  (31.80%)
     0.805087251          3,004,783      LLC-loads                                                     (31.81%)
     0.805087251            303,087      LLC-load-misses           #    9.85% of all LL-cache accesses  (31.80%)
     0.855411510         49,469,149      mem_inst_retired.any                                          (31.80%)
     0.855411510          2,046,997      branch-misses                                                 (31.80%)
     0.855411510        115,989,732      instructions              #    0.89  insn per cycle           (39.75%)
     0.855411510        130,160,291      cycles                                                        (45.68%)
     0.855411510             27,802      L1-icache-load-misses                                         (52.30%)
     0.855411510         39,844,214      L1-dcache-loads                                               (52.30%)
     0.855411510          6,730,365      L1-dcache-load-misses     #   16.89% of all L1-dcache accesses  (52.30%)
     0.855411510          3,129,715      L2-loads                                                      (38.44%)
     0.855411510            269,499      L2-load-misses            #    8.47% of all LL-cache accesses  (31.80%)
     0.855411510          3,235,676      LLC-loads                                                     (31.80%)
     0.855411510            279,605      LLC-load-misses           #    8.79% of all LL-cache accesses  (31.80%)
     0.905719721         51,111,021      mem_inst_retired.any                                          (31.80%)
     0.905719721          2,001,818      branch-misses                                                 (31.80%)
     0.905719721        118,983,940      instructions              #    0.91  insn per cycle           (39.75%)
     0.905719721        130,166,798      cycles                                                        (39.75%)
     0.905719721             28,036      L1-icache-load-misses                                         (41.08%)
     0.905719721         41,330,986      L1-dcache-loads                                               (49.02%)
     0.905719721          7,139,494      L1-dcache-load-misses     #   17.27% of all L1-dcache accesses  (52.29%)
     0.905719721          3,387,893      L2-loads                                                      (44.34%)
     0.905719721            235,290      L2-load-misses            #    7.02% of all LL-cache accesses  (43.04%)
     0.905719721          3,313,039      LLC-loads                                                     (35.09%)
     0.905719721            263,664      LLC-load-misses           #    7.87% of all LL-cache accesses  (31.80%)
     0.956022953         54,665,920      mem_inst_retired.any                                          (31.81%)
     0.956022953          2,148,959      branch-misses                                                 (31.81%)
     0.956022953        125,263,050      instructions              #    0.96  insn per cycle           (39.76%)
     0.956022953        130,233,450      cycles                                                        (39.76%)
     0.956022953             12,602      L1-icache-load-misses                                         (39.75%)
     0.956022953         42,466,718      L1-dcache-loads                                               (39.75%)
     0.956022953          7,270,914      L1-dcache-load-misses     #   17.12% of all L1-dcache accesses  (44.43%)
     0.956022953          3,372,391      L2-loads                                                      (44.34%)
     0.956022953            140,638      L2-load-misses            #    4.14% of all LL-cache accesses  (44.34%)
     0.956022953          3,427,049      LLC-loads                                                     (44.34%)
     0.956022953             98,280      LLC-load-misses           #    2.89% of all LL-cache accesses  (39.68%)
     1.006367001         53,373,982      mem_inst_retired.any                                          (44.27%)
     1.006367001          2,201,780      branch-misses                                                 (36.33%)
     1.006367001        122,686,051      instructions              #    0.94  insn per cycle           (44.28%)
     1.006367001        130,369,494      cycles                                                        (39.72%)
     1.006367001             11,035      L1-icache-load-misses                                         (39.73%)
     1.006367001         42,529,353      L1-dcache-loads                                               (39.73%)
     1.006367001          7,325,306      L1-dcache-load-misses     #   17.22% of all L1-dcache accesses  (39.73%)
     1.006367001          3,329,742      L2-loads                                                      (31.88%)
     1.006367001            107,477      L2-load-misses            #    3.20% of all LL-cache accesses  (39.82%)
     1.006367001          3,389,019      LLC-loads                                                     (44.38%)
     1.006367001            149,983      LLC-load-misses           #    4.46% of all LL-cache accesses  (44.38%)
     1.056691896         53,972,442      mem_inst_retired.any                                          (44.36%)
     1.056691896          2,210,474      branch-misses                                                 (44.36%)
     1.056691896        123,087,660      instructions              #    0.94  insn per cycle           (52.31%)
     1.056691896        130,305,978      cycles                                                        (48.92%)
     1.056691896             16,019      L1-icache-load-misses                                         (40.97%)
     1.056691896         40,651,581      L1-dcache-loads                                               (39.74%)
     1.056691896          6,365,272      L1-dcache-load-misses     #   15.66% of all L1-dcache accesses  (39.74%)
     1.056691896          2,918,622      L2-loads                                                      (31.79%)
     1.056691896             84,048      L2-load-misses            #    2.83% of all LL-cache accesses  (31.79%)
     1.056691896          3,025,436      LLC-loads                                                     (35.17%)
     1.056691896             53,215      LLC-load-misses           #    1.79% of all LL-cache accesses  (43.12%)
     1.106981102         53,664,526      mem_inst_retired.any                                          (38.55%)
     1.106981102          2,272,697      branch-misses                                                 (44.32%)
     1.106981102        123,186,438      instructions              #    0.95  insn per cycle           (52.27%)
     1.106981102        130,250,382      cycles                                                        (52.27%)
     1.106981102             10,710      L1-icache-load-misses                                         (52.27%)
     1.106981102         42,512,372      L1-dcache-loads                                               (45.56%)
     1.106981102          6,849,255      L1-dcache-load-misses     #   16.11% of all L1-dcache accesses  (39.77%)
     1.106981102          2,999,130      L2-loads                                                      (31.82%)
     1.106981102             56,517      L2-load-misses            #    1.89% of all LL-cache accesses  (31.82%)
     1.106981102          2,983,248      LLC-loads                                                     (31.82%)
     1.106981102             50,719      LLC-load-misses           #    1.70% of all LL-cache accesses  (31.82%)
     1.157265428         51,023,205      mem_inst_retired.any                                          (31.81%)
     1.157265428          2,216,793      branch-misses                                                 (34.00%)
     1.157265428        120,663,182      instructions              #    0.93  insn per cycle           (49.90%)
     1.157265428        130,190,489      cycles                                                        (52.27%)
     1.157265428             11,962      L1-icache-load-misses                                         (52.27%)
     1.157265428         41,046,979      L1-dcache-loads                                               (52.27%)
     1.157265428          7,397,265      L1-dcache-load-misses     #   18.02% of all L1-dcache accesses  (50.11%)
     1.157265428          3,463,476      L2-loads                                                      (31.82%)
     1.157265428             72,999      L2-load-misses            #    2.13% of all LL-cache accesses  (31.82%)
     1.157265428          3,406,820      LLC-loads                                                     (31.82%)
     1.157265428            123,689      LLC-load-misses           #    3.60% of all LL-cache accesses  (31.82%)
     1.207554164         53,312,144      mem_inst_retired.any                                          (31.81%)
     1.207554164          2,173,943      branch-misses                                                 (31.81%)
     1.207554164        123,154,086      instructions              #    0.95  insn per cycle           (39.77%)
     1.207554164        130,246,287      cycles                                                        (45.36%)
     1.207554164             10,042      L1-icache-load-misses                                         (52.28%)
     1.207554164         42,382,811      L1-dcache-loads                                               (52.28%)
     1.207554164          7,683,237      L1-dcache-load-misses     #   18.13% of all L1-dcache accesses  (52.28%)
     1.207554164          3,580,261      L2-loads                                                      (38.75%)
     1.207554164             64,112      L2-load-misses            #    1.80% of all LL-cache accesses  (31.82%)
     1.207554164          3,556,533      LLC-loads                                                     (31.82%)
     1.207554164             68,818      LLC-load-misses           #    1.93% of all LL-cache accesses  (31.82%)
     1.257847828         53,016,910      mem_inst_retired.any                                          (31.81%)
     1.257847828          2,196,791      branch-misses                                                 (31.81%)
     1.257847828        122,218,592      instructions              #    0.94  insn per cycle           (39.77%)
     1.257847828        130,238,724      cycles                                                        (39.76%)
     1.257847828             12,960      L1-icache-load-misses                                         (40.80%)
     1.257847828         41,513,063      L1-dcache-loads                                               (48.75%)
     1.257847828          7,551,856      L1-dcache-load-misses     #   18.19% of all L1-dcache accesses  (52.28%)
     1.257847828          3,508,538      L2-loads                                                      (44.32%)
     1.257847828             60,465      L2-load-misses            #    1.72% of all LL-cache accesses  (43.30%)
     1.257847828          3,535,707      LLC-loads                                                     (35.35%)
     1.257847828             50,177      LLC-load-misses           #    1.42% of all LL-cache accesses  (31.82%)
#           time             counts unit events
     1.308133353         51,091,975      mem_inst_retired.any                                          (31.93%)
     1.308133353          2,164,325      branch-misses                                                 (31.82%)
     1.308133353        118,581,871      instructions              #    0.91  insn per cycle           (39.78%)
     1.308133353        130,177,022      cycles                                                        (39.77%)
     1.308133353             13,106      L1-icache-load-misses                                         (39.77%)
     1.308133353         39,942,903      L1-dcache-loads                                               (39.78%)
     1.308133353          7,185,561      L1-dcache-load-misses     #   17.99% of all L1-dcache accesses  (44.19%)
     1.308133353          3,404,673      L2-loads                                                      (44.19%)
     1.308133353            136,020      L2-load-misses            #    3.97% of all LL-cache accesses  (44.31%)
     1.308133353          3,446,415      LLC-loads                                                     (44.31%)
     1.308133353             89,350      LLC-load-misses           #    2.61% of all LL-cache accesses  (39.92%)
     1.358428568         53,356,738      mem_inst_retired.any                                          (44.33%)
     1.358428568          2,199,154      branch-misses                                                 (36.49%)
     1.358428568        122,824,227      instructions              #    0.94  insn per cycle           (44.44%)
     1.358428568        130,254,316      cycles                                                        (39.76%)
     1.358428568             12,413      L1-icache-load-misses                                         (39.76%)
     1.358428568         42,530,402      L1-dcache-loads                                               (39.76%)
     1.358428568          7,340,666      L1-dcache-load-misses     #   17.26% of all L1-dcache accesses  (39.76%)
     1.358428568          3,342,316      L2-loads                                                      (31.81%)
     1.358428568             59,789      L2-load-misses            #    1.80% of all LL-cache accesses  (39.64%)
     1.358428568          3,288,606      LLC-loads                                                     (44.33%)
     1.358428568             60,346      LLC-load-misses           #    1.82% of all LL-cache accesses  (44.33%)
     1.408735213         51,485,158      mem_inst_retired.any                                          (44.34%)
     1.408735213          2,170,299      branch-misses                                                 (44.34%)
     1.408735213        119,651,124      instructions              #    0.92  insn per cycle           (52.29%)
     1.408735213        130,236,253      cycles                                                        (49.02%)
     1.408735213             10,305      L1-icache-load-misses                                         (41.08%)
     1.408735213         41,515,447      L1-dcache-loads                                               (39.76%)
     1.408735213          7,065,631      L1-dcache-load-misses     #   17.02% of all L1-dcache accesses  (39.76%)
     1.408735213          3,174,945      L2-loads                                                      (31.81%)
     1.408735213             66,060      L2-load-misses            #    2.04% of all LL-cache accesses  (31.81%)
     1.408735213          3,302,258      LLC-loads                                                     (35.07%)
     1.408735213            127,714      LLC-load-misses           #    3.94% of all LL-cache accesses  (43.01%)
     1.459028731         50,703,538      mem_inst_retired.any                                          (38.47%)
     1.459028731          2,182,660      branch-misses                                                 (44.33%)
     1.459028731        118,281,633      instructions              #    0.91  insn per cycle           (52.28%)
     1.459028731        130,239,154      cycles                                                        (52.28%)
     1.459028731             15,706      L1-icache-load-misses                                         (52.28%)
     1.459028731         40,235,252      L1-dcache-loads                                               (45.65%)
     1.459028731          7,487,520      L1-dcache-load-misses     #   18.61% of all L1-dcache accesses  (39.76%)
     1.459028731          3,588,346      L2-loads                                                      (31.81%)
     1.459028731            126,880      L2-load-misses            #    3.58% of all LL-cache accesses  (31.81%)
     1.459028731          3,498,070      LLC-loads                                                     (31.81%)
     1.459028731             87,004      LLC-load-misses           #    2.46% of all LL-cache accesses  (31.81%)
     1.509321887         51,349,062      mem_inst_retired.any                                          (31.81%)
     1.509321887          2,218,769      branch-misses                                                 (33.90%)
     1.509321887        118,792,303      instructions              #    0.91  insn per cycle           (49.80%)
     1.509321887        130,219,982      cycles                                                        (52.28%)
     1.509321887             10,297      L1-icache-load-misses                                         (52.28%)
     1.509321887         39,640,469      L1-dcache-loads                                               (52.28%)
     1.509321887          7,215,211      L1-dcache-load-misses     #   18.20% of all L1-dcache accesses  (50.21%)
     1.509321887          3,296,940      L2-loads                                                      (31.81%)
     1.509321887            137,121      L2-load-misses            #    4.10% of all LL-cache accesses  (31.82%)
     1.509321887          3,386,248      LLC-loads                                                     (31.82%)
     1.509321887             96,430      LLC-load-misses           #    2.89% of all LL-cache accesses  (31.82%)
     1.559647186         49,055,078      mem_inst_retired.any                                          (31.79%)
     1.559647186          2,214,951      branch-misses                                                 (31.79%)
     1.559647186        115,468,036      instructions              #    0.89  insn per cycle           (39.74%)
     1.559647186        130,345,326      cycles                                                        (45.21%)
     1.559647186              7,916      L1-icache-load-misses                                         (52.31%)
     1.559647186         40,459,635      L1-dcache-loads                                               (52.31%)
     1.559647186          7,304,033      L1-dcache-load-misses     #   18.05% of all L1-dcache accesses  (52.31%)
     1.559647186          3,370,224      L2-loads                                                      (38.91%)
     1.559647186             84,676      L2-load-misses            #    2.52% of all LL-cache accesses  (31.79%)
     1.559647186          3,352,019      LLC-loads                                                     (31.79%)
     1.559647186             76,020      LLC-load-misses           #    2.26% of all LL-cache accesses  (31.79%)
     1.609950175         51,125,447      mem_inst_retired.any                                          (31.81%)
     1.609950175          2,256,256      branch-misses                                                 (31.81%)
     1.609950175        119,777,391      instructions              #    0.92  insn per cycle           (39.76%)
     1.609950175        130,269,194      cycles                                                        (39.76%)
     1.609950175              9,521      L1-icache-load-misses                                         (40.61%)
     1.609950175         40,733,567      L1-dcache-loads                                               (48.56%)
     1.609950175          7,178,984      L1-dcache-load-misses     #   17.62% of all L1-dcache accesses  (52.28%)
     1.609950175          3,351,567      L2-loads                                                      (44.33%)
     1.609950175             63,164      L2-load-misses            #    1.88% of all LL-cache accesses  (43.49%)
     1.609950175          3,368,519      LLC-loads                                                     (35.55%)
     1.609950175             60,399      LLC-load-misses           #    1.80% of all LL-cache accesses  (31.81%)
     1.660236732         50,398,910      mem_inst_retired.any                                          (32.13%)
     1.660236732          2,270,099      branch-misses                                                 (31.81%)
     1.660236732        119,258,226      instructions              #    0.92  insn per cycle           (39.77%)
     1.660236732        130,235,177      cycles                                                        (39.77%)
     1.660236732              8,699      L1-icache-load-misses                                         (39.77%)
     1.660236732         39,866,532      L1-dcache-loads                                               (39.77%)
     1.660236732          7,093,744      L1-dcache-load-misses     #   17.79% of all L1-dcache accesses  (44.00%)
     1.660236732          3,235,064      L2-loads                                                      (43.99%)
     1.660236732             68,053      L2-load-misses            #    2.10% of all LL-cache accesses  (44.32%)
     1.660236732          3,239,917      LLC-loads                                                     (44.32%)
     1.660236732             79,219      LLC-load-misses           #    2.45% of all LL-cache accesses  (40.11%)
     1.710528045         49,625,115      mem_inst_retired.any                                          (44.32%)
     1.710528045          2,262,377      branch-misses                                                 (36.69%)
     1.710528045        114,592,813      instructions              #    0.88  insn per cycle           (44.64%)
     1.710528045        130,257,192      cycles                                                        (39.77%)
     1.710528045              9,010      L1-icache-load-misses                                         (39.77%)
     1.710528045         39,897,168      L1-dcache-loads                                               (39.77%)
     1.710528045          6,871,282      L1-dcache-load-misses     #   17.22% of all L1-dcache accesses  (39.77%)
     1.710528045          3,056,186      L2-loads                                                      (31.81%)
     1.710528045             68,910      L2-load-misses            #    2.24% of all LL-cache accesses  (39.44%)
     1.710528045          3,104,157      LLC-loads                                                     (44.33%)
     1.710528045             65,826      LLC-load-misses           #    2.14% of all LL-cache accesses  (44.33%)
     1.760830128         50,309,075      mem_inst_retired.any                                          (44.33%)
     1.760830128          2,324,136      branch-misses                                                 (44.33%)
     1.760830128        116,038,923      instructions              #    0.89  insn per cycle           (52.29%)
     1.760830128        130,253,088      cycles                                                        (49.21%)
     1.760830128              7,449      L1-icache-load-misses                                         (41.27%)
     1.760830128         39,145,424      L1-dcache-loads                                               (39.76%)
     1.760830128          6,817,263      L1-dcache-load-misses     #   17.42% of all L1-dcache accesses  (39.76%)
     1.760830128          3,127,488      L2-loads                                                      (31.81%)
     1.760830128             86,351      L2-load-misses            #    2.80% of all LL-cache accesses  (31.81%)
     1.760830128          3,046,224      LLC-loads                                                     (34.87%)
     1.760830128             57,935      LLC-load-misses           #    1.88% of all LL-cache accesses  (42.82%)
     1.811120287         50,018,340      mem_inst_retired.any                                          (38.28%)
     1.811120287          2,325,668      branch-misses                                                 (44.32%)
     1.811120287        115,146,495      instructions              #    0.88  insn per cycle           (52.27%)
     1.811120287        130,242,849      cycles                                                        (52.27%)
     1.811120287              7,391      L1-icache-load-misses                                         (52.27%)
     1.811120287         38,736,680      L1-dcache-loads                                               (45.83%)
     1.811120287          6,723,071      L1-dcache-load-misses     #   17.36% of all L1-dcache accesses  (39.77%)
     1.811120287          2,998,919      L2-loads                                                      (31.82%)
     1.811120287             46,777      L2-load-misses            #    1.57% of all LL-cache accesses  (31.82%)
     1.811120287          2,954,772      LLC-loads                                                     (31.82%)
     1.811120287             48,555      LLC-load-misses           #    1.63% of all LL-cache accesses  (31.82%)
     1.861407428         46,276,453      mem_inst_retired.any                                          (31.82%)
     1.861407428          2,330,953      branch-misses                                                 (33.72%)
     1.861407428        109,732,743      instructions              #    0.84  insn per cycle           (49.63%)
     1.861407428        130,225,651      cycles                                                        (52.27%)
     1.861407428              7,585      L1-icache-load-misses                                         (52.27%)
     1.861407428         37,570,424      L1-dcache-loads                                               (52.27%)
     1.861407428          6,417,326      L1-dcache-load-misses     #   17.08% of all L1-dcache accesses  (50.39%)
     1.861407428          2,876,532      L2-loads                                                      (31.82%)
     1.861407428             50,186      L2-load-misses            #    1.76% of all LL-cache accesses  (31.82%)
     1.861407428          2,823,448      LLC-loads                                                     (31.82%)
     1.861407428             68,481      LLC-load-misses           #    2.40% of all LL-cache accesses  (31.82%)
     1.911703605         49,104,394      mem_inst_retired.any                                          (31.81%)
     1.911703605          2,401,147      branch-misses                                                 (31.81%)
     1.911703605        113,648,370      instructions              #    0.87  insn per cycle           (39.76%)
     1.911703605        130,275,990      cycles                                                        (45.07%)
     1.911703605              7,953      L1-icache-load-misses                                         (52.28%)
     1.911703605         37,243,245      L1-dcache-loads                                               (52.28%)
     1.911703605          6,213,636      L1-dcache-load-misses     #   16.68% of all L1-dcache accesses  (52.28%)
     1.911703605          2,742,535      L2-loads                                                      (39.04%)
     1.911703605             44,126      L2-load-misses            #    1.60% of all LL-cache accesses  (31.81%)
     1.911703605          2,760,056      LLC-loads                                                     (31.81%)
     1.911703605             53,481      LLC-load-misses           #    1.94% of all LL-cache accesses  (31.81%)
     1.961998459         46,450,787      mem_inst_retired.any                                          (31.81%)
     1.961998459          2,381,782      branch-misses                                                 (31.81%)
     1.961998459        107,750,173      instructions              #    0.83  insn per cycle           (39.76%)
     1.961998459        130,255,148      cycles                                                        (39.76%)
     1.961998459             10,230      L1-icache-load-misses                                         (40.51%)
     1.961998459         37,061,080      L1-dcache-loads                                               (48.46%)
     1.961998459          5,896,179      L1-dcache-load-misses     #   15.91% of all L1-dcache accesses  (52.28%)
     1.961998459          2,556,348      L2-loads                                                      (44.33%)
     1.961998459             48,539      L2-load-misses            #    1.90% of all LL-cache accesses  (43.60%)
     1.961998459          2,558,638      LLC-loads                                                     (35.65%)
     1.961998459             37,484      LLC-load-misses           #    1.47% of all LL-cache accesses  (31.81%)
     2.012283039         47,167,702      mem_inst_retired.any                                          (32.22%)
     2.012283039          2,422,602      branch-misses                                                 (31.82%)
     2.012283039        109,188,348      instructions              #    0.84  insn per cycle           (39.77%)
     2.012283039        130,218,159      cycles                                                        (39.77%)
     2.012283039             13,068      L1-icache-load-misses                                         (39.77%)
     2.012283039         35,631,187      L1-dcache-loads                                               (39.77%)
     2.012283039          5,660,599      L1-dcache-load-misses     #   15.89% of all L1-dcache accesses  (43.91%)
     2.012283039          2,416,256      L2-loads                                                      (43.90%)
     2.012283039             78,588      L2-load-misses            #    3.25% of all LL-cache accesses  (44.32%)
     2.012283039          2,423,412      LLC-loads                                                     (44.31%)
     2.012283039            114,885      LLC-load-misses           #    4.75% of all LL-cache accesses  (40.20%)
     2.062587834         47,858,338      mem_inst_retired.any                                          (44.34%)
     2.062587834          2,478,364      branch-misses                                                 (36.80%)
     2.062587834        111,371,048      instructions              #    0.85  insn per cycle           (44.75%)
     2.062587834        130,285,450      cycles                                                        (39.76%)
     2.062587834             14,634      L1-icache-load-misses                                         (39.75%)
     2.062587834         36,161,043      L1-dcache-loads                                               (39.75%)
     2.062587834          5,534,866      L1-dcache-load-misses     #   15.31% of all L1-dcache accesses  (39.76%)
     2.062587834          2,290,620      L2-loads                                                      (31.81%)
     2.062587834             43,956      L2-load-misses            #    1.92% of all LL-cache accesses  (39.34%)
     2.062587834          2,299,104      LLC-loads                                                     (44.34%)
     2.062587834             40,743      LLC-load-misses           #    1.78% of all LL-cache accesses  (44.34%)
     2.112876815         47,843,493      mem_inst_retired.any                                          (44.32%)
     2.112876815          2,539,106      branch-misses                                                 (44.32%)
     2.112876815        111,306,004      instructions              #    0.85  insn per cycle           (52.27%)
     2.112876815        130,202,086      cycles                                                        (49.31%)
     2.112876815              8,788      L1-icache-load-misses                                         (41.37%)
     2.112876815         36,513,563      L1-dcache-loads                                               (39.77%)
     2.112876815          5,442,285      L1-dcache-load-misses     #   14.90% of all L1-dcache accesses  (39.77%)
     2.112876815          2,176,963      L2-loads                                                      (31.82%)
     2.112876815             26,786      L2-load-misses            #    1.23% of all LL-cache accesses  (31.82%)
     2.112876815          2,168,646      LLC-loads                                                     (34.76%)
     2.112876815             33,084      LLC-load-misses           #    1.52% of all LL-cache accesses  (42.71%)
     2.163159264         47,430,218      mem_inst_retired.any                                          (38.19%)
     2.163159264          2,540,861      branch-misses                                                 (44.32%)
     2.163159264        110,075,312      instructions              #    0.85  insn per cycle           (52.27%)
     2.163159264        130,231,883      cycles                                                        (52.27%)
     2.163159264             11,048      L1-icache-load-misses                                         (52.27%)
     2.163159264         35,849,116      L1-dcache-loads                                               (45.92%)
     2.163159264          5,275,627      L1-dcache-load-misses     #   14.72% of all L1-dcache accesses  (39.77%)
     2.163159264          2,130,331      L2-loads                                                      (31.82%)
     2.163159264             67,918      L2-load-misses            #    3.19% of all LL-cache accesses  (31.82%)
     2.163159264          2,121,813      LLC-loads                                                     (31.82%)
     2.163159264             54,190      LLC-load-misses           #    2.55% of all LL-cache accesses  (31.82%)
     2.213451211         45,800,637      mem_inst_retired.any                                          (31.81%)
     2.213451211          2,495,829      branch-misses                                                 (33.64%)
     2.213451211        107,512,616      instructions              #    0.83  insn per cycle           (49.54%)
     2.213451211        130,194,774      cycles                                                        (52.27%)
     2.213451211             16,770      L1-icache-load-misses                                         (52.27%)
     2.213451211         36,016,894      L1-dcache-loads                                               (52.27%)
     2.213451211          5,248,653      L1-dcache-load-misses     #   14.57% of all L1-dcache accesses  (50.47%)
     2.213451211          2,053,513      L2-loads                                                      (31.82%)
     2.213451211             26,211      L2-load-misses            #    1.27% of all LL-cache accesses  (31.82%)
     2.213451211          2,061,836      LLC-loads                                                     (31.82%)
     2.213451211             44,879      LLC-load-misses           #    2.18% of all LL-cache accesses  (31.82%)
     2.263775624         47,355,335      mem_inst_retired.any                                          (31.79%)
     2.263775624          2,506,949      branch-misses                                                 (31.79%)
     2.263775624        107,203,119      instructions              #    0.82  insn per cycle           (39.74%)
     2.263775624        130,341,710      cycles                                                        (44.96%)
     2.263775624             11,002      L1-icache-load-misses                                         (52.31%)
     2.263775624         35,365,848      L1-dcache-loads                                               (52.31%)
     2.263775624          5,217,640      L1-dcache-load-misses     #   14.75% of all L1-dcache accesses  (52.31%)
     2.263775624          2,044,441      L2-loads                                                      (39.16%)
     2.263775624             35,691      L2-load-misses            #    1.74% of all LL-cache accesses  (31.79%)
     2.263775624          2,053,014      LLC-loads                                                     (31.80%)
     2.263775624             46,196      LLC-load-misses           #    2.25% of all LL-cache accesses  (31.79%)
     2.314093730         47,120,386      mem_inst_retired.any                                          (31.80%)
     2.314093730          2,579,186      branch-misses                                                 (31.79%)
     2.314093730        108,662,638      instructions              #    0.83  insn per cycle           (39.74%)
     2.314093730        130,264,100      cycles                                                        (39.74%)
     2.314093730             16,557      L1-icache-load-misses                                         (40.34%)
     2.314093730         35,466,911      L1-dcache-loads                                               (48.28%)
     2.314093730          5,115,740      L1-dcache-load-misses     #   14.42% of all L1-dcache accesses  (52.31%)
     2.314093730          1,999,681      L2-loads                                                      (44.36%)
     2.314093730             33,305      L2-load-misses            #    1.67% of all LL-cache accesses  (43.77%)
     2.314093730          2,000,872      LLC-loads                                                     (35.83%)
     2.314093730             27,408      LLC-load-misses           #    1.37% of all LL-cache accesses  (31.80%)
     2.364373310         46,073,170      mem_inst_retired.any                                          (32.40%)
     2.364373310          2,545,471      branch-misses                                                 (31.82%)
     2.364373310        107,746,800      instructions              #    0.83  insn per cycle           (39.78%)
     2.364373310        130,221,709      cycles                                                        (39.77%)
     2.364373310             11,962      L1-icache-load-misses                                         (39.78%)
     2.364373310         35,017,070      L1-dcache-loads                                               (39.78%)
     2.364373310          5,052,800      L1-dcache-load-misses     #   14.43% of all L1-dcache accesses  (43.72%)
     2.364373310          1,995,063      L2-loads                                                      (43.72%)
     2.364373310             38,092      L2-load-misses            #    1.90% of all LL-cache accesses  (44.31%)
     2.364373310          2,011,341      LLC-loads                                                     (44.31%)
     2.364373310             49,119      LLC-load-misses           #    2.45% of all LL-cache accesses  (40.39%)
     2.414676115         45,691,837      mem_inst_retired.any                                          (44.34%)
     2.414676115          2,570,246      branch-misses                                                 (36.98%)
     2.414676115        108,023,637      instructions              #    0.83  insn per cycle           (44.94%)
     2.414676115        130,276,477      cycles                                                        (39.76%)
     2.414676115             15,213      L1-icache-load-misses                                         (39.76%)
     2.414676115         34,778,190      L1-dcache-loads                                               (39.76%)
     2.414676115          4,985,878      L1-dcache-load-misses     #   14.34% of all L1-dcache accesses  (39.75%)
     2.414676115          1,979,512      L2-loads                                                      (31.80%)
     2.414676115            153,958      L2-load-misses            #    7.76% of all LL-cache accesses  (39.14%)
     2.414676115          1,989,672      LLC-loads                                                     (44.34%)
     2.414676115             86,643      LLC-load-misses           #    4.37% of all LL-cache accesses  (44.34%)
     2.464967283         42,091,255      mem_inst_retired.any                                          (44.32%)
     2.464967283          2,368,031      branch-misses                                                 (44.32%)
     2.464967283        100,333,397      instructions              #    0.77  insn per cycle           (52.27%)
     2.464967283        129,992,252      cycles                                                        (49.50%)
     2.464967283             29,017      L1-icache-load-misses                                         (41.54%)
     2.464967283         31,960,953      L1-dcache-loads                                               (39.77%)
     2.464967283          4,688,681      L1-dcache-load-misses     #   14.67% of all L1-dcache accesses  (39.77%)
     2.464967283          1,910,809      L2-loads                                                      (31.82%)
     2.464967283            277,057      L2-load-misses            #   14.63% of all LL-cache accesses  (31.81%)
     2.464967283          1,875,733      LLC-loads                                                     (34.57%)
     2.464967283            228,343      LLC-load-misses           #   12.06% of all LL-cache accesses  (42.53%)
     2.515275832         40,237,751      mem_inst_retired.any                                          (38.03%)
     2.515275832          2,285,259      branch-misses                                                 (44.29%)
     2.515275832         94,868,593      instructions              #    0.73  insn per cycle           (52.24%)
     2.515275832        129,934,822      cycles                                                        (52.25%)
     2.515275832             34,830      L1-icache-load-misses                                         (52.24%)
     2.515275832         30,160,200      L1-dcache-loads                                               (46.08%)
     2.515275832          4,544,803      L1-dcache-load-misses     #   15.07% of all L1-dcache accesses  (39.79%)
     2.515275832          1,868,894      L2-loads                                                      (31.83%)
     2.515275832            253,799      L2-load-misses            #   13.57% of all LL-cache accesses  (31.83%)
     2.515275832          1,871,061      LLC-loads                                                     (31.83%)
     2.515275832            258,002      LLC-load-misses           #   13.80% of all LL-cache accesses  (31.84%)
#           time             counts unit events
     2.565638862         44,682,657      mem_inst_retired.any                                          (31.81%)
     2.565638862          2,394,244      branch-misses                                                 (33.39%)
     2.565638862         99,725,438      instructions              #    0.77  insn per cycle           (49.20%)
     2.565638862        130,093,847      cycles                                                        (52.29%)
     2.565638862             26,037      L1-icache-load-misses                                         (52.29%)
     2.565638862         31,317,091      L1-dcache-loads                                               (52.29%)
     2.565638862          4,721,841      L1-dcache-load-misses     #   15.08% of all L1-dcache accesses  (50.73%)
     2.565638862          1,962,293      L2-loads                                                      (31.80%)
     2.565638862            259,507      L2-load-misses            #   12.95% of all LL-cache accesses  (31.80%)
     2.565638862          2,044,603      LLC-loads                                                     (31.80%)
     2.565638862            217,506      LLC-load-misses           #   10.86% of all LL-cache accesses  (31.81%)
     2.615941733         43,763,308      mem_inst_retired.any                                          (31.81%)
     2.615941733          2,436,095      branch-misses                                                 (31.81%)
     2.615941733        103,395,266      instructions              #    0.79  insn per cycle           (39.76%)
     2.615941733        130,233,537      cycles                                                        (44.60%)
     2.615941733             13,854      L1-icache-load-misses                                         (52.29%)
     2.615941733         33,590,488      L1-dcache-loads                                               (52.29%)
     2.615941733          4,992,493      L1-dcache-load-misses     #   14.86% of all L1-dcache accesses  (52.29%)
     2.615941733          2,036,657      L2-loads                                                      (39.51%)
     2.615941733            260,715      L2-load-misses            #   12.83% of all LL-cache accesses  (31.80%)
     2.615941733          2,027,428      LLC-loads                                                     (31.81%)
     2.615941733            240,161      LLC-load-misses           #   11.82% of all LL-cache accesses  (31.80%)
     2.666230658         44,126,037      mem_inst_retired.any                                          (31.81%)
     2.666230658          2,460,206      branch-misses                                                 (31.81%)
     2.666230658        103,579,357      instructions              #    0.80  insn per cycle           (39.77%)
     2.666230658        130,151,265      cycles                                                        (39.77%)
     2.666230658             13,009      L1-icache-load-misses                                         (40.03%)
     2.666230658         34,751,671      L1-dcache-loads                                               (47.99%)
     2.666230658          5,184,145      L1-dcache-load-misses     #   14.92% of all L1-dcache accesses  (52.28%)
     2.666230658          2,064,573      L2-loads                                                      (44.32%)
     2.666230658             49,068      L2-load-misses            #    2.38% of all LL-cache accesses  (44.08%)
     2.666230658          2,065,782      LLC-loads                                                     (36.12%)
     2.666230658            120,274      LLC-load-misses           #    5.82% of all LL-cache accesses  (31.82%)
     2.716534391         44,713,863      mem_inst_retired.any                                          (32.71%)
     2.716534391          2,542,768      branch-misses                                                 (31.80%)
     2.716534391        106,687,651      instructions              #    0.82  insn per cycle           (39.75%)
     2.716534391        130,264,756      cycles                                                        (39.76%)
     2.716534391             10,666      L1-icache-load-misses                                         (39.76%)
     2.716534391         35,241,623      L1-dcache-loads                                               (39.76%)
     2.716534391          5,229,467      L1-dcache-load-misses     #   14.84% of all L1-dcache accesses  (43.42%)
     2.716534391          2,072,740      L2-loads                                                      (43.42%)
     2.716534391            141,279      L2-load-misses            #    6.85% of all LL-cache accesses  (44.34%)
     2.716534391          2,053,452      LLC-loads                                                     (44.33%)
     2.716534391            178,364      LLC-load-misses           #    8.65% of all LL-cache accesses  (40.68%)
     2.766847598         44,983,012      mem_inst_retired.any                                          (44.35%)
     2.766847598          2,569,031      branch-misses                                                 (37.31%)
     2.766847598        106,061,572      instructions              #    0.81  insn per cycle           (45.26%)
     2.766847598        130,276,963      cycles                                                        (39.75%)
     2.766847598             13,605      L1-icache-load-misses                                         (39.75%)
     2.766847598         33,483,899      L1-dcache-loads                                               (39.74%)
     2.766847598          5,131,163      L1-dcache-load-misses     #   15.32% of all L1-dcache accesses  (39.74%)
     2.766847598          2,103,419      L2-loads                                                      (31.80%)
     2.766847598            116,030      L2-load-misses            #    5.49% of all LL-cache accesses  (38.83%)
     2.766847598          2,122,811      LLC-loads                                                     (44.36%)
     2.766847598             89,511      LLC-load-misses           #    4.24% of all LL-cache accesses  (44.36%)
     2.817144334         46,291,436      mem_inst_retired.any                                          (44.33%)
     2.817144334          2,559,484      branch-misses                                                 (44.33%)
     2.817144334        107,845,676      instructions              #    0.83  insn per cycle           (52.28%)
     2.817144334        130,232,575      cycles                                                        (49.84%)
     2.817144334             12,464      L1-icache-load-misses                                         (41.89%)
     2.817144334         35,589,232      L1-dcache-loads                                               (39.77%)
     2.817144334          5,395,233      L1-dcache-load-misses     #   15.16% of all L1-dcache accesses  (39.77%)
     2.817144334          2,141,572      L2-loads                                                      (31.81%)
     2.817144334             26,510      L2-load-misses            #    1.24% of all LL-cache accesses  (31.81%)
     2.817144334          2,139,624      LLC-loads                                                     (34.24%)
     2.817144334             32,303      LLC-load-misses           #    1.51% of all LL-cache accesses  (42.19%)
     2.867427098         45,585,216      mem_inst_retired.any                                          (37.66%)
     2.867427098          2,525,355      branch-misses                                                 (44.31%)
     2.867427098        105,035,166      instructions              #    0.81  insn per cycle           (52.27%)
     2.867427098        130,245,536      cycles                                                        (52.27%)
     2.867427098             10,430      L1-icache-load-misses                                         (52.27%)
     2.867427098         34,018,845      L1-dcache-loads                                               (46.45%)
     2.867427098          5,252,857      L1-dcache-load-misses     #   15.44% of all L1-dcache accesses  (39.77%)
     2.867427098          2,103,309      L2-loads                                                      (31.82%)
     2.867427098             57,751      L2-load-misses            #    2.74% of all LL-cache accesses  (31.82%)
     2.867427098          2,107,209      LLC-loads                                                     (31.82%)
     2.867427098             57,202      LLC-load-misses           #    2.72% of all LL-cache accesses  (31.82%)
     2.917726057         46,551,387      mem_inst_retired.any                                          (31.81%)
     2.917726057          2,597,603      branch-misses                                                 (33.10%)
     2.917726057        107,876,978      instructions              #    0.83  insn per cycle           (49.01%)
     2.917726057        130,252,076      cycles                                                        (52.28%)
     2.917726057             11,746      L1-icache-load-misses                                         (52.28%)
     2.917726057         35,129,085      L1-dcache-loads                                               (52.28%)
     2.917726057          5,234,432      L1-dcache-load-misses     #   14.90% of all L1-dcache accesses  (51.01%)
     2.917726057          2,071,050      L2-loads                                                      (31.81%)
     2.917726057             29,780      L2-load-misses            #    1.43% of all LL-cache accesses  (31.81%)
     2.917726057          2,086,681      LLC-loads                                                     (31.81%)
     2.917726057             32,839      LLC-load-misses           #    1.58% of all LL-cache accesses  (31.81%)
     2.968009891         43,847,755      mem_inst_retired.any                                          (31.82%)
     2.968009891          2,516,052      branch-misses                                                 (31.82%)
     2.968009891        103,446,951      instructions              #    0.79  insn per cycle           (39.77%)
     2.968009891        130,239,029      cycles                                                        (44.45%)
     2.968009891             12,953      L1-icache-load-misses                                         (52.27%)
     2.968009891         34,326,896      L1-dcache-loads                                               (52.27%)
     2.968009891          5,129,898      L1-dcache-load-misses     #   14.94% of all L1-dcache accesses  (52.27%)
     2.968009891          2,038,170      L2-loads                                                      (39.66%)
     2.968009891             36,802      L2-load-misses            #    1.80% of all LL-cache accesses  (31.82%)
     2.968009891          2,045,531      LLC-loads                                                     (31.82%)
     2.968009891             47,807      LLC-load-misses           #    2.34% of all LL-cache accesses  (31.82%)
     3.018296101         46,249,636      mem_inst_retired.any                                          (31.82%)
     3.018296101          2,600,146      branch-misses                                                 (31.82%)
     3.018296101        107,128,574      instructions              #    0.82  insn per cycle           (39.77%)
     3.018296101        130,233,461      cycles                                                        (39.77%)
     3.018296101              9,705      L1-icache-load-misses                                         (39.90%)
     3.018296101         34,030,426      L1-dcache-loads                                               (47.86%)
     3.018296101          5,183,644      L1-dcache-load-misses     #   15.23% of all L1-dcache accesses  (52.27%)
     3.018296101          2,071,891      L2-loads                                                      (44.31%)
     3.018296101             33,294      L2-load-misses            #    1.61% of all LL-cache accesses  (44.20%)
     3.018296101          2,069,864      LLC-loads                                                     (36.25%)
     3.018296101             30,494      LLC-load-misses           #    1.47% of all LL-cache accesses  (31.82%)
     3.068586968         45,766,525      mem_inst_retired.any                                          (32.82%)
     3.068586968          2,606,833      branch-misses                                                 (31.81%)
     3.068586968        106,089,845      instructions              #    0.81  insn per cycle           (39.77%)
     3.068586968        130,242,931      cycles                                                        (39.76%)
     3.068586968             10,489      L1-icache-load-misses                                         (39.76%)
     3.068586968         34,578,822      L1-dcache-loads                                               (39.76%)
     3.068586968          5,233,992      L1-dcache-load-misses     #   15.14% of all L1-dcache accesses  (43.30%)
     3.068586968          2,114,858      L2-loads                                                      (43.30%)
     3.068586968             34,659      L2-load-misses            #    1.65% of all LL-cache accesses  (44.33%)
     3.068586968          2,083,867      LLC-loads                                                     (44.33%)
     3.068586968             37,474      LLC-load-misses           #    1.79% of all LL-cache accesses  (40.80%)
     3.118876565         44,659,467      mem_inst_retired.any                                          (44.32%)
     3.118876565          2,534,563      branch-misses                                                 (37.38%)
     3.118876565        104,848,033      instructions              #    0.80  insn per cycle           (45.34%)
     3.118876565        130,249,877      cycles                                                        (39.77%)
     3.118876565             11,833      L1-icache-load-misses                                         (39.77%)
     3.118876565         34,780,599      L1-dcache-loads                                               (39.77%)
     3.118876565          5,280,327      L1-dcache-load-misses     #   15.18% of all L1-dcache accesses  (39.77%)
     3.118876565          2,087,864      L2-loads                                                      (31.82%)
     3.118876565             26,907      L2-load-misses            #    1.28% of all LL-cache accesses  (38.74%)
     3.118876565          2,114,293      LLC-loads                                                     (44.32%)
     3.118876565             31,182      LLC-load-misses           #    1.48% of all LL-cache accesses  (44.32%)
     3.169162798         45,319,465      mem_inst_retired.any                                          (44.32%)
     3.169162798          2,568,706      branch-misses                                                 (44.32%)
     3.169162798        105,745,021      instructions              #    0.81  insn per cycle           (52.27%)
     3.169162798        130,219,218      cycles                                                        (49.89%)
     3.169162798             12,069      L1-icache-load-misses                                         (41.94%)
     3.169162798         34,696,643      L1-dcache-loads                                               (39.77%)
     3.169162798          5,206,260      L1-dcache-load-misses     #   15.01% of all L1-dcache accesses  (39.77%)
     3.169162798          2,067,532      L2-loads                                                      (31.82%)
     3.169162798             62,824      L2-load-misses            #    3.01% of all LL-cache accesses  (31.82%)
     3.169162798          2,103,815      LLC-loads                                                     (34.19%)
     3.169162798             40,338      LLC-load-misses           #    1.93% of all LL-cache accesses  (42.14%)
     3.219463218         45,970,171      mem_inst_retired.any                                          (37.61%)
     3.219463218          2,602,466      branch-misses                                                 (44.33%)
     3.219463218        107,166,854      instructions              #    0.82  insn per cycle           (52.28%)
     3.219463218        130,278,595      cycles                                                        (52.28%)
     3.219463218             10,659      L1-icache-load-misses                                         (52.28%)
     3.219463218         34,591,519      L1-dcache-loads                                               (46.51%)
     3.219463218          5,237,328      L1-dcache-load-misses     #   15.14% of all L1-dcache accesses  (39.76%)
     3.219463218          2,085,762      L2-loads                                                      (31.81%)
     3.219463218             26,032      L2-load-misses            #    1.25% of all LL-cache accesses  (31.81%)
     3.219463218          2,088,487      LLC-loads                                                     (31.81%)
     3.219463218             24,834      LLC-load-misses           #    1.19% of all LL-cache accesses  (31.81%)
     3.269744783         44,488,219      mem_inst_retired.any                                          (31.82%)
     3.269744783          2,523,924      branch-misses                                                 (33.04%)
     3.269744783        103,891,561      instructions              #    0.80  insn per cycle           (48.95%)
     3.269744783        130,200,411      cycles                                                        (52.26%)
     3.269744783             12,824      L1-icache-load-misses                                         (52.27%)
     3.269744783         34,327,605      L1-dcache-loads                                               (52.27%)
     3.269744783          5,233,380      L1-dcache-load-misses     #   15.25% of all L1-dcache accesses  (51.06%)
     3.269744783          2,101,714      L2-loads                                                      (31.82%)
     3.269744783             47,740      L2-load-misses            #    2.26% of all LL-cache accesses  (31.82%)
     3.269744783          2,120,505      LLC-loads                                                     (31.82%)
     3.269744783             56,722      LLC-load-misses           #    2.69% of all LL-cache accesses  (31.82%)
     3.320032589         45,757,538      mem_inst_retired.any                                          (31.82%)
     3.320032589          2,613,644      branch-misses                                                 (31.82%)
     3.320032589        105,918,281      instructions              #    0.81  insn per cycle           (39.77%)
     3.320032589        130,240,791      cycles                                                        (44.42%)
     3.320032589              9,561      L1-icache-load-misses                                         (52.28%)
     3.320032589         34,314,076      L1-dcache-loads                                               (52.28%)
     3.320032589          5,326,245      L1-dcache-load-misses     #   15.52% of all L1-dcache accesses  (52.28%)
     3.320032589          2,155,061      L2-loads                                                      (39.69%)
     3.320032589             30,520      L2-load-misses            #    1.42% of all LL-cache accesses  (31.81%)
     3.320032589          2,130,866      LLC-loads                                                     (31.81%)
     3.320032589             25,417      LLC-load-misses           #    1.19% of all LL-cache accesses  (31.81%)
     3.370314375         44,157,026      mem_inst_retired.any                                          (31.82%)
     3.370314375          2,505,243      branch-misses                                                 (31.82%)
     3.370314375        102,611,267      instructions              #    0.79  insn per cycle           (39.77%)
     3.370314375        130,215,024      cycles                                                        (39.77%)
     3.370314375             12,087      L1-icache-load-misses                                         (39.86%)
     3.370314375         33,733,941      L1-dcache-loads                                               (47.81%)
     3.370314375          5,326,792      L1-dcache-load-misses     #   15.79% of all L1-dcache accesses  (52.27%)
     3.370314375          2,173,825      L2-loads                                                      (44.31%)
     3.370314375             39,030      L2-load-misses            #    1.79% of all LL-cache accesses  (44.24%)
     3.370314375          2,183,816      LLC-loads                                                     (36.29%)
     3.370314375             37,120      LLC-load-misses           #    1.70% of all LL-cache accesses  (31.82%)
     3.420610436         45,824,040      mem_inst_retired.any                                          (32.86%)
     3.420610436          2,598,228      branch-misses                                                 (31.81%)
     3.420610436        106,827,099      instructions              #    0.82  insn per cycle           (39.76%)
     3.420610436        130,266,234      cycles                                                        (39.76%)
     3.420610436             11,438      L1-icache-load-misses                                         (39.76%)
     3.420610436         34,718,868      L1-dcache-loads                                               (39.76%)
     3.420610436          5,421,160      L1-dcache-load-misses     #   15.61% of all L1-dcache accesses  (43.26%)
     3.420610436          2,189,941      L2-loads                                                      (43.26%)
     3.420610436             31,916      L2-load-misses            #    1.46% of all LL-cache accesses  (44.33%)
     3.420610436          2,176,283      LLC-loads                                                     (44.33%)
     3.420610436             32,887      LLC-load-misses           #    1.51% of all LL-cache accesses  (40.85%)
     3.470897825         43,916,606      mem_inst_retired.any                                          (44.32%)
     3.470897825          2,509,848      branch-misses                                                 (37.43%)
     3.470897825        102,004,248      instructions              #    0.78  insn per cycle           (45.38%)
     3.470897825        130,236,468      cycles                                                        (39.77%)
     3.470897825             10,842      L1-icache-load-misses                                         (39.77%)
     3.470897825         33,824,950      L1-dcache-loads                                               (39.77%)
     3.470897825          5,293,680      L1-dcache-load-misses     #   15.65% of all L1-dcache accesses  (39.77%)
     3.470897825          2,198,423      L2-loads                                                      (31.81%)
     3.470897825             54,554      L2-load-misses            #    2.49% of all LL-cache accesses  (38.70%)
     3.470897825          2,184,993      LLC-loads                                                     (44.32%)
     3.470897825             73,831      LLC-load-misses           #    3.37% of all LL-cache accesses  (44.32%)
     3.521194274         45,100,051      mem_inst_retired.any                                          (44.33%)
     3.521194274          2,573,684      branch-misses                                                 (44.33%)
     3.521194274        105,081,467      instructions              #    0.81  insn per cycle           (52.28%)
     3.521194274        130,240,156      cycles                                                        (49.94%)
     3.521194274             10,444      L1-icache-load-misses                                         (42.00%)
     3.521194274         34,811,143      L1-dcache-loads                                               (39.77%)
     3.521194274          5,371,490      L1-dcache-load-misses     #   15.43% of all L1-dcache accesses  (39.77%)
     3.521194274          2,145,452      L2-loads                                                      (31.81%)
     3.521194274             29,550      L2-load-misses            #    1.38% of all LL-cache accesses  (31.81%)
     3.521194274          2,146,205      LLC-loads                                                     (34.14%)
     3.521194274             31,342      LLC-load-misses           #    1.46% of all LL-cache accesses  (42.09%)
     3.571489102         43,962,626      mem_inst_retired.any                                          (37.55%)
     3.571489102          2,525,925      branch-misses                                                 (44.33%)
     3.571489102        103,145,509      instructions              #    0.79  insn per cycle           (52.28%)
     3.571489102        130,266,581      cycles                                                        (52.28%)
     3.571489102             10,204      L1-icache-load-misses                                         (52.28%)
     3.571489102         34,030,205      L1-dcache-loads                                               (46.56%)
     3.571489102          5,347,112      L1-dcache-load-misses     #   15.71% of all L1-dcache accesses  (39.77%)
     3.571489102          2,170,177      L2-loads                                                      (31.81%)
     3.571489102             67,661      L2-load-misses            #    3.12% of all LL-cache accesses  (31.81%)
     3.571489102          2,162,177      LLC-loads                                                     (31.81%)
     3.571489102             72,181      LLC-load-misses           #    3.33% of all LL-cache accesses  (31.81%)
     3.621798289         44,147,916      mem_inst_retired.any                                          (31.80%)
     3.621798289          2,556,163      branch-misses                                                 (32.97%)
     3.621798289        103,309,494      instructions              #    0.79  insn per cycle           (48.87%)
     3.621798289        130,278,253      cycles                                                        (52.29%)
     3.621798289             12,866      L1-icache-load-misses                                         (52.29%)
     3.621798289         33,433,486      L1-dcache-loads                                               (52.29%)
     3.621798289          5,269,060      L1-dcache-load-misses     #   15.76% of all L1-dcache accesses  (51.14%)
     3.621798289          2,142,299      L2-loads                                                      (31.81%)
     3.621798289             25,268      L2-load-misses            #    1.18% of all LL-cache accesses  (31.81%)
     3.621798289          2,149,586      LLC-loads                                                     (31.81%)
     3.621798289             21,888      LLC-load-misses           #    1.02% of all LL-cache accesses  (31.81%)
     3.672102142         42,540,716      mem_inst_retired.any                                          (31.81%)
     3.672102142          2,521,334      branch-misses                                                 (31.81%)
     3.672102142        101,852,093      instructions              #    0.78  insn per cycle           (39.77%)
     3.672102142        130,264,372      cycles                                                        (44.30%)
     3.672102142             12,134      L1-icache-load-misses                                         (52.23%)
     3.672102142         33,522,108      L1-dcache-loads                                               (52.28%)
     3.672102142          5,156,282      L1-dcache-load-misses     #   15.38% of all L1-dcache accesses  (52.28%)
     3.672102142          2,094,758      L2-loads                                                      (39.81%)
     3.672102142             34,026      L2-load-misses            #    1.63% of all LL-cache accesses  (31.88%)
     3.672102142          2,083,902      LLC-loads                                                     (31.81%)
     3.672102142             52,185      LLC-load-misses           #    2.50% of all LL-cache accesses  (31.81%)
     3.722423033         45,500,717      mem_inst_retired.any                                          (31.80%)
     3.722423033          2,601,395      branch-misses                                                 (31.79%)
     3.722423033        104,977,300      instructions              #    0.81  insn per cycle           (39.74%)
     3.722423033        130,330,448      cycles                                                        (39.74%)
     3.722423033              9,739      L1-icache-load-misses                                         (39.74%)
     3.722423033         33,810,640      L1-dcache-loads                                               (47.64%)
     3.722423033          5,152,467      L1-dcache-load-misses     #   15.24% of all L1-dcache accesses  (52.31%)
     3.722423033          2,042,251      L2-loads                                                      (44.36%)
     3.722423033             32,427      L2-load-misses            #    1.59% of all LL-cache accesses  (44.36%)
     3.722423033          2,043,690      LLC-loads                                                     (36.48%)
     3.722423033             28,116      LLC-load-misses           #    1.38% of all LL-cache accesses  (31.80%)
     3.772705751         44,565,685      mem_inst_retired.any                                          (33.06%)
     3.772705751          2,587,649      branch-misses                                                 (31.82%)
     3.772705751        102,964,782      instructions              #    0.79  insn per cycle           (39.77%)
     3.772705751        130,219,718      cycles                                                        (39.77%)
     3.772705751             11,128      L1-icache-load-misses                                         (39.77%)
     3.772705751         33,021,018      L1-dcache-loads                                               (39.77%)
     3.772705751          4,995,006      L1-dcache-load-misses     #   15.13% of all L1-dcache accesses  (43.06%)
     3.772705751          1,975,685      L2-loads                                                      (43.06%)
     3.772705751             34,950      L2-load-misses            #    1.76% of all LL-cache accesses  (44.32%)
     3.772705751          1,994,887      LLC-loads                                                     (44.32%)
     3.772705751             32,169      LLC-load-misses           #    1.62% of all LL-cache accesses  (41.04%)
#           time             counts unit events
     3.822997790         44,501,826      mem_inst_retired.any                                          (44.33%)
     3.822997790          2,614,134      branch-misses                                                 (37.62%)
     3.822997790        104,542,548      instructions              #    0.80  insn per cycle           (45.58%)
     3.822997790        130,260,450      cycles                                                        (39.76%)
     3.822997790              9,010      L1-icache-load-misses                                         (39.76%)
     3.822997790         34,056,529      L1-dcache-loads                                               (39.76%)
     3.822997790          5,103,177      L1-dcache-load-misses     #   14.98% of all L1-dcache accesses  (39.76%)
     3.822997790          2,009,519      L2-loads                                                      (31.81%)
     3.822997790             24,656      L2-load-misses            #    1.23% of all LL-cache accesses  (38.50%)
     3.822997790          2,007,526      LLC-loads                                                     (44.33%)
     3.822997790             32,147      LLC-load-misses           #    1.60% of all LL-cache accesses  (44.33%)
     3.873310387         45,085,482      mem_inst_retired.any                                          (44.35%)
     3.873310387          2,636,967      branch-misses                                                 (44.35%)
     3.873310387        105,645,305      instructions              #    0.81  insn per cycle           (52.30%)
     3.873310387        130,284,703      cycles                                                        (50.16%)
     3.873310387              9,567      L1-icache-load-misses                                         (42.21%)
     3.873310387         34,349,870      L1-dcache-loads                                               (39.75%)
     3.873310387          5,044,154      L1-dcache-load-misses     #   14.68% of all L1-dcache accesses  (39.75%)
     3.873310387          1,978,027      L2-loads                                                      (31.80%)
     3.873310387             62,476      L2-load-misses            #    3.15% of all LL-cache accesses  (31.80%)
     3.873310387          1,993,681      LLC-loads                                                     (33.93%)
     3.873310387             39,802      LLC-load-misses           #    2.00% of all LL-cache accesses  (41.87%)
     3.923610084         45,203,146      mem_inst_retired.any                                          (37.32%)
     3.923610084          2,634,411      branch-misses                                                 (44.33%)
     3.923610084        105,453,321      instructions              #    0.81  insn per cycle           (52.29%)
     3.923610084        130,282,705      cycles                                                        (52.28%)
     3.923610084             10,483      L1-icache-load-misses                                         (52.28%)
     3.923610084         34,029,231      L1-dcache-loads                                               (46.80%)
     3.923610084          5,098,656      L1-dcache-load-misses     #   14.98% of all L1-dcache accesses  (39.76%)
     3.923610084          2,024,582      L2-loads                                                      (31.81%)
     3.923610084             29,738      L2-load-misses            #    1.46% of all LL-cache accesses  (31.81%)
     3.923610084          2,041,325      LLC-loads                                                     (31.81%)
     3.923610084             28,095      LLC-load-misses           #    1.38% of all LL-cache accesses  (31.81%)
     3.973942888         44,442,460      mem_inst_retired.any                                          (31.79%)
     3.973942888          2,617,707      branch-misses                                                 (32.72%)
     3.973942888        104,216,180      instructions              #    0.80  insn per cycle           (48.61%)
     3.973942888        130,337,676      cycles                                                        (52.32%)
     3.973942888             12,661      L1-icache-load-misses                                         (52.32%)
     3.973942888         34,048,762      L1-dcache-loads                                               (52.32%)
     3.973942888          5,212,952      L1-dcache-load-misses     #   15.31% of all L1-dcache accesses  (51.41%)
     3.973942888          2,085,384      L2-loads                                                      (31.79%)
     3.973942888             62,646      L2-load-misses            #    3.01% of all LL-cache accesses  (31.79%)
     3.973942888          2,076,557      LLC-loads                                                     (31.79%)
     3.973942888             87,268      LLC-load-misses           #    4.19% of all LL-cache accesses  (31.79%)
     4.024233410         45,288,810      mem_inst_retired.any                                          (31.82%)
     4.024233410          2,615,079      branch-misses                                                 (31.82%)
     4.024233410        105,187,738      instructions              #    0.81  insn per cycle           (39.77%)
     4.024233410        130,243,442      cycles                                                        (44.01%)
     4.024233410              9,985      L1-icache-load-misses                                         (51.96%)
     4.024233410         34,089,008      L1-dcache-loads                                               (52.27%)
     4.024233410          5,303,861      L1-dcache-load-misses     #   15.56% of all L1-dcache accesses  (52.27%)
     4.024233410          2,134,150      L2-loads                                                      (40.09%)
     4.024233410             31,105      L2-load-misses            #    1.46% of all LL-cache accesses  (32.14%)
     4.024233410          2,123,617      LLC-loads                                                     (31.82%)
     4.024233410             33,586      LLC-load-misses           #    1.58% of all LL-cache accesses  (31.82%)
     4.074535441         44,957,509      mem_inst_retired.any                                          (31.81%)
     4.074535441          2,613,364      branch-misses                                                 (31.81%)
     4.074535441        104,827,196      instructions              #    0.80  insn per cycle           (39.76%)
     4.074535441        130,268,634      cycles                                                        (39.76%)
     4.074535441             12,156      L1-icache-load-misses                                         (39.76%)
     4.074535441         34,168,370      L1-dcache-loads                                               (47.40%)
     4.074535441          5,381,191      L1-dcache-load-misses     #   15.75% of all L1-dcache accesses  (52.29%)
     4.074535441          2,188,265      L2-loads                                                      (44.34%)
     4.074535441             30,905      L2-load-misses            #    1.41% of all LL-cache accesses  (44.34%)
     4.074535441          2,195,407      LLC-loads                                                     (36.72%)
     4.074535441             29,909      LLC-load-misses           #    1.36% of all LL-cache accesses  (31.81%)
     4.124826321         44,336,860      mem_inst_retired.any                                          (33.30%)
     4.124826321          2,570,694      branch-misses                                                 (31.81%)
     4.124826321        103,964,595      instructions              #    0.80  insn per cycle           (39.77%)
     4.124826321        130,250,335      cycles                                                        (39.77%)
     4.124826321              9,643      L1-icache-load-misses                                         (39.77%)
     4.124826321         34,494,932      L1-dcache-loads                                               (39.77%)
     4.124826321          5,411,598      L1-dcache-load-misses     #   15.69% of all L1-dcache accesses  (42.83%)
     4.124826321          2,218,036      L2-loads                                                      (42.83%)
     4.124826321             30,331      L2-load-misses            #    1.37% of all LL-cache accesses  (44.32%)
     4.124826321          2,194,415      LLC-loads                                                     (44.32%)
     4.124826321             31,558      LLC-load-misses           #    1.43% of all LL-cache accesses  (41.28%)
     4.175107702         45,187,038      mem_inst_retired.any                                          (44.32%)
     4.175107702          2,609,528      branch-misses                                                 (37.85%)
     4.175107702        105,241,758      instructions              #    0.81  insn per cycle           (45.81%)
     4.175107702        130,240,394      cycles                                                        (39.77%)
     4.175107702             11,405      L1-icache-load-misses                                         (39.77%)
     4.175107702         34,119,308      L1-dcache-loads                                               (39.77%)
     4.175107702          5,391,887      L1-dcache-load-misses     #   15.80% of all L1-dcache accesses  (39.77%)
     4.175107702          2,229,857      L2-loads                                                      (31.82%)
     4.175107702             62,228      L2-load-misses            #    2.79% of all LL-cache accesses  (38.28%)
     4.175107702          2,235,356      LLC-loads                                                     (44.32%)
     4.175107702             48,946      LLC-load-misses           #    2.19% of all LL-cache accesses  (44.32%)
     4.225406721         44,856,046      mem_inst_retired.any                                          (44.33%)
     4.225406721          2,613,408      branch-misses                                                 (44.33%)
     4.225406721        104,731,547      instructions              #    0.80  insn per cycle           (52.28%)
     4.225406721        130,250,722      cycles                                                        (50.36%)
     4.225406721             10,041      L1-icache-load-misses                                         (42.41%)
     4.225406721         34,219,654      L1-dcache-loads                                               (39.76%)
     4.225406721          5,488,239      L1-dcache-load-misses     #   16.04% of all L1-dcache accesses  (39.76%)
     4.225406721          2,277,769      L2-loads                                                      (31.81%)
     4.225406721             27,552      L2-load-misses            #    1.21% of all LL-cache accesses  (31.81%)
     4.225406721          2,281,420      LLC-loads                                                     (33.72%)
     4.225406721             35,847      LLC-load-misses           #    1.57% of all LL-cache accesses  (41.67%)
     4.275690869         44,813,891      mem_inst_retired.any                                          (37.14%)
     4.275690869          2,601,937      branch-misses                                                 (44.33%)
     4.275690869        105,044,916      instructions              #    0.81  insn per cycle           (52.28%)
     4.275690869        130,214,324      cycles                                                        (52.28%)
     4.275690869             10,753      L1-icache-load-misses                                         (52.28%)
     4.275690869         33,491,185      L1-dcache-loads                                               (46.96%)
     4.275690869          5,374,046      L1-dcache-load-misses     #   16.05% of all L1-dcache accesses  (39.76%)
     4.275690869          2,281,008      L2-loads                                                      (31.80%)
     4.275690869             64,202      L2-load-misses            #    2.81% of all LL-cache accesses  (31.80%)
     4.275690869          2,287,184      LLC-loads                                                     (31.82%)
     4.275690869             72,327      LLC-load-misses           #    3.17% of all LL-cache accesses  (31.82%)
     4.325989267         44,922,742      mem_inst_retired.any                                          (31.81%)
     4.325989267          2,610,323      branch-misses                                                 (32.58%)
     4.325989267        104,568,634      instructions              #    0.80  insn per cycle           (48.48%)
     4.325989267        130,238,958      cycles                                                        (52.28%)
     4.325989267             12,383      L1-icache-load-misses                                         (52.28%)
     4.325989267         34,082,989      L1-dcache-loads                                               (52.28%)
     4.325989267          5,538,188      L1-dcache-load-misses     #   16.25% of all L1-dcache accesses  (51.53%)
     4.325989267          2,306,802      L2-loads                                                      (31.81%)
     4.325989267             27,943      L2-load-misses            #    1.21% of all LL-cache accesses  (31.81%)
     4.325989267          2,319,152      LLC-loads                                                     (31.81%)
     4.325989267             25,727      LLC-load-misses           #    1.11% of all LL-cache accesses  (31.81%)
     4.376271325         44,536,753      mem_inst_retired.any                                          (31.82%)
     4.376271325          2,601,943      branch-misses                                                 (31.82%)
     4.376271325        103,810,855      instructions              #    0.80  insn per cycle           (39.77%)
     4.376271325        130,226,672      cycles                                                        (43.93%)
     4.376271325             11,216      L1-icache-load-misses                                         (51.88%)
     4.376271325         33,893,708      L1-dcache-loads                                               (52.27%)
     4.376271325          5,461,840      L1-dcache-load-misses     #   16.11% of all L1-dcache accesses  (52.27%)
     4.376271325          2,256,538      L2-loads                                                      (40.18%)
     4.376271325             27,765      L2-load-misses            #    1.24% of all LL-cache accesses  (32.22%)
     4.376271325          2,222,879      LLC-loads                                                     (31.82%)
     4.376271325             49,479      LLC-load-misses           #    2.21% of all LL-cache accesses  (31.82%)
     4.426569360         44,481,162      mem_inst_retired.any                                          (31.81%)
     4.426569360          2,624,601      branch-misses                                                 (31.81%)
     4.426569360        104,296,994      instructions              #    0.80  insn per cycle           (39.76%)
     4.426569360        130,268,226      cycles                                                        (39.76%)
     4.426569360              9,567      L1-icache-load-misses                                         (39.76%)
     4.426569360         32,567,276      L1-dcache-loads                                               (47.33%)
     4.426569360          5,377,822      L1-dcache-load-misses     #   16.51% of all L1-dcache accesses  (52.28%)
     4.426569360          2,256,717      L2-loads                                                      (44.33%)
     4.426569360             69,130      L2-load-misses            #    3.06% of all LL-cache accesses  (44.33%)
     4.426569360          2,257,506      LLC-loads                                                     (36.78%)
     4.426569360             46,360      LLC-load-misses           #    2.05% of all LL-cache accesses  (31.81%)
     4.476864025         44,550,629      mem_inst_retired.any                                          (33.37%)
     4.476864025          2,616,469      branch-misses                                                 (31.81%)
     4.476864025        104,188,097      instructions              #    0.80  insn per cycle           (39.76%)
     4.476864025        130,260,561      cycles                                                        (39.76%)
     4.476864025             10,901      L1-icache-load-misses                                         (39.76%)
     4.476864025         33,567,388      L1-dcache-loads                                               (39.76%)
     4.476864025          5,523,788      L1-dcache-load-misses     #   16.46% of all L1-dcache accesses  (42.76%)
     4.476864025          2,334,319      L2-loads                                                      (42.75%)
     4.476864025             87,680      L2-load-misses            #    3.76% of all LL-cache accesses  (44.33%)
     4.476864025          2,329,869      LLC-loads                                                     (44.33%)
     4.476864025             60,356      LLC-load-misses           #    2.59% of all LL-cache accesses  (41.35%)
     4.527158031         44,431,060      mem_inst_retired.any                                          (44.33%)
     4.527158031          2,601,797      branch-misses                                                 (37.94%)
     4.527158031        104,080,566      instructions              #    0.80  insn per cycle           (45.89%)
     4.527158031        130,259,057      cycles                                                        (39.76%)
     4.527158031             10,942      L1-icache-load-misses                                         (39.76%)
     4.527158031         33,955,978      L1-dcache-loads                                               (39.77%)
     4.527158031          5,679,774      L1-dcache-load-misses     #   16.73% of all L1-dcache accesses  (39.77%)
     4.527158031          2,418,073      L2-loads                                                      (31.81%)
     4.527158031             38,120      L2-load-misses            #    1.58% of all LL-cache accesses  (38.19%)
     4.527158031          2,419,674      LLC-loads                                                     (44.33%)
     4.527158031             42,577      LLC-load-misses           #    1.76% of all LL-cache accesses  (44.33%)
     4.577455564         43,955,742      mem_inst_retired.any                                          (44.32%)
     4.577455564          2,587,084      branch-misses                                                 (44.32%)
     4.577455564        103,453,883      instructions              #    0.79  insn per cycle           (52.27%)
     4.577455564        130,196,690      cycles                                                        (50.45%)
     4.577455564             12,862      L1-icache-load-misses                                         (42.50%)
     4.577455564         34,005,133      L1-dcache-loads                                               (39.77%)
     4.577455564          5,941,159      L1-dcache-load-misses     #   17.47% of all L1-dcache accesses  (39.77%)
     4.577455564          2,608,001      L2-loads                                                      (31.82%)
     4.577455564             98,158      L2-load-misses            #    3.78% of all LL-cache accesses  (31.82%)
     4.577455564          2,582,158      LLC-loads                                                     (33.63%)
     4.577455564             78,746      LLC-load-misses           #    3.03% of all LL-cache accesses  (41.58%)
     4.627753913         44,075,875      mem_inst_retired.any                                          (37.03%)
     4.627753913          2,587,377      branch-misses                                                 (44.33%)
     4.627753913        103,321,431      instructions              #    0.79  insn per cycle           (52.28%)
     4.627753913        130,270,848      cycles                                                        (52.28%)
     4.627753913              9,684      L1-icache-load-misses                                         (52.28%)
     4.627753913         33,805,021      L1-dcache-loads                                               (47.09%)
     4.627753913          5,899,237      L1-dcache-load-misses     #   17.45% of all L1-dcache accesses  (39.76%)
     4.627753913          2,562,200      L2-loads                                                      (31.81%)
     4.627753913             29,941      L2-load-misses            #    1.17% of all LL-cache accesses  (31.81%)
     4.627753913          2,562,682      LLC-loads                                                     (31.81%)
     4.627753913             28,488      LLC-load-misses           #    1.11% of all LL-cache accesses  (31.81%)
     4.678046297         43,762,736      mem_inst_retired.any                                          (31.80%)
     4.678046297          2,572,950      branch-misses                                                 (32.45%)
     4.678046297        102,621,826      instructions              #    0.79  insn per cycle           (48.35%)
     4.678046297        130,186,402      cycles                                                        (52.27%)
     4.678046297             12,339      L1-icache-load-misses                                         (52.29%)
     4.678046297         33,742,890      L1-dcache-loads                                               (52.29%)
     4.678046297          5,961,762      L1-dcache-load-misses     #   17.67% of all L1-dcache accesses  (51.66%)
     4.678046297          2,586,949      L2-loads                                                      (31.82%)
     4.678046297             49,979      L2-load-misses            #    1.94% of all LL-cache accesses  (31.82%)
     4.678046297          2,559,174      LLC-loads                                                     (31.82%)
     4.678046297             72,790      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.80%)
     4.728343076         44,163,852      mem_inst_retired.any                                          (31.81%)
     4.728343076          2,579,746      branch-misses                                                 (31.81%)
     4.728343076        103,563,936      instructions              #    0.79  insn per cycle           (39.76%)
     4.728343076        130,270,031      cycles                                                        (43.80%)
     4.728343076             10,140      L1-icache-load-misses                                         (51.75%)
     4.728343076         33,947,285      L1-dcache-loads                                               (52.28%)
     4.728343076          6,126,131      L1-dcache-load-misses     #   18.05% of all L1-dcache accesses  (52.28%)
     4.728343076          2,670,870      L2-loads                                                      (40.31%)
     4.728343076             50,064      L2-load-misses            #    1.88% of all LL-cache accesses  (32.36%)
     4.728343076          2,667,013      LLC-loads                                                     (31.81%)
     4.728343076             43,765      LLC-load-misses           #    1.64% of all LL-cache accesses  (31.81%)
     4.778631007         44,028,047      mem_inst_retired.any                                          (31.82%)
     4.778631007          2,554,999      branch-misses                                                 (31.81%)
     4.778631007        103,122,642      instructions              #    0.79  insn per cycle           (39.77%)
     4.778631007        130,234,377      cycles                                                        (39.77%)
     4.778631007             12,040      L1-icache-load-misses                                         (39.77%)
     4.778631007         34,213,505      L1-dcache-loads                                               (47.19%)
     4.778631007          6,271,483      L1-dcache-load-misses     #   18.33% of all L1-dcache accesses  (52.28%)
     4.778631007          2,792,202      L2-loads                                                      (44.32%)
     4.778631007             48,642      L2-load-misses            #    1.74% of all LL-cache accesses  (44.33%)
     4.778631007          2,796,232      LLC-loads                                                     (36.92%)
     4.778631007             49,486      LLC-load-misses           #    1.77% of all LL-cache accesses  (31.82%)
     4.828921645         44,334,747      mem_inst_retired.any                                          (33.49%)
     4.828921645          2,556,836      branch-misses                                                 (31.81%)
     4.828921645        104,081,589      instructions              #    0.80  insn per cycle           (39.77%)
     4.828921645        130,238,704      cycles                                                        (39.77%)
     4.828921645             10,887      L1-icache-load-misses                                         (39.77%)
     4.828921645         34,617,737      L1-dcache-loads                                               (39.77%)
     4.828921645          6,474,635      L1-dcache-load-misses     #   18.70% of all L1-dcache accesses  (42.64%)
     4.828921645          2,899,782      L2-loads                                                      (42.64%)
     4.828921645             50,439      L2-load-misses            #    1.74% of all LL-cache accesses  (44.32%)
     4.828921645          2,885,764      LLC-loads                                                     (44.32%)
     4.828921645             55,388      LLC-load-misses           #    1.91% of all LL-cache accesses  (41.47%)
     4.879214950         44,495,437      mem_inst_retired.any                                          (44.33%)
     4.879214950          2,561,845      branch-misses                                                 (38.05%)
     4.879214950        104,423,659      instructions              #    0.80  insn per cycle           (46.01%)
     4.879214950        130,262,788      cycles                                                        (39.76%)
     4.879214950              9,259      L1-icache-load-misses                                         (39.76%)
     4.879214950         34,565,910      L1-dcache-loads                                               (39.76%)
     4.879214950          6,484,002      L1-dcache-load-misses     #   18.76% of all L1-dcache accesses  (39.76%)
     4.879214950          2,936,810      L2-loads                                                      (31.81%)
     4.879214950             62,280      L2-load-misses            #    2.12% of all LL-cache accesses  (38.08%)
     4.879214950          2,934,923      LLC-loads                                                     (44.33%)
     4.879214950             48,709      LLC-load-misses           #    1.66% of all LL-cache accesses  (44.33%)
     4.929506875         44,696,377      mem_inst_retired.any                                          (44.32%)
     4.929506875          2,537,846      branch-misses                                                 (44.32%)
     4.929506875        104,607,452      instructions              #    0.80  insn per cycle           (52.28%)
     4.929506875        130,230,883      cycles                                                        (50.57%)
     4.929506875             12,907      L1-icache-load-misses                                         (42.62%)
     4.929506875         34,570,567      L1-dcache-loads                                               (39.77%)
     4.929506875          6,637,774      L1-dcache-load-misses     #   19.20% of all L1-dcache accesses  (39.77%)
     4.929506875          3,045,158      L2-loads                                                      (31.81%)
     4.929506875             39,864      L2-load-misses            #    1.31% of all LL-cache accesses  (31.82%)
     4.929506875          3,056,106      LLC-loads                                                     (33.51%)
     4.929506875             41,278      LLC-load-misses           #    1.35% of all LL-cache accesses  (41.46%)
     4.979798730         44,176,322      mem_inst_retired.any                                          (36.93%)
     4.979798730          2,522,245      branch-misses                                                 (44.32%)
     4.979798730        104,475,625      instructions              #    0.80  insn per cycle           (52.28%)
     4.979798730        130,263,188      cycles                                                        (52.28%)
     4.979798730             11,742      L1-icache-load-misses                                         (52.28%)
     4.979798730         34,917,228      L1-dcache-loads                                               (47.18%)
     4.979798730          6,744,014      L1-dcache-load-misses     #   19.31% of all L1-dcache accesses  (39.77%)
     4.979798730          3,100,619      L2-loads                                                      (31.81%)
     4.979798730            120,589      L2-load-misses            #    3.89% of all LL-cache accesses  (31.81%)
     4.979798730          3,098,914      LLC-loads                                                     (31.81%)
     4.979798730            144,620      LLC-load-misses           #    4.67% of all LL-cache accesses  (31.81%)
     5.030099777         45,059,711      mem_inst_retired.any                                          (31.81%)
     5.030099777          2,517,949      branch-misses                                                 (32.36%)
     5.030099777        105,626,325      instructions              #    0.81  insn per cycle           (48.26%)
     5.030099777        130,249,710      cycles                                                        (52.28%)
     5.030099777             10,904      L1-icache-load-misses                                         (52.28%)
     5.030099777         35,103,278      L1-dcache-loads                                               (52.28%)
     5.030099777          6,817,629      L1-dcache-load-misses     #   19.42% of all L1-dcache accesses  (51.75%)
     5.030099777          3,132,120      L2-loads                                                      (31.81%)
     5.030099777             37,845      L2-load-misses            #    1.20% of all LL-cache accesses  (31.81%)
     5.030099777          3,152,197      LLC-loads                                                     (31.81%)
     5.030099777             38,876      LLC-load-misses           #    1.24% of all LL-cache accesses  (31.81%)
#           time             counts unit events
     5.080390215         44,663,820      mem_inst_retired.any                                          (31.81%)
     5.080390215          2,496,212      branch-misses                                                 (31.81%)
     5.080390215        105,551,481      instructions              #    0.81  insn per cycle           (39.77%)
     5.080390215        130,244,273      cycles                                                        (43.70%)
     5.080390215             12,311      L1-icache-load-misses                                         (51.65%)
     5.080390215         35,170,637      L1-dcache-loads                                               (52.28%)
     5.080390215          6,958,098      L1-dcache-load-misses     #   19.78% of all L1-dcache accesses  (52.28%)
     5.080390215          3,164,758      L2-loads                                                      (40.40%)
     5.080390215             39,403      L2-load-misses            #    1.25% of all LL-cache accesses  (32.45%)
     5.080390215          3,122,712      LLC-loads                                                     (31.82%)
     5.080390215             57,868      LLC-load-misses           #    1.84% of all LL-cache accesses  (31.82%)
     5.130685397         44,823,490      mem_inst_retired.any                                          (31.81%)
     5.130685397          2,516,215      branch-misses                                                 (31.81%)
     5.130685397        105,543,309      instructions              #    0.81  insn per cycle           (39.76%)
     5.130685397        130,275,998      cycles                                                        (39.76%)
     5.130685397              9,460      L1-icache-load-misses                                         (39.76%)
     5.130685397         35,468,634      L1-dcache-loads                                               (47.08%)
     5.130685397          7,098,383      L1-dcache-load-misses     #   20.01% of all L1-dcache accesses  (52.29%)
     5.130685397          3,280,505      L2-loads                                                      (44.34%)
     5.130685397             65,065      L2-load-misses            #    2.00% of all LL-cache accesses  (44.34%)
     5.130685397          3,221,646      LLC-loads                                                     (37.03%)
     5.130685397             42,830      LLC-load-misses           #    1.32% of all LL-cache accesses  (31.80%)
     5.180981737         45,116,175      mem_inst_retired.any                                          (33.61%)
     5.180981737          2,474,565      branch-misses                                                 (31.81%)
     5.180981737        105,529,192      instructions              #    0.81  insn per cycle           (39.77%)
     5.180981737        130,229,308      cycles                                                        (39.77%)
     5.180981737             11,832      L1-icache-load-misses                                         (39.77%)
     5.180981737         35,267,321      L1-dcache-loads                                               (39.77%)
     5.180981737          7,285,976      L1-dcache-load-misses     #   20.66% of all L1-dcache accesses  (42.51%)
     5.180981737          3,465,972      L2-loads                                                      (42.51%)
     5.180981737             58,541      L2-load-misses            #    1.70% of all LL-cache accesses  (44.32%)
     5.180981737          3,407,757      LLC-loads                                                     (44.32%)
     5.180981737             57,495      LLC-load-misses           #    1.67% of all LL-cache accesses  (41.59%)
     5.231279461         45,226,770      mem_inst_retired.any                                          (44.33%)
     5.231279461          2,430,670      branch-misses                                                 (38.18%)
     5.231279461        106,615,586      instructions              #    0.82  insn per cycle           (46.13%)
     5.231279461        130,264,460      cycles                                                        (39.76%)
     5.231279461             10,334      L1-icache-load-misses                                         (39.76%)
     5.231279461         35,889,437      L1-dcache-loads                                               (39.76%)
     5.231279461          7,653,790      L1-dcache-load-misses     #   21.33% of all L1-dcache accesses  (39.76%)
     5.231279461          3,679,467      L2-loads                                                      (31.81%)
     5.231279461             59,853      L2-load-misses            #    1.62% of all LL-cache accesses  (37.95%)
     5.231279461          3,714,223      LLC-loads                                                     (44.33%)
     5.231279461             63,052      LLC-load-misses           #    1.71% of all LL-cache accesses  (44.33%)
     5.281565956         44,393,169      mem_inst_retired.any                                          (44.32%)
     5.281565956          2,342,245      branch-misses                                                 (44.32%)
     5.281565956        105,142,185      instructions              #    0.81  insn per cycle           (52.27%)
     5.281565956        130,202,091      cycles                                                        (50.70%)
     5.281565956             10,690      L1-icache-load-misses                                         (42.75%)
     5.281565956         35,992,939      L1-dcache-loads                                               (39.77%)
     5.281565956          7,983,394      L1-dcache-load-misses     #   22.18% of all L1-dcache accesses  (39.77%)
     5.281565956          3,898,652      L2-loads                                                      (31.82%)
     5.281565956            153,764      L2-load-misses            #    3.95% of all LL-cache accesses  (31.81%)
     5.281565956          3,887,463      LLC-loads                                                     (33.38%)
     5.281565956            175,031      LLC-load-misses           #    4.50% of all LL-cache accesses  (41.33%)
     5.331853588         41,977,488      mem_inst_retired.any                                          (36.81%)
     5.331853588          2,172,090      branch-misses                                                 (44.32%)
     5.331853588         98,808,025      instructions              #    0.76  insn per cycle           (52.27%)
     5.331853588        130,127,677      cycles                                                        (52.27%)
     5.331853588             14,613      L1-icache-load-misses                                         (52.27%)
     5.331853588         34,396,653      L1-dcache-loads                                               (47.30%)
     5.331853588          7,775,968      L1-dcache-load-misses     #   22.61% of all L1-dcache accesses  (39.77%)
     5.331853588          3,808,917      L2-loads                                                      (31.82%)
     5.331853588            397,927      L2-load-misses            #   10.59% of all LL-cache accesses  (31.82%)
     5.331853588          3,705,452      LLC-loads                                                     (31.82%)
     5.331853588            406,792      LLC-load-misses           #   10.83% of all LL-cache accesses  (31.82%)
     5.382179384         40,688,079      mem_inst_retired.any                                          (31.79%)
     5.382179384          2,077,749      branch-misses                                                 (32.23%)
     5.382179384         95,229,487      instructions              #    0.73  insn per cycle           (48.12%)
     5.382179384        130,139,042      cycles                                                        (52.30%)
     5.382179384             16,452      L1-icache-load-misses                                         (52.30%)
     5.382179384         32,913,425      L1-dcache-loads                                               (52.31%)
     5.382179384          7,346,704      L1-dcache-load-misses     #   22.32% of all L1-dcache accesses  (51.89%)
     5.382179384          3,730,086      L2-loads                                                      (31.80%)
     5.382179384            382,637      L2-load-misses            #   10.22% of all LL-cache accesses  (31.80%)
     5.382179384          3,757,048      LLC-loads                                                     (31.80%)
     5.382179384            467,397      LLC-load-misses           #   12.49% of all LL-cache accesses  (31.80%)
     5.432498889         41,174,906      mem_inst_retired.any                                          (31.80%)
     5.432498889          2,033,993      branch-misses                                                 (31.80%)
     5.432498889         95,507,665      instructions              #    0.73  insn per cycle           (39.75%)
     5.432498889        130,163,706      cycles                                                        (43.51%)
     5.432498889             15,326      L1-icache-load-misses                                         (51.45%)
     5.432498889         32,868,240      L1-dcache-loads                                               (52.29%)
     5.432498889          7,926,285      L1-dcache-load-misses     #   24.12% of all L1-dcache accesses  (52.29%)
     5.432498889          4,232,199      L2-loads                                                      (40.60%)
     5.432498889            408,094      L2-load-misses            #    9.55% of all LL-cache accesses  (32.66%)
     5.432498889          4,311,455      LLC-loads                                                     (31.80%)
     5.432498889            450,024      LLC-load-misses           #   10.53% of all LL-cache accesses  (31.81%)
     5.482812159         40,514,896      mem_inst_retired.any                                          (31.80%)
     5.482812159          1,951,386      branch-misses                                                 (31.80%)
     5.482812159         98,339,934      instructions              #    0.76  insn per cycle           (39.75%)
     5.482812159        130,172,330      cycles                                                        (39.74%)
     5.482812159             14,277      L1-icache-load-misses                                         (39.75%)
     5.482812159         35,066,813      L1-dcache-loads                                               (46.86%)
     5.482812159          9,059,854      L1-dcache-load-misses     #   25.84% of all L1-dcache accesses  (52.31%)
     5.482812159          4,786,244      L2-loads                                                      (44.36%)
     5.482812159            548,851      L2-load-misses            #   11.56% of all LL-cache accesses  (44.35%)
     5.482812159          4,709,010      LLC-loads                                                     (37.26%)
     5.482812159            605,341      LLC-load-misses           #   12.75% of all LL-cache accesses  (31.80%)
     5.533127696         42,974,368      mem_inst_retired.any                                          (33.89%)
     5.533127696          2,010,728      branch-misses                                                 (31.81%)
     5.533127696        104,504,395      instructions              #    0.80  insn per cycle           (39.76%)
     5.533127696        130,170,374      cycles                                                        (39.76%)
     5.533127696             13,664      L1-icache-load-misses                                         (39.76%)
     5.533127696         38,128,976      L1-dcache-loads                                               (39.76%)
     5.533127696         10,404,688      L1-dcache-load-misses     #   27.29% of all L1-dcache accesses  (42.24%)
     5.533127696          5,661,859      L2-loads                                                      (42.23%)
     5.533127696            486,836      L2-load-misses            #    8.70% of all LL-cache accesses  (44.33%)
     5.533127696          5,535,812      LLC-loads                                                     (44.33%)
     5.533127696            429,485      LLC-load-misses           #    7.67% of all LL-cache accesses  (41.88%)
     5.583431979         43,989,085      mem_inst_retired.any                                          (44.35%)
     5.583431979          1,782,484      branch-misses                                                 (38.49%)
     5.583431979        104,494,901      instructions              #    0.80  insn per cycle           (46.44%)
     5.583431979        130,165,854      cycles                                                        (39.75%)
     5.583431979             13,353      L1-icache-load-misses                                         (39.75%)
     5.583431979         33,341,521      L1-dcache-loads                                               (39.75%)
     5.583431979         10,804,581      L1-dcache-load-misses     #   32.41% of all L1-dcache accesses  (39.75%)
     5.583431979          6,546,907      L2-loads                                                      (31.80%)
     5.583431979            884,482      L2-load-misses            #   13.26% of all LL-cache accesses  (37.65%)
     5.583431979          6,791,712      LLC-loads                                                     (44.34%)
     5.583431979            639,722      LLC-load-misses           #    9.59% of all LL-cache accesses  (44.35%)
     5.633769801         38,662,405      mem_inst_retired.any                                          (44.38%)
     5.633769801          1,240,075      branch-misses                                                 (44.38%)
     5.633769801         93,887,914      instructions              #    0.72  insn per cycle           (52.33%)
     5.633769801        130,172,305      cycles                                                        (51.06%)
     5.633769801             19,366      L1-icache-load-misses                                         (43.11%)
     5.633769801         34,362,744      L1-dcache-loads                                               (39.72%)
     5.633769801         12,704,895      L1-dcache-load-misses     #   36.97% of all L1-dcache accesses  (39.72%)
     5.633769801          7,799,395      L2-loads                                                      (31.78%)
     5.633769801          1,118,211      L2-load-misses            #   14.23% of all LL-cache accesses  (31.79%)
     5.633769801          7,919,006      LLC-loads                                                     (33.04%)
     5.633769801          1,091,101      LLC-load-misses           #   13.88% of all LL-cache accesses  (40.99%)
     5.684077352         35,915,918      mem_inst_retired.any                                          (36.39%)
     5.684077352            856,663      branch-misses                                                 (44.33%)
     5.684077352         95,259,483      instructions              #    0.73  insn per cycle           (52.30%)
     5.684077352        130,101,212      cycles                                                        (52.30%)
     5.684077352             19,125      L1-icache-load-misses                                         (52.30%)
     5.684077352         37,258,068      L1-dcache-loads                                               (47.74%)
     5.684077352         15,060,924      L1-dcache-load-misses     #   40.42% of all L1-dcache accesses  (39.79%)
     5.684077352          9,818,205      L2-loads                                                      (31.80%)
     5.684077352          1,405,878      L2-load-misses            #   13.87% of all LL-cache accesses  (31.79%)
     5.684077352         10,457,900      LLC-loads                                                     (31.80%)
     5.684077352          1,358,208      LLC-load-misses           #   13.40% of all LL-cache accesses  (31.80%)
     5.734404693         40,757,182      mem_inst_retired.any                                          (31.79%)
     5.734404693            606,652      branch-misses                                                 (31.80%)
     5.734404693         92,779,208      instructions              #    0.71  insn per cycle           (47.69%)
     5.734404693        130,145,007      cycles                                                        (52.30%)
     5.734404693            285,669      L1-icache-load-misses                                         (52.31%)
     5.734404693         33,113,128      L1-dcache-loads                                               (52.30%)
     5.734404693          8,971,246      L1-dcache-load-misses     #   27.09% of all L1-dcache accesses  (52.30%)
     5.734404693          1,277,544      L2-loads                                                      (31.80%)
     5.734404693             45,006      L2-load-misses            #    2.31% of all LL-cache accesses  (31.80%)
     5.734404693          2,612,762      LLC-loads                                                     (31.80%)
     5.734404693             56,777      LLC-load-misses           #    2.92% of all LL-cache accesses  (31.80%)
     5.784901045         43,946,515      mem_inst_retired.any                                          (31.68%)
     5.784901045            584,247      branch-misses                                                 (31.69%)
     5.784901045        105,214,415      instructions              #    0.81  insn per cycle           (39.61%)
     5.784901045        130,598,481      cycles                                                        (42.92%)
     5.784901045            250,816      L1-icache-load-misses                                         (50.84%)
     5.784901045         33,346,212      L1-dcache-loads                                               (52.48%)
     5.784901045         10,471,567      L1-dcache-load-misses     #   31.40% of all L1-dcache accesses  (52.47%)
     5.784901045          2,961,517      L2-loads                                                      (41.26%)
     5.784901045             44,511      L2-load-misses            #    1.47% of all LL-cache accesses  (33.34%)
     5.784901045          3,095,992      LLC-loads                                                     (31.68%)
     5.784901045             42,917      LLC-load-misses           #    1.42% of all LL-cache accesses  (31.68%)
     5.835386969         52,288,754      mem_inst_retired.any                                          (31.69%)
     5.835386969            634,331      branch-misses                                                 (31.69%)
     5.835386969        112,541,561      instructions              #    0.86  insn per cycle           (39.61%)
     5.835386969        130,537,303      cycles                                                        (39.61%)
     5.835386969             76,019      L1-icache-load-misses                                         (39.61%)
     5.835386969         36,329,116      L1-dcache-loads                                               (45.89%)
     5.835386969         12,696,686      L1-dcache-load-misses     #   34.95% of all L1-dcache accesses  (52.47%)
     5.835386969          4,476,396      L2-loads                                                      (44.55%)
     5.835386969             44,915      L2-load-misses            #    1.05% of all LL-cache accesses  (44.55%)
     5.835386969          4,090,618      LLC-loads                                                     (38.29%)
     5.835386969             49,479      LLC-load-misses           #    1.16% of all LL-cache accesses  (31.68%)
     5.885946561         47,556,280      mem_inst_retired.any                                          (35.34%)
     5.885946561            489,140      branch-misses                                                 (31.65%)
     5.885946561        101,859,893      instructions              #    0.78  insn per cycle           (39.55%)
     5.885946561        130,693,356      cycles                                                        (39.56%)
     5.885946561            195,198      L1-icache-load-misses                                         (39.55%)
     5.885946561         35,621,580      L1-dcache-loads                                               (39.56%)
     5.885946561         14,285,248      L1-dcache-load-misses     #   40.10% of all L1-dcache accesses  (40.90%)
     5.885946561          5,336,181      L2-loads                                                      (40.90%)
     5.885946561             40,913      L2-load-misses            #    0.76% of all LL-cache accesses  (44.62%)
     5.885946561          5,408,605      LLC-loads                                                     (44.61%)
     5.885946561             40,080      LLC-load-misses           #    0.75% of all LL-cache accesses  (43.29%)
     5.936256885         52,233,794      mem_inst_retired.any                                          (44.34%)
     5.936256885            499,968      branch-misses                                                 (40.11%)
     5.936256885        103,500,675      instructions              #    0.80  insn per cycle           (48.06%)
     5.936256885        129,984,788      cycles                                                        (40.11%)
     5.936256885            194,243      L1-icache-load-misses                                         (39.75%)
     5.936256885         35,676,035      L1-dcache-loads                                               (39.76%)
     5.936256885         14,408,546      L1-dcache-load-misses     #   40.39% of all L1-dcache accesses  (39.75%)
     5.936256885          5,152,792      L2-loads                                                      (31.81%)
     5.936256885            243,419      L2-load-misses            #    4.83% of all LL-cache accesses  (36.02%)
     5.936256885          4,923,760      LLC-loads                                                     (43.97%)
     5.936256885            252,452      LLC-load-misses           #    5.01% of all LL-cache accesses  (44.35%)
     5.986579714         74,194,949      mem_inst_retired.any                                          (44.37%)
     5.986579714            883,925      branch-misses                                                 (44.36%)
     5.986579714        137,662,333      instructions              #    1.06  insn per cycle           (52.32%)
     5.986579714        130,089,605      cycles                                                        (52.31%)
     5.986579714             62,316      L1-icache-load-misses                                         (44.74%)
     5.986579714         41,744,142      L1-dcache-loads                                               (39.73%)
     5.986579714          8,081,370      L1-dcache-load-misses     #   19.36% of all L1-dcache accesses  (39.73%)
     5.986579714          2,958,910      L2-loads                                                      (31.79%)
     5.986579714            448,725      L2-load-misses            #   16.23% of all LL-cache accesses  (31.79%)
     5.986579714          2,571,328      LLC-loads                                                     (31.79%)
     5.986579714            496,933      LLC-load-misses           #   17.97% of all LL-cache accesses  (39.35%)
     6.036925506         70,664,177      mem_inst_retired.any                                          (34.75%)
     6.036925506            864,738      branch-misses                                                 (42.70%)
     6.036925506        137,660,361      instructions              #    1.06  insn per cycle           (52.33%)
     6.036925506        130,078,018      cycles                                                        (52.32%)
     6.036925506            178,665      L1-icache-load-misses                                         (52.32%)
     6.036925506         37,817,506      L1-dcache-loads                                               (49.39%)
     6.036925506          6,768,317      L1-dcache-load-misses     #   17.90% of all L1-dcache accesses  (41.45%)
     6.036925506          2,565,838      L2-loads                                                      (31.78%)
     6.036925506            646,382      L2-load-misses            #   24.32% of all LL-cache accesses  (31.78%)
     6.036925506          2,750,731      LLC-loads                                                     (31.78%)
     6.036925506            571,003      LLC-load-misses           #   21.48% of all LL-cache accesses  (31.78%)
     6.087253497         33,363,792      mem_inst_retired.any                                          (31.79%)
     6.087253497          1,476,933      branch-misses                                                 (31.79%)
     6.087253497         78,547,499      instructions              #    0.60  insn per cycle           (46.00%)
     6.087253497        130,166,930      cycles                                                        (52.31%)
     6.087253497             53,494      L1-icache-load-misses                                         (52.31%)
     6.087253497         28,063,356      L1-dcache-loads                                               (52.31%)
     6.087253497          6,919,535      L1-dcache-load-misses     #   24.66% of all L1-dcache accesses  (52.31%)
     6.087253497          3,783,388      L2-loads                                                      (31.80%)
     6.087253497            929,834      L2-load-misses            #   31.63% of all LL-cache accesses  (31.79%)
     6.087253497          2,095,548      LLC-loads                                                     (31.79%)
     6.087253497          1,040,057      LLC-load-misses           #   35.38% of all LL-cache accesses  (31.79%)
     6.137552156         28,909,377      mem_inst_retired.any                                          (31.81%)
     6.137552156          1,525,618      branch-misses                                                 (31.81%)
     6.137552156         76,241,957      instructions              #    0.59  insn per cycle           (39.76%)
     6.137552156        130,064,960      cycles                                                        (41.40%)
     6.137552156             25,126      L1-icache-load-misses                                         (49.35%)
     6.137552156         23,225,343      L1-dcache-loads                                               (52.28%)
     6.137552156          3,849,575      L1-dcache-load-misses     #   16.57% of all L1-dcache accesses  (52.28%)
     6.137552156          2,202,641      L2-loads                                                      (42.72%)
     6.137552156            961,475      L2-load-misses            #   43.05% of all LL-cache accesses  (34.76%)
     6.137552156          2,263,763      LLC-loads                                                     (31.81%)
     6.137552156            966,233      LLC-load-misses           #   43.27% of all LL-cache accesses  (31.81%)
     6.187853688         34,066,832      mem_inst_retired.any                                          (31.82%)
     6.187853688          1,781,018      branch-misses                                                 (31.79%)
     6.187853688         87,532,677      instructions              #    0.67  insn per cycle           (39.74%)
     6.187853688        130,094,710      cycles                                                        (39.74%)
     6.187853688             15,207      L1-icache-load-misses                                         (39.74%)
     6.187853688         25,856,910      L1-dcache-loads                                               (44.76%)
     6.187853688          4,638,565      L1-dcache-load-misses     #   17.94% of all L1-dcache accesses  (52.30%)
     6.187853688          2,708,222      L2-loads                                                      (44.35%)
     6.187853688          1,206,068      L2-load-misses            #   43.79% of all LL-cache accesses  (44.34%)
     6.187853688          2,800,755      LLC-loads                                                     (39.35%)
     6.187853688            992,367      LLC-load-misses           #   36.03% of all LL-cache accesses  (31.82%)
     6.238167161         35,363,272      mem_inst_retired.any                                          (35.97%)
     6.238167161          1,786,375      branch-misses                                                 (31.81%)
     6.238167161         88,655,985      instructions              #    0.68  insn per cycle           (39.68%)
     6.238167161        130,014,834      cycles                                                        (39.68%)
     6.238167161             12,984      L1-icache-load-misses                                         (39.70%)
     6.238167161         23,637,296      L1-dcache-loads                                               (39.70%)
     6.238167161          4,308,986      L1-dcache-load-misses     #   18.23% of all L1-dcache accesses  (40.14%)
     6.238167161          2,762,605      L2-loads                                                      (40.23%)
     6.238167161            506,031      L2-load-misses            #   18.62% of all LL-cache accesses  (44.40%)
     6.238167161          2,673,548      LLC-loads                                                     (44.40%)
     6.238167161            681,119      LLC-load-misses           #   25.06% of all LL-cache accesses  (43.96%)
     6.288456880         29,604,559      mem_inst_retired.any                                          (44.33%)
     6.288456880          1,489,544      branch-misses                                                 (40.53%)
     6.288456880         75,216,521      instructions              #    0.58  insn per cycle           (48.49%)
     6.288456880        130,026,923      cycles                                                        (40.53%)
     6.288456880             41,946      L1-icache-load-misses                                         (39.77%)
     6.288456880         21,238,426      L1-dcache-loads                                               (39.76%)
     6.288456880          3,840,014      L1-dcache-load-misses     #   18.08% of all L1-dcache accesses  (39.77%)
     6.288456880          2,190,448      L2-loads                                                      (31.81%)
     6.288456880            570,769      L2-load-misses            #   26.72% of all LL-cache accesses  (35.60%)
     6.288456880          2,081,731      LLC-loads                                                     (43.55%)
     6.288456880            982,098      LLC-load-misses           #   45.98% of all LL-cache accesses  (44.32%)
#           time             counts unit events
     6.338781499         33,376,535      mem_inst_retired.any                                          (44.35%)
     6.338781499          1,345,712      branch-misses                                                 (44.38%)
     6.338781499         79,082,205      instructions              #    0.61  insn per cycle           (52.34%)
     6.338781499        130,066,876      cycles                                                        (52.33%)
     6.338781499             28,131      L1-icache-load-misses                                         (45.14%)
     6.338781499         19,534,974      L1-dcache-loads                                               (39.75%)
     6.338781499          3,840,328      L1-dcache-load-misses     #   19.66% of all L1-dcache accesses  (39.75%)
     6.338781499          1,686,838      L2-loads                                                      (31.80%)
     6.338781499          1,358,217      L2-load-misses            #   70.39% of all LL-cache accesses  (31.76%)
     6.338781499          2,172,211      LLC-loads                                                     (31.77%)
     6.338781499            942,240      LLC-load-misses           #   48.83% of all LL-cache accesses  (38.95%)
     6.389103300         41,547,363      mem_inst_retired.any                                          (34.38%)
     6.389103300          1,738,020      branch-misses                                                 (42.32%)
     6.389103300        104,016,653      instructions              #    0.80  insn per cycle           (52.31%)
     6.389103300        130,182,973      cycles                                                        (52.31%)
     6.389103300             16,418      L1-icache-load-misses                                         (52.31%)
     6.389103300         28,839,608      L1-dcache-loads                                               (49.74%)
     6.389103300          4,799,101      L1-dcache-load-misses     #   16.64% of all L1-dcache accesses  (41.79%)
     6.389103300          2,208,587      L2-loads                                                      (31.78%)
     6.389103300            683,221      L2-load-misses            #   33.71% of all LL-cache accesses  (31.78%)
     6.389103300          1,845,253      LLC-loads                                                     (31.80%)
     6.389103300            431,805      LLC-load-misses           #   21.30% of all LL-cache accesses  (31.80%)
     6.439403229         41,662,527      mem_inst_retired.any                                          (31.81%)
     6.439403229          1,788,538      branch-misses                                                 (31.81%)
     6.439403229         96,485,383      instructions              #    0.74  insn per cycle           (45.67%)
     6.439403229        130,258,531      cycles                                                        (52.28%)
     6.439403229              8,897      L1-icache-load-misses                                         (52.28%)
     6.439403229         32,782,403      L1-dcache-loads                                               (52.28%)
     6.439403229          4,917,225      L1-dcache-load-misses     #   15.00% of all L1-dcache accesses  (52.29%)
     6.439403229          1,854,638      L2-loads                                                      (31.81%)
     6.439403229            414,808      L2-load-misses            #   22.60% of all LL-cache accesses  (31.81%)
     6.439403229          1,816,688      LLC-loads                                                     (31.81%)
     6.439403229            745,324      LLC-load-misses           #   40.60% of all LL-cache accesses  (31.81%)
     6.489707964         40,595,571      mem_inst_retired.any                                          (31.81%)
     6.489707964          1,578,585      branch-misses                                                 (31.81%)
     6.489707964        112,212,107      instructions              #    0.86  insn per cycle           (39.76%)
     6.489707964        130,283,358      cycles                                                        (41.09%)
     6.489707964              8,545      L1-icache-load-misses                                         (49.04%)
     6.489707964         36,238,160      L1-dcache-loads                                               (52.29%)
     6.489707964          5,236,429      L1-dcache-load-misses     #   14.45% of all L1-dcache accesses  (52.29%)
     6.489707964          2,074,220      L2-loads                                                      (43.02%)
     6.489707964            532,236      L2-load-misses            #   26.06% of all LL-cache accesses  (35.07%)
     6.489707964          2,009,866      LLC-loads                                                     (31.81%)
     6.489707964          1,066,374      LLC-load-misses           #   52.22% of all LL-cache accesses  (31.81%)
     6.540008902         48,818,522      mem_inst_retired.any                                          (31.81%)
     6.540008902          1,788,163      branch-misses                                                 (31.81%)
     6.540008902        105,449,637      instructions              #    0.81  insn per cycle           (39.76%)
     6.540008902        130,263,694      cycles                                                        (39.76%)
     6.540008902              7,440      L1-icache-load-misses                                         (39.76%)
     6.540008902         33,240,864      L1-dcache-loads                                               (44.46%)
     6.540008902          5,300,192      L1-dcache-load-misses     #   15.94% of all L1-dcache accesses  (52.29%)
     6.540008902          2,046,938      L2-loads                                                      (44.34%)
     6.540008902            530,490      L2-load-misses            #   26.17% of all LL-cache accesses  (44.34%)
     6.540008902          2,007,927      LLC-loads                                                     (39.65%)
     6.540008902            451,794      LLC-load-misses           #   22.28% of all LL-cache accesses  (31.81%)
     6.590321148         49,457,252      mem_inst_retired.any                                          (36.26%)
     6.590321148          1,891,946      branch-misses                                                 (31.80%)
     6.590321148        123,698,859      instructions              #    0.95  insn per cycle           (39.75%)
     6.590321148        130,297,361      cycles                                                        (39.75%)
     6.590321148              7,242      L1-icache-load-misses                                         (39.75%)
     6.590321148         35,940,547      L1-dcache-loads                                               (39.75%)
     6.590321148          5,228,777      L1-dcache-load-misses     #   14.55% of all L1-dcache accesses  (39.87%)
     6.590321148          1,838,596      L2-loads                                                      (39.87%)
     6.590321148            452,491      L2-load-misses            #   23.90% of all LL-cache accesses  (44.34%)
     6.590321148          1,947,902      LLC-loads                                                     (44.34%)
     6.590321148            290,777      LLC-load-misses           #   15.36% of all LL-cache accesses  (44.24%)
     6.640616702         48,204,322      mem_inst_retired.any                                          (44.33%)
     6.640616702          1,668,932      branch-misses                                                 (40.84%)
     6.640616702        115,992,672      instructions              #    0.89  insn per cycle           (48.80%)
     6.640616702        130,212,538      cycles                                                        (40.85%)
     6.640616702              8,188      L1-icache-load-misses                                         (39.76%)
     6.640616702         17,532,914      L1-dcache-loads                                               (39.77%)
     6.640616702          6,521,309      L1-dcache-load-misses     #   37.19% of all L1-dcache accesses  (39.76%)
     6.640616702          1,047,453      L2-loads                                                      (31.80%)
     6.640616702            382,573      L2-load-misses            #   31.52% of all LL-cache accesses  (35.28%)
     6.640616702          1,380,150      LLC-loads                                                     (43.23%)
     6.640616702            553,913      LLC-load-misses           #   45.63% of all LL-cache accesses  (44.33%)
     6.690918026         62,409,692      mem_inst_retired.any                                          (44.34%)
     6.690918026            456,359      branch-misses                                                 (44.34%)
     6.690918026        131,062,491      instructions              #    1.01  insn per cycle           (52.29%)
     6.690918026        130,254,894      cycles                                                        (52.29%)
     6.690918026             47,350      L1-icache-load-misses                                         (45.42%)
     6.690918026         27,723,758      L1-dcache-loads                                               (39.76%)
     6.690918026          6,686,423      L1-dcache-load-misses     #   24.12% of all L1-dcache accesses  (39.76%)
     6.690918026          1,201,749      L2-loads                                                      (31.81%)
     6.690918026            151,015      L2-load-misses            #   14.30% of all LL-cache accesses  (31.81%)
     6.690918026            911,000      LLC-loads                                                     (31.81%)
     6.690918026            207,911      LLC-load-misses           #   19.68% of all LL-cache accesses  (38.66%)
     6.741245013         67,122,054      mem_inst_retired.any                                          (34.10%)
     6.741245013            921,950      branch-misses                                                 (42.04%)
     6.741245013        162,118,155      instructions              #    1.25  insn per cycle           (52.31%)
     6.741245013        130,171,208      cycles                                                        (52.31%)
     6.741245013             32,891      L1-icache-load-misses                                         (52.31%)
     6.741245013         54,782,321      L1-dcache-loads                                               (50.03%)
     6.741245013          5,051,364      L1-dcache-load-misses     #    9.22% of all L1-dcache accesses  (42.08%)
     6.741245013          1,823,914      L2-loads                                                      (31.79%)
     6.741245013            258,817      L2-load-misses            #   12.62% of all LL-cache accesses  (31.79%)
     6.741245013          2,276,220      LLC-loads                                                     (31.80%)
     6.741245013            297,669      LLC-load-misses           #   14.52% of all LL-cache accesses  (31.79%)
     6.791555269         74,678,398      mem_inst_retired.any                                          (31.80%)
     6.791555269          1,287,996      branch-misses                                                 (31.80%)
     6.791555269        163,207,952      instructions              #    1.25  insn per cycle           (45.38%)
     6.791555269        130,298,040      cycles                                                        (52.29%)
     6.791555269             11,427      L1-icache-load-misses                                         (52.29%)
     6.791555269         56,632,523      L1-dcache-loads                                               (52.29%)
     6.791555269          8,231,031      L1-dcache-load-misses     #   14.53% of all L1-dcache accesses  (52.29%)
     6.791555269          3,706,874      L2-loads                                                      (31.80%)
     6.791555269            443,327      L2-load-misses            #   11.51% of all LL-cache accesses  (31.80%)
     6.791555269          3,999,634      LLC-loads                                                     (31.81%)
     6.791555269            464,874      LLC-load-misses           #   12.06% of all LL-cache accesses  (31.80%)
     6.841857807         60,745,307      mem_inst_retired.any                                          (31.81%)
     6.841857807          1,683,327      branch-misses                                                 (31.81%)
     6.841857807        142,048,584      instructions              #    1.09  insn per cycle           (39.76%)
     6.841857807        130,275,599      cycles                                                        (40.79%)
     6.841857807              9,203      L1-icache-load-misses                                         (48.74%)
     6.841857807         52,588,133      L1-dcache-loads                                               (52.29%)
     6.841857807          8,487,506      L1-dcache-load-misses     #   16.14% of all L1-dcache accesses  (52.29%)
     6.841857807          3,882,100      L2-loads                                                      (43.32%)
     6.841857807            431,215      L2-load-misses            #   11.73% of all LL-cache accesses  (35.37%)
     6.841857807          3,470,197      LLC-loads                                                     (31.81%)
     6.841857807            403,057      LLC-load-misses           #   10.96% of all LL-cache accesses  (31.81%)
     6.892161984         59,495,693      mem_inst_retired.any                                          (31.81%)
     6.892161984          1,762,023      branch-misses                                                 (31.81%)
     6.892161984        134,782,179      instructions              #    1.03  insn per cycle           (39.76%)
     6.892161984        130,293,173      cycles                                                        (39.76%)
     6.892161984              7,314      L1-icache-load-misses                                         (39.76%)
     6.892161984         44,900,410      L1-dcache-loads                                               (44.16%)
     6.892161984          7,178,352      L1-dcache-load-misses     #   15.99% of all L1-dcache accesses  (52.11%)
     6.892161984          3,328,005      L2-loads                                                      (44.34%)
     6.892161984            386,311      L2-load-misses            #   11.19% of all LL-cache accesses  (44.34%)
     6.892161984          3,575,266      LLC-loads                                                     (39.95%)
     6.892161984            422,320      LLC-load-misses           #   12.24% of all LL-cache accesses  (32.00%)
     6.942454734         55,204,466      mem_inst_retired.any                                          (36.54%)
     6.942454734          1,841,547      branch-misses                                                 (31.81%)
     6.942454734        132,031,412      instructions              #    1.01  insn per cycle           (39.76%)
     6.942454734        130,261,873      cycles                                                        (39.76%)
     6.942454734              9,081      L1-icache-load-misses                                         (39.76%)
     6.942454734         46,352,032      L1-dcache-loads                                               (39.76%)
     6.942454734          7,834,463      L1-dcache-load-misses     #   16.90% of all L1-dcache accesses  (39.76%)
     6.942454734          3,377,143      L2-loads                                                      (39.59%)
     6.942454734            355,334      L2-load-misses            #   11.08% of all LL-cache accesses  (44.33%)
     6.942454734          3,039,615      LLC-loads                                                     (44.33%)
     6.942454734            334,075      LLC-load-misses           #   10.41% of all LL-cache accesses  (44.33%)
     6.992748192         51,666,065      mem_inst_retired.any                                          (44.32%)
     6.992748192          1,996,494      branch-misses                                                 (41.10%)
     6.992748192        121,533,079      instructions              #    0.93  insn per cycle           (49.06%)
     6.992748192        130,232,886      cycles                                                        (41.11%)
     6.992748192              7,463      L1-icache-load-misses                                         (39.77%)
     6.992748192         41,069,472      L1-dcache-loads                                               (39.77%)
     6.992748192          6,954,833      L1-dcache-load-misses     #   16.93% of all L1-dcache accesses  (39.77%)
     6.992748192          2,938,371      L2-loads                                                      (31.81%)
     6.992748192            307,945      L2-load-misses            #   10.65% of all LL-cache accesses  (35.02%)
     6.992748192          2,847,196      LLC-loads                                                     (42.97%)
     6.992748192            325,719      LLC-load-misses           #   11.26% of all LL-cache accesses  (44.33%)
     7.043051476         51,821,052      mem_inst_retired.any                                          (44.34%)
     7.043051476          1,922,313      branch-misses                                                 (44.34%)
     7.043051476        119,695,533      instructions              #    0.92  insn per cycle           (52.29%)
     7.043051476        130,300,190      cycles                                                        (52.29%)
     7.043051476              8,963      L1-icache-load-misses                                         (45.68%)
     7.043051476         41,194,118      L1-dcache-loads                                               (39.76%)
     7.043051476          7,608,972      L1-dcache-load-misses     #   18.47% of all L1-dcache accesses  (39.76%)
     7.043051476          3,804,872      L2-loads                                                      (31.81%)
     7.043051476            454,297      L2-load-misses            #   11.76% of all LL-cache accesses  (31.81%)
     7.043051476          3,918,786      LLC-loads                                                     (31.81%)
     7.043051476            449,725      LLC-load-misses           #   11.65% of all LL-cache accesses  (38.40%)
     7.093347492         52,339,725      mem_inst_retired.any                                          (33.86%)
     7.093347492          1,659,582      branch-misses                                                 (41.79%)
     7.093347492        122,501,450      instructions              #    0.94  insn per cycle           (52.27%)
     7.093347492        130,165,479      cycles                                                        (52.27%)
     7.093347492             10,725      L1-icache-load-misses                                         (52.27%)
     7.093347492         43,783,525      L1-dcache-loads                                               (50.25%)
     7.093347492          8,176,597      L1-dcache-load-misses     #   18.68% of all L1-dcache accesses  (42.32%)
     7.093347492          4,062,658      L2-loads                                                      (31.82%)
     7.093347492            487,545      L2-load-misses            #   11.86% of all LL-cache accesses  (31.82%)
     7.093347492          4,157,257      LLC-loads                                                     (31.82%)
     7.093347492            519,814      LLC-load-misses           #   12.65% of all LL-cache accesses  (31.82%)
     7.143641413         51,319,018      mem_inst_retired.any                                          (31.81%)
     7.143641413          1,768,673      branch-misses                                                 (31.81%)
     7.143641413        117,782,884      instructions              #    0.90  insn per cycle           (45.19%)
     7.143641413        130,268,625      cycles                                                        (52.28%)
     7.143641413              7,284      L1-icache-load-misses                                         (52.28%)
     7.143641413         41,867,735      L1-dcache-loads                                               (52.28%)
     7.143641413          8,774,082      L1-dcache-load-misses     #   20.96% of all L1-dcache accesses  (52.28%)
     7.143641413          4,816,749      L2-loads                                                      (31.81%)
     7.143641413            591,137      L2-load-misses            #   12.33% of all LL-cache accesses  (31.81%)
     7.143641413          4,771,512      LLC-loads                                                     (31.81%)
     7.143641413            567,443      LLC-load-misses           #   11.84% of all LL-cache accesses  (31.81%)
     7.193959583         48,241,416      mem_inst_retired.any                                          (31.80%)
     7.193959583          2,023,021      branch-misses                                                 (31.80%)
     7.193959583        113,270,587      instructions              #    0.87  insn per cycle           (39.75%)
     7.193959583        130,310,633      cycles                                                        (40.61%)
     7.193959583              7,830      L1-icache-load-misses                                         (48.56%)
     7.193959583         40,492,603      L1-dcache-loads                                               (52.30%)
     7.193959583          8,140,760      L1-dcache-load-misses     #   20.10% of all L1-dcache accesses  (52.30%)
     7.193959583          4,113,818      L2-loads                                                      (43.51%)
     7.193959583            463,066      L2-load-misses            #   11.77% of all LL-cache accesses  (35.56%)
     7.193959583          3,755,517      LLC-loads                                                     (31.80%)
     7.193959583            413,443      LLC-load-misses           #   10.51% of all LL-cache accesses  (31.80%)
     7.244265766         49,702,496      mem_inst_retired.any                                          (31.81%)
     7.244265766          1,687,346      branch-misses                                                 (31.81%)
     7.244265766        117,205,880      instructions              #    0.90  insn per cycle           (39.76%)
     7.244265766        130,276,528      cycles                                                        (39.76%)
     7.244265766              7,128      L1-icache-load-misses                                         (39.76%)
     7.244265766         41,899,583      L1-dcache-loads                                               (43.96%)
     7.244265766          8,534,628      L1-dcache-load-misses     #   20.37% of all L1-dcache accesses  (51.91%)
     7.244265766          4,589,775      L2-loads                                                      (44.34%)
     7.244265766            575,108      L2-load-misses            #   11.82% of all LL-cache accesses  (44.34%)
     7.244265766          5,139,750      LLC-loads                                                     (40.15%)
     7.244265766            640,446      LLC-load-misses           #   13.17% of all LL-cache accesses  (32.20%)
     7.294560353         52,358,211      mem_inst_retired.any                                          (36.74%)
     7.294560353          1,733,545      branch-misses                                                 (31.80%)
     7.294560353        121,290,599      instructions              #    0.93  insn per cycle           (39.75%)
     7.294560353        130,258,153      cycles                                                        (39.77%)
     7.294560353              5,587      L1-icache-load-misses                                         (39.77%)
     7.294560353         42,055,187      L1-dcache-loads                                               (39.77%)
     7.294560353          9,274,768      L1-dcache-load-misses     #   22.05% of all L1-dcache accesses  (39.77%)
     7.294560353          4,636,623      L2-loads                                                      (39.39%)
     7.294560353            564,020      L2-load-misses            #   12.05% of all LL-cache accesses  (44.34%)
     7.294560353          4,721,454      LLC-loads                                                     (44.32%)
     7.294560353            549,832      LLC-load-misses           #   11.75% of all LL-cache accesses  (44.32%)
     7.344855281         51,284,135      mem_inst_retired.any                                          (44.33%)
     7.344855281          1,771,661      branch-misses                                                 (41.31%)
     7.344855281        117,991,774      instructions              #    0.91  insn per cycle           (49.27%)
     7.344855281        130,249,076      cycles                                                        (41.32%)
     7.344855281              6,267      L1-icache-load-misses                                         (39.76%)
     7.344855281         42,905,259      L1-dcache-loads                                               (39.76%)
     7.344855281          9,189,589      L1-dcache-load-misses     #   21.42% of all L1-dcache accesses  (39.76%)
     7.344855281          4,659,256      L2-loads                                                      (31.81%)
     7.344855281            556,738      L2-load-misses            #   11.98% of all LL-cache accesses  (34.81%)
     7.344855281          4,633,529      LLC-loads                                                     (42.76%)
     7.344855281            539,556      LLC-load-misses           #   11.61% of all LL-cache accesses  (44.33%)
     7.395184015         52,704,508      mem_inst_retired.any                                          (44.37%)
     7.395184015          1,377,869      branch-misses                                                 (44.37%)
     7.395184015        122,157,825      instructions              #    0.94  insn per cycle           (52.31%)
     7.395184015        130,365,785      cycles                                                        (52.31%)
     7.395184015              5,726      L1-icache-load-misses                                         (45.93%)
     7.395184015         44,133,102      L1-dcache-loads                                               (39.74%)
     7.395184015         10,455,800      L1-dcache-load-misses     #   23.69% of all L1-dcache accesses  (39.74%)
     7.395184015          5,986,725      L2-loads                                                      (31.79%)
     7.395184015            770,939      L2-load-misses            #   12.27% of all LL-cache accesses  (31.79%)
     7.395184015          6,578,224      LLC-loads                                                     (31.79%)
     7.395184015            761,196      LLC-load-misses           #   12.12% of all LL-cache accesses  (38.17%)
     7.445478089         52,340,438      mem_inst_retired.any                                          (33.59%)
     7.445478089          1,229,454      branch-misses                                                 (41.54%)
     7.445478089        125,270,835      instructions              #    0.96  insn per cycle           (52.28%)
     7.445478089        130,227,783      cycles                                                        (52.28%)
     7.445478089              6,983      L1-icache-load-misses                                         (52.28%)
     7.445478089         46,057,847      L1-dcache-loads                                               (50.52%)
     7.445478089         10,945,626      L1-dcache-load-misses     #   23.76% of all L1-dcache accesses  (42.57%)
     7.445478089          6,043,730      L2-loads                                                      (31.82%)
     7.445478089            757,671      L2-load-misses            #   12.22% of all LL-cache accesses  (31.82%)
     7.445478089          6,353,764      LLC-loads                                                     (31.81%)
     7.445478089            824,704      LLC-load-misses           #   13.30% of all LL-cache accesses  (31.81%)
     7.495776349         53,617,298      mem_inst_retired.any                                          (31.81%)
     7.495776349            255,502      branch-misses                                                 (31.81%)
     7.495776349        130,116,964      instructions              #    1.00  insn per cycle           (44.93%)
     7.495776349        130,275,492      cycles                                                        (52.28%)
     7.495776349              6,562      L1-icache-load-misses                                         (52.28%)
     7.495776349         51,752,462      L1-dcache-loads                                               (52.28%)
     7.495776349         15,518,133      L1-dcache-load-misses     #   29.99% of all L1-dcache accesses  (52.29%)
     7.495776349          9,209,889      L2-loads                                                      (31.81%)
     7.495776349          1,163,535      L2-load-misses            #   12.01% of all LL-cache accesses  (31.81%)
     7.495776349         10,174,059      LLC-loads                                                     (31.81%)
     7.495776349          1,256,320      LLC-load-misses           #   12.96% of all LL-cache accesses  (31.81%)
     7.546087605         49,730,446      mem_inst_retired.any                                          (31.80%)
     7.546087605            100,411      branch-misses                                                 (31.80%)
     7.546087605        124,251,897      instructions              #    0.95  insn per cycle           (39.75%)
     7.546087605        130,307,614      cycles                                                        (40.35%)
     7.546087605              9,309      L1-icache-load-misses                                         (48.29%)
     7.546087605         49,793,212      L1-dcache-loads                                               (52.29%)
     7.546087605         19,500,845      L1-dcache-load-misses     #   39.16% of all L1-dcache accesses  (52.30%)
     7.546087605         11,644,317      L2-loads                                                      (43.77%)
     7.546087605          1,449,225      L2-load-misses            #   12.44% of all LL-cache accesses  (35.82%)
     7.546087605         11,649,469      LLC-loads                                                     (31.80%)
     7.546087605          1,449,824      LLC-load-misses           #   12.45% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     7.596408461         49,967,191      mem_inst_retired.any                                          (31.80%)
     7.596408461             96,643      branch-misses                                                 (31.80%)
     7.596408461        125,268,838      instructions              #    0.96  insn per cycle           (39.74%)
     7.596408461        130,343,119      cycles                                                        (39.74%)
     7.596408461              7,273      L1-icache-load-misses                                         (39.74%)
     7.596408461         47,812,290      L1-dcache-loads                                               (43.69%)
     7.596408461         16,977,004      L1-dcache-load-misses     #   35.51% of all L1-dcache accesses  (51.64%)
     7.596408461         10,057,294      L2-loads                                                      (44.36%)
     7.596408461          2,220,128      L2-load-misses            #   21.31% of all LL-cache accesses  (44.36%)
     7.596408461         10,775,769      LLC-loads                                                     (40.42%)
     7.596408461          1,516,082      LLC-load-misses           #   14.55% of all LL-cache accesses  (32.48%)
     7.646719427         15,049,934      mem_inst_retired.any                                          (37.05%)
     7.646719427              8,849      branch-misses                                                 (31.80%)
     7.646719427         34,035,674      instructions              #    0.26  insn per cycle           (39.75%)
     7.646719427        130,181,485      cycles                                                        (39.75%)
     7.646719427              9,191      L1-icache-load-misses                                         (39.74%)
     7.646719427         12,366,106      L1-dcache-loads                                               (39.75%)
     7.646719427          2,264,003      L1-dcache-load-misses     #   18.31% of all L1-dcache accesses  (39.75%)
     7.646719427          2,539,225      L2-loads                                                      (39.09%)
     7.646719427          1,475,550      L2-load-misses            #   57.83% of all LL-cache accesses  (44.35%)
     7.646719427          2,563,631      LLC-loads                                                     (44.35%)
     7.646719427          1,473,177      LLC-load-misses           #   57.74% of all LL-cache accesses  (44.36%)
     7.697124339         28,075,202      mem_inst_retired.any                                          (44.45%)
     7.697124339             57,267      branch-misses                                                 (41.76%)
     7.697124339         80,888,080      instructions              #    0.62  insn per cycle           (49.69%)
     7.697124339        130,329,616      cycles                                                        (41.76%)
     7.697124339            408,885      L1-icache-load-misses                                         (39.67%)
     7.697124339         34,378,012      L1-dcache-loads                                               (39.68%)
     7.697124339          7,776,434      L1-dcache-load-misses     #   22.62% of all L1-dcache accesses  (39.67%)
     7.697124339          2,898,052      L2-loads                                                      (31.75%)
     7.697124339             60,479      L2-load-misses            #    1.55% of all LL-cache accesses  (34.42%)
     7.697124339          4,929,068      LLC-loads                                                     (42.35%)
     7.697124339            521,461      LLC-load-misses           #   13.32% of all LL-cache accesses  (44.45%)
     7.747576038         55,838,615      mem_inst_retired.any                                          (44.51%)
     7.747576038            225,581      branch-misses                                                 (44.51%)
     7.747576038        111,794,932      instructions              #    0.86  insn per cycle           (52.43%)
     7.747576038        130,567,269      cycles                                                        (52.43%)
     7.747576038             33,540      L1-icache-load-misses                                         (46.59%)
     7.747576038         42,481,537      L1-dcache-loads                                               (39.64%)
     7.747576038         20,070,196      L1-dcache-load-misses     #   47.24% of all L1-dcache accesses  (39.64%)
     7.747576038          8,095,003      L2-loads                                                      (31.71%)
     7.747576038             29,843      L2-load-misses            #    0.34% of all LL-cache accesses  (31.72%)
     7.747576038          9,322,998      LLC-loads                                                     (31.72%)
     7.747576038             21,980      LLC-load-misses           #    0.25% of all LL-cache accesses  (37.54%)
     7.797867633         56,092,073      mem_inst_retired.any                                          (32.82%)
     7.797867633             86,384      branch-misses                                                 (40.77%)
     7.797867633        119,419,308      instructions              #    0.92  insn per cycle           (52.27%)
     7.797867633        130,263,624      cycles                                                        (52.27%)
     7.797867633             10,141      L1-icache-load-misses                                         (52.27%)
     7.797867633         53,247,376      L1-dcache-loads                                               (51.29%)
     7.797867633         25,961,600      L1-dcache-load-misses     #   48.76% of all L1-dcache accesses  (43.34%)
     7.797867633         10,618,695      L2-loads                                                      (31.82%)
     7.797867633             11,892      L2-load-misses            #    0.11% of all LL-cache accesses  (31.82%)
     7.797867633         10,932,438      LLC-loads                                                     (31.82%)
     7.797867633              6,449      LLC-load-misses           #    0.06% of all LL-cache accesses  (31.82%)
     7.848139504         57,224,592      mem_inst_retired.any                                          (31.82%)
     7.848139504          1,595,120      branch-misses                                                 (31.82%)
     7.848139504        153,495,659      instructions              #    1.18  insn per cycle           (44.18%)
     7.848139504        130,196,080      cycles                                                        (52.13%)
     7.848139504             12,030      L1-icache-load-misses                                         (52.26%)
     7.848139504         52,202,992      L1-dcache-loads                                               (52.26%)
     7.848139504         17,666,535      L1-dcache-load-misses     #   33.84% of all L1-dcache accesses  (52.26%)
     7.848139504          6,864,466      L2-loads                                                      (31.97%)
     7.848139504            867,104      L2-load-misses            #   17.98% of all LL-cache accesses  (31.83%)
     7.848139504          2,782,963      LLC-loads                                                     (31.83%)
     7.848139504            840,096      LLC-load-misses           #   17.42% of all LL-cache accesses  (31.82%)
     7.898442149         57,761,830      mem_inst_retired.any                                          (31.81%)
     7.898442149          1,530,660      branch-misses                                                 (31.81%)
     7.898442149        134,152,729      instructions              #    1.03  insn per cycle           (39.76%)
     7.898442149        130,260,216      cycles                                                        (39.76%)
     7.898442149             13,420      L1-icache-load-misses                                         (47.58%)
     7.898442149         39,355,310      L1-dcache-loads                                               (52.29%)
     7.898442149          5,708,980      L1-dcache-load-misses     #   14.51% of all L1-dcache accesses  (52.29%)
     7.898442149          2,078,320      L2-loads                                                      (44.34%)
     7.898442149            452,857      L2-load-misses            #   21.25% of all LL-cache accesses  (36.53%)
     7.898442149          2,183,095      LLC-loads                                                     (31.81%)
     7.898442149            353,848      LLC-load-misses           #   16.61% of all LL-cache accesses  (31.81%)
     7.948740499         55,608,982      mem_inst_retired.any                                          (31.81%)
     7.948740499          1,744,695      branch-misses                                                 (31.81%)
     7.948740499        133,949,020      instructions              #    1.03  insn per cycle           (39.76%)
     7.948740499        130,240,732      cycles                                                        (39.76%)
     7.948740499             16,276      L1-icache-load-misses                                         (39.76%)
     7.948740499         43,468,805      L1-dcache-loads                                               (43.00%)
     7.948740499          5,431,690      L1-dcache-load-misses     #   12.50% of all L1-dcache accesses  (50.96%)
     7.948740499          1,375,478      L2-loads                                                      (44.34%)
     7.948740499            282,395      L2-load-misses            #   19.44% of all LL-cache accesses  (44.34%)
     7.948740499          1,529,747      LLC-loads                                                     (41.11%)
     7.948740499            334,615      LLC-load-misses           #   23.04% of all LL-cache accesses  (33.15%)
     7.999051088         65,102,554      mem_inst_retired.any                                          (37.70%)
     7.999051088            329,056      branch-misses                                                 (31.75%)
     7.999051088         91,836,258      instructions              #    0.71  insn per cycle           (39.70%)
     7.999051088        130,242,688      cycles                                                        (39.75%)
     7.999051088             20,740      L1-icache-load-misses                                         (39.75%)
     7.999051088         60,955,750      L1-dcache-loads                                               (39.75%)
     7.999051088          7,696,272      L1-dcache-load-misses     #   12.63% of all L1-dcache accesses  (39.75%)
     7.999051088          1,163,970      L2-loads                                                      (38.42%)
     7.999051088             83,607      L2-load-misses            #    8.77% of all LL-cache accesses  (44.40%)
     7.999051088            743,202      LLC-loads                                                     (44.35%)
     7.999051088             86,646      LLC-load-misses           #    9.09% of all LL-cache accesses  (44.35%)
     8.049498039         79,990,575      mem_inst_retired.any                                          (44.50%)
     8.049498039          1,170,145      branch-misses                                                 (42.47%)
     8.049498039        167,969,614      instructions              #    1.29  insn per cycle           (50.40%)
     8.049498039        130,461,768      cycles                                                        (42.47%)
     8.049498039             35,510      L1-icache-load-misses                                         (39.65%)
     8.049498039         55,400,167      L1-dcache-loads                                               (39.64%)
     8.049498039          6,657,094      L1-dcache-load-misses     #   12.02% of all L1-dcache accesses  (39.64%)
     8.049498039          1,421,564      L2-loads                                                      (31.71%)
     8.049498039            122,693      L2-load-misses            #    8.59% of all LL-cache accesses  (33.73%)
     8.049498039          1,434,053      LLC-loads                                                     (41.66%)
     8.049498039            120,639      LLC-load-misses           #    8.45% of all LL-cache accesses  (44.50%)
     8.099793038         84,788,972      mem_inst_retired.any                                          (44.33%)
     8.099793038          1,549,816      branch-misses                                                 (44.33%)
     8.099793038        192,494,536      instructions              #    1.48  insn per cycle           (52.28%)
     8.099793038        130,283,352      cycles                                                        (52.28%)
     8.099793038              8,457      L1-icache-load-misses                                         (47.17%)
     8.099793038         68,051,146      L1-dcache-loads                                               (39.76%)
     8.099793038          7,755,905      L1-dcache-load-misses     #   11.40% of all L1-dcache accesses  (39.76%)
     8.099793038          1,520,465      L2-loads                                                      (31.81%)
     8.099793038             96,525      L2-load-misses            #    6.39% of all LL-cache accesses  (31.81%)
     8.099793038          1,502,327      LLC-loads                                                     (31.81%)
     8.099793038             95,630      LLC-load-misses           #    6.33% of all LL-cache accesses  (36.92%)
     8.150111837         72,154,995      mem_inst_retired.any                                          (32.36%)
     8.150111837          1,848,163      branch-misses                                                 (40.31%)
     8.150111837        164,569,408      instructions              #    1.26  insn per cycle           (52.30%)
     8.150111837        130,316,787      cycles                                                        (52.30%)
     8.150111837              7,810      L1-icache-load-misses                                         (52.30%)
     8.150111837         57,079,459      L1-dcache-loads                                               (51.76%)
     8.150111837          6,351,961      L1-dcache-load-misses     #   11.13% of all L1-dcache accesses  (43.81%)
     8.150111837          1,366,052      L2-loads                                                      (31.80%)
     8.150111837             83,474      L2-load-misses            #    6.08% of all LL-cache accesses  (31.80%)
     8.150111837          1,380,378      LLC-loads                                                     (31.80%)
     8.150111837             85,742      LLC-load-misses           #    6.24% of all LL-cache accesses  (31.80%)
     8.200432749         64,364,240      mem_inst_retired.any                                          (31.80%)
     8.200432749          2,113,133      branch-misses                                                 (31.80%)
     8.200432749        139,948,714      instructions              #    1.07  insn per cycle           (43.65%)
     8.200432749        130,339,483      cycles                                                        (51.59%)
     8.200432749              8,141      L1-icache-load-misses                                         (52.30%)
     8.200432749         48,341,687      L1-dcache-loads                                               (52.30%)
     8.200432749          5,733,446      L1-dcache-load-misses     #   11.86% of all L1-dcache accesses  (52.30%)
     8.200432749          1,380,728      L2-loads                                                      (32.52%)
     8.200432749             87,636      L2-load-misses            #    6.35% of all LL-cache accesses  (31.80%)
     8.200432749          1,380,352      LLC-loads                                                     (31.80%)
     8.200432749             89,928      LLC-load-misses           #    6.51% of all LL-cache accesses  (31.80%)
     8.250743167         58,133,127      mem_inst_retired.any                                          (31.80%)
     8.250743167          2,268,144      branch-misses                                                 (31.80%)
     8.250743167        132,880,046      instructions              #    1.02  insn per cycle           (39.75%)
     8.250743167        130,321,770      cycles                                                        (39.75%)
     8.250743167              6,107      L1-icache-load-misses                                         (46.99%)
     8.250743167         44,895,604      L1-dcache-loads                                               (52.30%)
     8.250743167          5,190,331      L1-dcache-load-misses     #   11.56% of all L1-dcache accesses  (52.30%)
     8.250743167          1,268,043      L2-loads                                                      (44.35%)
     8.250743167             81,613      L2-load-misses            #    6.60% of all LL-cache accesses  (37.13%)
     8.250743167          1,203,522      LLC-loads                                                     (31.80%)
     8.250743167             83,327      LLC-load-misses           #    6.74% of all LL-cache accesses  (31.80%)
     8.301132769         61,064,733      mem_inst_retired.any                                          (31.75%)
     8.301132769          2,201,370      branch-misses                                                 (31.75%)
     8.301132769        136,837,971      instructions              #    1.05  insn per cycle           (39.69%)
     8.301132769        130,505,584      cycles                                                        (39.69%)
     8.301132769              8,024      L1-icache-load-misses                                         (39.69%)
     8.301132769         46,108,044      L1-dcache-loads                                               (42.33%)
     8.301132769          5,362,968      L1-dcache-load-misses     #   11.63% of all L1-dcache accesses  (50.27%)
     8.301132769          1,263,159      L2-loads                                                      (44.43%)
     8.301132769             86,831      L2-load-misses            #    6.79% of all LL-cache accesses  (44.43%)
     8.301132769          1,293,152      LLC-loads                                                     (41.81%)
     8.301132769             91,345      LLC-load-misses           #    7.15% of all LL-cache accesses  (33.87%)
     8.351429038         63,943,726      mem_inst_retired.any                                          (38.47%)
     8.351429038          2,124,390      branch-misses                                                 (31.81%)
     8.351429038        143,800,187      instructions              #    1.10  insn per cycle           (39.76%)
     8.351429038        130,286,792      cycles                                                        (39.76%)
     8.351429038              6,679      L1-icache-load-misses                                         (39.76%)
     8.351429038         49,812,373      L1-dcache-loads                                               (39.76%)
     8.351429038          5,795,176      L1-dcache-load-misses     #   11.63% of all L1-dcache accesses  (39.76%)
     8.351429038          1,340,086      L2-loads                                                      (37.66%)
     8.351429038             86,626      L2-load-misses            #    6.51% of all LL-cache accesses  (44.33%)
     8.351429038          1,323,234      LLC-loads                                                     (44.33%)
     8.351429038             85,558      LLC-load-misses           #    6.42% of all LL-cache accesses  (44.33%)
     8.401753628         64,029,754      mem_inst_retired.any                                          (44.37%)
     8.401753628          2,050,413      branch-misses                                                 (43.08%)
     8.401753628        148,786,714      instructions              #    1.14  insn per cycle           (51.03%)
     8.401753628        130,313,606      cycles                                                        (43.09%)
     8.401753628              9,480      L1-icache-load-misses                                         (39.75%)
     8.401753628         50,433,445      L1-dcache-loads                                               (39.75%)
     8.401753628          5,686,117      L1-dcache-load-misses     #   11.27% of all L1-dcache accesses  (39.75%)
     8.401753628          1,440,756      L2-loads                                                      (31.78%)
     8.401753628            123,604      L2-load-misses            #    8.73% of all LL-cache accesses  (33.05%)
     8.401753628          1,390,431      LLC-loads                                                     (41.00%)
     8.401753628            105,186      LLC-load-misses           #    7.43% of all LL-cache accesses  (44.35%)
     8.452054705         62,370,666      mem_inst_retired.any                                          (44.34%)
     8.452054705          2,165,330      branch-misses                                                 (44.34%)
     8.452054705        139,131,157      instructions              #    1.07  insn per cycle           (52.29%)
     8.452054705        130,302,019      cycles                                                        (52.29%)
     8.452054705              7,761      L1-icache-load-misses                                         (47.68%)
     8.452054705         47,237,408      L1-dcache-loads                                               (39.76%)
     8.452054705          5,417,232      L1-dcache-load-misses     #   11.47% of all L1-dcache accesses  (39.76%)
     8.452054705          1,234,691      L2-loads                                                      (31.81%)
     8.452054705             86,197      L2-load-misses            #    6.67% of all LL-cache accesses  (31.81%)
     8.452054705          1,349,162      LLC-loads                                                     (31.81%)
     8.452054705             96,189      LLC-load-misses           #    7.45% of all LL-cache accesses  (36.40%)
     8.502356417         63,462,501      mem_inst_retired.any                                          (31.85%)
     8.502356417          2,109,769      branch-misses                                                 (39.80%)
     8.502356417        141,372,669      instructions              #    1.09  insn per cycle           (52.28%)
     8.502356417        130,262,848      cycles                                                        (52.28%)
     8.502356417              7,771      L1-icache-load-misses                                         (52.28%)
     8.502356417         46,882,159      L1-dcache-loads                                               (52.26%)
     8.502356417          5,435,882      L1-dcache-load-misses     #   11.59% of all L1-dcache accesses  (44.31%)
     8.502356417          1,279,952      L2-loads                                                      (31.81%)
     8.502356417             82,524      L2-load-misses            #    6.47% of all LL-cache accesses  (31.81%)
     8.502356417          1,270,842      LLC-loads                                                     (31.81%)
     8.502356417             86,592      LLC-load-misses           #    6.79% of all LL-cache accesses  (31.81%)
     8.552674909         67,460,077      mem_inst_retired.any                                          (31.80%)
     8.552674909          1,955,518      branch-misses                                                 (31.80%)
     8.552674909        153,832,903      instructions              #    1.18  insn per cycle           (43.17%)
     8.552674909        130,329,852      cycles                                                        (51.11%)
     8.552674909              7,564      L1-icache-load-misses                                         (52.30%)
     8.552674909         51,468,416      L1-dcache-loads                                               (52.30%)
     8.552674909          6,077,416      L1-dcache-load-misses     #   11.81% of all L1-dcache accesses  (52.30%)
     8.552674909          1,560,542      L2-loads                                                      (33.00%)
     8.552674909            131,052      L2-load-misses            #    8.51% of all LL-cache accesses  (31.80%)
     8.552674909          1,519,997      LLC-loads                                                     (31.80%)
     8.552674909            128,771      LLC-load-misses           #    8.36% of all LL-cache accesses  (31.80%)
     8.602971746         69,608,867      mem_inst_retired.any                                          (31.81%)
     8.602971746          1,900,880      branch-misses                                                 (31.81%)
     8.602971746        157,178,495      instructions              #    1.21  insn per cycle           (39.76%)
     8.602971746        130,278,685      cycles                                                        (39.76%)
     8.602971746              6,921      L1-icache-load-misses                                         (46.52%)
     8.602971746         53,873,978      L1-dcache-loads                                               (52.29%)
     8.602971746          6,262,725      L1-dcache-load-misses     #   11.62% of all L1-dcache accesses  (52.29%)
     8.602971746          1,582,987      L2-loads                                                      (44.34%)
     8.602971746            131,403      L2-load-misses            #    8.08% of all LL-cache accesses  (37.59%)
     8.602971746          1,668,724      LLC-loads                                                     (31.81%)
     8.602971746            135,843      LLC-load-misses           #    8.36% of all LL-cache accesses  (31.81%)
     8.653270197         62,447,851      mem_inst_retired.any                                          (31.81%)
     8.653270197          2,156,174      branch-misses                                                 (31.81%)
     8.653270197        140,686,996      instructions              #    1.08  insn per cycle           (39.76%)
     8.653270197        130,272,817      cycles                                                        (39.76%)
     8.653270197              7,235      L1-icache-load-misses                                         (39.76%)
     8.653270197         50,308,335      L1-dcache-loads                                               (41.95%)
     8.653270197          6,041,026      L1-dcache-load-misses     #   12.01% of all L1-dcache accesses  (49.90%)
     8.653270197          1,484,108      L2-loads                                                      (44.33%)
     8.653270197            106,853      L2-load-misses            #    7.34% of all LL-cache accesses  (44.33%)
     8.653270197          1,426,497      LLC-loads                                                     (42.16%)
     8.653270197            105,047      LLC-load-misses           #    7.22% of all LL-cache accesses  (34.20%)
     8.703593242         69,467,870      mem_inst_retired.any                                          (38.78%)
     8.703593242          1,995,191      branch-misses                                                 (31.79%)
     8.703593242        151,691,129      instructions              #    1.16  insn per cycle           (39.74%)
     8.703593242        130,354,418      cycles                                                        (39.74%)
     8.703593242              7,365      L1-icache-load-misses                                         (39.74%)
     8.703593242         52,108,916      L1-dcache-loads                                               (39.74%)
     8.703593242          6,396,665      L1-dcache-load-misses     #   12.28% of all L1-dcache accesses  (39.74%)
     8.703593242          1,550,833      L2-loads                                                      (37.36%)
     8.703593242            110,601      L2-load-misses            #    7.31% of all LL-cache accesses  (44.36%)
     8.703593242          1,475,758      LLC-loads                                                     (44.36%)
     8.703593242            105,875      LLC-load-misses           #    7.00% of all LL-cache accesses  (44.36%)
     8.753913189         70,409,377      mem_inst_retired.any                                          (44.35%)
     8.753913189          1,912,657      branch-misses                                                 (43.40%)
     8.753913189        159,135,878      instructions              #    1.22  insn per cycle           (51.35%)
     8.753913189        130,325,745      cycles                                                        (43.40%)
     8.753913189              6,267      L1-icache-load-misses                                         (39.74%)
     8.753913189         54,834,474      L1-dcache-loads                                               (39.74%)
     8.753913189          6,385,907      L1-dcache-load-misses     #   11.65% of all L1-dcache accesses  (39.74%)
     8.753913189          1,461,424      L2-loads                                                      (31.80%)
     8.753913189            100,096      L2-load-misses            #    6.86% of all LL-cache accesses  (32.74%)
     8.753913189          1,458,032      LLC-loads                                                     (40.69%)
     8.753913189            102,147      LLC-load-misses           #    7.00% of all LL-cache accesses  (44.36%)
     8.804209950         66,431,169      mem_inst_retired.any                                          (44.07%)
     8.804209950          1,993,407      branch-misses                                                 (44.33%)
     8.804209950        150,840,934      instructions              #    1.16  insn per cycle           (52.28%)
     8.804209950        130,257,774      cycles                                                        (52.28%)
     8.804209950              7,776      L1-icache-load-misses                                         (47.99%)
     8.804209950         52,298,386      L1-dcache-loads                                               (40.04%)
     8.804209950          6,169,020      L1-dcache-load-misses     #   11.80% of all L1-dcache accesses  (39.76%)
     8.804209950          1,535,013      L2-loads                                                      (31.81%)
     8.804209950            114,961      L2-load-misses            #    7.43% of all LL-cache accesses  (31.81%)
     8.804209950          1,557,699      LLC-loads                                                     (31.81%)
     8.804209950            117,690      LLC-load-misses           #    7.61% of all LL-cache accesses  (36.09%)
#           time             counts unit events
     8.854508504         57,260,687      mem_inst_retired.any                                          (31.81%)
     8.854508504          2,204,203      branch-misses                                                 (39.50%)
     8.854508504        135,805,464      instructions              #    1.04  insn per cycle           (52.28%)
     8.854508504        130,293,336      cycles                                                        (52.28%)
     8.854508504              7,300      L1-icache-load-misses                                         (52.28%)
     8.854508504         48,767,602      L1-dcache-loads                                               (52.28%)
     8.854508504          5,884,162      L1-dcache-load-misses     #   12.07% of all L1-dcache accesses  (44.61%)
     8.854508504          1,549,803      L2-loads                                                      (31.81%)
     8.854508504            113,852      L2-load-misses            #    7.43% of all LL-cache accesses  (31.81%)
     8.854508504          1,516,469      LLC-loads                                                     (31.81%)
     8.854508504            117,638      LLC-load-misses           #    7.67% of all LL-cache accesses  (31.81%)
     8.904821620         62,739,192      mem_inst_retired.any                                          (31.80%)
     8.904821620          2,110,146      branch-misses                                                 (31.80%)
     8.904821620        142,812,509      instructions              #    1.10  insn per cycle           (42.87%)
     8.904821620        130,322,681      cycles                                                        (50.81%)
     8.904821620              8,283      L1-icache-load-misses                                         (52.30%)
     8.904821620         48,066,006      L1-dcache-loads                                               (52.30%)
     8.904821620          5,575,066      L1-dcache-load-misses     #   11.60% of all L1-dcache accesses  (52.30%)
     8.904821620          1,298,040      L2-loads                                                      (33.30%)
     8.904821620             91,992      L2-load-misses            #    7.04% of all LL-cache accesses  (31.80%)
     8.904821620          1,317,138      LLC-loads                                                     (31.80%)
     8.904821620             97,207      LLC-load-misses           #    7.43% of all LL-cache accesses  (31.80%)
     8.955120910         62,211,170      mem_inst_retired.any                                          (31.81%)
     8.955120910          2,112,584      branch-misses                                                 (31.81%)
     8.955120910        140,060,235      instructions              #    1.08  insn per cycle           (39.76%)
     8.955120910        130,277,612      cycles                                                        (39.76%)
     8.955120910              8,420      L1-icache-load-misses                                         (46.23%)
     8.955120910         47,961,469      L1-dcache-loads                                               (52.28%)
     8.955120910          5,739,172      L1-dcache-load-misses     #   11.97% of all L1-dcache accesses  (52.28%)
     8.955120910          1,567,309      L2-loads                                                      (44.33%)
     8.955120910            126,956      L2-load-misses            #    8.11% of all LL-cache accesses  (37.88%)
     8.955120910          1,562,838      LLC-loads                                                     (31.81%)
     8.955120910            130,215      LLC-load-misses           #    8.32% of all LL-cache accesses  (31.81%)
     9.005418226         67,613,054      mem_inst_retired.any                                          (31.81%)
     9.005418226          1,972,364      branch-misses                                                 (31.81%)
     9.005418226        149,181,151      instructions              #    1.15  insn per cycle           (39.76%)
     9.005418226        130,272,851      cycles                                                        (39.76%)
     9.005418226              7,501      L1-icache-load-misses                                         (39.76%)
     9.005418226         49,177,889      L1-dcache-loads                                               (41.66%)
     9.005418226          5,995,642      L1-dcache-load-misses     #   12.19% of all L1-dcache accesses  (49.61%)
     9.005418226          1,651,207      L2-loads                                                      (44.33%)
     9.005418226            125,908      L2-load-misses            #    7.74% of all LL-cache accesses  (44.33%)
     9.005418226          1,600,259      LLC-loads                                                     (42.45%)
     9.005418226            116,431      LLC-load-misses           #    7.16% of all LL-cache accesses  (34.50%)
     9.055728121         61,120,673      mem_inst_retired.any                                          (39.06%)
     9.055728121          2,096,457      branch-misses                                                 (31.80%)
     9.055728121        138,115,361      instructions              #    1.06  insn per cycle           (39.75%)
     9.055728121        130,315,373      cycles                                                        (39.75%)
     9.055728121              9,391      L1-icache-load-misses                                         (39.75%)
     9.055728121         46,302,795      L1-dcache-loads                                               (39.75%)
     9.055728121          5,981,383      L1-dcache-load-misses     #   12.92% of all L1-dcache accesses  (39.75%)
     9.055728121          1,972,639      L2-loads                                                      (37.08%)
     9.055728121            174,895      L2-load-misses            #    8.95% of all LL-cache accesses  (44.35%)
     9.055728121          1,934,720      LLC-loads                                                     (44.35%)
     9.055728121            165,984      LLC-load-misses           #    8.50% of all LL-cache accesses  (44.35%)
     9.106064504         53,730,318      mem_inst_retired.any                                          (44.37%)
     9.106064504          2,278,597      branch-misses                                                 (43.68%)
     9.106064504        122,242,820      instructions              #    0.94  insn per cycle           (51.63%)
     9.106064504        130,368,247      cycles                                                        (43.69%)
     9.106064504              8,071      L1-icache-load-misses                                         (39.73%)
     9.106064504         38,552,823      L1-dcache-loads                                               (39.73%)
     9.106064504          4,744,244      L1-dcache-load-misses     #   12.31% of all L1-dcache accesses  (39.73%)
     9.106064504          1,450,551      L2-loads                                                      (31.79%)
     9.106064504            125,258      L2-load-misses            #    8.21% of all LL-cache accesses  (32.46%)
     9.106064504          1,601,673      LLC-loads                                                     (40.41%)
     9.106064504            152,447      LLC-load-misses           #    9.99% of all LL-cache accesses  (44.37%)
     9.156375706         50,906,941      mem_inst_retired.any                                          (43.76%)
     9.156375706          2,408,006      branch-misses                                                 (44.34%)
     9.156375706        116,562,177      instructions              #    0.89  insn per cycle           (52.29%)
     9.156375706        130,303,753      cycles                                                        (52.29%)
     9.156375706              7,336      L1-icache-load-misses                                         (48.31%)
     9.156375706         38,518,748      L1-dcache-loads                                               (40.36%)
     9.156375706          4,671,515      L1-dcache-load-misses     #   12.13% of all L1-dcache accesses  (39.75%)
     9.156375706          1,310,565      L2-loads                                                      (31.80%)
     9.156375706             97,253      L2-load-misses            #    7.35% of all LL-cache accesses  (31.80%)
     9.156375706          1,335,632      LLC-loads                                                     (31.80%)
     9.156375706            102,930      LLC-load-misses           #    7.78% of all LL-cache accesses  (35.78%)
     9.206685711         52,569,007      mem_inst_retired.any                                          (31.80%)
     9.206685711          2,358,379      branch-misses                                                 (39.16%)
     9.206685711        119,496,537      instructions              #    0.92  insn per cycle           (52.29%)
     9.206685711        130,319,529      cycles                                                        (52.29%)
     9.206685711              6,629      L1-icache-load-misses                                         (52.29%)
     9.206685711         39,733,354      L1-dcache-loads                                               (52.29%)
     9.206685711          4,998,057      L1-dcache-load-misses     #   12.58% of all L1-dcache accesses  (44.96%)
     9.206685711          1,567,771      L2-loads                                                      (31.80%)
     9.206685711            143,248      L2-load-misses            #    8.90% of all LL-cache accesses  (31.80%)
     9.206685711          1,649,614      LLC-loads                                                     (31.80%)
     9.206685711            150,846      LLC-load-misses           #    9.38% of all LL-cache accesses  (31.80%)
     9.257004442         55,607,025      mem_inst_retired.any                                          (31.79%)
     9.257004442          2,317,103      branch-misses                                                 (31.79%)
     9.257004442        125,437,224      instructions              #    0.96  insn per cycle           (42.50%)
     9.257004442        130,303,136      cycles                                                        (50.45%)
     9.257004442              6,855      L1-icache-load-misses                                         (52.31%)
     9.257004442         42,774,129      L1-dcache-loads                                               (52.31%)
     9.257004442          5,374,905      L1-dcache-load-misses     #   12.57% of all L1-dcache accesses  (52.31%)
     9.257004442          1,687,105      L2-loads                                                      (33.66%)
     9.257004442            133,827      L2-load-misses            #    8.73% of all LL-cache accesses  (31.80%)
     9.257004442          1,379,512      LLC-loads                                                     (31.80%)
     9.257004442            113,654      LLC-load-misses           #    7.41% of all LL-cache accesses  (31.79%)
     9.307306318         53,761,208      mem_inst_retired.any                                          (31.81%)
     9.307306318          2,333,407      branch-misses                                                 (31.81%)
     9.307306318        121,848,116      instructions              #    0.94  insn per cycle           (39.76%)
     9.307306318        130,286,260      cycles                                                        (39.76%)
     9.307306318              8,595      L1-icache-load-misses                                         (45.86%)
     9.307306318         41,696,772      L1-dcache-loads                                               (52.29%)
     9.307306318          5,064,686      L1-dcache-load-misses     #   12.15% of all L1-dcache accesses  (52.29%)
     9.307306318          1,520,656      L2-loads                                                      (44.34%)
     9.307306318            134,568      L2-load-misses            #    8.88% of all LL-cache accesses  (38.25%)
     9.307306318          1,511,324      LLC-loads                                                     (31.81%)
     9.307306318            136,069      LLC-load-misses           #    8.98% of all LL-cache accesses  (31.81%)
     9.357605735         53,451,842      mem_inst_retired.any                                          (31.81%)
     9.357605735          2,355,859      branch-misses                                                 (31.81%)
     9.357605735        120,419,824      instructions              #    0.92  insn per cycle           (39.76%)
     9.357605735        130,281,698      cycles                                                        (39.76%)
     9.357605735              6,506      L1-icache-load-misses                                         (39.76%)
     9.357605735         41,778,402      L1-dcache-loads                                               (41.29%)
     9.357605735          5,333,437      L1-dcache-load-misses     #   12.77% of all L1-dcache accesses  (49.24%)
     9.357605735          1,715,350      L2-loads                                                      (44.33%)
     9.357605735            153,907      L2-load-misses            #    9.10% of all LL-cache accesses  (44.33%)
     9.357605735          1,665,418      LLC-loads                                                     (42.82%)
     9.357605735            145,258      LLC-load-misses           #    8.59% of all LL-cache accesses  (34.87%)
     9.407938572         44,831,139      mem_inst_retired.any                                          (39.46%)
     9.407938572          1,893,844      branch-misses                                                 (31.78%)
     9.407938572        102,546,228      instructions              #    0.79  insn per cycle           (39.73%)
     9.407938572        130,320,156      cycles                                                        (39.73%)
     9.407938572             12,836      L1-icache-load-misses                                         (39.73%)
     9.407938572         40,617,304      L1-dcache-loads                                               (39.73%)
     9.407938572          4,838,641      L1-dcache-load-misses     #   11.91% of all L1-dcache accesses  (39.73%)
     9.407938572          1,359,603      L2-loads                                                      (36.69%)
     9.407938572            114,083      L2-load-misses            #    8.41% of all LL-cache accesses  (44.38%)
     9.407938572          1,354,907      LLC-loads                                                     (44.38%)
     9.407938572            107,703      LLC-load-misses           #    7.94% of all LL-cache accesses  (44.37%)
     9.458235493         53,854,596      mem_inst_retired.any                                          (44.33%)
     9.458235493          2,331,247      branch-misses                                                 (44.06%)
     9.458235493        121,692,308      instructions              #    0.93  insn per cycle           (52.01%)
     9.458235493        130,261,970      cycles                                                        (44.06%)
     9.458235493              7,778      L1-icache-load-misses                                         (39.76%)
     9.458235493         41,369,413      L1-dcache-loads                                               (39.76%)
     9.458235493          4,990,557      L1-dcache-load-misses     #   12.06% of all L1-dcache accesses  (39.76%)
     9.458235493          1,478,189      L2-loads                                                      (31.81%)
     9.458235493            129,328      L2-load-misses            #    8.75% of all LL-cache accesses  (32.07%)
     9.458235493          1,477,480      LLC-loads                                                     (40.02%)
     9.458235493            126,009      LLC-load-misses           #    8.53% of all LL-cache accesses  (44.33%)
     9.508538023         58,034,996      mem_inst_retired.any                                          (43.43%)
     9.508538023          2,232,837      branch-misses                                                 (44.33%)
     9.508538023        127,953,311      instructions              #    0.98  insn per cycle           (52.29%)
     9.508538023        130,273,159      cycles                                                        (52.29%)
     9.508538023              8,579      L1-icache-load-misses                                         (48.64%)
     9.508538023         42,889,982      L1-dcache-loads                                               (40.69%)
     9.508538023          5,631,788      L1-dcache-load-misses     #   13.13% of all L1-dcache accesses  (39.76%)
     9.508538023          1,822,356      L2-loads                                                      (31.81%)
     9.508538023            163,927      L2-load-misses            #    9.66% of all LL-cache accesses  (31.81%)
     9.508538023          1,570,993      LLC-loads                                                     (31.81%)
     9.508538023            134,534      LLC-load-misses           #    7.93% of all LL-cache accesses  (35.44%)
     9.558846250         59,334,813      mem_inst_retired.any                                          (31.80%)
     9.558846250          2,198,783      branch-misses                                                 (38.84%)
     9.558846250        134,580,678      instructions              #    1.03  insn per cycle           (52.29%)
     9.558846250        130,316,934      cycles                                                        (52.29%)
     9.558846250              6,105      L1-icache-load-misses                                         (52.29%)
     9.558846250         47,210,289      L1-dcache-loads                                               (52.29%)
     9.558846250          5,754,897      L1-dcache-load-misses     #   12.19% of all L1-dcache accesses  (45.28%)
     9.558846250          1,477,487      L2-loads                                                      (31.80%)
     9.558846250            119,222      L2-load-misses            #    7.91% of all LL-cache accesses  (31.80%)
     9.558846250          1,538,534      LLC-loads                                                     (31.80%)
     9.558846250            123,144      LLC-load-misses           #    8.17% of all LL-cache accesses  (31.80%)
     9.609145616         59,103,148      mem_inst_retired.any                                          (31.81%)
     9.609145616          2,155,815      branch-misses                                                 (31.81%)
     9.609145616        134,622,393      instructions              #    1.03  insn per cycle           (42.21%)
     9.609145616        130,271,247      cycles                                                        (50.16%)
     9.609145616              9,391      L1-icache-load-misses                                         (52.28%)
     9.609145616         47,497,260      L1-dcache-loads                                               (52.28%)
     9.609145616          6,026,655      L1-dcache-load-misses     #   12.69% of all L1-dcache accesses  (52.28%)
     9.609145616          1,661,738      L2-loads                                                      (33.95%)
     9.609145616            142,292      L2-load-misses            #    8.44% of all LL-cache accesses  (31.81%)
     9.609145616          1,710,643      LLC-loads                                                     (31.81%)
     9.609145616            150,168      LLC-load-misses           #    8.91% of all LL-cache accesses  (31.81%)
     9.659465172         78,370,722      mem_inst_retired.any                                          (31.80%)
     9.659465172          1,461,631      branch-misses                                                 (31.80%)
     9.659465172        176,665,396      instructions              #    1.36  insn per cycle           (39.75%)
     9.659465172        130,318,153      cycles                                                        (39.75%)
     9.659465172             10,792      L1-icache-load-misses                                         (45.56%)
     9.659465172         63,406,748      L1-dcache-loads                                               (52.30%)
     9.659465172          8,094,829      L1-dcache-load-misses     #   12.77% of all L1-dcache accesses  (52.30%)
     9.659465172          2,279,478      L2-loads                                                      (44.35%)
     9.659465172            229,311      L2-load-misses            #    9.99% of all LL-cache accesses  (38.55%)
     9.659465172          2,309,945      LLC-loads                                                     (31.80%)
     9.659465172            266,693      LLC-load-misses           #   11.62% of all LL-cache accesses  (31.80%)
     9.709773415         74,987,288      mem_inst_retired.any                                          (31.80%)
     9.709773415          1,616,050      branch-misses                                                 (31.80%)
     9.709773415        173,334,561      instructions              #    1.33  insn per cycle           (39.75%)
     9.709773415        130,285,411      cycles                                                        (39.75%)
     9.709773415              7,422      L1-icache-load-misses                                         (39.76%)
     9.709773415         63,885,878      L1-dcache-loads                                               (40.96%)
     9.709773415          8,173,278      L1-dcache-load-misses     #   12.79% of all L1-dcache accesses  (48.91%)
     9.709773415          2,345,805      L2-loads                                                      (44.34%)
     9.709773415            234,595      L2-load-misses            #   10.11% of all LL-cache accesses  (44.34%)
     9.709773415          2,293,109      LLC-loads                                                     (43.15%)
     9.709773415            224,198      LLC-load-misses           #    9.67% of all LL-cache accesses  (35.20%)
     9.760081273         77,892,597      mem_inst_retired.any                                          (39.76%)
     9.760081273          1,596,423      branch-misses                                                 (31.82%)
     9.760081273        174,277,675      instructions              #    1.34  insn per cycle           (39.77%)
     9.760081273        130,317,411      cycles                                                        (39.75%)
     9.760081273              6,302      L1-icache-load-misses                                         (39.75%)
     9.760081273         61,695,680      L1-dcache-loads                                               (39.75%)
     9.760081273          7,983,380      L1-dcache-load-misses     #   12.94% of all L1-dcache accesses  (39.75%)
     9.760081273          2,394,554      L2-loads                                                      (36.37%)
     9.760081273            241,862      L2-load-misses            #   10.19% of all LL-cache accesses  (44.32%)
     9.760081273          2,353,596      LLC-loads                                                     (44.35%)
     9.760081273            237,637      LLC-load-misses           #   10.01% of all LL-cache accesses  (44.35%)
     9.810389800         76,027,539      mem_inst_retired.any                                          (44.34%)
     9.810389800          1,481,211      branch-misses                                                 (44.34%)
     9.810389800        175,267,737      instructions              #    1.35  insn per cycle           (52.29%)
     9.810389800        130,275,316      cycles                                                        (44.37%)
     9.810389800              8,051      L1-icache-load-misses                                         (39.76%)
     9.810389800         65,650,069      L1-dcache-loads                                               (39.76%)
     9.810389800          8,829,963      L1-dcache-load-misses     #   13.45% of all L1-dcache accesses  (39.76%)
     9.810389800          3,006,283      L2-loads                                                      (31.80%)
     9.810389800            392,386      L2-load-misses            #   12.59% of all LL-cache accesses  (31.80%)
     9.810389800          3,229,156      LLC-loads                                                     (39.72%)
     9.810389800            374,942      LLC-load-misses           #   12.03% of all LL-cache accesses  (44.34%)
     9.860694062         72,299,635      mem_inst_retired.any                                          (43.12%)
     9.860694062          1,483,752      branch-misses                                                 (44.34%)
     9.860694062        169,285,526      instructions              #    1.30  insn per cycle           (52.29%)
     9.860694062        130,262,959      cycles                                                        (52.29%)
     9.860694062              6,566      L1-icache-load-misses                                         (48.95%)
     9.860694062         63,692,749      L1-dcache-loads                                               (41.00%)
     9.860694062          8,826,481      L1-dcache-load-misses     #   13.86% of all L1-dcache accesses  (39.76%)
     9.860694062          3,097,281      L2-loads                                                      (31.81%)
     9.860694062            359,426      L2-load-misses            #   11.71% of all LL-cache accesses  (31.81%)
     9.860694062          3,039,258      LLC-loads                                                     (31.81%)
     9.860694062            364,750      LLC-load-misses           #   11.89% of all LL-cache accesses  (35.14%)
     9.911001201         76,980,571      mem_inst_retired.any                                          (31.80%)
     9.911001201          1,355,850      branch-misses                                                 (38.53%)
     9.911001201        166,613,566      instructions              #    1.28  insn per cycle           (52.29%)
     9.911001201        130,289,696      cycles                                                        (52.29%)
     9.911001201             12,273      L1-icache-load-misses                                         (52.29%)
     9.911001201         59,738,014      L1-dcache-loads                                               (52.29%)
     9.911001201          8,922,127      L1-dcache-load-misses     #   14.94% of all L1-dcache accesses  (45.59%)
     9.911001201          3,396,886      L2-loads                                                      (31.81%)
     9.911001201            434,676      L2-load-misses            #   12.27% of all LL-cache accesses  (31.81%)
     9.911001201          3,690,052      LLC-loads                                                     (31.81%)
     9.911001201            470,895      LLC-load-misses           #   13.29% of all LL-cache accesses  (31.80%)
     9.961298617         71,859,567      mem_inst_retired.any                                          (31.81%)
     9.961298617          1,617,782      branch-misses                                                 (31.81%)
     9.961298617        159,536,906      instructions              #    1.22  insn per cycle           (41.90%)
     9.961298617        130,251,042      cycles                                                        (49.85%)
     9.961298617             12,732      L1-icache-load-misses                                         (52.28%)
     9.961298617         58,992,468      L1-dcache-loads                                               (52.28%)
     9.961298617          8,957,191      L1-dcache-load-misses     #   15.18% of all L1-dcache accesses  (52.28%)
     9.961298617          3,553,196      L2-loads                                                      (34.26%)
     9.961298617            442,500      L2-load-misses            #   12.77% of all LL-cache accesses  (31.81%)
     9.961298617          3,379,344      LLC-loads                                                     (31.81%)
     9.961298617            384,622      LLC-load-misses           #   11.10% of all LL-cache accesses  (31.81%)
    10.011595776         74,890,795      mem_inst_retired.any                                          (31.80%)
    10.011595776          1,115,604      branch-misses                                                 (31.81%)
    10.011595776        175,819,629      instructions              #    1.35  insn per cycle           (39.76%)
    10.011595776        130,227,214      cycles                                                        (39.76%)
    10.011595776              9,485      L1-icache-load-misses                                         (45.29%)
    10.011595776         62,733,791      L1-dcache-loads                                               (52.29%)
    10.011595776          9,798,577      L1-dcache-load-misses     #   15.62% of all L1-dcache accesses  (52.29%)
    10.011595776          3,818,193      L2-loads                                                      (44.34%)
    10.011595776            518,007      L2-load-misses            #   13.87% of all LL-cache accesses  (38.83%)
    10.011595776          3,648,704      LLC-loads                                                     (31.80%)
    10.011595776            534,005      LLC-load-misses           #   14.30% of all LL-cache accesses  (31.80%)
    10.061919112         77,419,560      mem_inst_retired.any                                          (31.79%)
    10.061919112          1,022,412      branch-misses                                                 (31.79%)
    10.061919112        173,727,266      instructions              #    1.33  insn per cycle           (39.74%)
    10.061919112        130,324,023      cycles                                                        (39.74%)
    10.061919112              6,687      L1-icache-load-misses                                         (39.74%)
    10.061919112         60,939,362      L1-dcache-loads                                               (40.69%)
    10.061919112          9,966,787      L1-dcache-load-misses     #   16.36% of all L1-dcache accesses  (48.64%)
    10.061919112          4,067,065      L2-loads                                                      (44.36%)
    10.061919112            538,421      L2-load-misses            #   13.07% of all LL-cache accesses  (44.36%)
    10.061919112          4,174,334      LLC-loads                                                     (43.43%)
    10.061919112            595,919      LLC-load-misses           #   14.46% of all LL-cache accesses  (35.48%)
#           time             counts unit events
    10.112211635         77,833,808      mem_inst_retired.any                                          (40.03%)
    10.112211635          1,020,180      branch-misses                                                 (32.08%)
    10.112211635        173,475,020      instructions              #    1.33  insn per cycle           (40.04%)
    10.112211635        130,265,047      cycles                                                        (39.76%)
    10.112211635              7,393      L1-icache-load-misses                                         (39.76%)
    10.112211635         62,713,949      L1-dcache-loads                                               (39.76%)
    10.112211635         10,940,300      L1-dcache-load-misses     #   17.44% of all L1-dcache accesses  (39.76%)
    10.112211635          4,696,264      L2-loads                                                      (36.09%)
    10.112211635            624,161      L2-load-misses            #   13.27% of all LL-cache accesses  (44.04%)
    10.112211635          4,709,228      LLC-loads                                                     (44.33%)
    10.112211635            626,701      LLC-load-misses           #   13.33% of all LL-cache accesses  (44.33%)
    10.162515643         68,931,562      mem_inst_retired.any                                          (44.35%)
    10.162515643            587,964      branch-misses                                                 (44.35%)
    10.162515643        167,958,293      instructions              #    1.29  insn per cycle           (52.28%)
    10.162515643        130,210,074      cycles                                                        (44.60%)
    10.162515643              8,198      L1-icache-load-misses                                         (39.74%)
    10.162515643         64,473,029      L1-dcache-loads                                               (39.74%)
    10.162515643         17,005,977      L1-dcache-load-misses     #   26.38% of all L1-dcache accesses  (39.74%)
    10.162515643          8,332,843      L2-loads                                                      (31.81%)
    10.162515643          1,287,401      L2-load-misses            #   14.84% of all LL-cache accesses  (31.82%)
    10.162515643          9,019,093      LLC-loads                                                     (39.48%)
    10.162515643          1,178,596      LLC-load-misses           #   13.58% of all LL-cache accesses  (44.35%)
    10.212822912         23,412,765      mem_inst_retired.any                                          (42.86%)
    10.212822912             64,242      branch-misses                                                 (44.33%)
    10.212822912         82,042,447      instructions              #    0.63  insn per cycle           (52.29%)
    10.212822912        130,155,663      cycles                                                        (52.29%)
    10.212822912             13,926      L1-icache-load-misses                                         (49.20%)
    10.212822912         36,065,290      L1-dcache-loads                                               (41.26%)
    10.212822912         12,560,072      L1-dcache-load-misses     #   34.83% of all L1-dcache accesses  (39.76%)
    10.212822912          4,475,340      L2-loads                                                      (31.80%)
    10.212822912          1,624,092      L2-load-misses            #   58.46% of all LL-cache accesses  (31.80%)
    10.212822912          1,081,233      LLC-loads                                                     (31.80%)
    10.212822912            854,537      LLC-load-misses           #   30.76% of all LL-cache accesses  (34.88%)
    10.263251178         55,850,338      mem_inst_retired.any                                          (31.64%)
    10.263251178             91,739      branch-misses                                                 (38.12%)
    10.263251178        100,378,311      instructions              #    0.77  insn per cycle           (52.40%)
    10.263251178        129,847,368      cycles                                                        (52.43%)
    10.263251178             33,413      L1-icache-load-misses                                         (52.43%)
    10.263251178         20,293,346      L1-dcache-loads                                               (52.44%)
    10.263251178          7,111,597      L1-dcache-load-misses     #   35.04% of all L1-dcache accesses  (45.98%)
    10.263251178          2,272,460      L2-loads                                                      (31.84%)
    10.263251178          1,148,744      L2-load-misses            #   71.09% of all LL-cache accesses  (31.84%)
    10.263251178            959,163      LLC-loads                                                     (31.64%)
    10.263251178             39,845      LLC-load-misses           #    2.47% of all LL-cache accesses  (31.65%)
    10.313692834         47,493,283      mem_inst_retired.any                                          (31.73%)
    10.313692834             52,641      branch-misses                                                 (31.72%)
    10.313692834        105,069,464      instructions              #    0.81  insn per cycle           (41.28%)
    10.313692834        130,481,296      cycles                                                        (49.21%)
    10.313692834             40,812      L1-icache-load-misses                                         (52.41%)
    10.313692834         47,182,279      L1-dcache-loads                                               (52.41%)
    10.313692834         24,826,400      L1-dcache-load-misses     #   52.62% of all L1-dcache accesses  (52.41%)
    10.313692834          9,729,251      L2-loads                                                      (34.94%)
    10.313692834              3,994      L2-load-misses            #    0.04% of all LL-cache accesses  (31.72%)
    10.313692834          9,080,970      LLC-loads                                                     (31.72%)
    10.313692834              4,255      LLC-load-misses           #    0.05% of all LL-cache accesses  (31.73%)
    10.364144140         50,852,561      mem_inst_retired.any                                          (31.73%)
    10.364144140             51,696      branch-misses                                                 (31.73%)
    10.364144140        115,166,317      instructions              #    0.88  insn per cycle           (39.66%)
    10.364144140        130,562,081      cycles                                                        (39.66%)
    10.364144140             21,955      L1-icache-load-misses                                         (44.37%)
    10.364144140         53,437,943      L1-dcache-loads                                               (52.30%)
    10.364144140         26,927,103      L1-dcache-load-misses     #   50.39% of all L1-dcache accesses  (52.43%)
    10.364144140          9,370,914      L2-loads                                                      (44.47%)
    10.364144140              3,363      L2-load-misses            #    0.04% of all LL-cache accesses  (39.79%)
    10.364144140          7,984,484      LLC-loads                                                     (31.86%)
    10.364144140              3,699      LLC-load-misses           #    0.04% of all LL-cache accesses  (31.71%)
    10.414450670         54,955,247      mem_inst_retired.any                                          (31.81%)
    10.414450670            609,868      branch-misses                                                 (31.81%)
    10.414450670        133,096,981      instructions              #    1.02  insn per cycle           (39.76%)
    10.414450670        130,155,147      cycles                                                        (39.75%)
    10.414450670             23,183      L1-icache-load-misses                                         (39.74%)
    10.414450670         42,175,116      L1-dcache-loads                                               (39.74%)
    10.414450670         22,731,441      L1-dcache-load-misses     #   53.90% of all L1-dcache accesses  (47.55%)
    10.414450670          9,305,007      L2-loads                                                      (44.35%)
    10.414450670             31,601      L2-load-misses            #    0.34% of all LL-cache accesses  (44.36%)
    10.414450670          9,042,076      LLC-loads                                                     (44.36%)
    10.414450670            267,915      LLC-load-misses           #    2.92% of all LL-cache accesses  (36.57%)
    10.464811042         48,596,945      mem_inst_retired.any                                          (41.17%)
    10.464811042             51,624      branch-misses                                                 (33.23%)
    10.464811042        102,242,609      instructions              #    0.78  insn per cycle           (41.17%)
    10.464811042        130,285,796      cycles                                                        (39.71%)
    10.464811042             25,008      L1-icache-load-misses                                         (39.72%)
    10.464811042         48,624,133      L1-dcache-loads                                               (39.71%)
    10.464811042         25,042,982      L1-dcache-load-misses     #   51.50% of all L1-dcache accesses  (39.72%)
    10.464811042          8,750,425      L2-loads                                                      (34.98%)
    10.464811042              4,268      L2-load-misses            #    0.05% of all LL-cache accesses  (42.92%)
    10.464811042          8,962,209      LLC-loads                                                     (44.39%)
    10.464811042              4,474      LLC-load-misses           #    0.05% of all LL-cache accesses  (44.39%)
    10.515124662         54,056,661      mem_inst_retired.any                                          (44.35%)
    10.515124662             41,804      branch-misses                                                 (44.34%)
    10.515124662        115,701,007      instructions              #    0.89  insn per cycle           (52.29%)
    10.515124662        130,296,633      cycles                                                        (45.81%)
    10.515124662             10,843      L1-icache-load-misses                                         (39.75%)
    10.515124662         54,193,836      L1-dcache-loads                                               (39.75%)
    10.515124662         27,968,381      L1-dcache-load-misses     #   51.61% of all L1-dcache accesses  (39.75%)
    10.515124662         11,973,422      L2-loads                                                      (31.80%)
    10.515124662                786      L2-load-misses            #    0.01% of all LL-cache accesses  (31.80%)
    10.515124662         12,003,317      LLC-loads                                                     (38.28%)
    10.515124662              1,032      LLC-load-misses           #    0.01% of all LL-cache accesses  (44.35%)
    10.565415154         48,834,866      mem_inst_retired.any                                          (41.67%)
    10.565415154            142,500      branch-misses                                                 (44.33%)
    10.565415154        107,248,214      instructions              #    0.82  insn per cycle           (52.28%)
    10.565415154        130,128,607      cycles                                                        (52.28%)
    10.565415154             31,017      L1-icache-load-misses                                         (50.39%)
    10.565415154         46,545,962      L1-dcache-loads                                               (42.44%)
    10.565415154         21,508,684      L1-dcache-load-misses     #   46.21% of all L1-dcache accesses  (39.76%)
    10.565415154          7,884,203      L2-loads                                                      (31.81%)
    10.565415154              6,189      L2-load-misses            #    0.08% of all LL-cache accesses  (31.81%)
    10.565415154          8,209,123      LLC-loads                                                     (31.81%)
    10.565415154              5,123      LLC-load-misses           #    0.06% of all LL-cache accesses  (33.69%)
    10.615818654         49,742,166      mem_inst_retired.any                                          (31.74%)
    10.615818654             51,134      branch-misses                                                 (37.03%)
    10.615818654        109,001,194      instructions              #    0.84  insn per cycle           (52.39%)
    10.615818654        130,469,894      cycles                                                        (52.39%)
    10.615818654             19,940      L1-icache-load-misses                                         (52.39%)
    10.615818654         49,645,012      L1-dcache-loads                                               (52.39%)
    10.615818654         25,515,738      L1-dcache-load-misses     #   51.40% of all L1-dcache accesses  (47.13%)
    10.615818654          8,561,414      L2-loads                                                      (31.74%)
    10.615818654              3,560      L2-load-misses            #    0.04% of all LL-cache accesses  (31.74%)
    10.615818654          7,914,373      LLC-loads                                                     (31.74%)
    10.615818654              3,346      LLC-load-misses           #    0.04% of all LL-cache accesses  (31.74%)
    10.666140115         53,883,391      mem_inst_retired.any                                          (31.80%)
    10.666140115            118,511      branch-misses                                                 (31.79%)
    10.666140115        122,480,652      instructions              #    0.94  insn per cycle           (40.25%)
    10.666140115        130,333,200      cycles                                                        (48.19%)
    10.666140115             22,232      L1-icache-load-misses                                         (52.31%)
    10.666140115         47,255,282      L1-dcache-loads                                               (52.30%)
    10.666140115         24,419,068      L1-dcache-load-misses     #   51.67% of all L1-dcache accesses  (52.30%)
    10.666140115         10,554,840      L2-loads                                                      (35.94%)
    10.666140115                908      L2-load-misses            #    0.01% of all LL-cache accesses  (31.80%)
    10.666140115         11,978,491      LLC-loads                                                     (31.80%)
    10.666140115                773      LLC-load-misses           #    0.01% of all LL-cache accesses  (31.80%)
    10.716526427         48,588,352      mem_inst_retired.any                                          (31.76%)
    10.716526427             60,025      branch-misses                                                 (31.76%)
    10.716526427        103,916,130      instructions              #    0.80  insn per cycle           (39.70%)
    10.716526427        130,391,548      cycles                                                        (39.70%)
    10.716526427             19,164      L1-icache-load-misses                                         (43.52%)
    10.716526427         48,926,774      L1-dcache-loads                                               (51.45%)
    10.716526427         24,043,462      L1-dcache-load-misses     #   49.14% of all L1-dcache accesses  (52.35%)
    10.716526427          7,054,166      L2-loads                                                      (44.41%)
    10.716526427              7,027      L2-load-misses            #    0.09% of all LL-cache accesses  (40.61%)
    10.716526427          8,252,232      LLC-loads                                                     (32.68%)
    10.716526427              5,823      LLC-load-misses           #    0.08% of all LL-cache accesses  (31.77%)
    10.766970251         44,127,823      mem_inst_retired.any                                          (31.71%)
    10.766970251             45,612      branch-misses                                                 (31.71%)
    10.766970251        103,359,991      instructions              #    0.79  insn per cycle           (39.64%)
    10.766970251        130,541,453      cycles                                                        (39.65%)
    10.766970251             15,526      L1-icache-load-misses                                         (39.65%)
    10.766970251         53,748,757      L1-dcache-loads                                               (39.65%)
    10.766970251         27,441,732      L1-dcache-load-misses     #   51.06% of all L1-dcache accesses  (46.69%)
    10.766970251         11,052,431      L2-loads                                                      (44.50%)
    10.766970251              2,016      L2-load-misses            #    0.02% of all LL-cache accesses  (44.49%)
    10.766970251          9,162,363      LLC-loads                                                     (44.49%)
    10.766970251              3,365      LLC-load-misses           #    0.03% of all LL-cache accesses  (37.47%)
    10.817257651         52,935,445      mem_inst_retired.any                                          (42.12%)
    10.817257651             30,556      branch-misses                                                 (34.17%)
    10.817257651        115,542,950      instructions              #    0.89  insn per cycle           (42.12%)
    10.817257651        130,237,277      cycles                                                        (39.77%)
    10.817257651             29,724      L1-icache-load-misses                                         (39.77%)
    10.817257651         46,333,123      L1-dcache-loads                                               (39.76%)
    10.817257651         18,311,038      L1-dcache-load-misses     #   39.52% of all L1-dcache accesses  (39.76%)
    10.817257651          4,239,914      L2-loads                                                      (34.00%)
    10.817257651              5,999      L2-load-misses            #    0.09% of all LL-cache accesses  (41.95%)
    10.817257651          9,103,806      LLC-loads                                                     (44.32%)
    10.817257651              3,345      LLC-load-misses           #    0.05% of all LL-cache accesses  (44.33%)
    10.867557924         48,539,245      mem_inst_retired.any                                          (44.34%)
    10.867557924             58,000      branch-misses                                                 (44.34%)
    10.867557924        104,780,457      instructions              #    0.81  insn per cycle           (52.29%)
    10.867557924        130,130,500      cycles                                                        (46.69%)
    10.867557924             23,201      L1-icache-load-misses                                         (39.76%)
    10.867557924         48,772,800      L1-dcache-loads                                               (39.76%)
    10.867557924         25,363,155      L1-dcache-load-misses     #   52.00% of all L1-dcache accesses  (39.75%)
    10.867557924          8,542,157      L2-loads                                                      (31.81%)
    10.867557924              3,483      L2-load-misses            #    0.04% of all LL-cache accesses  (31.81%)
    10.867557924          7,923,271      LLC-loads                                                     (37.39%)
    10.867557924              4,120      LLC-load-misses           #    0.05% of all LL-cache accesses  (44.34%)
    10.918028783         53,790,153      mem_inst_retired.any                                          (40.66%)
    10.918028783             34,000      branch-misses                                                 (44.52%)
    10.918028783        115,231,401      instructions              #    0.88  insn per cycle           (52.44%)
    10.918028783        130,693,663      cycles                                                        (52.44%)
    10.918028783             10,499      L1-icache-load-misses                                         (51.43%)
    10.918028783         54,020,893      L1-dcache-loads                                               (43.51%)
    10.918028783         27,956,419      L1-dcache-load-misses     #   51.75% of all L1-dcache accesses  (39.63%)
    10.918028783         11,910,588      L2-loads                                                      (31.71%)
    10.918028783                640      L2-load-misses            #    0.01% of all LL-cache accesses  (31.71%)
    10.918028783         11,957,216      LLC-loads                                                     (31.71%)
    10.918028783                798      LLC-load-misses           #    0.01% of all LL-cache accesses  (32.71%)
    10.968317141         46,389,134      mem_inst_retired.any                                          (31.82%)
    10.968317141             76,238      branch-misses                                                 (35.89%)
    10.968317141        102,369,732      instructions              #    0.79  insn per cycle           (51.80%)
    10.968317141        130,102,444      cycles                                                        (52.27%)
    10.968317141             34,919      L1-icache-load-misses                                         (52.27%)
    10.968317141         44,016,910      L1-dcache-loads                                               (52.28%)
    10.968317141         17,373,652      L1-dcache-load-misses     #   39.47% of all L1-dcache accesses  (48.22%)
    10.968317141          5,357,548      L2-loads                                                      (31.82%)
    10.968317141             96,573      L2-load-misses            #    1.97% of all LL-cache accesses  (31.82%)
    10.968317141          4,467,356      LLC-loads                                                     (31.82%)
    10.968317141             11,399      LLC-load-misses           #    0.23% of all LL-cache accesses  (31.82%)
    11.018629635         47,212,506      mem_inst_retired.any                                          (31.80%)
    11.018629635             46,228      branch-misses                                                 (31.80%)
    11.018629635        104,128,419      instructions              #    0.80  insn per cycle           (39.75%)
    11.018629635        130,196,345      cycles                                                        (47.22%)
    11.018629635             18,047      L1-icache-load-misses                                         (52.30%)
    11.018629635         47,976,288      L1-dcache-loads                                               (52.30%)
    11.018629635         24,997,025      L1-dcache-load-misses     #   52.10% of all L1-dcache accesses  (52.30%)
    11.018629635          8,358,032      L2-loads                                                      (36.89%)
    11.018629635              4,270      L2-load-misses            #    0.05% of all LL-cache accesses  (31.80%)
    11.018629635          8,809,646      LLC-loads                                                     (31.80%)
    11.018629635              3,726      LLC-load-misses           #    0.04% of all LL-cache accesses  (31.80%)
    11.068959724         54,733,611      mem_inst_retired.any                                          (31.79%)
    11.068959724             32,100      branch-misses                                                 (31.79%)
    11.068959724        117,991,971      instructions              #    0.90  insn per cycle           (39.74%)
    11.068959724        130,380,183      cycles                                                        (39.74%)
    11.068959724             11,032      L1-icache-load-misses                                         (42.61%)
    11.068959724         51,225,745      L1-dcache-loads                                               (50.56%)
    11.068959724         24,648,642      L1-dcache-load-misses     #   48.12% of all L1-dcache accesses  (52.31%)
    11.068959724         10,815,369      L2-loads                                                      (44.36%)
    11.068959724            157,675      L2-load-misses            #    1.37% of all LL-cache accesses  (41.51%)
    11.068959724         12,234,892      LLC-loads                                                     (33.56%)
    11.068959724                610      LLC-load-misses           #    0.01% of all LL-cache accesses  (31.79%)
    11.119263662         60,177,878      mem_inst_retired.any                                          (31.80%)
    11.119263662            109,684      branch-misses                                                 (31.80%)
    11.119263662        140,200,303      instructions              #    1.08  insn per cycle           (39.75%)
    11.119263662        130,134,374      cycles                                                        (39.75%)
    11.119263662             25,102      L1-icache-load-misses                                         (39.75%)
    11.119263662         48,462,333      L1-dcache-loads                                               (39.75%)
    11.119263662         24,825,958      L1-dcache-load-misses     #   51.23% of all L1-dcache accesses  (45.95%)
    11.119263662          9,846,314      L2-loads                                                      (44.35%)
    11.119263662            312,812      L2-load-misses            #    3.50% of all LL-cache accesses  (44.35%)
    11.119263662          8,018,055      LLC-loads                                                     (44.36%)
    11.119263662            306,138      LLC-load-misses           #    3.43% of all LL-cache accesses  (38.17%)
    11.169588685         46,141,899      mem_inst_retired.any                                          (42.74%)
    11.169588685             47,804      branch-misses                                                 (34.80%)
    11.169588685         96,819,097      instructions              #    0.74  insn per cycle           (42.74%)
    11.169588685        130,169,340      cycles                                                        (39.73%)
    11.169588685             33,890      L1-icache-load-misses                                         (39.74%)
    11.169588685         47,579,612      L1-dcache-loads                                               (39.74%)
    11.169588685         25,957,352      L1-dcache-load-misses     #   54.56% of all L1-dcache accesses  (39.74%)
    11.169588685         11,089,740      L2-loads                                                      (33.40%)
    11.169588685              2,624      L2-load-misses            #    0.02% of all LL-cache accesses  (41.34%)
    11.169588685          9,984,608      LLC-loads                                                     (44.36%)
    11.169588685              3,153      LLC-load-misses           #    0.03% of all LL-cache accesses  (44.36%)
    11.219862913         59,801,759      mem_inst_retired.any                                          (44.30%)
    11.219862913            329,167      branch-misses                                                 (44.30%)
    11.219862913        130,202,800      instructions              #    1.00  insn per cycle           (52.26%)
    11.219862913        130,227,984      cycles                                                        (47.32%)
    11.219862913              7,420      L1-icache-load-misses                                         (39.78%)
    11.219862913         55,172,065      L1-dcache-loads                                               (39.78%)
    11.219862913         28,202,920      L1-dcache-load-misses     #   51.12% of all L1-dcache accesses  (39.78%)
    11.219862913         12,227,285      L2-loads                                                      (31.83%)
    11.219862913             95,029      L2-load-misses            #    0.86% of all LL-cache accesses  (31.83%)
    11.219862913          9,861,023      LLC-loads                                                     (36.76%)
    11.219862913            299,241      LLC-load-misses           #    2.71% of all LL-cache accesses  (44.31%)
    11.270166558         49,863,242      mem_inst_retired.any                                          (40.19%)
    11.270166558            307,719      branch-misses                                                 (44.34%)
    11.270166558        112,020,264      instructions              #    0.86  insn per cycle           (52.30%)
    11.270166558        130,116,649      cycles                                                        (52.30%)
    11.270166558             26,999      L1-icache-load-misses                                         (51.88%)
    11.270166558         37,844,243      L1-dcache-loads                                               (43.92%)
    11.270166558         16,181,115      L1-dcache-load-misses     #   42.76% of all L1-dcache accesses  (39.75%)
    11.270166558          4,470,516      L2-loads                                                      (31.80%)
    11.270166558              9,572      L2-load-misses            #    0.16% of all LL-cache accesses  (31.80%)
    11.270166558          7,143,509      LLC-loads                                                     (31.81%)
    11.270166558             18,663      LLC-load-misses           #    0.32% of all LL-cache accesses  (32.21%)
    11.320597224         46,090,194      mem_inst_retired.any                                          (31.73%)
    11.320597224             47,026      branch-misses                                                 (35.52%)
    11.320597224        105,429,193      instructions              #    0.81  insn per cycle           (51.36%)
    11.320597224        130,459,635      cycles                                                        (52.40%)
    11.320597224             21,476      L1-icache-load-misses                                         (52.40%)
    11.320597224         48,612,860      L1-dcache-loads                                               (52.40%)
    11.320597224         24,804,065      L1-dcache-load-misses     #   51.02% of all L1-dcache accesses  (48.64%)
    11.320597224          7,536,638      L2-loads                                                      (31.73%)
    11.320597224              4,830      L2-load-misses            #    0.07% of all LL-cache accesses  (31.74%)
    11.320597224          7,233,887      LLC-loads                                                     (31.73%)
    11.320597224              4,396      LLC-load-misses           #    0.06% of all LL-cache accesses  (31.73%)
#           time             counts unit events
    11.370916564         54,475,348      mem_inst_retired.any                                          (31.80%)
    11.370916564             25,642      branch-misses                                                 (31.80%)
    11.370916564        115,888,664      instructions              #    0.89  insn per cycle           (39.75%)
    11.370916564        130,341,902      cycles                                                        (46.66%)
    11.370916564             50,130      L1-icache-load-misses                                         (52.35%)
    11.370916564         50,852,363      L1-dcache-loads                                               (52.35%)
    11.370916564         21,577,272      L1-dcache-load-misses     #   42.43% of all L1-dcache accesses  (52.35%)
    11.370916564         10,163,482      L2-loads                                                      (37.52%)
    11.370916564                667      L2-load-misses            #    0.01% of all LL-cache accesses  (31.77%)
    11.370916564         11,650,766      LLC-loads                                                     (31.77%)
    11.370916564              1,111      LLC-load-misses           #    0.01% of all LL-cache accesses  (31.77%)
    11.391858984         29,787,825      mem_inst_retired.any                                          (37.01%)
    11.391858984             26,766      branch-misses                                                 (17.87%)
    11.391858984         88,171,894      instructions                                                  (17.87%)
    11.391858984      <not counted>      cycles                                                        (0.00%)
    11.391858984             37,554      L1-icache-load-misses                                         (5.62%)
    11.391858984         22,837,095      L1-dcache-loads                                               (25.33%)
    11.391858984            783,988      L1-dcache-load-misses     #    3.43% of all L1-dcache accesses  (43.69%)
    11.391858984            228,525      L2-loads                                                      (62.89%)
    11.391858984            133,293      L2-load-misses            #   60.84% of all LL-cache accesses  (76.50%)
    11.391858984            209,664      LLC-loads                                                     (74.69%)
    11.391858984            138,498      LLC-load-misses           #   63.21% of all LL-cache accesses  (56.32%)
