# system info nios_processor on 2020.05.29.15:49:01
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1590760101
#
#
# Files generated for nios_processor on 2020.05.29.15:49:01
files:
filepath,kind,attributes,module,is_top
simulation/nios_processor.vhd,VHDL,,nios_processor,true
simulation/nios_processor_rst_controller.vhd,VHDL,,nios_processor,false
simulation/nios_processor_rst_controller_001.vhd,VHDL,,nios_processor,false
simulation/nios_processor_rst_controller_002.vhd,VHDL,,nios_processor,false
simulation/submodules/nios_processor_audio_pll_0.vhd,VHDL,,nios_processor_audio_pll_0,false
simulation/submodules/bel_butterfly4.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_butterfly2.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_cadd.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_caddsub.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_cdiv4.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_cdiv2.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_cmac.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_cmul.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_copy.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_csub.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_core.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_avl.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_avl_sif.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_avl_mif_32.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_project_twiddle_rom0.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_project_twiddle_roms.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_project.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_def.v,VERILOG,,nios_processor_bel_fft_project_0,false
simulation/submodules/bel_fft_project_twiddle_rom0.mif,MIF,,nios_processor_bel_fft_project_0,false
simulation/submodules/nios_processor_freqsep_1.v,VERILOG,,nios_processor_freqsep_1,false
simulation/submodules/nios_processor_jtag_uart_0.v,VERILOG,,nios_processor_jtag_uart_0,false
simulation/submodules/nios_processor_nios2_gen2_0.v,VERILOG,,nios_processor_nios2_gen2_0,false
simulation/submodules/nios_processor_onchip_memory2_0.hex,HEX,,nios_processor_onchip_memory2_0,false
simulation/submodules/nios_processor_onchip_memory2_0.v,VERILOG,,nios_processor_onchip_memory2_0,false
simulation/submodules/nios_processor_timer_0.v,VERILOG,,nios_processor_timer_0,false
simulation/submodules/nios_processor_mm_interconnect_0.v,VERILOG,,nios_processor_mm_interconnect_0,false
simulation/submodules/nios_processor_mm_interconnect_1.v,VERILOG,,nios_processor_mm_interconnect_1,false
simulation/submodules/nios_processor_irq_mapper.sv,SYSTEM_VERILOG,,nios_processor_irq_mapper,false
simulation/submodules/altera_irq_clock_crosser.sv,SYSTEM_VERILOG,,altera_irq_clock_crosser,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_up_altpll.v,VERILOG,,altera_up_altpll,false
simulation/submodules/altera_up_avalon_reset_from_locked_signal.v,VERILOG,,altera_up_avalon_reset_from_locked_signal,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu.sdc,SDC,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu.v,VERILOG,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/nios_processor_nios2_gen2_0_cpu_test_bench.v,VERILOG,,nios_processor_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/nios_processor_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_router,false
simulation/submodules/nios_processor_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_router_001,false
simulation/submodules/nios_processor_mm_interconnect_1_router_002.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_router_002,false
simulation/submodules/nios_processor_mm_interconnect_1_router_003.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_router_003,false
simulation/submodules/nios_processor_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_cmd_demux,false
simulation/submodules/nios_processor_mm_interconnect_1_cmd_demux_001.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_cmd_demux_001,false
simulation/submodules/nios_processor_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_cmd_mux,false
simulation/submodules/nios_processor_mm_interconnect_1_cmd_mux_001.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_cmd_mux_001,false
simulation/submodules/nios_processor_mm_interconnect_1_rsp_demux.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_rsp_demux,false
simulation/submodules/nios_processor_mm_interconnect_1_rsp_demux_001.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_rsp_demux_001,false
simulation/submodules/nios_processor_mm_interconnect_1_rsp_demux_003.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_rsp_demux_003,false
simulation/submodules/nios_processor_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_rsp_mux,false
simulation/submodules/nios_processor_mm_interconnect_1_rsp_mux_001.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/nios_processor_mm_interconnect_1_avalon_st_adapter.vhd,VHDL,,nios_processor_mm_interconnect_1_avalon_st_adapter,false
simulation/submodules/nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios_processor.audio,nios_processor_audio
nios_processor.audio_pll_0,nios_processor_audio_pll_0
nios_processor.audio_pll_0.audio_pll,altera_up_altpll
nios_processor.audio_pll_0.reset_from_locked,altera_up_avalon_reset_from_locked_signal
nios_processor.audio_video_config,nios_processor_audio_video_config
nios_processor.bel_fft_project_0,nios_processor_bel_fft_project_0
nios_processor.freqsep_1,nios_processor_freqsep_1
nios_processor.freqsep_2,nios_processor_freqsep_1
nios_processor.jtag_uart_0,nios_processor_jtag_uart_0
nios_processor.nios2_gen2_0,nios_processor_nios2_gen2_0
nios_processor.nios2_gen2_0.cpu,nios_processor_nios2_gen2_0_cpu
nios_processor.onchip_memory2_0,nios_processor_onchip_memory2_0
nios_processor.timer_0,nios_processor_timer_0
nios_processor.mm_interconnect_0,nios_processor_mm_interconnect_0
nios_processor.mm_interconnect_0.bel_fft_project_0_avalon_master_translator,altera_merlin_master_translator
nios_processor.mm_interconnect_0.onchip_memory2_0_s2_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1,nios_processor_mm_interconnect_1
nios_processor.mm_interconnect_1.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
nios_processor.mm_interconnect_1.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
nios_processor.mm_interconnect_1.audio_avalon_audio_slave_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.audio_video_config_avalon_av_config_slave_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.bel_fft_project_0_control_slave_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.timer_0_s1_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.freqsep_1_s1_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.freqsep_2_s1_translator,altera_merlin_slave_translator
nios_processor.mm_interconnect_1.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
nios_processor.mm_interconnect_1.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
nios_processor.mm_interconnect_1.audio_avalon_audio_slave_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.audio_video_config_avalon_av_config_slave_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.bel_fft_project_0_control_slave_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.timer_0_s1_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.freqsep_1_s1_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.freqsep_2_s1_agent,altera_merlin_slave_agent
nios_processor.mm_interconnect_1.audio_avalon_audio_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.audio_avalon_audio_slave_agent_rdata_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.audio_video_config_avalon_av_config_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.bel_fft_project_0_control_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.freqsep_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.freqsep_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios_processor.mm_interconnect_1.router,nios_processor_mm_interconnect_1_router
nios_processor.mm_interconnect_1.router_001,nios_processor_mm_interconnect_1_router_001
nios_processor.mm_interconnect_1.router_002,nios_processor_mm_interconnect_1_router_002
nios_processor.mm_interconnect_1.router_005,nios_processor_mm_interconnect_1_router_002
nios_processor.mm_interconnect_1.router_009,nios_processor_mm_interconnect_1_router_002
nios_processor.mm_interconnect_1.router_010,nios_processor_mm_interconnect_1_router_002
nios_processor.mm_interconnect_1.router_003,nios_processor_mm_interconnect_1_router_003
nios_processor.mm_interconnect_1.router_004,nios_processor_mm_interconnect_1_router_003
nios_processor.mm_interconnect_1.router_006,nios_processor_mm_interconnect_1_router_003
nios_processor.mm_interconnect_1.router_007,nios_processor_mm_interconnect_1_router_003
nios_processor.mm_interconnect_1.router_008,nios_processor_mm_interconnect_1_router_003
nios_processor.mm_interconnect_1.cmd_demux,nios_processor_mm_interconnect_1_cmd_demux
nios_processor.mm_interconnect_1.cmd_demux_001,nios_processor_mm_interconnect_1_cmd_demux_001
nios_processor.mm_interconnect_1.cmd_mux,nios_processor_mm_interconnect_1_cmd_mux
nios_processor.mm_interconnect_1.cmd_mux_003,nios_processor_mm_interconnect_1_cmd_mux
nios_processor.mm_interconnect_1.cmd_mux_007,nios_processor_mm_interconnect_1_cmd_mux
nios_processor.mm_interconnect_1.cmd_mux_008,nios_processor_mm_interconnect_1_cmd_mux
nios_processor.mm_interconnect_1.cmd_mux_001,nios_processor_mm_interconnect_1_cmd_mux_001
nios_processor.mm_interconnect_1.cmd_mux_002,nios_processor_mm_interconnect_1_cmd_mux_001
nios_processor.mm_interconnect_1.cmd_mux_004,nios_processor_mm_interconnect_1_cmd_mux_001
nios_processor.mm_interconnect_1.cmd_mux_005,nios_processor_mm_interconnect_1_cmd_mux_001
nios_processor.mm_interconnect_1.cmd_mux_006,nios_processor_mm_interconnect_1_cmd_mux_001
nios_processor.mm_interconnect_1.rsp_demux,nios_processor_mm_interconnect_1_rsp_demux
nios_processor.mm_interconnect_1.rsp_demux_001,nios_processor_mm_interconnect_1_rsp_demux_001
nios_processor.mm_interconnect_1.rsp_demux_002,nios_processor_mm_interconnect_1_rsp_demux_001
nios_processor.mm_interconnect_1.rsp_demux_004,nios_processor_mm_interconnect_1_rsp_demux_001
nios_processor.mm_interconnect_1.rsp_demux_005,nios_processor_mm_interconnect_1_rsp_demux_001
nios_processor.mm_interconnect_1.rsp_demux_006,nios_processor_mm_interconnect_1_rsp_demux_001
nios_processor.mm_interconnect_1.rsp_demux_003,nios_processor_mm_interconnect_1_rsp_demux_003
nios_processor.mm_interconnect_1.rsp_demux_007,nios_processor_mm_interconnect_1_rsp_demux_003
nios_processor.mm_interconnect_1.rsp_demux_008,nios_processor_mm_interconnect_1_rsp_demux_003
nios_processor.mm_interconnect_1.rsp_mux,nios_processor_mm_interconnect_1_rsp_mux
nios_processor.mm_interconnect_1.rsp_mux_001,nios_processor_mm_interconnect_1_rsp_mux_001
nios_processor.mm_interconnect_1.crosser,altera_avalon_st_handshake_clock_crosser
nios_processor.mm_interconnect_1.crosser_001,altera_avalon_st_handshake_clock_crosser
nios_processor.mm_interconnect_1.avalon_st_adapter,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.mm_interconnect_1.avalon_st_adapter_001,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter_001.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.mm_interconnect_1.avalon_st_adapter_002,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter_002.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.mm_interconnect_1.avalon_st_adapter_003,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter_003.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.mm_interconnect_1.avalon_st_adapter_004,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter_004.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.mm_interconnect_1.avalon_st_adapter_005,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter_005.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.mm_interconnect_1.avalon_st_adapter_006,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter_006.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.mm_interconnect_1.avalon_st_adapter_007,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter_007.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.mm_interconnect_1.avalon_st_adapter_008,nios_processor_mm_interconnect_1_avalon_st_adapter
nios_processor.mm_interconnect_1.avalon_st_adapter_008.error_adapter_0,nios_processor_mm_interconnect_1_avalon_st_adapter_error_adapter_0
nios_processor.irq_mapper,nios_processor_irq_mapper
nios_processor.irq_synchronizer,altera_irq_clock_crosser
nios_processor.rst_controller,altera_reset_controller
nios_processor.rst_controller_001,altera_reset_controller
nios_processor.rst_controller_002,altera_reset_controller
nios_processor.rst_controller,altera_reset_controller
nios_processor.rst_controller_001,altera_reset_controller
nios_processor.rst_controller_002,altera_reset_controller
