

================================================================
== Vivado HLS Report for 'converter'
================================================================
* Date:           Thu Apr 25 02:32:05 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        converter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.02|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    7|    7|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     416|     445|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      3|     143|     321|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      66|
|Register         |        -|      -|     211|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|     770|     832|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |converter_fmul_32bkb_U1  |converter_fmul_32bkb  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |sh_assign_fu_121_p2               |     +    |      0|   32|   14|           8|           9|
    |tmp_3_fu_216_p2                   |     -    |      0|   77|   29|           1|          24|
    |tmp_5_i_i_i_fu_135_p2             |     -    |      0|   29|   13|           7|           8|
    |in_V_0_load_A                     |    and   |      0|    0|    2|           1|           1|
    |in_V_0_load_B                     |    and   |      0|    0|    2|           1|           1|
    |out_V_1_load_A                    |    and   |      0|    0|    2|           1|           1|
    |out_V_1_load_B                    |    and   |      0|    0|    2|           1|           1|
    |in_V_0_state_cmp_full             |   icmp   |      0|    0|    1|           2|           1|
    |out_V_1_state_cmp_full            |   icmp   |      0|    0|    1|           2|           1|
    |tmp_8_i_i_i_fu_175_p2             |   lshr   |      0|   85|   73|          25|          25|
    |ap_block_pp0_stage0_flag00001001  |    or    |      0|    0|    2|           1|           1|
    |ap_block_pp0_stage0_flag00011001  |    or    |      0|    0|    2|           1|           1|
    |converted_V_fu_221_p3             |  select  |      0|    0|   24|           1|          24|
    |sh_assign_1_fu_157_p3             |  select  |      0|    0|    9|           1|           9|
    |tmp_6_fu_209_p3                   |  select  |      0|    0|   24|           1|          24|
    |tmp_i_i_i_fu_181_p2               |    shl   |      0|  193|  243|          79|          79|
    |ap_enable_pp0                     |    xor   |      0|    0|    2|           1|           2|
    +----------------------------------+----------+-------+-----+-----+------------+------------+
    |Total                             |          |      0|  416|  445|         134|         212|
    +----------------------------------+----------+-------+-----+-----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |in_V_0_data_out    |   9|          2|   32|         64|
    |in_V_0_state       |  15|          3|    2|          6|
    |in_V_TDATA_blk_n   |   9|          2|    1|          2|
    |out_V_1_data_out   |   9|          2|   32|         64|
    |out_V_1_state      |  15|          3|    2|          6|
    |out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  66|         14|   70|        144|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_reg_pp0_iter5_p_Result_s_reg_241  |   1|   0|    1|          0|
    |in_V_0_payload_A                     |  32|   0|   32|          0|
    |in_V_0_payload_B                     |  32|   0|   32|          0|
    |in_V_0_sel_rd                        |   1|   0|    1|          0|
    |in_V_0_sel_wr                        |   1|   0|    1|          0|
    |in_V_0_state                         |   2|   0|    2|          0|
    |isNeg_reg_256                        |   1|   0|    1|          0|
    |loc_V_1_reg_246                      |  23|   0|   23|          0|
    |out_V_1_payload_A                    |  32|   0|   32|          0|
    |out_V_1_payload_B                    |  32|   0|   32|          0|
    |out_V_1_sel_rd                       |   1|   0|    1|          0|
    |out_V_1_sel_wr                       |   1|   0|    1|          0|
    |out_V_1_state                        |   2|   0|    2|          0|
    |p_Result_s_reg_241                   |   1|   0|    1|          0|
    |sh_assign_reg_251                    |   9|   0|    9|          0|
    |tmp_5_i_i_i_reg_262                  |   8|   0|    8|          0|
    |tmp_6_reg_267                        |  24|   0|   24|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 211|   0|  211|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_none |   converter  | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none |   converter  | return value |
|in_V_TDATA    |  in |   32|     axis     |     in_V     |    pointer   |
|in_V_TVALID   |  in |    1|     axis     |     in_V     |    pointer   |
|in_V_TREADY   | out |    1|     axis     |     in_V     |    pointer   |
|out_V_TDATA   | out |   32|     axis     |     out_V    |    pointer   |
|out_V_TVALID  | out |    1|     axis     |     out_V    |    pointer   |
|out_V_TREADY  |  in |    1|     axis     |     out_V    |    pointer   |
+--------------+-----+-----+--------------+--------------+--------------+

