C Z6.4+porelrlx+porlxa+poaacq
"PodWWRelRlx WseRlxRlx PodWRRlxA FreAA PodWRAAcq FreAcqRel"
Cycle=FreAcqRel PodWWRelRlx WseRlxRlx PodWRRlxA FreAA PodWRAAcq
Relax=
Safe=PodWW PodWR FreAcqRel FreAA WseRlxRlx
Prefetch=0:x=F,0:y=W,1:y=F,1:z=T,2:z=F,2:x=T
Com=Ws Fr Fr
Orig=PodWWRelRlx WseRlxRlx PodWRRlxA FreAA PodWRAAcq FreAcqRel

{}

P0 (atomic_int* y,atomic_int* x) {
  atomic_store_explicit(x,1,memory_order_release);
  atomic_store_explicit(y,1,memory_order_relaxed);
}

P1 (atomic_int* z,atomic_int* y) {
  atomic_store_explicit(y,2,memory_order_relaxed);
  int r0 = atomic_load(z);
}

P2 (atomic_int* z,atomic_int* x) {
  atomic_store(z,1);
  int r0 = atomic_load_explicit(x,memory_order_acquire);
}

exists
(y=2 /\ 1:r0=0 /\ 2:r0=0)
