# Mips_Pipelined_CPU
This is a 5-staged MIPS pipelined CPU that I created for my Computer Organization &amp; Design Class.  It incorporates branch delays and forwarding.
