

================================================================
== Vitis HLS Report for 'point_add_2_Pipeline_VITIS_LOOP_45_17'
================================================================
* Date:           Thu Dec 26 19:55:01 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.145 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      164|      164|  1.640 us|  1.640 us|  164|  164|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_1  |      162|      162|         1|          1|          1|   162|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    692|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|     343|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     343|    737|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |i_fu_156_p2            |         +|   0|  0|   15|           8|           1|
    |icmp_ln45_fu_94_p2     |      icmp|   0|  0|   11|           8|           8|
    |select_ln50_fu_142_p3  |    select|   0|  0|  166|           1|         166|
    |tmp_V_13_fu_127_p3     |    select|   0|  0|  166|           1|         166|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |d_V_1_fu_150_p2        |       xor|   0|  0|  166|         166|         166|
    |xor_ln1544_fu_121_p2   |       xor|   0|  0|  166|         166|         164|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  692|         351|         673|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |br_fu_42                 |   9|          2|    8|         16|
    |lhs_V_fu_50              |   9|          2|  166|        332|
    |rhs_V_fu_46              |   9|          2|  166|        332|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  342|        684|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    1|   0|    1|          0|
    |ap_done_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |br_fu_42                 |    8|   0|    8|          0|
    |lhs_V_fu_50              |  166|   0|  166|          0|
    |rhs_V_fu_46              |  166|   0|  166|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    |  343|   0|  343|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  point_add.2_Pipeline_VITIS_LOOP_45_17|  return value|
|d_V               |   in|  166|     ap_none|                                    d_V|        scalar|
|c_V_7_reload      |   in|  166|     ap_none|                           c_V_7_reload|        scalar|
|d_V_4_out         |  out|  166|      ap_vld|                              d_V_4_out|       pointer|
|d_V_4_out_ap_vld  |  out|    1|      ap_vld|                              d_V_4_out|       pointer|
+------------------+-----+-----+------------+---------------------------------------+--------------+

