<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<unit xmlns="http://www.srcML.org/srcML/src" xmlns:cpp="http://www.srcML.org/srcML/cpp" revision="1.0.0" language="C" filename="D:\Pesquisa\Projects\radare2-analysis\_cppstats_featurelocations\radare2\libr\asm\arch\arc\gnu\arc-opc-cgen.h">

























<cpp:if>#<cpp:directive>if</cpp:directive> <expr><operator>!</operator><call><name>defined</name><argument_list>(<argument><expr><name>ARC_OPC_CGEN_H</name></expr></argument>)</argument_list></call></expr></cpp:if>
<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>ARC_OPC_CGEN_H</name></cpp:macro></cpp:define>



<cpp:undef>#<cpp:directive>undef</cpp:directive> <name>CGEN_DIS_HASH_SIZE</name></cpp:undef>
<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_DIS_HASH_SIZE</name></cpp:macro> <cpp:value>1024</cpp:value></cpp:define>
<cpp:undef>#<cpp:directive>undef</cpp:directive> <name>CGEN_DIS_HASH</name></cpp:undef>
<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_DIS_HASH</name><parameter_list>(<parameter><type><name>buffer</name></type></parameter>, <parameter><type><name>value</name></type></parameter>, <parameter><type><name>big_p</name></type></parameter>)</parameter_list></cpp:macro> <cpp:value>arc_cgen_dis_hash (buffer, big_p)</cpp:value></cpp:define>

<function_decl><type><specifier>extern</specifier> <name>unsigned</name> <name>int</name></type> <name>arc_cgen_dis_hash</name> <parameter_list>(<parameter><decl><type><specifier>const</specifier> <name>char</name> <modifier>*</modifier></type></decl></parameter>, <parameter><decl><type><name>int</name></type></decl></parameter>)</parameter_list>;</function_decl>





<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_INSN_DISASM_BITSIZE</name><parameter_list>(<parameter><type><name>insn</name></type></parameter>)</parameter_list></cpp:macro> <cpp:value>64</cpp:value></cpp:define>
<decl_stmt><decl><type><specifier>extern</specifier> <name>char</name></type> <name><name>arc_limm_str</name><index>[]</index></name></decl>;</decl_stmt>








<cpp:undef>#<cpp:directive>undef</cpp:directive> <name>CGEN_EXTRACT_FN</name></cpp:undef>
<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_EXTRACT_FN</name><parameter_list>(<parameter><type><name>cd</name></type></parameter>, <parameter><type><name>insn</name></type></parameter>)</parameter_list></cpp:macro> <cpp:value>ARC_CGEN_EXTRACT_FN</cpp:value></cpp:define>
<function_decl><type><specifier>extern</specifier> <name>int</name></type> <name>arc_insn_length</name> <parameter_list>(<parameter><decl><type><name>unsigned</name> <name>long</name></type> <name>insn_value</name></decl></parameter>, <parameter><decl><type><specifier>const</specifier> <name>CGEN_INSN</name> <modifier>*</modifier></type><name>insn</name></decl></parameter>,
<parameter><decl><type><name>CGEN_EXTRACT_INFO</name> <modifier>*</modifier></type><name>info</name></decl></parameter>, <parameter><decl><type><name>bfd_vma</name></type> <name>pc</name></decl></parameter>)</parameter_list>;</function_decl>
<function><type><specifier>static</specifier> <specifier>inline</specifier> <name>int</name></type>
<name>ARC_CGEN_EXTRACT_FN</name> <parameter_list>(<parameter><decl><type><name>CGEN_CPU_DESC</name></type> <name>cd</name></decl></parameter>, <parameter><decl><type><specifier>const</specifier> <name>CGEN_INSN</name> <modifier>*</modifier></type><name>insn</name></decl></parameter>,
<parameter><decl><type><name>CGEN_EXTRACT_INFO</name> <modifier>*</modifier></type><name>info</name></decl></parameter>, <parameter><decl><type><name>CGEN_INSN_INT</name></type> <name>insn_value</name></decl></parameter>,
<parameter><decl><type><name>CGEN_FIELDS</name> <modifier>*</modifier></type><name>fields</name></decl></parameter>, <parameter><decl><type><name>bfd_vma</name></type> <name>pc</name></decl></parameter>)</parameter_list>
<block>{<block_content>
<decl_stmt><decl><type><specifier>static</specifier> <name>int</name></type> <name>initialized</name> <init>= <expr><literal type="number">0</literal></expr></init></decl>;</decl_stmt>

<if_stmt><if>if <condition>(<expr><operator>!</operator><name>initialized</name></expr>)</condition>
<block>{<block_content>
<decl_stmt><decl><type><specifier>static</specifier> <name>CGEN_KEYWORD_ENTRY</name></type> <name>arc_cgen_opval_limm_entry0</name> <init>=
<expr><block>{ <expr><name>arc_limm_str</name></expr>, <expr><literal type="number">62</literal></expr>, <expr><block>{<expr><literal type="number">0</literal></expr>, <expr><block>{<expr><block>{<expr><block>{<expr><literal type="number">0</literal></expr>, <expr><literal type="number">0</literal></expr>}</block></expr>}</block></expr>}</block></expr>}</block></expr>, <expr><literal type="number">0</literal></expr>, <expr><literal type="number">0</literal></expr> }</block></expr></init></decl>;</decl_stmt>
<decl_stmt><decl><type><specifier>static</specifier> <name>CGEN_KEYWORD_ENTRY</name></type> <name>arc_cgen_opval_limm_entry1</name> <init>=
<expr><block>{ <expr><name>arc_limm_str</name></expr>, <expr><literal type="number">62</literal></expr>, <expr><block>{<expr><literal type="number">0</literal></expr>, <expr><block>{<expr><block>{<expr><block>{<expr><literal type="number">0</literal></expr>, <expr><literal type="number">0</literal></expr>}</block></expr>}</block></expr>}</block></expr>}</block></expr>, <expr><literal type="number">0</literal></expr>, <expr><literal type="number">0</literal></expr> }</block></expr></init></decl>;</decl_stmt>

<expr_stmt><expr><call><name>cgen_keyword_add</name> <argument_list>(<argument><expr><operator>&amp;</operator><name>arc_cgen_opval_cr_names</name></expr></argument>, <argument><expr><operator>&amp;</operator><name>arc_cgen_opval_limm_entry0</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>
<expr_stmt><expr><call><name>cgen_keyword_add</name> <argument_list>(<argument><expr><operator>&amp;</operator><name>arc_cgen_opval_h_noilink</name></expr></argument>, <argument><expr><operator>&amp;</operator><name>arc_cgen_opval_limm_entry1</name></expr></argument>)</argument_list></call></expr>;</expr_stmt>
<expr_stmt><expr><name>initialized</name> <operator>=</operator> <literal type="number">1</literal></expr>;</expr_stmt>
</block_content>}</block></if></if_stmt>



<if_stmt><if>if <condition>(<expr><name><name>cd</name><operator>-&gt;</operator><name>endian</name></name> <operator>==</operator> <name>CGEN_ENDIAN_LITTLE</name></expr>)</condition><block type="pseudo"><block_content>
<expr_stmt><expr><name>insn_value</name> <operator>=</operator> <operator>(</operator><operator>(</operator><name>insn_value</name> <operator>&gt;&gt;</operator> <literal type="number">16</literal><operator>)</operator> <operator>&amp;</operator> <literal type="number">0xffff</literal><operator>)</operator> <operator>|</operator> <operator>(</operator><name>insn_value</name> <operator>&lt;&lt;</operator> <literal type="number">16</literal><operator>)</operator></expr>;</expr_stmt></block_content></block></if></if_stmt>


<expr_stmt><expr><operator>(</operator><operator>(</operator><name>cd</name><operator>)</operator><operator>-&gt;</operator><name><name>extract_handlers</name><index>[<expr><operator>(</operator><name>insn</name><operator>)</operator><operator>-&gt;</operator><name><name>opcode</name><operator>-&gt;</operator><name>handlers</name><operator>.</operator><name>extract</name></name></expr>]</index></name>
<operator>(</operator><name>cd</name><operator>,</operator> <name>insn</name><operator>,</operator> <name>info</name><operator>,</operator> <name>insn_value</name><operator>,</operator> <name>fields</name><operator>,</operator> <name>pc</name><operator>)</operator><operator>)</operator></expr>;</expr_stmt>


<return>return <expr><call><name>arc_insn_length</name> <argument_list>(<argument><expr><name>insn_value</name></expr></argument>, <argument><expr><name>insn</name></expr></argument>, <argument><expr><name>info</name></expr></argument>, <argument><expr><name>pc</name></expr></argument>)</argument_list></call></expr>;</return>
</block_content>}</block></function>



<typedef>typedef <type><enum>enum <name>cgen_insn_type</name> <block>{
<decl><name>ARC_INSN_INVALID</name></decl>, <decl><name>ARC_INSN_B_S</name></decl>, <decl><name>ARC_INSN_BCC_S</name></decl>, <decl><name>ARC_INSN_BRCC_S</name></decl>
, <decl><name>ARC_INSN_BCC_L</name></decl>, <decl><name>ARC_INSN_BCC_L_D</name></decl>, <decl><name>ARC_INSN_B_L</name></decl>, <decl><name>ARC_INSN_B_L_D</name></decl>
, <decl><name>ARC_INSN_BRCC_RC</name></decl>, <decl><name>ARC_INSN_BRCC_RC_D</name></decl>, <decl><name>ARC_INSN_BRCC_U6</name></decl>, <decl><name>ARC_INSN_BRCC_U6_D</name></decl>
, <decl><name>ARC_INSN_BL_S</name></decl>, <decl><name>ARC_INSN_BLCC</name></decl>, <decl><name>ARC_INSN_BLCC_D</name></decl>, <decl><name>ARC_INSN_BL</name></decl>
, <decl><name>ARC_INSN_BL_D</name></decl>, <decl><name>ARC_INSN_LD_ABS</name></decl>, <decl><name>ARC_INSN_LD__AW_ABS</name></decl>, <decl><name>ARC_INSN_LD_AB_ABS</name></decl>
, <decl><name>ARC_INSN_LD_AS_ABS</name></decl>, <decl><name>ARC_INSN_LD_ABC</name></decl>, <decl><name>ARC_INSN_LD__AW_ABC</name></decl>, <decl><name>ARC_INSN_LD_AB_ABC</name></decl>
, <decl><name>ARC_INSN_LD_AS_ABC</name></decl>, <decl><name>ARC_INSN_LD_S_ABC</name></decl>, <decl><name>ARC_INSN_LD_S_ABU</name></decl>, <decl><name>ARC_INSN_LD_S_ABSP</name></decl>
, <decl><name>ARC_INSN_LD_S_GPREL</name></decl>, <decl><name>ARC_INSN_LD_S_PCREL</name></decl>, <decl><name>ARC_INSN_LDB_ABS</name></decl>, <decl><name>ARC_INSN_LDB__AW_ABS</name></decl>
, <decl><name>ARC_INSN_LDB_AB_ABS</name></decl>, <decl><name>ARC_INSN_LDB_AS_ABS</name></decl>, <decl><name>ARC_INSN_LDB_ABC</name></decl>, <decl><name>ARC_INSN_LDB__AW_ABC</name></decl>
, <decl><name>ARC_INSN_LDB_AB_ABC</name></decl>, <decl><name>ARC_INSN_LDB_AS_ABC</name></decl>, <decl><name>ARC_INSN_LDB_S_ABC</name></decl>, <decl><name>ARC_INSN_LDB_S_ABU</name></decl>
, <decl><name>ARC_INSN_LDB_S_ABSP</name></decl>, <decl><name>ARC_INSN_LDB_S_GPREL</name></decl>, <decl><name>ARC_INSN_LDB_X_ABS</name></decl>, <decl><name>ARC_INSN_LDB__AW_X_ABS</name></decl>
, <decl><name>ARC_INSN_LDB_AB_X_ABS</name></decl>, <decl><name>ARC_INSN_LDB_AS_X_ABS</name></decl>, <decl><name>ARC_INSN_LDB_X_ABC</name></decl>, <decl><name>ARC_INSN_LDB__AW_X_ABC</name></decl>
, <decl><name>ARC_INSN_LDB_AB_X_ABC</name></decl>, <decl><name>ARC_INSN_LDB_AS_X_ABC</name></decl>, <decl><name>ARC_INSN_LDW_ABS</name></decl>, <decl><name>ARC_INSN_LDW__AW_ABS</name></decl>
, <decl><name>ARC_INSN_LDW_AB_ABS</name></decl>, <decl><name>ARC_INSN_LDW_AS_ABS</name></decl>, <decl><name>ARC_INSN_LDW_ABC</name></decl>, <decl><name>ARC_INSN_LDW__AW_ABC</name></decl>
, <decl><name>ARC_INSN_LDW_AB_ABC</name></decl>, <decl><name>ARC_INSN_LDW_AS_ABC</name></decl>, <decl><name>ARC_INSN_LDW_S_ABC</name></decl>, <decl><name>ARC_INSN_LDW_S_ABU</name></decl>
, <decl><name>ARC_INSN_LDW_S_GPREL</name></decl>, <decl><name>ARC_INSN_LDW_X_ABS</name></decl>, <decl><name>ARC_INSN_LDW__AW_X_ABS</name></decl>, <decl><name>ARC_INSN_LDW_AB_X_ABS</name></decl>
, <decl><name>ARC_INSN_LDW_AS_X_ABS</name></decl>, <decl><name>ARC_INSN_LDW_X_ABC</name></decl>, <decl><name>ARC_INSN_LDW__AW_X_ABC</name></decl>, <decl><name>ARC_INSN_LDW_AB_X_ABC</name></decl>
, <decl><name>ARC_INSN_LDW_AS_X_ABC</name></decl>, <decl><name>ARC_INSN_LDW_S_X_ABU</name></decl>, <decl><name>ARC_INSN_ST_ABS</name></decl>, <decl><name>ARC_INSN_ST__AW_ABS</name></decl>
, <decl><name>ARC_INSN_ST_AB_ABS</name></decl>, <decl><name>ARC_INSN_ST_AS_ABS</name></decl>, <decl><name>ARC_INSN_ST_S_ABU</name></decl>, <decl><name>ARC_INSN_ST_S_ABSP</name></decl>
, <decl><name>ARC_INSN_STB_ABS</name></decl>, <decl><name>ARC_INSN_STB__AW_ABS</name></decl>, <decl><name>ARC_INSN_STB_AB_ABS</name></decl>, <decl><name>ARC_INSN_STB_AS_ABS</name></decl>
, <decl><name>ARC_INSN_STB_S_ABU</name></decl>, <decl><name>ARC_INSN_STB_S_ABSP</name></decl>, <decl><name>ARC_INSN_STW_ABS</name></decl>, <decl><name>ARC_INSN_STW__AW_ABS</name></decl>
, <decl><name>ARC_INSN_STW_AB_ABS</name></decl>, <decl><name>ARC_INSN_STW_AS_ABS</name></decl>, <decl><name>ARC_INSN_STW_S_ABU</name></decl>, <decl><name>ARC_INSN_ADD_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_ADD_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_ADD_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ADD_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ADD_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_ADD_S_ABC</name></decl>, <decl><name>ARC_INSN_ADD_S_CBU3</name></decl>, <decl><name>ARC_INSN_ADD_S_MCAH</name></decl>, <decl><name>ARC_INSN_ADD_S_ABSP</name></decl>
, <decl><name>ARC_INSN_ADD_S_ASSPSP</name></decl>, <decl><name>ARC_INSN_ADD_S_GP</name></decl>, <decl><name>ARC_INSN_ADD_S_R_U7</name></decl>, <decl><name>ARC_INSN_ADC_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_ADC_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_ADC_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ADC_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ADC_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_SUB_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_SUB_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_SUB_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_SUB_L_R_R__RA__RC</name></decl>
, <decl><name>ARC_INSN_SUB_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_SUB_S_CBU3</name></decl>, <decl><name>ARC_INSN_I16_GO_SUB_S_GO</name></decl>, <decl><name>ARC_INSN_SUB_S_GO_SUB_NE</name></decl>
, <decl><name>ARC_INSN_SUB_S_SSB</name></decl>, <decl><name>ARC_INSN_SUB_S_ASSPSP</name></decl>, <decl><name>ARC_INSN_SBC_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_SBC_CCU6__RA_</name></decl>
, <decl><name>ARC_INSN_SBC_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_SBC_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_SBC_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_AND_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_AND_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_AND_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_AND_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_AND_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_I16_GO_AND_S_GO</name></decl>, <decl><name>ARC_INSN_OR_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_OR_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_OR_L_U6__RA_</name></decl>
, <decl><name>ARC_INSN_OR_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_OR_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_I16_GO_OR_S_GO</name></decl>, <decl><name>ARC_INSN_BIC_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_BIC_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_BIC_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_BIC_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_BIC_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_I16_GO_BIC_S_GO</name></decl>, <decl><name>ARC_INSN_XOR_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_XOR_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_XOR_L_U6__RA_</name></decl>
, <decl><name>ARC_INSN_XOR_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_XOR_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_I16_GO_XOR_S_GO</name></decl>, <decl><name>ARC_INSN_MAX_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_MAX_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_MAX_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_MAX_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_MAX_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_MIN_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_MIN_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_MIN_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_MIN_L_R_R__RA__RC</name></decl>
, <decl><name>ARC_INSN_MIN_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_MOV_L_S12_</name></decl>, <decl><name>ARC_INSN_MOV_CCU6_</name></decl>, <decl><name>ARC_INSN_MOV_L_U6_</name></decl>
, <decl><name>ARC_INSN_MOV_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_MOV_CC__RC</name></decl>, <decl><name>ARC_INSN_MOV_S_MCAH</name></decl>, <decl><name>ARC_INSN_MOV_S_MCAHB</name></decl>
, <decl><name>ARC_INSN_MOV_S_R_U7</name></decl>, <decl><name>ARC_INSN_TST_L_S12_</name></decl>, <decl><name>ARC_INSN_TST_CCU6_</name></decl>, <decl><name>ARC_INSN_TST_L_U6_</name></decl>
, <decl><name>ARC_INSN_TST_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_TST_CC__RC</name></decl>, <decl><name>ARC_INSN_TST_S_GO</name></decl>, <decl><name>ARC_INSN_CMP_L_S12_</name></decl>
, <decl><name>ARC_INSN_CMP_CCU6_</name></decl>, <decl><name>ARC_INSN_CMP_L_U6_</name></decl>, <decl><name>ARC_INSN_CMP_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_CMP_CC__RC</name></decl>
, <decl><name>ARC_INSN_CMP_S_MCAH</name></decl>, <decl><name>ARC_INSN_CMP_S_R_U7</name></decl>, <decl><name>ARC_INSN_RCMP_L_S12_</name></decl>, <decl><name>ARC_INSN_RCMP_CCU6_</name></decl>
, <decl><name>ARC_INSN_RCMP_L_U6_</name></decl>, <decl><name>ARC_INSN_RCMP_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_RCMP_CC__RC</name></decl>, <decl><name>ARC_INSN_RSUB_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_RSUB_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_RSUB_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_RSUB_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_RSUB_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_BSET_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_BSET_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_BSET_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_BSET_L_R_R__RA__RC</name></decl>
, <decl><name>ARC_INSN_BSET_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_BSET_S_SSB</name></decl>, <decl><name>ARC_INSN_BCLR_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_BCLR_CCU6__RA_</name></decl>
, <decl><name>ARC_INSN_BCLR_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_BCLR_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_BCLR_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_BCLR_S_SSB</name></decl>
, <decl><name>ARC_INSN_BTST_L_S12_</name></decl>, <decl><name>ARC_INSN_BTST_CCU6_</name></decl>, <decl><name>ARC_INSN_BTST_L_U6_</name></decl>, <decl><name>ARC_INSN_BTST_L_R_R__RC</name></decl>
, <decl><name>ARC_INSN_BTST_CC__RC</name></decl>, <decl><name>ARC_INSN_BTST_S_SSB</name></decl>, <decl><name>ARC_INSN_BXOR_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_BXOR_CCU6__RA_</name></decl>
, <decl><name>ARC_INSN_BXOR_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_BXOR_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_BXOR_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_BMSK_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_BMSK_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_BMSK_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_BMSK_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_BMSK_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_BMSK_S_SSB</name></decl>, <decl><name>ARC_INSN_ADD1_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_ADD1_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_ADD1_L_U6__RA_</name></decl>
, <decl><name>ARC_INSN_ADD1_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ADD1_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_I16_GO_ADD1_S_GO</name></decl>, <decl><name>ARC_INSN_ADD2_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_ADD2_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_ADD2_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ADD2_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ADD2_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_I16_GO_ADD2_S_GO</name></decl>, <decl><name>ARC_INSN_ADD3_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_ADD3_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_ADD3_L_U6__RA_</name></decl>
, <decl><name>ARC_INSN_ADD3_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ADD3_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_I16_GO_ADD3_S_GO</name></decl>, <decl><name>ARC_INSN_SUB1_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_SUB1_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_SUB1_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_SUB1_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_SUB1_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_SUB2_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_SUB2_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_SUB2_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_SUB2_L_R_R__RA__RC</name></decl>
, <decl><name>ARC_INSN_SUB2_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_SUB3_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_SUB3_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_SUB3_L_U6__RA_</name></decl>
, <decl><name>ARC_INSN_SUB3_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_SUB3_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_MPY_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_MPY_CCU6__RA_</name></decl>
, <decl><name>ARC_INSN_MPY_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_MPY_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_MPY_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_MPYH_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_MPYH_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_MPYH_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_MPYH_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_MPYH_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_MPYHU_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_MPYHU_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_MPYHU_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_MPYHU_L_R_R__RA__RC</name></decl>
, <decl><name>ARC_INSN_MPYHU_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_MPYU_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_MPYU_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_MPYU_L_U6__RA_</name></decl>
, <decl><name>ARC_INSN_MPYU_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_MPYU_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_J_L_R_R___RC_NOILINK_</name></decl>, <decl><name>ARC_INSN_J_CC___RC_NOILINK_</name></decl>
, <decl><name>ARC_INSN_J_L_R_R___RC_ILINK_</name></decl>, <decl><name>ARC_INSN_J_CC___RC_ILINK_</name></decl>, <decl><name>ARC_INSN_J_L_S12_</name></decl>, <decl><name>ARC_INSN_J_CCU6_</name></decl>
, <decl><name>ARC_INSN_J_L_U6_</name></decl>, <decl><name>ARC_INSN_J_S</name></decl>, <decl><name>ARC_INSN_J_S__S</name></decl>, <decl><name>ARC_INSN_J_SEQ__S</name></decl>
, <decl><name>ARC_INSN_J_SNE__S</name></decl>, <decl><name>ARC_INSN_J_L_S12_D_</name></decl>, <decl><name>ARC_INSN_J_CCU6_D_</name></decl>, <decl><name>ARC_INSN_J_L_U6_D_</name></decl>
, <decl><name>ARC_INSN_J_L_R_R_D___RC_</name></decl>, <decl><name>ARC_INSN_J_CC_D___RC_</name></decl>, <decl><name>ARC_INSN_J_S_D</name></decl>, <decl><name>ARC_INSN_J_S__S_D</name></decl>
, <decl><name>ARC_INSN_JL_L_S12_</name></decl>, <decl><name>ARC_INSN_JL_CCU6_</name></decl>, <decl><name>ARC_INSN_JL_L_U6_</name></decl>, <decl><name>ARC_INSN_JL_S</name></decl>
, <decl><name>ARC_INSN_JL_L_R_R___RC_NOILINK_</name></decl>, <decl><name>ARC_INSN_JL_CC___RC_NOILINK_</name></decl>, <decl><name>ARC_INSN_JL_L_S12_D_</name></decl>, <decl><name>ARC_INSN_JL_CCU6_D_</name></decl>
, <decl><name>ARC_INSN_JL_L_U6_D_</name></decl>, <decl><name>ARC_INSN_JL_L_R_R_D___RC_</name></decl>, <decl><name>ARC_INSN_JL_CC_D___RC_</name></decl>, <decl><name>ARC_INSN_JL_S_D</name></decl>
, <decl><name>ARC_INSN_LP_L_S12_</name></decl>, <decl><name>ARC_INSN_LPCC_CCU6</name></decl>, <decl><name>ARC_INSN_FLAG_L_S12_</name></decl>, <decl><name>ARC_INSN_FLAG_CCU6_</name></decl>
, <decl><name>ARC_INSN_FLAG_L_U6_</name></decl>, <decl><name>ARC_INSN_FLAG_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_FLAG_CC__RC</name></decl>, <decl><name>ARC_INSN_LR_L_R_R___RC_</name></decl>
, <decl><name>ARC_INSN_LR_L_S12_</name></decl>, <decl><name>ARC_INSN_SR_L_R_R___RC_</name></decl>, <decl><name>ARC_INSN_SR_L_S12_</name></decl>, <decl><name>ARC_INSN_ASL_L_R_R__RC</name></decl>
, <decl><name>ARC_INSN_ASL_L_U6_</name></decl>, <decl><name>ARC_INSN_I16_GO_ASL_S_GO</name></decl>, <decl><name>ARC_INSN_ASR_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_ASR_L_U6_</name></decl>
, <decl><name>ARC_INSN_I16_GO_ASR_S_GO</name></decl>, <decl><name>ARC_INSN_LSR_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_LSR_L_U6_</name></decl>, <decl><name>ARC_INSN_I16_GO_LSR_S_GO</name></decl>
, <decl><name>ARC_INSN_ROR_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_ROR_L_U6_</name></decl>, <decl><name>ARC_INSN_RRC_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_RRC_L_U6_</name></decl>
, <decl><name>ARC_INSN_SEXB_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_SEXB_L_U6_</name></decl>, <decl><name>ARC_INSN_I16_GO_SEXB_S_GO</name></decl>, <decl><name>ARC_INSN_SEXW_L_R_R__RC</name></decl>
, <decl><name>ARC_INSN_SEXW_L_U6_</name></decl>, <decl><name>ARC_INSN_I16_GO_SEXW_S_GO</name></decl>, <decl><name>ARC_INSN_EXTB_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_EXTB_L_U6_</name></decl>
, <decl><name>ARC_INSN_I16_GO_EXTB_S_GO</name></decl>, <decl><name>ARC_INSN_EXTW_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_EXTW_L_U6_</name></decl>, <decl><name>ARC_INSN_I16_GO_EXTW_S_GO</name></decl>
, <decl><name>ARC_INSN_ABS_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_ABS_L_U6_</name></decl>, <decl><name>ARC_INSN_I16_GO_ABS_S_GO</name></decl>, <decl><name>ARC_INSN_NOT_L_R_R__RC</name></decl>
, <decl><name>ARC_INSN_NOT_L_U6_</name></decl>, <decl><name>ARC_INSN_I16_GO_NOT_S_GO</name></decl>, <decl><name>ARC_INSN_RLC_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_RLC_L_U6_</name></decl>
, <decl><name>ARC_INSN_EX_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_EX_L_U6_</name></decl>, <decl><name>ARC_INSN_I16_GO_NEG_S_GO</name></decl>, <decl><name>ARC_INSN_SWI</name></decl>
, <decl><name>ARC_INSN_TRAP_S</name></decl>, <decl><name>ARC_INSN_BRK</name></decl>, <decl><name>ARC_INSN_BRK_S</name></decl>, <decl><name>ARC_INSN_ASL_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_ASL_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_ASL_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ASL_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ASL_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_ASL_S_CBU3</name></decl>, <decl><name>ARC_INSN_ASL_S_SSB</name></decl>, <decl><name>ARC_INSN_I16_GO_ASLM_S_GO</name></decl>, <decl><name>ARC_INSN_LSR_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_LSR_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_LSR_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_LSR_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_LSR_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_LSR_S_SSB</name></decl>, <decl><name>ARC_INSN_I16_GO_LSRM_S_GO</name></decl>, <decl><name>ARC_INSN_ASR_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_ASR_CCU6__RA_</name></decl>
, <decl><name>ARC_INSN_ASR_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ASR_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ASR_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_ASR_S_CBU3</name></decl>
, <decl><name>ARC_INSN_ASR_S_SSB</name></decl>, <decl><name>ARC_INSN_I16_GO_ASRM_S_GO</name></decl>, <decl><name>ARC_INSN_ROR_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_ROR_CCU6__RA_</name></decl>
, <decl><name>ARC_INSN_ROR_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ROR_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ROR_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_MUL64_L_S12_</name></decl>
, <decl><name>ARC_INSN_MUL64_CCU6_</name></decl>, <decl><name>ARC_INSN_MUL64_L_U6_</name></decl>, <decl><name>ARC_INSN_MUL64_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_MUL64_CC__RC</name></decl>
, <decl><name>ARC_INSN_MUL64_S_GO</name></decl>, <decl><name>ARC_INSN_MULU64_L_S12_</name></decl>, <decl><name>ARC_INSN_MULU64_CCU6_</name></decl>, <decl><name>ARC_INSN_MULU64_L_U6_</name></decl>
, <decl><name>ARC_INSN_MULU64_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_MULU64_CC__RC</name></decl>, <decl><name>ARC_INSN_ADDS_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_ADDS_CCU6__RA_</name></decl>
, <decl><name>ARC_INSN_ADDS_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ADDS_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ADDS_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_SUBS_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_SUBS_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_SUBS_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_SUBS_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_SUBS_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_DIVAW_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_DIVAW_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_DIVAW_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_DIVAW_L_R_R__RA__RC</name></decl>
, <decl><name>ARC_INSN_DIVAW_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_ASLS_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_ASLS_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_ASLS_L_U6__RA_</name></decl>
, <decl><name>ARC_INSN_ASLS_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ASLS_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_ASRS_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_ASRS_CCU6__RA_</name></decl>
, <decl><name>ARC_INSN_ASRS_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ASRS_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ASRS_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_ADDSDW_L_S12__RA_</name></decl>
, <decl><name>ARC_INSN_ADDSDW_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_ADDSDW_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_ADDSDW_L_R_R__RA__RC</name></decl>, <decl><name>ARC_INSN_ADDSDW_CC__RA__RC</name></decl>
, <decl><name>ARC_INSN_SUBSDW_L_S12__RA_</name></decl>, <decl><name>ARC_INSN_SUBSDW_CCU6__RA_</name></decl>, <decl><name>ARC_INSN_SUBSDW_L_U6__RA_</name></decl>, <decl><name>ARC_INSN_SUBSDW_L_R_R__RA__RC</name></decl>
, <decl><name>ARC_INSN_SUBSDW_CC__RA__RC</name></decl>, <decl><name>ARC_INSN_SWAP_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_SWAP_L_U6_</name></decl>, <decl><name>ARC_INSN_NORM_L_R_R__RC</name></decl>
, <decl><name>ARC_INSN_NORM_L_U6_</name></decl>, <decl><name>ARC_INSN_RND16_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_RND16_L_U6_</name></decl>, <decl><name>ARC_INSN_ABSSW_L_R_R__RC</name></decl>
, <decl><name>ARC_INSN_ABSSW_L_U6_</name></decl>, <decl><name>ARC_INSN_ABSS_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_ABSS_L_U6_</name></decl>, <decl><name>ARC_INSN_NEGSW_L_R_R__RC</name></decl>
, <decl><name>ARC_INSN_NEGSW_L_U6_</name></decl>, <decl><name>ARC_INSN_NEGS_L_R_R__RC</name></decl>, <decl><name>ARC_INSN_NEGS_L_U6_</name></decl>, <decl><name>ARC_INSN_NORMW_L_R_R__RC</name></decl>
, <decl><name>ARC_INSN_NORMW_L_U6_</name></decl>, <decl><name>ARC_INSN_NOP_S</name></decl>, <decl><name>ARC_INSN_UNIMP_S</name></decl>, <decl><name>ARC_INSN_POP_S_B</name></decl>
, <decl><name>ARC_INSN_POP_S_BLINK</name></decl>, <decl><name>ARC_INSN_PUSH_S_B</name></decl>, <decl><name>ARC_INSN_PUSH_S_BLINK</name></decl>, <decl><name>ARC_INSN_CURRENT_LOOP_END</name></decl>
, <decl><name>ARC_INSN_CURRENT_LOOP_END_AFTER_BRANCH</name></decl>
}</block></enum></type> <name>CGEN_INSN_TYPE</name>;</typedef>


<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_INSN_INVALID</name></cpp:macro> <cpp:value>ARC_INSN_INVALID</cpp:value></cpp:define>


<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>MAX_INSNS</name></cpp:macro> <cpp:value>((int) ARC_INSN_CURRENT_LOOP_END_AFTER_BRANCH + 1)</cpp:value></cpp:define>


<struct>struct <name>cgen_fields</name>
<block>{
<decl_stmt><decl><type><name>int</name></type> <name>length</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_nil</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_anyof</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_cond_Q</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_cond_i2</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_cond_i3</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_brcond</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_op__a</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_op__b</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_op__c</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_B_5_3</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_op_B</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_op_C</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_op_Cj</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_h_2_0</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_h_5_3</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_op_h</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u6</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u6x2</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_delay_N</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_res27</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_F</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_cbranch_imm</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_op_A</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_s12h</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_s12</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_s12x2</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel10</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel7</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel8</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel13bl</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_d21l</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_d21bl</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_d21h</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_d25m</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_d25h</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel21</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel21bl</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel25</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel25bl</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_d9l</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_d9h</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_rel9</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u3</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u5</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u7</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u8</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_s9</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u5x2</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u5x4</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_u8x4</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_s9x1</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_s9x2</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_s9x4</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_dummy</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_opm</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_go_type</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_go_cc_type</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_go_op</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_i16_43</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_i16_go</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_i16_gp_type</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_i16addcmpu7_type</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_buf</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_br</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_bluf</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_brscond</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_ldozzx</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_ldr6zzx</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_stozzr</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_ldoaa</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_ldraa</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_stoaa</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_LDODi</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_LDRDi</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_STODi</name></decl>;</decl_stmt>
<decl_stmt><decl><type><name>long</name></type> <name>f_trapnum</name></decl>;</decl_stmt>
}</block>;</struct>

<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_INIT_PARSE</name><parameter_list>(<parameter><type><name>od</name></type></parameter>)</parameter_list></cpp:macro> <cpp:value>{}</cpp:value></cpp:define>


<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_INIT_INSERT</name><parameter_list>(<parameter><type><name>od</name></type></parameter>)</parameter_list></cpp:macro> <cpp:value>{}</cpp:value></cpp:define>


<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_INIT_EXTRACT</name><parameter_list>(<parameter><type><name>od</name></type></parameter>)</parameter_list></cpp:macro> <cpp:value>{}</cpp:value></cpp:define>


<cpp:define>#<cpp:directive>define</cpp:directive> <cpp:macro><name>CGEN_INIT_PRINT</name><parameter_list>(<parameter><type><name>od</name></type></parameter>)</parameter_list></cpp:macro> <cpp:value>{}</cpp:value></cpp:define>




<cpp:endif>#<cpp:directive>endif</cpp:directive></cpp:endif> 
</unit>
