/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [11:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = ~(celloutsig_0_5z[2] | celloutsig_0_1z[1]);
  assign celloutsig_1_12z = ~((celloutsig_1_11z | celloutsig_1_3z) & (celloutsig_1_7z[1] | celloutsig_1_10z[9]));
  assign celloutsig_0_9z = celloutsig_0_7z[0] | ~(celloutsig_0_0z[2]);
  assign celloutsig_1_0z = in_data[98] | ~(in_data[182]);
  assign celloutsig_1_18z = ~(celloutsig_1_8z[3] ^ celloutsig_1_8z[1]);
  reg [3:0] _05_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _05_ <= 4'h0;
    else _05_ <= { celloutsig_0_11z[0], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_9z };
  assign out_data[3:0] = _05_;
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_6z } / { 1'h1, in_data[149:140], celloutsig_1_7z };
  assign celloutsig_1_11z = { celloutsig_1_6z[9:8], celloutsig_1_3z } || celloutsig_1_6z[2:0];
  assign celloutsig_1_19z = { celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_7z } < celloutsig_1_6z[11:2];
  assign celloutsig_0_5z = in_data[15:10] % { 1'h1, celloutsig_0_0z[3:0], celloutsig_0_3z };
  assign celloutsig_0_11z = { celloutsig_0_5z[4:0], celloutsig_0_3z } % { 1'h1, celloutsig_0_1z[3:2], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[111:106] % { 1'h1, in_data[167:164], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[84] ? in_data[91:87] : in_data[18:14];
  assign celloutsig_0_7z = celloutsig_0_5z[5] ? in_data[42:39] : { 1'h0, celloutsig_0_5z[4:2] };
  assign celloutsig_1_2z = { celloutsig_1_1z[2], celloutsig_1_0z } != in_data[168:167];
  assign celloutsig_0_1z = in_data[34:30] | celloutsig_0_0z;
  assign celloutsig_1_8z = { celloutsig_1_7z, celloutsig_1_4z } | { in_data[181:177], celloutsig_1_2z };
  assign celloutsig_0_3z = ^ celloutsig_0_0z[4:2];
  assign celloutsig_0_4z = ^ { celloutsig_0_1z[2:1], celloutsig_0_3z };
  assign celloutsig_1_3z = ^ { celloutsig_1_1z[2:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_7z = in_data[154:152] >> celloutsig_1_6z[4:2];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z } <<< celloutsig_1_1z[2:0];
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z } ~^ { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z };
  assign { out_data[128], out_data[96], out_data[37:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
