{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.791425",
   "Default View_TopLeft":"-78,331",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port pcie_mgt -pg 1 -lvl 5 -x 1510 -y 460 -defaultsOSRD
preplace port pcie_ref -pg 1 -lvl 0 -x -10 -y 530 -defaultsOSRD
preplace port led -pg 1 -lvl 5 -x 1510 -y 670 -defaultsOSRD
preplace port C0_DDR4 -pg 1 -lvl 5 -x 1510 -y 100 -defaultsOSRD
preplace port sysclk -pg 1 -lvl 0 -x -10 -y 30 -defaultsOSRD
preplace port button -pg 1 -lvl 5 -x 1510 -y 690 -defaultsOSRD
preplace port port-id_pcie_rst_n -pg 1 -lvl 0 -x -10 -y 750 -defaultsOSRD
preplace inst xdma_0 -pg 1 -lvl 1 -x 210 -y 740 -defaultsOSRD
preplace inst util_ds_buf -pg 1 -lvl 1 -x 210 -y 530 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1080 -y 540 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 3 -x 1080 -y 680 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 4 -x 1380 -y 540 -defaultsOSRD
preplace inst ddr4_0 -pg 1 -lvl 3 -x 1080 -y 160 -defaultsOSRD
preplace inst rst_ddr4_0_300M -pg 1 -lvl 1 -x 210 -y 170 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -x 650 -y 340 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -x 650 -y 150 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 2 -x 650 -y 540 -defaultsOSRD
preplace inst cogpu_v1_0_S00_AXI_0 -pg 1 -lvl 3 -x 1080 -y 820 -defaultsOSRD
preplace netloc ACLK_1 1 0 4 10 60 410 720 860 450 1260
preplace netloc ARESETN_1 1 1 2 490 730 850
preplace netloc ddr4_0_c0_ddr4_ui_clk_sync_rst 1 0 4 10 890 NJ 890 820J 30 1270
preplace netloc ddr4_0_c0_init_calib_complete 1 0 4 30 70 450J 740 830J 40 1260
preplace netloc reset_rtl_0_1 1 0 1 NJ 750
preplace netloc util_ds_buf_IBUF_DS_ODIV2 1 0 2 20 450 400
preplace netloc util_ds_buf_IBUF_OUT 1 0 2 30 460 390
preplace netloc util_vector_logic_0_Res 1 2 1 810J 190n
preplace netloc xdma_0_axi_aclk 1 1 2 460 750 890
preplace netloc xdma_0_axi_aresetn 1 1 2 500 760 900
preplace netloc xdma_0_user_lnk_up 1 1 1 420 340n
preplace netloc S00_AXI_1 1 1 1 430 60n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 NJ 540
preplace netloc axi_gpio_0_GPIO 1 3 2 NJ 670 N
preplace netloc axi_gpio_0_GPIO2 1 3 2 NJ 690 N
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 N 150
preplace netloc axi_interconnect_1_M00_AXI 1 2 1 N 520
preplace netloc axi_interconnect_1_M01_AXI 1 2 1 880 540n
preplace netloc axi_interconnect_1_M02_AXI 1 2 1 840 560n
preplace netloc ddr4_0_C0_DDR4 1 3 2 NJ 100 N
preplace netloc diff_clock_rtl_0_1 1 0 1 NJ 530
preplace netloc sysclk_1 1 0 3 NJ 30 470J 700 800
preplace netloc xdma_0_M_AXI_BYPASS 1 1 1 440 80n
preplace netloc xdma_0_M_AXI_LITE 1 1 1 480 440n
preplace netloc xdma_0_pcie_mgt 1 1 4 NJ 710 870J 460 NJ 460 N
levelinfo -pg 1 -10 210 650 1080 1380 1510
pagesize -pg 1 -db -bbox -sgen -140 0 1630 900
"
}
{
   "da_axi4_cnt":"9",
   "da_board_cnt":"7",
   "da_bram_cntlr_cnt":"1",
   "da_clkrst_cnt":"6",
   "da_xdma_cnt":"1"
}
