

================================================================
== Vivado HLS Report for 'digitrec_update_knn'
================================================================
* Date:           Fri Jun 18 23:26:15 2021

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     10.65|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 1
  Pipeline-0: II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 10.65ns
ST_1: train_inst_V_read [1/1] 1.48ns
branch1:0  %train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)

ST_1: test_inst_V_read [1/1] 1.48ns
branch1:1  %test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)

ST_1: train_inst_V_cast [1/1] 0.00ns
branch1:2  %train_inst_V_cast = zext i48 %train_inst_V_read to i49

ST_1: stg_5 [1/1] 0.00ns
branch1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_1: r_V [1/1] 1.37ns
branch1:4  %r_V = xor i49 %train_inst_V_cast, %test_inst_V_read

ST_1: distance_V [1/1] 5.87ns
branch1:5  %distance_V = call fastcc i6 @digitrec_bitcount(i49 %r_V)

ST_1: min_distances_V_read [1/1] 1.48ns
branch1:6  %min_distances_V_read = call i6 @_ssdm_op_Read.ap_auto.i6P(i6* %min_distances_V)

ST_1: tmp_1 [1/1] 1.94ns
branch1:7  %tmp_1 = icmp ult i6 %distance_V, %min_distances_V_read

ST_1: stg_10 [1/1] 0.00ns
branch1:8  br i1 %tmp_1, label %branch15, label %._crit_edge54

ST_1: stg_11 [1/1] 0.00ns
branch15:0  call void @_ssdm_op_Write.ap_auto.i6P(i6* %min_distances_V, i6 %distance_V)

ST_1: stg_12 [1/1] 0.00ns
branch15:1  br label %._crit_edge54

ST_1: stg_13 [1/1] 0.00ns
._crit_edge54:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
train_inst_V_read    (read        ) [ 00]
test_inst_V_read     (read        ) [ 00]
train_inst_V_cast    (zext        ) [ 00]
stg_5                (specpipeline) [ 00]
r_V                  (xor         ) [ 00]
distance_V           (call        ) [ 00]
min_distances_V_read (read        ) [ 00]
tmp_1                (icmp        ) [ 01]
stg_10               (br          ) [ 00]
stg_11               (write       ) [ 00]
stg_12               (br          ) [ 00]
stg_13               (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="digitrec_bitcount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i6P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="train_inst_V_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="48" slack="0"/>
<pin id="28" dir="0" index="1" bw="48" slack="0"/>
<pin id="29" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="test_inst_V_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="49" slack="0"/>
<pin id="34" dir="0" index="1" bw="49" slack="0"/>
<pin id="35" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="min_distances_V_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="6" slack="0"/>
<pin id="40" dir="0" index="1" bw="6" slack="0"/>
<pin id="41" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_V_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="stg_11_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="6" slack="0"/>
<pin id="47" dir="0" index="2" bw="6" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_11/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="distance_V_digitrec_bitcount_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="6" slack="0"/>
<pin id="53" dir="0" index="1" bw="49" slack="0"/>
<pin id="54" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="distance_V/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="train_inst_V_cast_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="48" slack="0"/>
<pin id="59" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="61" class="1004" name="r_V_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="48" slack="0"/>
<pin id="63" dir="0" index="1" bw="49" slack="0"/>
<pin id="64" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="6" slack="0"/>
<pin id="70" dir="0" index="1" bw="6" slack="0"/>
<pin id="71" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="22" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="24" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="20" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="51" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="60"><net_src comp="26" pin="2"/><net_sink comp="57" pin=0"/></net>

<net id="65"><net_src comp="57" pin="1"/><net_sink comp="61" pin=0"/></net>

<net id="66"><net_src comp="32" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="67"><net_src comp="61" pin="2"/><net_sink comp="51" pin=1"/></net>

<net id="72"><net_src comp="51" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="38" pin="2"/><net_sink comp="68" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_V | {1 }
 - Input state : 
	Port: digitrec_update_knn : test_inst_V | {1 }
	Port: digitrec_update_knn : train_inst_V | {1 }
	Port: digitrec_update_knn : min_distances_V | {1 }
  - Chain level:
	State 1
		r_V : 1
		distance_V : 1
		tmp_1 : 2
		stg_10 : 3
		stg_11 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|   call   | distance_V_digitrec_bitcount_fu_51 |    0    |    89   |
|----------|------------------------------------|---------|---------|
|    xor   |              r_V_fu_61             |    0    |    67   |
|----------|------------------------------------|---------|---------|
|   icmp   |             tmp_1_fu_68            |    0    |    3    |
|----------|------------------------------------|---------|---------|
|          |    train_inst_V_read_read_fu_26    |    0    |    0    |
|   read   |     test_inst_V_read_read_fu_32    |    0    |    0    |
|          |   min_distances_V_read_read_fu_38  |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   write  |         stg_11_write_fu_44         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |       train_inst_V_cast_fu_57      |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |   159   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   159  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   159  |
+-----------+--------+--------+
