

================================================================
== Vitis HLS Report for 'store_output_tile_1'
================================================================
* Date:           Wed Apr 23 21:52:20 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        convtranspose_optimize.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.431 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      136|  3.330 ns|  0.453 us|    1|  136|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_149_1_VITIS_LOOP_150_2  |      134|      134|         8|          1|          1|   128|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      151|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|       65|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      128|    -|
|Register             |        -|     -|      146|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      146|      344|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance           |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_33_4_32_1_1_U26187  |sparsemux_33_4_32_1_1  |        0|   0|  0|  65|    0|
    +------------------------------+-----------------------+---------+----+---+----+-----+
    |Total                         |                       |        0|   0|  0|  65|    0|
    +------------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln149_1_fu_541_p2      |         +|   0|  0|  14|           7|           1|
    |add_ln149_fu_440_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln157_fu_510_p2        |         +|   0|  0|  71|          64|          64|
    |channel_fu_535_p2          |         +|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln149_fu_553_p2       |      icmp|   0|  0|  14|           7|           2|
    |icmp_ln150_fu_547_p2       |      icmp|   0|  0|  13|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |batch_fu_454_p3            |    select|   0|  0|   4|           1|           4|
    |select_ln149_fu_446_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 151|          97|          84|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter7                    |   9|          2|    1|          2|
    |ap_phi_mux_batch98_phi_fu_414_p4           |   9|          2|    4|          8|
    |ap_phi_mux_channel99_phi_fu_403_p4         |   9|          2|    5|         10|
    |ap_phi_mux_icmp_ln150100_phi_fu_392_p4     |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten97_phi_fu_425_p4  |   9|          2|    7|         14|
    |batch98_reg_410                            |   9|          2|    4|          8|
    |channel99_reg_399                          |   9|          2|    5|         10|
    |gmem3_blk_n_AW                             |   9|          2|    1|          2|
    |gmem3_blk_n_B                              |   9|          2|    1|          2|
    |gmem3_blk_n_W                              |   9|          2|    1|          2|
    |icmp_ln150100_reg_388                      |   9|          2|    1|          2|
    |indvar_flatten97_reg_421                   |   9|          2|    7|         14|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 128|         28|   39|         80|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln149_1_reg_754       |   7|   0|    7|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |batch98_reg_410           |   4|   0|    4|          0|
    |batch_reg_653             |   4|   0|    4|          0|
    |channel99_reg_399         |   5|   0|    5|          0|
    |channel_reg_749           |   5|   0|    5|          0|
    |gmem3_addr_reg_743        |  64|   0|   64|          0|
    |icmp_ln149_reg_764        |   1|   0|    1|          0|
    |icmp_ln150100_reg_388     |   1|   0|    1|          0|
    |icmp_ln150_reg_759        |   1|   0|    1|          0|
    |indvar_flatten97_reg_421  |   7|   0|    7|          0|
    |tmp_reg_768               |  32|   0|   32|          0|
    |trunc_ln150_reg_658       |   4|   0|    4|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 146|   0|  146|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  store_output_tile.1|  return value|
|m_axi_gmem3_AWVALID          |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWREADY          |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWADDR           |  out|   64|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWID             |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWLEN            |  out|   32|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWSIZE           |  out|    3|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWBURST          |  out|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWLOCK           |  out|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWCACHE          |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWPROT           |  out|    3|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWQOS            |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWREGION         |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_AWUSER           |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WVALID           |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WREADY           |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WDATA            |  out|   32|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WSTRB            |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WLAST            |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WID              |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_WUSER            |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARVALID          |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARREADY          |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARADDR           |  out|   64|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARID             |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARLEN            |  out|   32|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARSIZE           |  out|    3|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARBURST          |  out|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARLOCK           |  out|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARCACHE          |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARPROT           |  out|    3|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARQOS            |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARREGION         |  out|    4|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_ARUSER           |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RVALID           |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RREADY           |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RDATA            |   in|   32|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RLAST            |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RID              |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RFIFONUM         |   in|    9|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RUSER            |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_RRESP            |   in|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BVALID           |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BREADY           |  out|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BRESP            |   in|    2|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BID              |   in|    1|       m_axi|                gmem3|       pointer|
|m_axi_gmem3_BUSER            |   in|    1|       m_axi|                gmem3|       pointer|
|output_data                  |   in|   64|     ap_none|          output_data|        scalar|
|output_tile_0_0_0_address0   |  out|    3|   ap_memory|    output_tile_0_0_0|         array|
|output_tile_0_0_0_ce0        |  out|    1|   ap_memory|    output_tile_0_0_0|         array|
|output_tile_0_0_0_q0         |   in|   32|   ap_memory|    output_tile_0_0_0|         array|
|output_tile_1_0_0_address0   |  out|    3|   ap_memory|    output_tile_1_0_0|         array|
|output_tile_1_0_0_ce0        |  out|    1|   ap_memory|    output_tile_1_0_0|         array|
|output_tile_1_0_0_q0         |   in|   32|   ap_memory|    output_tile_1_0_0|         array|
|output_tile_2_0_0_address0   |  out|    3|   ap_memory|    output_tile_2_0_0|         array|
|output_tile_2_0_0_ce0        |  out|    1|   ap_memory|    output_tile_2_0_0|         array|
|output_tile_2_0_0_q0         |   in|   32|   ap_memory|    output_tile_2_0_0|         array|
|output_tile_3_0_0_address0   |  out|    3|   ap_memory|    output_tile_3_0_0|         array|
|output_tile_3_0_0_ce0        |  out|    1|   ap_memory|    output_tile_3_0_0|         array|
|output_tile_3_0_0_q0         |   in|   32|   ap_memory|    output_tile_3_0_0|         array|
|output_tile_4_0_0_address0   |  out|    3|   ap_memory|    output_tile_4_0_0|         array|
|output_tile_4_0_0_ce0        |  out|    1|   ap_memory|    output_tile_4_0_0|         array|
|output_tile_4_0_0_q0         |   in|   32|   ap_memory|    output_tile_4_0_0|         array|
|output_tile_5_0_0_address0   |  out|    3|   ap_memory|    output_tile_5_0_0|         array|
|output_tile_5_0_0_ce0        |  out|    1|   ap_memory|    output_tile_5_0_0|         array|
|output_tile_5_0_0_q0         |   in|   32|   ap_memory|    output_tile_5_0_0|         array|
|output_tile_6_0_0_address0   |  out|    3|   ap_memory|    output_tile_6_0_0|         array|
|output_tile_6_0_0_ce0        |  out|    1|   ap_memory|    output_tile_6_0_0|         array|
|output_tile_6_0_0_q0         |   in|   32|   ap_memory|    output_tile_6_0_0|         array|
|output_tile_7_0_0_address0   |  out|    3|   ap_memory|    output_tile_7_0_0|         array|
|output_tile_7_0_0_ce0        |  out|    1|   ap_memory|    output_tile_7_0_0|         array|
|output_tile_7_0_0_q0         |   in|   32|   ap_memory|    output_tile_7_0_0|         array|
|output_tile_8_0_0_address0   |  out|    3|   ap_memory|    output_tile_8_0_0|         array|
|output_tile_8_0_0_ce0        |  out|    1|   ap_memory|    output_tile_8_0_0|         array|
|output_tile_8_0_0_q0         |   in|   32|   ap_memory|    output_tile_8_0_0|         array|
|output_tile_9_0_0_address0   |  out|    3|   ap_memory|    output_tile_9_0_0|         array|
|output_tile_9_0_0_ce0        |  out|    1|   ap_memory|    output_tile_9_0_0|         array|
|output_tile_9_0_0_q0         |   in|   32|   ap_memory|    output_tile_9_0_0|         array|
|output_tile_10_0_0_address0  |  out|    3|   ap_memory|   output_tile_10_0_0|         array|
|output_tile_10_0_0_ce0       |  out|    1|   ap_memory|   output_tile_10_0_0|         array|
|output_tile_10_0_0_q0        |   in|   32|   ap_memory|   output_tile_10_0_0|         array|
|output_tile_11_0_0_address0  |  out|    3|   ap_memory|   output_tile_11_0_0|         array|
|output_tile_11_0_0_ce0       |  out|    1|   ap_memory|   output_tile_11_0_0|         array|
|output_tile_11_0_0_q0        |   in|   32|   ap_memory|   output_tile_11_0_0|         array|
|output_tile_12_0_0_address0  |  out|    3|   ap_memory|   output_tile_12_0_0|         array|
|output_tile_12_0_0_ce0       |  out|    1|   ap_memory|   output_tile_12_0_0|         array|
|output_tile_12_0_0_q0        |   in|   32|   ap_memory|   output_tile_12_0_0|         array|
|output_tile_13_0_0_address0  |  out|    3|   ap_memory|   output_tile_13_0_0|         array|
|output_tile_13_0_0_ce0       |  out|    1|   ap_memory|   output_tile_13_0_0|         array|
|output_tile_13_0_0_q0        |   in|   32|   ap_memory|   output_tile_13_0_0|         array|
|output_tile_14_0_0_address0  |  out|    3|   ap_memory|   output_tile_14_0_0|         array|
|output_tile_14_0_0_ce0       |  out|    1|   ap_memory|   output_tile_14_0_0|         array|
|output_tile_14_0_0_q0        |   in|   32|   ap_memory|   output_tile_14_0_0|         array|
|output_tile_15_0_0_address0  |  out|    3|   ap_memory|   output_tile_15_0_0|         array|
|output_tile_15_0_0_ce0       |  out|    1|   ap_memory|   output_tile_15_0_0|         array|
|output_tile_15_0_0_q0        |   in|   32|   ap_memory|   output_tile_15_0_0|         array|
|row                          |   in|    7|     ap_none|                  row|        scalar|
|col                          |   in|    6|     ap_none|                  col|        scalar|
+-----------------------------+-----+-----+------------+---------------------+--------------+

