Vivado Simulator 2013.4
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2013.4/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_v_behav --prj /home/andrew/vivadoprojects/lab7/lab7.sim/sim_1/behav/testbench_v.prj work.testbench_v work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/software/software.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v" into library work
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v:1480]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v:1481]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v:1482]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v:1793]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v:1882]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v:1883]
WARNING: [VRFC 10-2021] parameter declaration is not allowed here in this mode of verilog [/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/kcpsm6.v:1884]
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab7/lab7.srcs/sources_1/imports/lab7files/tutorial.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/home/andrew/vivadoprojects/lab7/lab7.srcs/sim_1/imports/lab7files/testbench.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2013.4/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE(INIT=1'b0)
Compiling module unisims_ver.FD
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000110000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT6_2(INIT=64'b1100110000110011...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011101110111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111111111111...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111100101000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0111011100001000...
Compiling module unisims_ver.LUT6_2(INIT=64'b1101000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100111111001111...
Compiling module unisims_ver.LUT6_2(INIT=64'b1100000011001100...
Compiling module unisims_ver.FDR
Compiling module unisims_ver.LUT6_2(INIT=64'b1000000000000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b0100000000000000...
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0100001110111100...
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.LUT6_2(INIT=64'b0110011001100111...
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.LUT6_2(INIT=64'b1010001010000000...
Compiling module unisims_ver.LUT6_2(INIT=64'b01)
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100000000000...
Compiling module unisims_ver.FDRE_copy1
Compiling module unisims_ver.FD_2
Compiling module unisims_ver.LUT6_2(INIT=64'b1111111100000000...
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.FDR_2
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010010100110...
Compiling module unisims_ver.LUT6_2(INIT=64'b0101010001001010...
Compiling module unisims_ver.LUT6_2(INIT=64'b0110100101101001...
Compiling module unisims_ver.RAM64M
Compiling module work.kcpsm6_default
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=0,DOB...
Compiling module unisims_ver.RAMB36E1(INITP_00=256'b010101001...
Compiling module work.software
Compiling module work.tutorial
Compiling module work.testbench_v
Compiling module work.glbl
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot testbench_v_behav
