\hypertarget{union__hw__i2s__rcr2}{}\section{\+\_\+hw\+\_\+i2s\+\_\+rcr2 Union Reference}
\label{union__hw__i2s__rcr2}\index{\+\_\+hw\+\_\+i2s\+\_\+rcr2@{\+\_\+hw\+\_\+i2s\+\_\+rcr2}}


H\+W\+\_\+\+I2\+S\+\_\+\+R\+C\+R2 -\/ S\+AI Receive Configuration 2 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rcr2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__rcr2_aeffddc11d79674e73e1149ca0f025cc8}{}\label{union__hw__i2s__rcr2_aeffddc11d79674e73e1149ca0f025cc8}

\item 
struct \hyperlink{struct__hw__i2s__rcr2_1_1__hw__i2s__rcr2__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rcr2\+::\+\_\+hw\+\_\+i2s\+\_\+rcr2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__rcr2_a4eb3b4d0c84bfcf8b5c53d0b7f8dcf02}{}\label{union__hw__i2s__rcr2_a4eb3b4d0c84bfcf8b5c53d0b7f8dcf02}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+R\+C\+R2 -\/ S\+AI Receive Configuration 2 Register (RW) 

Reset value\+: 0x00000000U

This register must not be altered when R\+C\+SR\mbox{[}RE\mbox{]} is set. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
