{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 17:32:23 2020 " "Info: Processing started: Tue Mar 17 17:32:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AlienMain -c AlienMain " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off AlienMain -c AlienMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LED.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Info: Found entity 1: LED" {  } { { "LED.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/LED.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ServoControl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ServoControl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ServoControl " "Info: Found entity 1: ServoControl" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SPIBus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SPIBus.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIBus " "Info: Found entity 1: SPIBus" {  } { { "SPIBus.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/SPIBus.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AlienMain.v(186) " "Warning (10268): Verilog HDL information at AlienMain.v(186): Always Construct contains both blocking and non-blocking assignments" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 186 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AlienMain.v 5 5 " "Info: Found 5 design units, including 5 entities, in source file AlienMain.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlienMain " "Info: Found entity 1: AlienMain" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 SwitchPoll " "Info: Found entity 2: SwitchPoll" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 164 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 Rand " "Info: Found entity 3: Rand" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 234 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 bcd_decode_display " "Info: Found entity 4: bcd_decode_display" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 247 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 display_drv " "Info: Found entity 5: display_drv" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 272 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AlienMain.v(42) " "Critical Warning (10846): Verilog HDL Instantiation warning at AlienMain.v(42): instance has no name" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AlienMain.v(43) " "Critical Warning (10846): Verilog HDL Instantiation warning at AlienMain.v(43): instance has no name" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AlienMain.v(44) " "Critical Warning (10846): Verilog HDL Instantiation warning at AlienMain.v(44): instance has no name" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 44 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AlienMain.v(45) " "Critical Warning (10846): Verilog HDL Instantiation warning at AlienMain.v(45): instance has no name" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 45 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AlienMain.v(46) " "Critical Warning (10846): Verilog HDL Instantiation warning at AlienMain.v(46): instance has no name" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AlienMain.v(47) " "Critical Warning (10846): Verilog HDL Instantiation warning at AlienMain.v(47): instance has no name" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AlienMain.v(48) " "Critical Warning (10846): Verilog HDL Instantiation warning at AlienMain.v(48): instance has no name" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "AlienMain.v(49) " "Critical Warning (10846): Verilog HDL Instantiation warning at AlienMain.v(49): instance has no name" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "AlienMain " "Info: Elaborating entity \"AlienMain\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 AlienMain.v(73) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(73): truncated value with size 32 to match size of target (11)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AlienMain.v(75) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(75): truncated value with size 32 to match size of target (1)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AlienMain.v(78) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(78): truncated value with size 32 to match size of target (1)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 AlienMain.v(98) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(98): truncated value with size 8 to match size of target (5)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlienMain.v(104) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(104): truncated value with size 32 to match size of target (8)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AlienMain.v(106) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(106): truncated value with size 32 to match size of target (5)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AlienMain.v(111) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(111): truncated value with size 32 to match size of target (5)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlienMain.v(117) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(117): truncated value with size 32 to match size of target (8)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlienMain.v(119) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(119): truncated value with size 32 to match size of target (8)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlienMain.v(120) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(120): truncated value with size 32 to match size of target (8)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlienMain.v(136) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(136): truncated value with size 32 to match size of target (8)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AlienMain.v(155) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(155): truncated value with size 32 to match size of target (8)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.data_a\[7\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.data_a\[7\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.data_a\[6\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.data_a\[6\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.data_a\[5\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.data_a\[5\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.data_a\[4\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.data_a\[4\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.data_a\[3\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.data_a\[3\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.data_a\[2\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.data_a\[2\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.data_a\[1\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.data_a\[1\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.data_a\[0\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.data_a\[0\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.waddr_a\[3\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.waddr_a\[3\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.waddr_a\[2\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.waddr_a\[2\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.waddr_a\[1\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.waddr_a\[1\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDArray.waddr_a\[0\] 0 AlienMain.v(30) " "Warning (10030): Net \"LEDArray.waddr_a\[0\]\" at AlienMain.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIBus SPIBus:comb_5 " "Info: Elaborating entity \"SPIBus\" for hierarchy \"SPIBus:comb_5\"" {  } { { "AlienMain.v" "comb_5" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "GotByte SPIBus.v(13) " "Warning (10036): Verilog HDL or VHDL warning at SPIBus.v(13): object \"GotByte\" assigned a value but never read" {  } { { "SPIBus.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/SPIBus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCLKFall SPIBus.v(21) " "Warning (10036): Verilog HDL or VHDL warning at SPIBus.v(21): object \"SCLKFall\" assigned a value but never read" {  } { { "SPIBus.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/SPIBus.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSStart SPIBus.v(24) " "Warning (10036): Verilog HDL or VHDL warning at SPIBus.v(24): object \"SSStart\" assigned a value but never read" {  } { { "SPIBus.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/SPIBus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SSEnd SPIBus.v(25) " "Warning (10036): Verilog HDL or VHDL warning at SPIBus.v(25): object \"SSEnd\" assigned a value but never read" {  } { { "SPIBus.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/SPIBus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ServoControl ServoControl:comb_6 " "Info: Elaborating entity \"ServoControl\" for hierarchy \"ServoControl:comb_6\"" {  } { { "AlienMain.v" "comb_6" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ServoControl.v(23) " "Warning (10230): Verilog HDL assignment warning at ServoControl.v(23): truncated value with size 32 to match size of target (4)" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ServoControl.v(29) " "Warning (10230): Verilog HDL assignment warning at ServoControl.v(29): truncated value with size 32 to match size of target (11)" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ServoControl.v(31) " "Warning (10230): Verilog HDL assignment warning at ServoControl.v(31): truncated value with size 32 to match size of target (6)" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ServoControl.v(33) " "Warning (10230): Verilog HDL assignment warning at ServoControl.v(33): truncated value with size 32 to match size of target (16)" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED LED:comb_7 " "Info: Elaborating entity \"LED\" for hierarchy \"LED:comb_7\"" {  } { { "AlienMain.v" "comb_7" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_decode_display bcd_decode_display:comb_8 " "Info: Elaborating entity \"bcd_decode_display\" for hierarchy \"bcd_decode_display:comb_8\"" {  } { { "AlienMain.v" "comb_8" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AlienMain.v(265) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(265): truncated value with size 32 to match size of target (4)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AlienMain.v(266) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(266): truncated value with size 32 to match size of target (4)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AlienMain.v(267) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(267): truncated value with size 32 to match size of target (4)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_drv bcd_decode_display:comb_8\|display_drv:units " "Info: Elaborating entity \"display_drv\" for hierarchy \"bcd_decode_display:comb_8\|display_drv:units\"" {  } { { "AlienMain.v" "units" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 259 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rand Rand:comb_9 " "Info: Elaborating entity \"Rand\" for hierarchy \"Rand:comb_9\"" {  } { { "AlienMain.v" "comb_9" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SwitchPoll SwitchPoll:comb_10 " "Info: Elaborating entity \"SwitchPoll\" for hierarchy \"SwitchPoll:comb_10\"" {  } { { "AlienMain.v" "comb_10" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 AlienMain.v(175) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(175): truncated value with size 32 to match size of target (21)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AlienMain.v(177) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(177): truncated value with size 32 to match size of target (1)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 AlienMain.v(180) " "Warning (10230): Verilog HDL assignment warning at AlienMain.v(180): truncated value with size 32 to match size of target (1)" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "DCControl.v 1 1 " "Warning: Using design file DCControl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DCControl " "Info: Found entity 1: DCControl" {  } { { "DCControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/DCControl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCControl DCControl:comb_11 " "Info: Elaborating entity \"DCControl\" for hierarchy \"DCControl:comb_11\"" {  } { { "AlienMain.v" "comb_11" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 48 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DCControl.v(45) " "Warning (10230): Verilog HDL assignment warning at DCControl.v(45): truncated value with size 32 to match size of target (4)" {  } { { "DCControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/DCControl.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 1 comb_9 1 5 " "Warning: Port \"ordered port 1\" on the entity instantiation of \"comb_9\" is connected to a signal of width 1. The formal width of the signal in the module is 5.  Extra bits will be left dangling without any fanout logic." {  } { { "AlienMain.v" "comb_9" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 46 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0 "" 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 1 comb_8 8 10 " "Warning: Port \"ordered port 1\" on the entity instantiation of \"comb_8\" is connected to a signal of width 8. The formal width of the signal in the module is 10.  Extra bits will be driven by GND." {  } { { "AlienMain.v" "comb_8" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 45 0 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be driven by GND." 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd 5 2 " "Info: Found 5 design units, including 2 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_signaltap_pack " "Info: Found design unit 1: sld_signaltap_pack" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_signaltap-rtl " "Info: Found design unit 2: sld_signaltap-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 173 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_signaltap_impl-rtl " "Info: Found design unit 3: sld_signaltap_impl-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 437 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_signaltap " "Info: Found entity 1: sld_signaltap" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_signaltap_impl " "Info: Found entity 2: sld_signaltap_impl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 353 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 284 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd 14 7 " "Info: Found 14 design units, including 7 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_ela_control-rtl " "Info: Found design unit 1: sld_ela_control-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 125 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_ela_level_seq_mgr-rtl " "Info: Found design unit 2: sld_ela_level_seq_mgr-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 912 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_ela_state_machine-rtl " "Info: Found design unit 3: sld_ela_state_machine-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1096 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_ela_seg_state_machine-rtl " "Info: Found design unit 4: sld_ela_seg_state_machine-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1208 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 sld_ela_post_trigger_counter-rtl " "Info: Found design unit 5: sld_ela_post_trigger_counter-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1329 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sld_ela_segment_mgr-rtl " "Info: Found design unit 6: sld_ela_segment_mgr-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1464 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 sld_ela_basic_multi_level_trigger-rtl " "Info: Found design unit 7: sld_ela_basic_multi_level_trigger-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1651 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_control " "Info: Found entity 1: sld_ela_control" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 68 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_ela_level_seq_mgr " "Info: Found entity 2: sld_ela_level_seq_mgr" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 883 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "3 sld_ela_state_machine " "Info: Found entity 3: sld_ela_state_machine" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1074 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "4 sld_ela_seg_state_machine " "Info: Found entity 4: sld_ela_seg_state_machine" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1186 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "5 sld_ela_post_trigger_counter " "Info: Found entity 5: sld_ela_post_trigger_counter" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1309 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "6 sld_ela_segment_mgr " "Info: Found entity 6: sld_ela_segment_mgr" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1440 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "7 sld_ela_basic_multi_level_trigger " "Info: Found entity 7: sld_ela_basic_multi_level_trigger" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1614 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 921 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|lpm_shiftreg:trigger_config_deserialize\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 485 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 546 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|lpm_shiftreg:trigger_condition_deserialize\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1741 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mbpmg-rtl " "Info: Found design unit 1: sld_mbpmg-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_sbpmg-rtl " "Info: Found design unit 2: sld_sbpmg-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 298 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mbpmg " "Info: Found entity 1: sld_mbpmg" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_sbpmg " "Info: Found entity 2: sld_sbpmg" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 277 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1792 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_basic_multi_level_trigger:\\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm\|sld_mbpmg:\\trigger_modules_gen:0:trigger_match\|sld_sbpmg:\\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_mbpmg.vhd" 155 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_level_seq_mgr:ela_level_seq_mgr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_level_seq_mgr:ela_level_seq_mgr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 646 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 680 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 700 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1 sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 734 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_counter.tdf" 248 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\|lpm_counter:post_trigger_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_post_trigger_counter:\\gen_non_zero_sample_depth:tc1\|lpm_counter:post_trigger_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1390 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ofj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ofj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ofj " "Info: Found entity 1: cntr_ofj" {  } { { "db/cntr_ofj.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/cntr_ofj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 769 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_counter:\\non_zero_sample_depth_gen:segment_addr_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_counter:\\non_zero_sample_depth_gen:segment_addr_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1548 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_noi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_noi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_noi " "Info: Found entity 1: cntr_noi" {  } { { "db/cntr_noi.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/cntr_noi.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare " "Info: Found entity 1: lpm_compare" {  } { { "lpm_compare.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_compare.tdf" 266 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_compare:\\non_zero_sample_depth_gen:segment_addr_compare sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|lpm_compare:\\non_zero_sample_depth_gen:segment_addr_compare\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1564 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nth.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_nth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nth " "Info: Found entity 1: cmpr_nth" {  } { { "db/cmpr_nth.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/cmpr_nth.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_acquisition_buffer-rtl " "Info: Found design unit 1: sld_acquisition_buffer-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 74 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_offload_buffer_mgr-rtl " "Info: Found design unit 2: sld_offload_buffer_mgr-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 313 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_acquisition_buffer " "Info: Found entity 1: sld_acquisition_buffer" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 46 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_offload_buffer_mgr " "Info: Found entity 2: sld_offload_buffer_mgr" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 275 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_counter:\\write_address_non_zero_gen:write_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 163 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djk.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_djk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djk " "Info: Found entity 1: cntr_djk" {  } { { "db/cntr_djk.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/cntr_djk.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ff " "Info: Found entity 1: lpm_ff" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_ff.tdf" 48 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_ff:\\gen_non_zero_sample_depth:trigger_address_register sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_acquisition_buffer:sld_acquisition_buffer_inst\|lpm_ff:\\gen_non_zero_sample_depth:trigger_address_register\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 237 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/altsyncram.tdf" 435 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1067 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ri2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5ri2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ri2 " "Info: Found entity 1: altsyncram_5ri2" {  } { { "db/altsyncram_5ri2.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/altsyncram_5ri2.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:\\adv_point_3_and_more:advance_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 492 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_umh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_umh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_umh " "Info: Found entity 1: cntr_umh" {  } { { "db/cntr_umh.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/cntr_umh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:read_pointer_counter\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 526 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3di.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_3di.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3di " "Info: Found entity 1: cntr_3di" {  } { { "db/cntr_3di.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/cntr_3di.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:ram_data_shift_out\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 557 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_shiftreg:info_data_shift_out\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 591 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr sld_signaltap:auto_signaltap_0 " "Info: Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_rom_sr:crc_rom_sr\", which is child of megafunction instantiation \"sld_signaltap:auto_signaltap_0\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 1149 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0 " "Info: Instantiated megafunction \"sld_signaltap:auto_signaltap_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 671116800 " "Info: Parameter \"SLD_NODE_INFO\" = \"671116800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_POWER_UP_TRIGGER 0 " "Info: Parameter \"SLD_POWER_UP_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BIT_CNTR_BITS 5 " "Info: Parameter \"SLD_DATA_BIT_CNTR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_SAMPLE_DEPTH 128 " "Info: Parameter \"SLD_SAMPLE_DEPTH\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_MEM_ADDRESS_BITS 7 " "Info: Parameter \"SLD_MEM_ADDRESS_BITS\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_IN_ENABLED 0 " "Info: Parameter \"SLD_TRIGGER_IN_ENABLED\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ADVANCED_TRIGGER_ENTITY basic,1, " "Info: Parameter \"SLD_ADVANCED_TRIGGER_ENTITY\" = \"basic,1,\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_LEVEL_PIPELINE 1 " "Info: Parameter \"SLD_TRIGGER_LEVEL_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_ENABLE_ADVANCED_TRIGGER 0 " "Info: Parameter \"SLD_ENABLE_ADVANCED_TRIGGER\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_DATA_BITS 31 " "Info: Parameter \"SLD_DATA_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_TRIGGER_BITS 31 " "Info: Parameter \"SLD_TRIGGER_BITS\" = \"31\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Info: Parameter \"SLD_INVERSION_MASK\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_INVERSION_MASK_LENGTH 109 " "Info: Parameter \"SLD_INVERSION_MASK_LENGTH\" = \"109\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_LOWORD 16800 " "Info: Parameter \"SLD_NODE_CRC_LOWORD\" = \"16800\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_CRC_HIWORD 36050 " "Info: Parameter \"SLD_NODE_CRC_HIWORD\" = \"36050\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd 6 2 " "Info: Found 6 design units, including 2 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUB_PACK " "Info: Found design unit 1: HUB_PACK" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JTAG_PACK " "Info: Found design unit 2: JTAG_PACK" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_hub-rtl " "Info: Found design unit 3: sld_hub-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_state_machine-rtl " "Info: Found design unit 4: sld_jtag_state_machine-rtl" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1138 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Info: Found entity 1: sld_hub" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_jtag_state_machine " "Info: Found entity 2: sld_jtag_state_machine" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1123 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 567 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 598 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_decode.tdf" 64 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 687 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aoi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_aoi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aoi " "Info: Found entity 1: decode_aoi" {  } { { "db/decode_aoi.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/decode_aoi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_dffex-DFFEX " "Info: Found design unit 1: sld_dffex-DFFEX" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_dffex " "Info: Found entity 1: sld_dffex" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:RESET sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:RESET\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 766 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRSR sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRSR\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 845 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 913 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1021 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 8 " "Info: Parameter \"N_NODE_IR_BITS\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00101000000000000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00101000000000000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 1 " "Info: Parameter \"COMPILATION_MODE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone II " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LED:comb_7\|LEDOut\[7\] data_in GND " "Warning: Reduced register \"LED:comb_7\|LEDOut\[7\]\" with stuck data_in port to stuck value GND" {  } { { "LED.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/LED.v" 11 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "DCControl:comb_11\|PWMCount\[3\] DCControl:comb_12\|PWMCount\[3\] " "Info: Duplicate register \"DCControl:comb_11\|PWMCount\[3\]\" merged to single register \"DCControl:comb_12\|PWMCount\[3\]\"" {  } { { "DCControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/DCControl.v" 14 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DCControl:comb_11\|PWMCount\[2\] DCControl:comb_12\|PWMCount\[2\] " "Info: Duplicate register \"DCControl:comb_11\|PWMCount\[2\]\" merged to single register \"DCControl:comb_12\|PWMCount\[2\]\"" {  } { { "DCControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/DCControl.v" 14 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DCControl:comb_11\|PWMCount\[1\] DCControl:comb_12\|PWMCount\[1\] " "Info: Duplicate register \"DCControl:comb_11\|PWMCount\[1\]\" merged to single register \"DCControl:comb_12\|PWMCount\[1\]\"" {  } { { "DCControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/DCControl.v" 14 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "DCControl:comb_11\|PWMCount\[0\] DCControl:comb_12\|PWMCount\[0\] " "Info: Duplicate register \"DCControl:comb_11\|PWMCount\[0\]\" merged to single register \"DCControl:comb_12\|PWMCount\[0\]\"" {  } { { "DCControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/DCControl.v" 14 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "GCount\[0\] LEDCount\[0\] " "Info: Duplicate register \"GCount\[0\]\" merged to single register \"LEDCount\[0\]\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 15 " "Critical Warning: Memory depth value (16) in design file differs from memory depth value (15) in Memory Initialization File -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth value (%1!d!) in design file differs from memory depth value (%2!d!) in Memory Initialization File -- setting initial value for remaining addresses to 0" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "ServoControl:comb_6\|MicroCount\[15\] data_in GND " "Warning: Reduced register \"ServoControl:comb_6\|MicroCount\[15\]\" with stuck data_in port to stuck value GND" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 21 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GCount\[4\] data_in GND " "Warning: Reduced register \"GCount\[4\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GCount\[5\] data_in GND " "Warning: Reduced register \"GCount\[5\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GCount\[6\] data_in GND " "Warning: Reduced register \"GCount\[6\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "GCount\[7\] data_in GND " "Warning: Reduced register \"GCount\[7\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "SPIOut\[6\] SPIOut\[7\] " "Info: Duplicate register \"SPIOut\[6\]\" merged to single register \"SPIOut\[7\]\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "SPIOut\[3\] SPIOut\[7\] " "Info: Duplicate register \"SPIOut\[3\]\" merged to single register \"SPIOut\[7\]\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "Divider\[0\] DCControl:comb_12\|PWMCount\[0\] " "Info: Duplicate register \"Divider\[0\]\" merged to single register \"DCControl:comb_12\|PWMCount\[0\]\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 72 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "GCount\[1\] LEDCount\[1\] " "Info: Duplicate register \"GCount\[1\]\" merged to single register \"LEDCount\[1\]\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "GCount\[2\] LEDCount\[2\] " "Info: Duplicate register \"GCount\[2\]\" merged to single register \"LEDCount\[2\]\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "GCount\[3\] LEDCount\[3\] " "Info: Duplicate register \"GCount\[3\]\" merged to single register \"LEDCount\[3\]\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPIOut\[7\] data_in GND " "Warning: Reduced register \"SPIOut\[7\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:comb_8\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:comb_8\|lpm_divide:Mod1\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 266 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_g6m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_g6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_g6m " "Info: Found entity 1: lpm_divide_g6m" {  } { { "db/lpm_divide_g6m.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/lpm_divide_g6m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Info: Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_g2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:comb_8\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:comb_8\|lpm_divide:Mod0\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 265 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:comb_8\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:comb_8\|lpm_divide:Div0\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 266 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Info: Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "bcd_decode_display:comb_8\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"bcd_decode_display:comb_8\|lpm_divide:Div1\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 267 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_dem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dem " "Info: Found entity 1: lpm_divide_dem" {  } { { "db/lpm_divide_dem.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/lpm_divide_dem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_mult.tdf" 284 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ServoControl:comb_6\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"ServoControl:comb_6\|lpm_mult:Mult0\"" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c111.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_c111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c111 " "Info: Found entity 1: mult_c111" {  } { { "db/mult_c111.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/mult_c111.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "ServoControl:comb_6\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"ServoControl:comb_6\|lpm_divide:Div0\"" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lem.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_lem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lem " "Info: Found entity 1: lpm_divide_lem" {  } { { "db/lpm_divide_lem.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/lpm_divide_lem.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Info: Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/sign_div_unsign_vlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_03f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_03f " "Info: Found entity 1: alt_u_div_03f" {  } { { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "bcd_decode_display:comb_8\|numb_bcd2\[3\] data_in GND " "Warning: Reduced register \"bcd_decode_display:comb_8\|numb_bcd2\[3\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 263 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "bcd_decode_display:comb_8\|numb_bcd2\[2\] data_in GND " "Warning: Reduced register \"bcd_decode_display:comb_8\|numb_bcd2\[2\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 263 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "bcd_decode_display:comb_8\|display_drv:hundredths\|d\[1\] data_in GND " "Warning: Reduced register \"bcd_decode_display:comb_8\|display_drv:hundredths\|d\[1\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 279 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "bcd_decode_display:comb_8\|display_drv:hundredths\|d\[3\] bcd_decode_display:comb_8\|display_drv:hundredths\|d\[0\] " "Info: Duplicate register \"bcd_decode_display:comb_8\|display_drv:hundredths\|d\[3\]\" merged to single register \"bcd_decode_display:comb_8\|display_drv:hundredths\|d\[0\]\"" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 279 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "State\[3\]~reg0 data_in VCC " "Warning: Reduced register \"State\[3\]~reg0\" with stuck data_in port to stuck value VCC" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "LEDCount\[0\] " "Warning: No clock transition on \"LEDCount\[0\]\" register due to stuck clock or clock enable" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "LEDCount\[1\] " "Warning: No clock transition on \"LEDCount\[1\]\" register due to stuck clock or clock enable" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "LEDCount\[2\] " "Warning: No clock transition on \"LEDCount\[2\]\" register due to stuck clock or clock enable" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_NO_CLOCK_TRANSITION" "LEDCount\[3\] " "Warning: No clock transition on \"LEDCount\[3\]\" register due to stuck clock or clock enable" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "No clock transition on \"%1!s!\" register due to stuck clock or clock enable" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "State\[0\]~reg0 data_in GND " "Warning: Reduced register \"State\[0\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "State\[1\]~reg0 data_in VCC " "Warning: Reduced register \"State\[1\]~reg0\" with stuck data_in port to stuck value VCC" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "State\[2\]~reg0 data_in GND " "Warning: Reduced register \"State\[2\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "State\[4\]~reg0 data_in GND " "Warning: Reduced register \"State\[4\]~reg0\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPIOut\[4\] data_in VCC " "Warning: Reduced register \"SPIOut\[4\]\" with stuck data_in port to stuck value VCC" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPIOut\[2\] data_in VCC " "Warning: Reduced register \"SPIOut\[2\]\" with stuck data_in port to stuck value VCC" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPIOut\[1\] data_in GND " "Warning: Reduced register \"SPIOut\[1\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPIOut\[0\] data_in GND " "Warning: Reduced register \"SPIOut\[0\]\" with stuck data_in port to stuck value GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPIBus:comb_5\|OutputBuffer\[0\] data_in GND " "Warning: Reduced register \"SPIBus:comb_5\|OutputBuffer\[0\]\" with stuck data_in port to stuck value GND" {  } { { "SPIBus.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/SPIBus.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "SPIBus:comb_5\|OutputBuffer\[1\] data_in GND " "Warning: Reduced register \"SPIBus:comb_5\|OutputBuffer\[1\]\" with stuck data_in port to stuck value GND" {  } { { "SPIBus.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/SPIBus.v" 36 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "BCD\[15\] GND " "Warning: Pin \"BCD\[15\]\" stuck at GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 11 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "State\[0\] GND " "Warning: Pin \"State\[0\]\" stuck at GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "State\[1\] VCC " "Warning: Pin \"State\[1\]\" stuck at VCC" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "State\[2\] GND " "Warning: Pin \"State\[2\]\" stuck at GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "State\[3\] VCC " "Warning: Pin \"State\[3\]\" stuck at VCC" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "State\[4\] GND " "Warning: Pin \"State\[4\]\" stuck at GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDOut\[7\] GND " "Warning: Pin \"LEDOut\[7\]\" stuck at GND" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 14 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "103 100 " "Info: 103 registers lost all their fanouts during netlist optimizations. The first 100 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCode\[3\] " "Info: Register \"LEDCode\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCode\[4\] " "Info: Register \"LEDCode\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCode\[5\] " "Info: Register \"LEDCode\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCode\[6\] " "Info: Register \"LEDCode\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCode\[7\] " "Info: Register \"LEDCode\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_11/PWM " "Info: Register \"comb_11/PWM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_12/PWM " "Info: Register \"comb_12/PWM\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCount\[4\] " "Info: Register \"LEDCount\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCount\[5\] " "Info: Register \"LEDCount\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCount\[6\] " "Info: Register \"LEDCount\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LEDCount\[7\] " "Info: Register \"LEDCount\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Swout\[0\] " "Info: Register \"comb_10/Swout\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Swout\[1\] " "Info: Register \"comb_10/Swout\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Swout\[2\] " "Info: Register \"comb_10/Swout\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW1\[7\] " "Info: Register \"comb_10/SW1\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW1\[6\] " "Info: Register \"comb_10/SW1\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW1\[5\] " "Info: Register \"comb_10/SW1\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW1\[4\] " "Info: Register \"comb_10/SW1\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW1\[3\] " "Info: Register \"comb_10/SW1\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW1\[2\] " "Info: Register \"comb_10/SW1\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW1\[1\] " "Info: Register \"comb_10/SW1\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW1\[0\] " "Info: Register \"comb_10/SW1\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW7\[7\] " "Info: Register \"comb_10/SW7\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW7\[6\] " "Info: Register \"comb_10/SW7\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW7\[5\] " "Info: Register \"comb_10/SW7\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW7\[4\] " "Info: Register \"comb_10/SW7\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW7\[3\] " "Info: Register \"comb_10/SW7\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW7\[2\] " "Info: Register \"comb_10/SW7\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW7\[1\] " "Info: Register \"comb_10/SW7\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW7\[0\] " "Info: Register \"comb_10/SW7\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW6\[7\] " "Info: Register \"comb_10/SW6\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW6\[6\] " "Info: Register \"comb_10/SW6\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW6\[5\] " "Info: Register \"comb_10/SW6\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW6\[4\] " "Info: Register \"comb_10/SW6\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW6\[3\] " "Info: Register \"comb_10/SW6\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW6\[2\] " "Info: Register \"comb_10/SW6\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW6\[1\] " "Info: Register \"comb_10/SW6\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW6\[0\] " "Info: Register \"comb_10/SW6\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW5\[7\] " "Info: Register \"comb_10/SW5\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW5\[6\] " "Info: Register \"comb_10/SW5\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW5\[5\] " "Info: Register \"comb_10/SW5\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW5\[4\] " "Info: Register \"comb_10/SW5\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW5\[3\] " "Info: Register \"comb_10/SW5\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW5\[2\] " "Info: Register \"comb_10/SW5\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW5\[1\] " "Info: Register \"comb_10/SW5\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW5\[0\] " "Info: Register \"comb_10/SW5\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW4\[7\] " "Info: Register \"comb_10/SW4\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW4\[6\] " "Info: Register \"comb_10/SW4\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW4\[5\] " "Info: Register \"comb_10/SW4\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW4\[4\] " "Info: Register \"comb_10/SW4\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW4\[3\] " "Info: Register \"comb_10/SW4\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW4\[2\] " "Info: Register \"comb_10/SW4\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW4\[1\] " "Info: Register \"comb_10/SW4\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW4\[0\] " "Info: Register \"comb_10/SW4\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW3\[7\] " "Info: Register \"comb_10/SW3\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW3\[6\] " "Info: Register \"comb_10/SW3\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW3\[5\] " "Info: Register \"comb_10/SW3\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW3\[4\] " "Info: Register \"comb_10/SW3\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW3\[3\] " "Info: Register \"comb_10/SW3\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW3\[2\] " "Info: Register \"comb_10/SW3\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW3\[1\] " "Info: Register \"comb_10/SW3\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW3\[0\] " "Info: Register \"comb_10/SW3\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW2\[7\] " "Info: Register \"comb_10/SW2\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW2\[6\] " "Info: Register \"comb_10/SW2\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW2\[5\] " "Info: Register \"comb_10/SW2\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW2\[4\] " "Info: Register \"comb_10/SW2\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW2\[3\] " "Info: Register \"comb_10/SW2\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW2\[2\] " "Info: Register \"comb_10/SW2\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW2\[1\] " "Info: Register \"comb_10/SW2\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/SW2\[0\] " "Info: Register \"comb_10/SW2\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/DIVCLK " "Info: Register \"comb_10/DIVCLK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[0\] " "Info: Register \"comb_10/Divider\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[1\] " "Info: Register \"comb_10/Divider\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[2\] " "Info: Register \"comb_10/Divider\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[3\] " "Info: Register \"comb_10/Divider\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[4\] " "Info: Register \"comb_10/Divider\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[5\] " "Info: Register \"comb_10/Divider\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[6\] " "Info: Register \"comb_10/Divider\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[7\] " "Info: Register \"comb_10/Divider\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[8\] " "Info: Register \"comb_10/Divider\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[9\] " "Info: Register \"comb_10/Divider\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[10\] " "Info: Register \"comb_10/Divider\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[11\] " "Info: Register \"comb_10/Divider\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[12\] " "Info: Register \"comb_10/Divider\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[13\] " "Info: Register \"comb_10/Divider\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[14\] " "Info: Register \"comb_10/Divider\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[15\] " "Info: Register \"comb_10/Divider\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[16\] " "Info: Register \"comb_10/Divider\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[17\] " "Info: Register \"comb_10/Divider\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[18\] " "Info: Register \"comb_10/Divider\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[19\] " "Info: Register \"comb_10/Divider\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "comb_10/Divider\[20\] " "Info: Register \"comb_10/Divider\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "DIVCLK " "Info: Register \"DIVCLK\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Divider\[1\] " "Info: Register \"Divider\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Divider\[2\] " "Info: Register \"Divider\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Divider\[3\] " "Info: Register \"Divider\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Divider\[4\] " "Info: Register \"Divider\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Divider\[5\] " "Info: Register \"Divider\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Divider\[6\] " "Info: Register \"Divider\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Divider\[7\] " "Info: Register \"Divider\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_LIST_TRUNCATED" "100 " "Info: List truncated at 100 items" {  } {  } 0 0 "List truncated at %1!d! items" 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "bcd_decode_display:comb_8\|lpm_divide:Mod1\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[1\]~32 " "Info: Logic cell \"bcd_decode_display:comb_8\|lpm_divide:Mod1\|lpm_divide_g6m:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[1\]~32\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_8_result_int\[1\]~32" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "bcd_decode_display:comb_8\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[1\]~32 " "Info: Logic cell \"bcd_decode_display:comb_8\|lpm_divide:Div1\|lpm_divide_dem:auto_generated\|sign_div_unsign_nlh:divider\|alt_u_div_g2f:divider\|add_sub_8_result_int\[1\]~32\"" {  } { { "db/alt_u_div_g2f.tdf" "add_sub_8_result_int\[1\]~32" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_g2f.tdf" 67 22 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0} { "Info" "ISCL_SCL_CELL_NAME" "SPIOut\[5\]~390 " "Info: Logic cell \"SPIOut\[5\]~390\"" {  } { { "AlienMain.v" "SPIOut\[5\]~390" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "Logic cell \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[3\] GND " "Warning: Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[3\]\" stuck at GND" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 163 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[6\] GND " "Warning: Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[6\]\" stuck at GND" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 163 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "sld_signaltap:auto_signaltap_0\|ir_out\[7\] GND " "Warning: Pin \"sld_signaltap:auto_signaltap_0\|ir_out\[7\]\" stuck at GND" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 163 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.map.smsg " "Info: Generated suppressed messages file H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[3\] " "Critical Warning: Signal \"LEDCode\[3\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[3\] " "Critical Warning: Signal \"LEDCode\[3\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[4\] " "Critical Warning: Signal \"LEDCode\[4\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[4\] " "Critical Warning: Signal \"LEDCode\[4\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[5\] " "Critical Warning: Signal \"LEDCode\[5\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[5\] " "Critical Warning: Signal \"LEDCode\[5\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[6\] " "Critical Warning: Signal \"LEDCode\[6\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[6\] " "Critical Warning: Signal \"LEDCode\[6\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[7\] " "Critical Warning: Signal \"LEDCode\[7\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 LEDCode\[7\] " "Critical Warning: Signal \"LEDCode\[7\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[0\] " "Critical Warning: Signal \"SPIOut\[0\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[0\] " "Critical Warning: Signal \"SPIOut\[0\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[1\] " "Critical Warning: Signal \"SPIOut\[1\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[1\] " "Critical Warning: Signal \"SPIOut\[1\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[2\] " "Critical Warning: Signal \"SPIOut\[2\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[2\] " "Critical Warning: Signal \"SPIOut\[2\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[3\] " "Critical Warning: Signal \"SPIOut\[3\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[3\] " "Critical Warning: Signal \"SPIOut\[3\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[4\] " "Critical Warning: Signal \"SPIOut\[4\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[4\] " "Critical Warning: Signal \"SPIOut\[4\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[6\] " "Critical Warning: Signal \"SPIOut\[6\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[6\] " "Critical Warning: Signal \"SPIOut\[6\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[7\] " "Critical Warning: Signal \"SPIOut\[7\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 SPIOut\[7\] " "Critical Warning: Signal \"SPIOut\[7\]\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[0\]~reg0 " "Critical Warning: Signal \"State\[0\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[0\]~reg0 " "Critical Warning: Signal \"State\[0\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[1\]~reg0 " "Critical Warning: Signal \"State\[1\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[1\]~reg0 " "Critical Warning: Signal \"State\[1\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[2\]~reg0 " "Critical Warning: Signal \"State\[2\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[2\]~reg0 " "Critical Warning: Signal \"State\[2\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[3\]~reg0 " "Critical Warning: Signal \"State\[3\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[3\]~reg0 " "Critical Warning: Signal \"State\[3\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[4\]~reg0 " "Critical Warning: Signal \"State\[4\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Critical Warning" "WAMERGE_TAP_SOURCE_DOES_NOT_EXIST" "auto_signaltap_0 State\[4\]~reg0 " "Critical Warning: Signal \"State\[4\]~reg0\" cannot be found to connect to Incremental SignalTap II debug node instance \"auto_signaltap_0\". It will be tied to GND." {  } {  } 1 0 "Signal \"%2!s!\" cannot be found to connect to Incremental SignalTap II debug node instance \"%1!s!\". It will be tied to GND." 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[3\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[3\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[4\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[4\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[5\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[5\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[6\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[6\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[7\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[7\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[9\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[9\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[10\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[10\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[11\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[11\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[12\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[12\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[13\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[13\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[15\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[15\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[16\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[16\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[18\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[18\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[19\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[19\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[20\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[20\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[21\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[21\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_trigger_in\[22\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_trigger_in\[22\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[3\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[3\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[4\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[4\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[5\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[5\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[6\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[6\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[7\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[7\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[9\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[9\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[10\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[10\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[11\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[11\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[12\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[12\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[13\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[13\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[15\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[15\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[16\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[16\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[18\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[18\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[19\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[19\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[20\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[20\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[21\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[21\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_signaltap:auto_signaltap_0\|acq_data_in\[22\] sld_signaltap:auto_signaltap_0 " "Warning: Found unconnected port sld_signaltap:auto_signaltap_0\|acq_data_in\[22\] on design partition sld_signaltap:auto_signaltap_0 -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Warning" "WBPM_BPM_TIE_FLOATING_BP_TO_GND" "sld_hub:sld_hub_inst\|node_irq\[1\] sld_hub:sld_hub_inst " "Warning: Found unconnected port sld_hub:sld_hub_inst\|node_irq\[1\] on design partition sld_hub:sld_hub_inst -- port will be tied to GND" {  } {  } 0 0 "Found unconnected port %1!s! on design partition %2!s! -- port will be tied to GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1295 " "Info: Implemented 1295 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Info: Implemented 41 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "1206 " "Info: Implemented 1206 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Info: Implemented 31 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 157 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 157 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Info: Allocated 252 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 17:32:40 2020 " "Info: Processing ended: Tue Mar 17 17:32:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 17:32:41 2020 " "Info: Processing started: Tue Mar 17 17:32:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AlienMain -c AlienMain " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off AlienMain -c AlienMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "AlienMain EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"AlienMain\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "3 0 " "Info: The Fitter has identified 3 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "741 Top " "Info: Previous placement does not exist for 741 of 741 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "655 sld_signaltap:auto_signaltap_0 " "Info: Previous placement does not exist for 655 of 655 atoms in partition sld_signaltap:auto_signaltap_0" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "172 sld_hub:sld_hub_inst " "Info: Previous placement does not exist for 172 of 172 atoms in partition sld_hub:sld_hub_inst" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_NO_FP" "2 " "Info: Detected 2 design partitions (excluding Top) used without floorplan location assignments." { { "Info" "IFITCC_FITCC_QID_PARTITION_NO_FP_SUB" "sld_signaltap:auto_signaltap_0 " "Info: Design partition sld_signaltap:auto_signaltap_0 has no floorplan location assignments" {  } {  } 0 0 "Design partition %1!s! has no floorplan location assignments" 0 0 "" 0} { "Info" "IFITCC_FITCC_QID_PARTITION_NO_FP_SUB" "sld_hub:sld_hub_inst " "Info: Design partition sld_hub:sld_hub_inst has no floorplan location assignments" {  } {  } 0 0 "Design partition %1!s! has no floorplan location assignments" 0 0 "" 0}  } {  } 0 0 "Detected %1!d! design partitions (excluding Top) used without floorplan location assignments." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } {  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 51 " "Warning: No exact pin location assignment(s) for 2 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LEDOut\[7\] " "Info: Pin LEDOut\[7\] not assigned to an exact location on the device" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDOut[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDOut[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 420 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 688 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|CLR_SIGNAL  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|CLR_SIGNAL " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|CLR_SIGNAL~_wirecell" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:sld_hub_inst\|CLR_SIGNAL" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~408 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~408" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~408 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~408 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5 " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~5" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1140 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~5 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell " "Info: Destination node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~_wirecell" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~_wirecell } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|gen_non_zero_sample_depth~0  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|gen_non_zero_sample_depth~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|gen_non_zero_sample_depth~0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 420 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|offload_shift_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|ram_shift_load" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 409 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 405 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[1\]  " "Info: Automatically promoted node sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[1\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[2\] " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out\[2\]" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1266 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|ela_status~133 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|ela_status~133" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 451 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|ela_status~133 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|ela_status~133 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~111 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_seg_state_machine:sm2\|status_out~111" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1211 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~111 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_seg_state_machine:sm2|status_out~111 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|post_trigger_count_enable~108 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|post_trigger_count_enable~108" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1091 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~108 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|post_trigger_count_enable~108 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|edq~89 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_state_machine:sm1\|edq~89" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1137 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~89 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_state_machine:sm1|edq~89 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|trigger_out_mode_ff~7 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|trigger_out_mode_ff~7" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 430 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|trigger_out_mode_ff~7 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|trigger_out_mode_ff~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|segment_write_addr_adv_ena~116 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_ela_control:ela_control\|sld_ela_segment_mgr:\\gen_non_zero_sample_depth_segment:seg_mgr\|segment_write_addr_adv_ena~116" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_ela_control.vhd" 1521 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena~116 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|segment_write_addr_adv_ena~116 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_acquisition_buffer.vhd" 420 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[1] } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.30 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.30 VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 0 41 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.30V 28 9 " "Info: I/O bank number 2 does not use VREF pins and has 3.30V VCCIO pins. 28 total pin(s) used --  9 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 0 43 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.30V 14 26 " "Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 14 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.30V 5 34 " "Info: I/O bank number 5 does not use VREF pins and has 3.30V VCCIO pins. 5 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.30V 10 26 " "Info: I/O bank number 6 does not use VREF pins and has 3.30V VCCIO pins. 10 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use unused 0 40 " "Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use unused 0 43 " "Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "52.902 ns register register " "Info: Estimated most critical path is register to register delay of 52.902 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ServoPos\[0\] 1 REG LAB_X29_Y17 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y17; Fanout = 10; REG Node = 'ServoPos\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ServoPos[0] } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(3.615 ns) 4.195 ns ServoControl:comb_6\|lpm_mult:Mult0\|mult_c111:auto_generated\|mac_mult1~DATAOUT12 2 COMB DSPMULT_X28_Y17_N0 1 " "Info: 2: + IC(0.580 ns) + CELL(3.615 ns) = 4.195 ns; Loc. = DSPMULT_X28_Y17_N0; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_mult:Mult0\|mult_c111:auto_generated\|mac_mult1~DATAOUT12'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.195 ns" { ServoPos[0] ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 } "NODE_NAME" } } { "db/mult_c111.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/mult_c111.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 4.499 ns ServoControl:comb_6\|lpm_mult:Mult0\|mult_c111:auto_generated\|result\[12\] 3 COMB DSPOUT_X28_Y17_N2 4 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 4.499 ns; Loc. = DSPOUT_X28_Y17_N2; Fanout = 4; COMB Node = 'ServoControl:comb_6\|lpm_mult:Mult0\|mult_c111:auto_generated\|result\[12\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] } "NODE_NAME" } } { "db/mult_c111.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/mult_c111.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.517 ns) 6.326 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[1\]~17 4 COMB LAB_X36_Y17 2 " "Info: 4: + IC(1.310 ns) + CELL(0.517 ns) = 6.326 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[1\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.406 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[2\]~19 5 COMB LAB_X36_Y17 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 6.406 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[2\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.486 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[3\]~21 6 COMB LAB_X36_Y17 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 6.486 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[3\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.566 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[4\]~23 7 COMB LAB_X36_Y17 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 6.566 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[4\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.646 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[5\]~25 8 COMB LAB_X36_Y17 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 6.646 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[5\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.726 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[6\]~27 9 COMB LAB_X36_Y17 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 6.726 ns; Loc. = LAB_X36_Y17; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[6\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.184 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[7\]~28 10 COMB LAB_X36_Y17 19 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.184 ns; Loc. = LAB_X36_Y17; Fanout = 19; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[7\]~28'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.177 ns) 8.093 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[48\]~191 11 COMB LAB_X35_Y17 2 " "Info: 11: + IC(0.732 ns) + CELL(0.177 ns) = 8.093 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[48\]~191'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.909 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~191 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.495 ns) 9.625 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[1\]~19 12 COMB LAB_X37_Y17 2 " "Info: 12: + IC(1.037 ns) + CELL(0.495 ns) = 9.625 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[1\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~191 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.705 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[2\]~21 13 COMB LAB_X37_Y17 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.705 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.785 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[3\]~23 14 COMB LAB_X37_Y17 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 9.785 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.865 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[4\]~25 15 COMB LAB_X37_Y17 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 9.865 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.945 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[5\]~27 16 COMB LAB_X37_Y17 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 9.945 ns; Loc. = LAB_X37_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.025 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[6\]~29 17 COMB LAB_X37_Y17 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.025 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.105 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[7\]~31 18 COMB LAB_X37_Y17 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.105 ns; Loc. = LAB_X37_Y17; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.563 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[8\]~32 19 COMB LAB_X37_Y17 20 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 10.563 ns; Loc. = LAB_X37_Y17; Fanout = 20; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.177 ns) 11.777 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[57\]~174 20 COMB LAB_X35_Y17 2 " "Info: 20: + IC(1.037 ns) + CELL(0.177 ns) = 11.777 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[57\]~174'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.214 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[57]~174 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.495 ns) 13.310 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[2\]~21 21 COMB LAB_X38_Y17 2 " "Info: 21: + IC(1.038 ns) + CELL(0.495 ns) = 13.310 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.533 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[57]~174 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.390 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[3\]~23 22 COMB LAB_X38_Y17 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 13.390 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.470 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[4\]~25 23 COMB LAB_X38_Y17 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 13.470 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.550 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[5\]~27 24 COMB LAB_X38_Y17 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 13.550 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.630 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[6\]~29 25 COMB LAB_X38_Y17 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 13.630 ns; Loc. = LAB_X38_Y17; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.710 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[7\]~31 26 COMB LAB_X38_Y17 1 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 13.710 ns; Loc. = LAB_X38_Y17; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.168 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[8\]~32 27 COMB LAB_X38_Y17 21 " "Info: 27: + IC(0.000 ns) + CELL(0.458 ns) = 14.168 ns; Loc. = LAB_X38_Y17; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.521 ns) 15.391 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[65\]~150 28 COMB LAB_X36_Y17 2 " "Info: 28: + IC(0.702 ns) + CELL(0.521 ns) = 15.391 ns; Loc. = LAB_X36_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[65\]~150'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.357 ns) + CELL(0.517 ns) 17.265 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[2\]~21 29 COMB LAB_X38_Y16 2 " "Info: 29: + IC(1.357 ns) + CELL(0.517 ns) = 17.265 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.345 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[3\]~23 30 COMB LAB_X38_Y16 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 17.345 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.425 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[4\]~25 31 COMB LAB_X38_Y16 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 17.425 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.505 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[5\]~27 32 COMB LAB_X38_Y16 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 17.505 ns; Loc. = LAB_X38_Y16; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.585 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[6\]~29 33 COMB LAB_X38_Y16 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 17.585 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.665 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[7\]~31 34 COMB LAB_X38_Y16 1 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 17.665 ns; Loc. = LAB_X38_Y16; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 18.123 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[8\]~32 35 COMB LAB_X38_Y16 21 " "Info: 35: + IC(0.000 ns) + CELL(0.458 ns) = 18.123 ns; Loc. = LAB_X38_Y16; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.178 ns) 19.691 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[74\]~5180 36 COMB LAB_X36_Y17 3 " "Info: 36: + IC(1.390 ns) + CELL(0.178 ns) = 19.691 ns; Loc. = LAB_X36_Y17; Fanout = 3; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[74\]~5180'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[74]~5180 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.517 ns) 21.274 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[3\]~23 37 COMB LAB_X37_Y14 2 " "Info: 37: + IC(1.066 ns) + CELL(0.517 ns) = 21.274 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[74]~5180 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.354 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[4\]~25 38 COMB LAB_X37_Y14 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 21.354 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.434 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[5\]~27 39 COMB LAB_X37_Y14 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 21.434 ns; Loc. = LAB_X37_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.514 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[6\]~29 40 COMB LAB_X37_Y14 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 21.514 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.594 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[7\]~31 41 COMB LAB_X37_Y14 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 21.594 ns; Loc. = LAB_X37_Y14; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 22.052 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[8\]~32 42 COMB LAB_X37_Y14 21 " "Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 22.052 ns; Loc. = LAB_X37_Y14; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.521 ns) 23.318 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[81\]~118 43 COMB LAB_X38_Y17 2 " "Info: 43: + IC(0.745 ns) + CELL(0.521 ns) = 23.318 ns; Loc. = LAB_X38_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[81\]~118'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.517 ns) 25.218 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[2\]~21 44 COMB LAB_X36_Y14 2 " "Info: 44: + IC(1.383 ns) + CELL(0.517 ns) = 25.218 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.298 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[3\]~23 45 COMB LAB_X36_Y14 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 25.298 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.378 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[4\]~25 46 COMB LAB_X36_Y14 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 25.378 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.458 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[5\]~27 47 COMB LAB_X36_Y14 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 25.458 ns; Loc. = LAB_X36_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.538 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[6\]~29 48 COMB LAB_X36_Y14 1 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 25.538 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.618 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[7\]~31 49 COMB LAB_X36_Y14 1 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 25.618 ns; Loc. = LAB_X36_Y14; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 26.076 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[8\]~32 50 COMB LAB_X36_Y14 21 " "Info: 50: + IC(0.000 ns) + CELL(0.458 ns) = 26.076 ns; Loc. = LAB_X36_Y14; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.177 ns) 27.337 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[89\]~110 51 COMB LAB_X37_Y16 2 " "Info: 51: + IC(1.084 ns) + CELL(0.177 ns) = 27.337 ns; Loc. = LAB_X37_Y16; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[89\]~110'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~110 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.495 ns) 28.916 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[2\]~21 52 COMB LAB_X38_Y14 2 " "Info: 52: + IC(1.084 ns) + CELL(0.495 ns) = 28.916 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~110 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.996 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[3\]~23 53 COMB LAB_X38_Y14 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 28.996 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.076 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[4\]~25 54 COMB LAB_X38_Y14 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 29.076 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.156 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[5\]~27 55 COMB LAB_X38_Y14 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 29.156 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.236 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[6\]~29 56 COMB LAB_X38_Y14 1 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 29.236 ns; Loc. = LAB_X38_Y14; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 29.316 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[7\]~31 57 COMB LAB_X38_Y14 1 " "Info: 57: + IC(0.000 ns) + CELL(0.080 ns) = 29.316 ns; Loc. = LAB_X38_Y14; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 29.774 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[8\]~32 58 COMB LAB_X38_Y14 21 " "Info: 58: + IC(0.000 ns) + CELL(0.458 ns) = 29.774 ns; Loc. = LAB_X38_Y14; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.098 ns) + CELL(0.177 ns) 31.049 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[96\]~95 59 COMB LAB_X37_Y11 2 " "Info: 59: + IC(1.098 ns) + CELL(0.177 ns) = 31.049 ns; Loc. = LAB_X37_Y11; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[96\]~95'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.084 ns) + CELL(0.495 ns) 32.628 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[1\]~19 60 COMB LAB_X38_Y13 2 " "Info: 60: + IC(1.084 ns) + CELL(0.495 ns) = 32.628 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[1\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.708 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[2\]~21 61 COMB LAB_X38_Y13 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 32.708 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.788 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[3\]~23 62 COMB LAB_X38_Y13 2 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 32.788 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.868 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[4\]~25 63 COMB LAB_X38_Y13 2 " "Info: 63: + IC(0.000 ns) + CELL(0.080 ns) = 32.868 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.948 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[5\]~27 64 COMB LAB_X38_Y13 2 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 32.948 ns; Loc. = LAB_X38_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.028 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[6\]~29 65 COMB LAB_X38_Y13 1 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 33.028 ns; Loc. = LAB_X38_Y13; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 33.108 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[7\]~31 66 COMB LAB_X38_Y13 1 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 33.108 ns; Loc. = LAB_X38_Y13; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 33.566 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[8\]~32 67 COMB LAB_X38_Y13 21 " "Info: 67: + IC(0.000 ns) + CELL(0.458 ns) = 33.566 ns; Loc. = LAB_X38_Y13; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.177 ns) 34.825 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[104\]~79 68 COMB LAB_X38_Y14 2 " "Info: 68: + IC(1.082 ns) + CELL(0.177 ns) = 34.825 ns; Loc. = LAB_X38_Y14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[104\]~79'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.495 ns) 36.402 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[1\]~19 69 COMB LAB_X37_Y13 2 " "Info: 69: + IC(1.082 ns) + CELL(0.495 ns) = 36.402 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[1\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.482 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[2\]~21 70 COMB LAB_X37_Y13 2 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 36.482 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.562 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[3\]~23 71 COMB LAB_X37_Y13 2 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 36.562 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.642 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[4\]~25 72 COMB LAB_X37_Y13 2 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 36.642 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.722 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[5\]~27 73 COMB LAB_X37_Y13 2 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 36.722 ns; Loc. = LAB_X37_Y13; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.802 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[6\]~29 74 COMB LAB_X37_Y13 1 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 36.802 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 36.882 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[7\]~31 75 COMB LAB_X37_Y13 1 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 36.882 ns; Loc. = LAB_X37_Y13; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 37.340 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[8\]~32 76 COMB LAB_X37_Y13 21 " "Info: 76: + IC(0.000 ns) + CELL(0.458 ns) = 37.340 ns; Loc. = LAB_X37_Y13; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.729 ns) + CELL(0.177 ns) 39.246 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[112\]~63 77 COMB LAB_X29_Y17 2 " "Info: 77: + IC(1.729 ns) + CELL(0.177 ns) = 39.246 ns; Loc. = LAB_X29_Y17; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[112\]~63'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.906 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.996 ns) + CELL(0.495 ns) 41.737 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~55 78 COMB LAB_X37_Y12 2 " "Info: 78: + IC(1.996 ns) + CELL(0.495 ns) = 41.737 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~55'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.817 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~57 79 COMB LAB_X37_Y12 2 " "Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 41.817 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~57'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.897 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~59 80 COMB LAB_X37_Y12 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 41.897 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~59'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 41.977 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~61 81 COMB LAB_X37_Y12 2 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 41.977 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~61'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 42.057 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~63 82 COMB LAB_X37_Y12 2 " "Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 42.057 ns; Loc. = LAB_X37_Y12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~63'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 42.137 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~65 83 COMB LAB_X37_Y12 1 " "Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 42.137 ns; Loc. = LAB_X37_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~65'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 42.217 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~67 84 COMB LAB_X37_Y12 1 " "Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 42.217 ns; Loc. = LAB_X37_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~67'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 42.675 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~68 85 COMB LAB_X37_Y12 17 " "Info: 85: + IC(0.000 ns) + CELL(0.458 ns) = 42.675 ns; Loc. = LAB_X37_Y12; Fanout = 17; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~68'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 43.926 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[122\]~5186 86 COMB LAB_X38_Y13 3 " "Info: 86: + IC(1.073 ns) + CELL(0.178 ns) = 43.926 ns; Loc. = LAB_X38_Y13; Fanout = 3; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[122\]~5186'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.517 ns) 45.502 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~59 87 COMB LAB_X38_Y12 2 " "Info: 87: + IC(1.059 ns) + CELL(0.517 ns) = 45.502 ns; Loc. = LAB_X38_Y12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~59'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 45.582 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~61 88 COMB LAB_X38_Y12 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 45.582 ns; Loc. = LAB_X38_Y12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~61'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 45.662 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~63 89 COMB LAB_X38_Y12 2 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 45.662 ns; Loc. = LAB_X38_Y12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~63'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 45.742 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~65 90 COMB LAB_X38_Y12 1 " "Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 45.742 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~65'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 45.822 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~67 91 COMB LAB_X38_Y12 1 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 45.822 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~67'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 46.280 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~68 92 COMB LAB_X38_Y12 11 " "Info: 92: + IC(0.000 ns) + CELL(0.458 ns) = 46.280 ns; Loc. = LAB_X38_Y12; Fanout = 11; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~68'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.319 ns) 47.538 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[131\]~5173 93 COMB LAB_X38_Y13 1 " "Info: 93: + IC(0.939 ns) + CELL(0.319 ns) = 47.538 ns; Loc. = LAB_X38_Y13; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[131\]~5173'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.059 ns) + CELL(0.517 ns) 49.114 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~51 94 COMB LAB_X38_Y12 1 " "Info: 94: + IC(1.059 ns) + CELL(0.517 ns) = 49.114 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~51'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.194 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~53 95 COMB LAB_X38_Y12 1 " "Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 49.194 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~53'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.274 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~55 96 COMB LAB_X38_Y12 1 " "Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 49.274 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~55'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.354 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~57 97 COMB LAB_X38_Y12 1 " "Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 49.354 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~57'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 49.812 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~58 98 COMB LAB_X38_Y12 1 " "Info: 98: + IC(0.000 ns) + CELL(0.458 ns) = 49.812 ns; Loc. = LAB_X38_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~58'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.719 ns) + CELL(0.517 ns) 51.048 ns ServoControl:comb_6\|LessThan2~215 99 COMB LAB_X39_Y12 1 " "Info: 99: + IC(0.719 ns) + CELL(0.517 ns) = 51.048 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~215'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 ServoControl:comb_6|LessThan2~215 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.128 ns ServoControl:comb_6\|LessThan2~217 100 COMB LAB_X39_Y12 1 " "Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 51.128 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~217'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~215 ServoControl:comb_6|LessThan2~217 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.208 ns ServoControl:comb_6\|LessThan2~219 101 COMB LAB_X39_Y12 1 " "Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 51.208 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~219'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~217 ServoControl:comb_6|LessThan2~219 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.288 ns ServoControl:comb_6\|LessThan2~221 102 COMB LAB_X39_Y12 1 " "Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 51.288 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~221'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~219 ServoControl:comb_6|LessThan2~221 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.368 ns ServoControl:comb_6\|LessThan2~223 103 COMB LAB_X39_Y12 1 " "Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 51.368 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~223'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~221 ServoControl:comb_6|LessThan2~223 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.448 ns ServoControl:comb_6\|LessThan2~225 104 COMB LAB_X39_Y12 1 " "Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 51.448 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~225'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~223 ServoControl:comb_6|LessThan2~225 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.528 ns ServoControl:comb_6\|LessThan2~227 105 COMB LAB_X39_Y12 1 " "Info: 105: + IC(0.000 ns) + CELL(0.080 ns) = 51.528 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~227'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~225 ServoControl:comb_6|LessThan2~227 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.608 ns ServoControl:comb_6\|LessThan2~229 106 COMB LAB_X39_Y12 1 " "Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 51.608 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~229'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~227 ServoControl:comb_6|LessThan2~229 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.688 ns ServoControl:comb_6\|LessThan2~231 107 COMB LAB_X39_Y12 1 " "Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 51.688 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~231'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~229 ServoControl:comb_6|LessThan2~231 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 51.768 ns ServoControl:comb_6\|LessThan2~233 108 COMB LAB_X39_Y12 1 " "Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 51.768 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~233'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~231 ServoControl:comb_6|LessThan2~233 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 52.226 ns ServoControl:comb_6\|LessThan2~234 109 COMB LAB_X39_Y12 1 " "Info: 109: + IC(0.000 ns) + CELL(0.458 ns) = 52.226 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~234'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|LessThan2~233 ServoControl:comb_6|LessThan2~234 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.449 ns) 52.806 ns ServoControl:comb_6\|LessThan2~238 110 COMB LAB_X39_Y12 1 " "Info: 110: + IC(0.131 ns) + CELL(0.449 ns) = 52.806 ns; Loc. = LAB_X39_Y12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~238'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.580 ns" { ServoControl:comb_6|LessThan2~234 ServoControl:comb_6|LessThan2~238 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 52.902 ns ServoControl:comb_6\|SigOut 111 REG LAB_X39_Y12 1 " "Info: 111: + IC(0.000 ns) + CELL(0.096 ns) = 52.902 ns; Loc. = LAB_X39_Y12; Fanout = 1; REG Node = 'ServoControl:comb_6\|SigOut'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ServoControl:comb_6|LessThan2~238 ServoControl:comb_6|SigOut } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.306 ns ( 47.84 % ) " "Info: Total cell delay = 25.306 ns ( 47.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "27.596 ns ( 52.16 % ) " "Info: Total interconnect delay = 27.596 ns ( 52.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "52.902 ns" { ServoPos[0] ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~191 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[57]~174 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[74]~5180 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~110 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 ServoControl:comb_6|LessThan2~215 ServoControl:comb_6|LessThan2~217 ServoControl:comb_6|LessThan2~219 ServoControl:comb_6|LessThan2~221 ServoControl:comb_6|LessThan2~223 ServoControl:comb_6|LessThan2~225 ServoControl:comb_6|LessThan2~227 ServoControl:comb_6|LessThan2~229 ServoControl:comb_6|LessThan2~231 ServoControl:comb_6|LessThan2~233 ServoControl:comb_6|LessThan2~234 ServoControl:comb_6|LessThan2~238 ServoControl:comb_6|SigOut } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 3 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 3%" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "X25_Y14 X37_Y27 " "Info: The peak interconnect region extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "The peak interconnect region extends from location %1!s! to location %2!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "40 " "Warning: Found 40 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MISO 0 " "Info: Pin \"MISO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SigOut 0 " "Info: Pin \"SigOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCOut1\[0\] 0 " "Info: Pin \"DCOut1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCOut1\[1\] 0 " "Info: Pin \"DCOut1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCOut2\[0\] 0 " "Info: Pin \"DCOut2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DCOut2\[1\] 0 " "Info: Pin \"DCOut2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[0\] 0 " "Info: Pin \"BCD\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[1\] 0 " "Info: Pin \"BCD\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[2\] 0 " "Info: Pin \"BCD\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[3\] 0 " "Info: Pin \"BCD\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[4\] 0 " "Info: Pin \"BCD\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[5\] 0 " "Info: Pin \"BCD\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[6\] 0 " "Info: Pin \"BCD\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[7\] 0 " "Info: Pin \"BCD\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[8\] 0 " "Info: Pin \"BCD\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[9\] 0 " "Info: Pin \"BCD\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[10\] 0 " "Info: Pin \"BCD\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[11\] 0 " "Info: Pin \"BCD\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[12\] 0 " "Info: Pin \"BCD\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[13\] 0 " "Info: Pin \"BCD\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[14\] 0 " "Info: Pin \"BCD\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[15\] 0 " "Info: Pin \"BCD\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[16\] 0 " "Info: Pin \"BCD\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[17\] 0 " "Info: Pin \"BCD\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[18\] 0 " "Info: Pin \"BCD\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[19\] 0 " "Info: Pin \"BCD\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BCD\[20\] 0 " "Info: Pin \"BCD\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[0\] 0 " "Info: Pin \"State\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[1\] 0 " "Info: Pin \"State\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[2\] 0 " "Info: Pin \"State\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[3\] 0 " "Info: Pin \"State\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "State\[4\] 0 " "Info: Pin \"State\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDOut\[0\] 0 " "Info: Pin \"LEDOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDOut\[1\] 0 " "Info: Pin \"LEDOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDOut\[2\] 0 " "Info: Pin \"LEDOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDOut\[3\] 0 " "Info: Pin \"LEDOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDOut\[4\] 0 " "Info: Pin \"LEDOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDOut\[5\] 0 " "Info: Pin \"LEDOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDOut\[6\] 0 " "Info: Pin \"LEDOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDOut\[7\] 0 " "Info: Pin \"LEDOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|CLR_SIGNAL~clkctrl " "Info: Node sld_hub:sld_hub_inst\|CLR_SIGNAL~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[4\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[4\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[5\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[5\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[2\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[2\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[3\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[3\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[7\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[7\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[6\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|sld_dffex:IRSR\|Q\[6\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:IRSR|Q[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~clkctrl } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 316 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|CLR_SIGNAL~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE_TOP_MSG" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~clkctrl " "Info: Node sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[0\]~clkctrl uses non-global routing resources to route signals to global destination nodes" { { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|jtag_debug_mode_usr0 " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|jtag_debug_mode_usr0 -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr0 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 392 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr0 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|jtag_debug_mode_usr1 -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 393 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|jtag_debug_mode_usr1 } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[4\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[4\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[4] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[7\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[7\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[7] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[1\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[1\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[1] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[9\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[9] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[2\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[2\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[2] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[5\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[5\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[5] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[8\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[8\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[8] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[6\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[6\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[6] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[3\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[3\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[3] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0} { "Info" "IFSAC_FSAC_GLOBAL_CLK_USES_LAB_LINE" "clear sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[0\] " "Info: Port clear -- assigned as a global for destination node sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\|dffs\[0\] -- routed using non-global resources" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|lpm_shiftreg:jtag_ir_register|dffs[0] } "NODE_NAME" } }  } 0 0 "Port %1!s! -- assigned as a global for destination node %2!s! -- routed using non-global resources" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~clkctrl } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 1155 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[0]~clkctrl } "NODE_NAME" } }  } 0 0 "Node %1!s! uses non-global routing resources to route signals to global destination nodes" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "7 " "Warning: Following 7 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "BCD\[15\] GND " "Info: Pin BCD\[15\] has GND driving its datain port" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 11 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "BCD\[15\]" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD[15] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { BCD[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "State\[0\] GND " "Info: Pin State\[0\] has GND driving its datain port" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "State\[0\]" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "State\[1\] VCC " "Info: Pin State\[1\] has VCC driving its datain port" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "State\[1\]" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "State\[2\] GND " "Info: Pin State\[2\] has GND driving its datain port" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "State\[2\]" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[2] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "State\[3\] VCC " "Info: Pin State\[3\] has VCC driving its datain port" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "State\[3\]" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "State\[4\] GND " "Info: Pin State\[4\] has GND driving its datain port" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "State\[4\]" } } } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[4] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { State[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "LEDOut\[7\] GND " "Info: Pin LEDOut\[7\] has GND driving its datain port" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 14 -1 0 } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDOut[7] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { LEDOut[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.fit.smsg " "Info: Generated suppressed messages file H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "317 " "Info: Allocated 317 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 17:32:48 2020 " "Info: Processing ended: Tue Mar 17 17:32:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 17:32:51 2020 " "Info: Processing started: Tue Mar 17 17:32:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AlienMain -c AlienMain " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off AlienMain -c AlienMain" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Allocated 237 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 17:32:56 2020 " "Info: Processing ended: Tue Mar 17 17:32:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 17 17:32:57 2020 " "Info: Processing started: Tue Mar 17 17:32:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AlienMain -c AlienMain --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AlienMain -c AlienMain --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } } { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ServoPos\[1\] register ServoControl:comb_6\|SigOut 19.63 MHz 50.935 ns Internal " "Info: Clock \"clk\" has Internal fmax of 19.63 MHz between source register \"ServoPos\[1\]\" and destination register \"ServoControl:comb_6\|SigOut\" (period= 50.935 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "50.700 ns + Longest register register " "Info: + Longest register to register delay is 50.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ServoPos\[1\] 1 REG LCFF_X29_Y17_N15 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y17_N15; Fanout = 11; REG Node = 'ServoPos\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { ServoPos[1] } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(3.615 ns) 4.492 ns ServoControl:comb_6\|lpm_mult:Mult0\|mult_c111:auto_generated\|mac_mult1~DATAOUT12 2 COMB DSPMULT_X28_Y17_N0 1 " "Info: 2: + IC(0.877 ns) + CELL(3.615 ns) = 4.492 ns; Loc. = DSPMULT_X28_Y17_N0; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_mult:Mult0\|mult_c111:auto_generated\|mac_mult1~DATAOUT12'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.492 ns" { ServoPos[1] ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 } "NODE_NAME" } } { "db/mult_c111.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/mult_c111.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.304 ns) 4.796 ns ServoControl:comb_6\|lpm_mult:Mult0\|mult_c111:auto_generated\|result\[12\] 3 COMB DSPOUT_X28_Y17_N2 4 " "Info: 3: + IC(0.000 ns) + CELL(0.304 ns) = 4.796 ns; Loc. = DSPOUT_X28_Y17_N2; Fanout = 4; COMB Node = 'ServoControl:comb_6\|lpm_mult:Mult0\|mult_c111:auto_generated\|result\[12\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.304 ns" { ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] } "NODE_NAME" } } { "db/mult_c111.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/mult_c111.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.495 ns) 6.627 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[1\]~17 4 COMB LCCOMB_X36_Y17_N8 2 " "Info: 4: + IC(1.336 ns) + CELL(0.495 ns) = 6.627 ns; Loc. = LCCOMB_X36_Y17_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[1\]~17'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.707 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[2\]~19 5 COMB LCCOMB_X36_Y17_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 6.707 ns; Loc. = LCCOMB_X36_Y17_N10; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[2\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.787 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[3\]~21 6 COMB LCCOMB_X36_Y17_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 6.787 ns; Loc. = LCCOMB_X36_Y17_N12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[3\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.961 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[4\]~23 7 COMB LCCOMB_X36_Y17_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 6.961 ns; Loc. = LCCOMB_X36_Y17_N14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[4\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.041 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[5\]~25 8 COMB LCCOMB_X36_Y17_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 7.041 ns; Loc. = LCCOMB_X36_Y17_N16; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[5\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 7.121 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[6\]~27 9 COMB LCCOMB_X36_Y17_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 7.121 ns; Loc. = LCCOMB_X36_Y17_N18; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[6\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 7.579 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[7\]~28 10 COMB LCCOMB_X36_Y17_N20 19 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.579 ns; Loc. = LCCOMB_X36_Y17_N20; Fanout = 19; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_6_result_int\[7\]~28'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 97 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.178 ns) 8.402 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[48\]~183 11 COMB LCCOMB_X35_Y17_N26 2 " "Info: 11: + IC(0.645 ns) + CELL(0.178 ns) = 8.402 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[48\]~183'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~183 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.620 ns) 9.840 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[1\]~19 12 COMB LCCOMB_X37_Y17_N14 2 " "Info: 12: + IC(0.818 ns) + CELL(0.620 ns) = 9.840 ns; Loc. = LCCOMB_X37_Y17_N14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[1\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.438 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~183 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 9.920 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[2\]~21 13 COMB LCCOMB_X37_Y17_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.920 ns; Loc. = LCCOMB_X37_Y17_N16; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.000 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[3\]~23 14 COMB LCCOMB_X37_Y17_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 10.000 ns; Loc. = LCCOMB_X37_Y17_N18; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.080 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[4\]~25 15 COMB LCCOMB_X37_Y17_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 10.080 ns; Loc. = LCCOMB_X37_Y17_N20; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.160 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[5\]~27 16 COMB LCCOMB_X37_Y17_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 10.160 ns; Loc. = LCCOMB_X37_Y17_N22; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.240 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[6\]~29 17 COMB LCCOMB_X37_Y17_N24 1 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 10.240 ns; Loc. = LCCOMB_X37_Y17_N24; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.320 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[7\]~31 18 COMB LCCOMB_X37_Y17_N26 1 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 10.320 ns; Loc. = LCCOMB_X37_Y17_N26; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 10.778 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[8\]~32 19 COMB LCCOMB_X37_Y17_N28 20 " "Info: 19: + IC(0.000 ns) + CELL(0.458 ns) = 10.778 ns; Loc. = LCCOMB_X37_Y17_N28; Fanout = 20; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_7_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 102 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.918 ns) + CELL(0.178 ns) 11.874 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[58\]~5178 20 COMB LCCOMB_X37_Y16_N0 3 " "Info: 20: + IC(0.918 ns) + CELL(0.178 ns) = 11.874 ns; Loc. = LCCOMB_X37_Y16_N0; Fanout = 3; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[58\]~5178'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[58]~5178 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.517 ns) 13.286 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[3\]~23 21 COMB LCCOMB_X38_Y17_N10 2 " "Info: 21: + IC(0.895 ns) + CELL(0.517 ns) = 13.286 ns; Loc. = LCCOMB_X38_Y17_N10; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[58]~5178 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.366 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[4\]~25 22 COMB LCCOMB_X38_Y17_N12 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 13.366 ns; Loc. = LCCOMB_X38_Y17_N12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 13.540 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[5\]~27 23 COMB LCCOMB_X38_Y17_N14 2 " "Info: 23: + IC(0.000 ns) + CELL(0.174 ns) = 13.540 ns; Loc. = LCCOMB_X38_Y17_N14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.620 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[6\]~29 24 COMB LCCOMB_X38_Y17_N16 1 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 13.620 ns; Loc. = LCCOMB_X38_Y17_N16; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.700 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[7\]~31 25 COMB LCCOMB_X38_Y17_N18 1 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 13.700 ns; Loc. = LCCOMB_X38_Y17_N18; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.158 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[8\]~32 26 COMB LCCOMB_X38_Y17_N20 21 " "Info: 26: + IC(0.000 ns) + CELL(0.458 ns) = 14.158 ns; Loc. = LCCOMB_X38_Y17_N20; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_8_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 107 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.178 ns) 15.190 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[65\]~150 27 COMB LCCOMB_X36_Y17_N22 2 " "Info: 27: + IC(0.854 ns) + CELL(0.178 ns) = 15.190 ns; Loc. = LCCOMB_X36_Y17_N22; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[65\]~150'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.495 ns) 16.854 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[2\]~21 28 COMB LCCOMB_X38_Y16_N8 2 " "Info: 28: + IC(1.169 ns) + CELL(0.495 ns) = 16.854 ns; Loc. = LCCOMB_X38_Y16_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.664 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 16.934 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[3\]~23 29 COMB LCCOMB_X38_Y16_N10 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 16.934 ns; Loc. = LCCOMB_X38_Y16_N10; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.014 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[4\]~25 30 COMB LCCOMB_X38_Y16_N12 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 17.014 ns; Loc. = LCCOMB_X38_Y16_N12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 17.188 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[5\]~27 31 COMB LCCOMB_X38_Y16_N14 2 " "Info: 31: + IC(0.000 ns) + CELL(0.174 ns) = 17.188 ns; Loc. = LCCOMB_X38_Y16_N14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.268 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[6\]~29 32 COMB LCCOMB_X38_Y16_N16 1 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 17.268 ns; Loc. = LCCOMB_X38_Y16_N16; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 17.348 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[7\]~31 33 COMB LCCOMB_X38_Y16_N18 1 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 17.348 ns; Loc. = LCCOMB_X38_Y16_N18; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 17.806 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[8\]~32 34 COMB LCCOMB_X38_Y16_N20 21 " "Info: 34: + IC(0.000 ns) + CELL(0.458 ns) = 17.806 ns; Loc. = LCCOMB_X38_Y16_N20; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_9_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 112 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.901 ns) + CELL(0.319 ns) 19.026 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[73\]~134 35 COMB LCCOMB_X37_Y17_N30 2 " "Info: 35: + IC(0.901 ns) + CELL(0.319 ns) = 19.026 ns; Loc. = LCCOMB_X37_Y17_N30; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[73\]~134'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.220 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[73]~134 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.152 ns) + CELL(0.517 ns) 20.695 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[2\]~21 36 COMB LCCOMB_X37_Y14_N8 2 " "Info: 36: + IC(1.152 ns) + CELL(0.517 ns) = 20.695 ns; Loc. = LCCOMB_X37_Y14_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[73]~134 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.775 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[3\]~23 37 COMB LCCOMB_X37_Y14_N10 2 " "Info: 37: + IC(0.000 ns) + CELL(0.080 ns) = 20.775 ns; Loc. = LCCOMB_X37_Y14_N10; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 20.855 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[4\]~25 38 COMB LCCOMB_X37_Y14_N12 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 20.855 ns; Loc. = LCCOMB_X37_Y14_N12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 21.029 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[5\]~27 39 COMB LCCOMB_X37_Y14_N14 2 " "Info: 39: + IC(0.000 ns) + CELL(0.174 ns) = 21.029 ns; Loc. = LCCOMB_X37_Y14_N14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.109 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[6\]~29 40 COMB LCCOMB_X37_Y14_N16 1 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 21.109 ns; Loc. = LCCOMB_X37_Y14_N16; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 21.189 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[7\]~31 41 COMB LCCOMB_X37_Y14_N18 1 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 21.189 ns; Loc. = LCCOMB_X37_Y14_N18; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 21.647 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[8\]~32 42 COMB LCCOMB_X37_Y14_N20 21 " "Info: 42: + IC(0.000 ns) + CELL(0.458 ns) = 21.647 ns; Loc. = LCCOMB_X37_Y14_N20; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_10_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 37 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.319 ns) 22.887 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[81\]~118 43 COMB LCCOMB_X38_Y17_N30 2 " "Info: 43: + IC(0.921 ns) + CELL(0.319 ns) = 22.887 ns; Loc. = LCCOMB_X38_Y17_N30; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[81\]~118'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.495 ns) 24.623 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[2\]~21 44 COMB LCCOMB_X36_Y14_N2 2 " "Info: 44: + IC(1.241 ns) + CELL(0.495 ns) = 24.623 ns; Loc. = LCCOMB_X36_Y14_N2; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.703 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[3\]~23 45 COMB LCCOMB_X36_Y14_N4 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 24.703 ns; Loc. = LCCOMB_X36_Y14_N4; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.783 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[4\]~25 46 COMB LCCOMB_X36_Y14_N6 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 24.783 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.863 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[5\]~27 47 COMB LCCOMB_X36_Y14_N8 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 24.863 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 24.943 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[6\]~29 48 COMB LCCOMB_X36_Y14_N10 1 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 24.943 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 25.023 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[7\]~31 49 COMB LCCOMB_X36_Y14_N12 1 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 25.023 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 25.481 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[8\]~32 50 COMB LCCOMB_X36_Y14_N14 21 " "Info: 50: + IC(0.000 ns) + CELL(0.458 ns) = 25.481 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_11_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 42 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.178 ns) 26.640 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[89\]~102 51 COMB LCCOMB_X37_Y16_N24 2 " "Info: 51: + IC(0.981 ns) + CELL(0.178 ns) = 26.640 ns; Loc. = LCCOMB_X37_Y16_N24; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[89\]~102'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~102 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.517 ns) 28.050 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[2\]~21 52 COMB LCCOMB_X38_Y14_N4 2 " "Info: 52: + IC(0.893 ns) + CELL(0.517 ns) = 28.050 ns; Loc. = LCCOMB_X38_Y14_N4; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~102 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.130 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[3\]~23 53 COMB LCCOMB_X38_Y14_N6 2 " "Info: 53: + IC(0.000 ns) + CELL(0.080 ns) = 28.130 ns; Loc. = LCCOMB_X38_Y14_N6; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.210 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[4\]~25 54 COMB LCCOMB_X38_Y14_N8 2 " "Info: 54: + IC(0.000 ns) + CELL(0.080 ns) = 28.210 ns; Loc. = LCCOMB_X38_Y14_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.290 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[5\]~27 55 COMB LCCOMB_X38_Y14_N10 2 " "Info: 55: + IC(0.000 ns) + CELL(0.080 ns) = 28.290 ns; Loc. = LCCOMB_X38_Y14_N10; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 28.370 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[6\]~29 56 COMB LCCOMB_X38_Y14_N12 1 " "Info: 56: + IC(0.000 ns) + CELL(0.080 ns) = 28.370 ns; Loc. = LCCOMB_X38_Y14_N12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 28.544 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[7\]~31 57 COMB LCCOMB_X38_Y14_N14 1 " "Info: 57: + IC(0.000 ns) + CELL(0.174 ns) = 28.544 ns; Loc. = LCCOMB_X38_Y14_N14; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 29.002 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[8\]~32 58 COMB LCCOMB_X38_Y14_N16 21 " "Info: 58: + IC(0.000 ns) + CELL(0.458 ns) = 29.002 ns; Loc. = LCCOMB_X38_Y14_N16; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_12_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 47 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.177 ns) 30.183 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[96\]~95 59 COMB LCCOMB_X37_Y11_N20 2 " "Info: 59: + IC(1.004 ns) + CELL(0.177 ns) = 30.183 ns; Loc. = LCCOMB_X37_Y11_N20; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[96\]~95'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.181 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.517 ns) 31.603 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[1\]~19 60 COMB LCCOMB_X38_Y13_N8 2 " "Info: 60: + IC(0.903 ns) + CELL(0.517 ns) = 31.603 ns; Loc. = LCCOMB_X38_Y13_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[1\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.420 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 31.683 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[2\]~21 61 COMB LCCOMB_X38_Y13_N10 2 " "Info: 61: + IC(0.000 ns) + CELL(0.080 ns) = 31.683 ns; Loc. = LCCOMB_X38_Y13_N10; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 31.763 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[3\]~23 62 COMB LCCOMB_X38_Y13_N12 2 " "Info: 62: + IC(0.000 ns) + CELL(0.080 ns) = 31.763 ns; Loc. = LCCOMB_X38_Y13_N12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 31.937 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[4\]~25 63 COMB LCCOMB_X38_Y13_N14 2 " "Info: 63: + IC(0.000 ns) + CELL(0.174 ns) = 31.937 ns; Loc. = LCCOMB_X38_Y13_N14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.017 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[5\]~27 64 COMB LCCOMB_X38_Y13_N16 2 " "Info: 64: + IC(0.000 ns) + CELL(0.080 ns) = 32.017 ns; Loc. = LCCOMB_X38_Y13_N16; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.097 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[6\]~29 65 COMB LCCOMB_X38_Y13_N18 1 " "Info: 65: + IC(0.000 ns) + CELL(0.080 ns) = 32.097 ns; Loc. = LCCOMB_X38_Y13_N18; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 32.177 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[7\]~31 66 COMB LCCOMB_X38_Y13_N20 1 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 32.177 ns; Loc. = LCCOMB_X38_Y13_N20; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 32.635 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[8\]~32 67 COMB LCCOMB_X38_Y13_N22 21 " "Info: 67: + IC(0.000 ns) + CELL(0.458 ns) = 32.635 ns; Loc. = LCCOMB_X38_Y13_N22; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_13_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 52 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.177 ns) 33.767 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[104\]~79 68 COMB LCCOMB_X38_Y14_N20 2 " "Info: 68: + IC(0.955 ns) + CELL(0.177 ns) = 33.767 ns; Loc. = LCCOMB_X38_Y14_N20; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[104\]~79'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.517 ns) 35.191 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[1\]~19 69 COMB LCCOMB_X37_Y13_N0 2 " "Info: 69: + IC(0.907 ns) + CELL(0.517 ns) = 35.191 ns; Loc. = LCCOMB_X37_Y13_N0; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[1\]~19'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.424 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.271 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[2\]~21 70 COMB LCCOMB_X37_Y13_N2 2 " "Info: 70: + IC(0.000 ns) + CELL(0.080 ns) = 35.271 ns; Loc. = LCCOMB_X37_Y13_N2; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[2\]~21'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.351 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[3\]~23 71 COMB LCCOMB_X37_Y13_N4 2 " "Info: 71: + IC(0.000 ns) + CELL(0.080 ns) = 35.351 ns; Loc. = LCCOMB_X37_Y13_N4; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[3\]~23'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.431 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[4\]~25 72 COMB LCCOMB_X37_Y13_N6 2 " "Info: 72: + IC(0.000 ns) + CELL(0.080 ns) = 35.431 ns; Loc. = LCCOMB_X37_Y13_N6; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[4\]~25'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.511 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[5\]~27 73 COMB LCCOMB_X37_Y13_N8 2 " "Info: 73: + IC(0.000 ns) + CELL(0.080 ns) = 35.511 ns; Loc. = LCCOMB_X37_Y13_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[5\]~27'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.591 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[6\]~29 74 COMB LCCOMB_X37_Y13_N10 1 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 35.591 ns; Loc. = LCCOMB_X37_Y13_N10; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[6\]~29'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 35.671 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[7\]~31 75 COMB LCCOMB_X37_Y13_N12 1 " "Info: 75: + IC(0.000 ns) + CELL(0.080 ns) = 35.671 ns; Loc. = LCCOMB_X37_Y13_N12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[7\]~31'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 36.129 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[8\]~32 76 COMB LCCOMB_X37_Y13_N14 21 " "Info: 76: + IC(0.000 ns) + CELL(0.458 ns) = 36.129 ns; Loc. = LCCOMB_X37_Y13_N14; Fanout = 21; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|add_sub_14_result_int\[8\]~32'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 57 23 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.177 ns) 37.852 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[112\]~63 77 COMB LCCOMB_X29_Y17_N10 2 " "Info: 77: + IC(1.546 ns) + CELL(0.177 ns) = 37.852 ns; Loc. = LCCOMB_X29_Y17_N10; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[112\]~63'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.723 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.517 ns) 40.162 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~55 78 COMB LCCOMB_X37_Y12_N6 2 " "Info: 78: + IC(1.793 ns) + CELL(0.517 ns) = 40.162 ns; Loc. = LCCOMB_X37_Y12_N6; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~55'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.242 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~57 79 COMB LCCOMB_X37_Y12_N8 2 " "Info: 79: + IC(0.000 ns) + CELL(0.080 ns) = 40.242 ns; Loc. = LCCOMB_X37_Y12_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~57'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.322 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~59 80 COMB LCCOMB_X37_Y12_N10 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 40.322 ns; Loc. = LCCOMB_X37_Y12_N10; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~59'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.402 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~61 81 COMB LCCOMB_X37_Y12_N12 2 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 40.402 ns; Loc. = LCCOMB_X37_Y12_N12; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~61'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 40.576 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~63 82 COMB LCCOMB_X37_Y12_N14 2 " "Info: 82: + IC(0.000 ns) + CELL(0.174 ns) = 40.576 ns; Loc. = LCCOMB_X37_Y12_N14; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~63'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.656 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~65 83 COMB LCCOMB_X37_Y12_N16 1 " "Info: 83: + IC(0.000 ns) + CELL(0.080 ns) = 40.656 ns; Loc. = LCCOMB_X37_Y12_N16; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~65'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 40.736 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~67 84 COMB LCCOMB_X37_Y12_N18 1 " "Info: 84: + IC(0.000 ns) + CELL(0.080 ns) = 40.736 ns; Loc. = LCCOMB_X37_Y12_N18; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~67'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 41.194 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~68 85 COMB LCCOMB_X37_Y12_N20 17 " "Info: 85: + IC(0.000 ns) + CELL(0.458 ns) = 41.194 ns; Loc. = LCCOMB_X37_Y12_N20; Fanout = 17; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_6~68'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.178 ns) 42.302 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[122\]~5186 86 COMB LCCOMB_X38_Y13_N26 3 " "Info: 86: + IC(0.930 ns) + CELL(0.178 ns) = 42.302 ns; Loc. = LCCOMB_X38_Y13_N26; Fanout = 3; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[122\]~5186'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.517 ns) 43.714 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~59 87 COMB LCCOMB_X38_Y12_N4 2 " "Info: 87: + IC(0.895 ns) + CELL(0.517 ns) = 43.714 ns; Loc. = LCCOMB_X38_Y12_N4; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~59'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.794 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~61 88 COMB LCCOMB_X38_Y12_N6 2 " "Info: 88: + IC(0.000 ns) + CELL(0.080 ns) = 43.794 ns; Loc. = LCCOMB_X38_Y12_N6; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~61'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.874 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~63 89 COMB LCCOMB_X38_Y12_N8 2 " "Info: 89: + IC(0.000 ns) + CELL(0.080 ns) = 43.874 ns; Loc. = LCCOMB_X38_Y12_N8; Fanout = 2; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~63'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.954 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~65 90 COMB LCCOMB_X38_Y12_N10 1 " "Info: 90: + IC(0.000 ns) + CELL(0.080 ns) = 43.954 ns; Loc. = LCCOMB_X38_Y12_N10; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~65'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 44.034 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~67 91 COMB LCCOMB_X38_Y12_N12 1 " "Info: 91: + IC(0.000 ns) + CELL(0.080 ns) = 44.034 ns; Loc. = LCCOMB_X38_Y12_N12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~67'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 44.492 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~68 92 COMB LCCOMB_X38_Y12_N14 11 " "Info: 92: + IC(0.000 ns) + CELL(0.458 ns) = 44.492 ns; Loc. = LCCOMB_X38_Y12_N14; Fanout = 11; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_7~68'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.950 ns) + CELL(0.319 ns) 45.761 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[131\]~5173 93 COMB LCCOMB_X38_Y13_N24 1 " "Info: 93: + IC(0.950 ns) + CELL(0.319 ns) = 45.761 ns; Loc. = LCCOMB_X38_Y13_N24; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|StageOut\[131\]~5173'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 } "NODE_NAME" } } { "db/alt_u_div_03f.tdf" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/db/alt_u_div_03f.tdf" 129 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.856 ns) + CELL(0.517 ns) 47.134 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~51 94 COMB LCCOMB_X38_Y12_N18 1 " "Info: 94: + IC(0.856 ns) + CELL(0.517 ns) = 47.134 ns; Loc. = LCCOMB_X38_Y12_N18; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~51'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.373 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.214 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~53 95 COMB LCCOMB_X38_Y12_N20 1 " "Info: 95: + IC(0.000 ns) + CELL(0.080 ns) = 47.214 ns; Loc. = LCCOMB_X38_Y12_N20; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~53'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.294 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~55 96 COMB LCCOMB_X38_Y12_N22 1 " "Info: 96: + IC(0.000 ns) + CELL(0.080 ns) = 47.294 ns; Loc. = LCCOMB_X38_Y12_N22; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~55'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 47.374 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~57 97 COMB LCCOMB_X38_Y12_N24 1 " "Info: 97: + IC(0.000 ns) + CELL(0.080 ns) = 47.374 ns; Loc. = LCCOMB_X38_Y12_N24; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~57'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 47.832 ns ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~58 98 COMB LCCOMB_X38_Y12_N26 1 " "Info: 98: + IC(0.000 ns) + CELL(0.458 ns) = 47.832 ns; Loc. = LCCOMB_X38_Y12_N26; Fanout = 1; COMB Node = 'ServoControl:comb_6\|lpm_divide:Div0\|lpm_divide_lem:auto_generated\|sign_div_unsign_vlh:divider\|alt_u_div_03f:divider\|op_8~58'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.544 ns) + CELL(0.495 ns) 48.871 ns ServoControl:comb_6\|LessThan2~215 99 COMB LCCOMB_X39_Y12_N2 1 " "Info: 99: + IC(0.544 ns) + CELL(0.495 ns) = 48.871 ns; Loc. = LCCOMB_X39_Y12_N2; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~215'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.039 ns" { ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 ServoControl:comb_6|LessThan2~215 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 48.951 ns ServoControl:comb_6\|LessThan2~217 100 COMB LCCOMB_X39_Y12_N4 1 " "Info: 100: + IC(0.000 ns) + CELL(0.080 ns) = 48.951 ns; Loc. = LCCOMB_X39_Y12_N4; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~217'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~215 ServoControl:comb_6|LessThan2~217 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.031 ns ServoControl:comb_6\|LessThan2~219 101 COMB LCCOMB_X39_Y12_N6 1 " "Info: 101: + IC(0.000 ns) + CELL(0.080 ns) = 49.031 ns; Loc. = LCCOMB_X39_Y12_N6; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~219'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~217 ServoControl:comb_6|LessThan2~219 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.111 ns ServoControl:comb_6\|LessThan2~221 102 COMB LCCOMB_X39_Y12_N8 1 " "Info: 102: + IC(0.000 ns) + CELL(0.080 ns) = 49.111 ns; Loc. = LCCOMB_X39_Y12_N8; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~221'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~219 ServoControl:comb_6|LessThan2~221 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.191 ns ServoControl:comb_6\|LessThan2~223 103 COMB LCCOMB_X39_Y12_N10 1 " "Info: 103: + IC(0.000 ns) + CELL(0.080 ns) = 49.191 ns; Loc. = LCCOMB_X39_Y12_N10; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~223'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~221 ServoControl:comb_6|LessThan2~223 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.271 ns ServoControl:comb_6\|LessThan2~225 104 COMB LCCOMB_X39_Y12_N12 1 " "Info: 104: + IC(0.000 ns) + CELL(0.080 ns) = 49.271 ns; Loc. = LCCOMB_X39_Y12_N12; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~225'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~223 ServoControl:comb_6|LessThan2~225 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 49.445 ns ServoControl:comb_6\|LessThan2~227 105 COMB LCCOMB_X39_Y12_N14 1 " "Info: 105: + IC(0.000 ns) + CELL(0.174 ns) = 49.445 ns; Loc. = LCCOMB_X39_Y12_N14; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~227'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { ServoControl:comb_6|LessThan2~225 ServoControl:comb_6|LessThan2~227 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.525 ns ServoControl:comb_6\|LessThan2~229 106 COMB LCCOMB_X39_Y12_N16 1 " "Info: 106: + IC(0.000 ns) + CELL(0.080 ns) = 49.525 ns; Loc. = LCCOMB_X39_Y12_N16; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~229'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~227 ServoControl:comb_6|LessThan2~229 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.605 ns ServoControl:comb_6\|LessThan2~231 107 COMB LCCOMB_X39_Y12_N18 1 " "Info: 107: + IC(0.000 ns) + CELL(0.080 ns) = 49.605 ns; Loc. = LCCOMB_X39_Y12_N18; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~231'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~229 ServoControl:comb_6|LessThan2~231 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 49.685 ns ServoControl:comb_6\|LessThan2~233 108 COMB LCCOMB_X39_Y12_N20 1 " "Info: 108: + IC(0.000 ns) + CELL(0.080 ns) = 49.685 ns; Loc. = LCCOMB_X39_Y12_N20; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~233'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { ServoControl:comb_6|LessThan2~231 ServoControl:comb_6|LessThan2~233 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 50.143 ns ServoControl:comb_6\|LessThan2~234 109 COMB LCCOMB_X39_Y12_N22 1 " "Info: 109: + IC(0.000 ns) + CELL(0.458 ns) = 50.143 ns; Loc. = LCCOMB_X39_Y12_N22; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~234'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { ServoControl:comb_6|LessThan2~233 ServoControl:comb_6|LessThan2~234 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.177 ns) 50.604 ns ServoControl:comb_6\|LessThan2~238 110 COMB LCCOMB_X39_Y12_N26 1 " "Info: 110: + IC(0.284 ns) + CELL(0.177 ns) = 50.604 ns; Loc. = LCCOMB_X39_Y12_N26; Fanout = 1; COMB Node = 'ServoControl:comb_6\|LessThan2~238'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.461 ns" { ServoControl:comb_6|LessThan2~234 ServoControl:comb_6|LessThan2~238 } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 50.700 ns ServoControl:comb_6\|SigOut 111 REG LCFF_X39_Y12_N27 1 " "Info: 111: + IC(0.000 ns) + CELL(0.096 ns) = 50.700 ns; Loc. = LCFF_X39_Y12_N27; Fanout = 1; REG Node = 'ServoControl:comb_6\|SigOut'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ServoControl:comb_6|LessThan2~238 ServoControl:comb_6|SigOut } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "25.532 ns ( 50.36 % ) " "Info: Total cell delay = 25.532 ns ( 50.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "25.168 ns ( 49.64 % ) " "Info: Total interconnect delay = 25.168 ns ( 49.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "50.700 ns" { ServoPos[1] ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~183 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[58]~5178 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[73]~134 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~102 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 ServoControl:comb_6|LessThan2~215 ServoControl:comb_6|LessThan2~217 ServoControl:comb_6|LessThan2~219 ServoControl:comb_6|LessThan2~221 ServoControl:comb_6|LessThan2~223 ServoControl:comb_6|LessThan2~225 ServoControl:comb_6|LessThan2~227 ServoControl:comb_6|LessThan2~229 ServoControl:comb_6|LessThan2~231 ServoControl:comb_6|LessThan2~233 ServoControl:comb_6|LessThan2~234 ServoControl:comb_6|LessThan2~238 ServoControl:comb_6|SigOut } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "50.700 ns" { ServoPos[1] ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~183 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[58]~5178 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[73]~134 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~102 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 ServoControl:comb_6|LessThan2~215 ServoControl:comb_6|LessThan2~217 ServoControl:comb_6|LessThan2~219 ServoControl:comb_6|LessThan2~221 ServoControl:comb_6|LessThan2~223 ServoControl:comb_6|LessThan2~225 ServoControl:comb_6|LessThan2~227 ServoControl:comb_6|LessThan2~229 ServoControl:comb_6|LessThan2~231 ServoControl:comb_6|LessThan2~233 ServoControl:comb_6|LessThan2~234 ServoControl:comb_6|LessThan2~238 ServoControl:comb_6|SigOut } { 0.000ns 0.877ns 0.000ns 1.336ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.645ns 0.818ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.918ns 0.895ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.854ns 1.169ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.901ns 1.152ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.921ns 1.241ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.981ns 0.893ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.004ns 0.903ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.907ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.546ns 1.793ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.930ns 0.895ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.950ns 0.856ns 0.000ns 0.000ns 0.000ns 0.000ns 0.544ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.284ns 0.000ns } { 0.000ns 3.615ns 0.304ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.858 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 415 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 415; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns ServoControl:comb_6\|SigOut 3 REG LCFF_X39_Y12_N27 1 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X39_Y12_N27; Fanout = 1; REG Node = 'ServoControl:comb_6\|SigOut'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk~clkctrl ServoControl:comb_6|SigOut } "NODE_NAME" } } { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl ServoControl:comb_6|SigOut } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk clk~combout clk~clkctrl ServoControl:comb_6|SigOut } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.854 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 415 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 415; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns ServoPos\[1\] 3 REG LCFF_X29_Y17_N15 11 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X29_Y17_N15; Fanout = 11; REG Node = 'ServoPos\[1\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl ServoPos[1] } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ServoPos[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl ServoPos[1] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl ServoControl:comb_6|SigOut } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk clk~combout clk~clkctrl ServoControl:comb_6|SigOut } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ServoPos[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl ServoPos[1] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 86 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "ServoControl.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/ServoControl.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "50.700 ns" { ServoPos[1] ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~183 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[58]~5178 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[73]~134 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~102 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 ServoControl:comb_6|LessThan2~215 ServoControl:comb_6|LessThan2~217 ServoControl:comb_6|LessThan2~219 ServoControl:comb_6|LessThan2~221 ServoControl:comb_6|LessThan2~223 ServoControl:comb_6|LessThan2~225 ServoControl:comb_6|LessThan2~227 ServoControl:comb_6|LessThan2~229 ServoControl:comb_6|LessThan2~231 ServoControl:comb_6|LessThan2~233 ServoControl:comb_6|LessThan2~234 ServoControl:comb_6|LessThan2~238 ServoControl:comb_6|SigOut } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "50.700 ns" { ServoPos[1] ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|mac_mult1~DATAOUT12 ServoControl:comb_6|lpm_mult:Mult0|mult_c111:auto_generated|result[12] ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[1]~17 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[2]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[3]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[4]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[5]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[6]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_6_result_int[7]~28 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[48]~183 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_7_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[58]~5178 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_8_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[65]~150 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_9_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[73]~134 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_10_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[81]~118 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_11_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[89]~102 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_12_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[96]~95 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_13_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[104]~79 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[1]~19 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[2]~21 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[3]~23 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[4]~25 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[5]~27 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[6]~29 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[7]~31 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|add_sub_14_result_int[8]~32 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[112]~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_6~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[122]~5186 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~59 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~61 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~63 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~65 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~67 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_7~68 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|StageOut[131]~5173 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~51 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~53 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~55 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~57 ServoControl:comb_6|lpm_divide:Div0|lpm_divide_lem:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_03f:divider|op_8~58 ServoControl:comb_6|LessThan2~215 ServoControl:comb_6|LessThan2~217 ServoControl:comb_6|LessThan2~219 ServoControl:comb_6|LessThan2~221 ServoControl:comb_6|LessThan2~223 ServoControl:comb_6|LessThan2~225 ServoControl:comb_6|LessThan2~227 ServoControl:comb_6|LessThan2~229 ServoControl:comb_6|LessThan2~231 ServoControl:comb_6|LessThan2~233 ServoControl:comb_6|LessThan2~234 ServoControl:comb_6|LessThan2~238 ServoControl:comb_6|SigOut } { 0.000ns 0.877ns 0.000ns 1.336ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.645ns 0.818ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.918ns 0.895ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.854ns 1.169ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.901ns 1.152ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.921ns 1.241ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.981ns 0.893ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.004ns 0.903ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.955ns 0.907ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.546ns 1.793ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.930ns 0.895ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.950ns 0.856ns 0.000ns 0.000ns 0.000ns 0.000ns 0.544ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.284ns 0.000ns } { 0.000ns 3.615ns 0.304ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.620ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.319ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.517ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.319ns 0.517ns 0.080ns 0.080ns 0.080ns 0.458ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.177ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clk clk~clkctrl ServoControl:comb_6|SigOut } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clk clk~combout clk~clkctrl ServoControl:comb_6|SigOut } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { clk clk~clkctrl ServoPos[1] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { clk clk~combout clk~clkctrl ServoPos[1] } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\] register sld_hub:sld_hub_inst\|hub_tdo_reg 147.41 MHz 6.784 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 147.41 MHz between source register \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\]\" and destination register \"sld_hub:sld_hub_inst\|hub_tdo_reg\" (period= 6.784 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.152 ns + Longest register register " "Info: + Longest register to register delay is 3.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\] 1 REG LCFF_X32_Y11_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y11_N15; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.566 ns) + CELL(0.544 ns) 1.110 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~56 2 COMB LCCOMB_X33_Y11_N18 1 " "Info: 2: + IC(0.566 ns) + CELL(0.544 ns) = 1.110 ns; Loc. = LCCOMB_X33_Y11_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~56'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.110 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~56 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 427 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.822 ns) + CELL(0.178 ns) 2.110 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~57 3 COMB LCCOMB_X31_Y11_N18 1 " "Info: 3: + IC(0.822 ns) + CELL(0.178 ns) = 2.110 ns; Loc. = LCCOMB_X31_Y11_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~57'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~56 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~57 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 427 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 2.580 ns sld_hub:sld_hub_inst\|hub_tdo_reg~294 4 COMB LCCOMB_X31_Y11_N0 1 " "Info: 4: + IC(0.292 ns) + CELL(0.178 ns) = 2.580 ns; Loc. = LCCOMB_X31_Y11_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~294'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~57 sld_hub:sld_hub_inst|hub_tdo_reg~294 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 3.056 ns sld_hub:sld_hub_inst\|hub_tdo_reg~295 5 COMB LCCOMB_X31_Y11_N6 1 " "Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 3.056 ns; Loc. = LCCOMB_X31_Y11_N6; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg~295'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.152 ns sld_hub:sld_hub_inst\|hub_tdo_reg 6 REG LCFF_X31_Y11_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.152 ns; Loc. = LCFF_X31_Y11_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.174 ns ( 37.25 % ) " "Info: Total cell delay = 1.174 ns ( 37.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.978 ns ( 62.75 % ) " "Info: Total interconnect delay = 1.978 ns ( 62.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.152 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~56 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~57 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.152 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~56 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~57 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.566ns 0.822ns 0.292ns 0.298ns 0.000ns } { 0.000ns 0.544ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.910 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.910 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 259 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 4.910 ns sld_hub:sld_hub_inst\|hub_tdo_reg 3 REG LCFF_X31_Y11_N7 2 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 4.910 ns; Loc. = LCFF_X31_Y11_N7; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo_reg'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.26 % ) " "Info: Total cell delay = 0.602 ns ( 12.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.308 ns ( 87.74 % ) " "Info: Total interconnect delay = 4.308 ns ( 87.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.911 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.911 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 259 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 4.911 ns sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\] 3 REG LCFF_X32_Y11_N15 3 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 4.911 ns; Loc. = LCFF_X32_Y11_N15; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\|Q\[3\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.26 % ) " "Info: Total cell delay = 0.602 ns ( 12.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.309 ns ( 87.74 % ) " "Info: Total interconnect delay = 4.309 ns ( 87.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.911 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] } { 0.000ns 3.315ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.911 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] } { 0.000ns 3.315ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_hub.vhd" 385 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.152 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~56 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~57 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.152 ns" { sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~56 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~57 sld_hub:sld_hub_inst|hub_tdo_reg~294 sld_hub:sld_hub_inst|hub_tdo_reg~295 sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 0.566ns 0.822ns 0.292ns 0.298ns 0.000ns } { 0.000ns 0.544ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.910 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.910 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|hub_tdo_reg } { 0.000ns 3.315ns 0.993ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.911 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.911 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:\GEN_IRF:1:IRF|Q[3] } { 0.000ns 3.315ns 0.994ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] SwitchInput\[0\] clk 4.826 ns register " "Info: tsu for register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]\" (data pin = \"SwitchInput\[0\]\", clock pin = \"clk\") is 4.826 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.711 ns + Longest pin register " "Info: + Longest pin to register delay is 7.711 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns SwitchInput\[0\] 1 PIN PIN_H12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_H12; Fanout = 2; PIN Node = 'SwitchInput\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { SwitchInput[0] } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(6.455 ns) + CELL(0.413 ns) 7.711 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] 2 REG LCFF_X32_Y19_N11 3 " "Info: 2: + IC(6.455 ns) + CELL(0.413 ns) = 7.711 ns; Loc. = LCFF_X32_Y19_N11; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.868 ns" { SwitchInput[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.256 ns ( 16.29 % ) " "Info: Total cell delay = 1.256 ns ( 16.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.455 ns ( 83.71 % ) " "Info: Total interconnect delay = 6.455 ns ( 83.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { SwitchInput[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { SwitchInput[0] SwitchInput[0]~combout sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 6.455ns } { 0.000ns 0.843ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.847 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.847 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 415 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 415; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.602 ns) 2.847 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\] 3 REG LCFF_X32_Y19_N11 3 " "Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.847 ns; Loc. = LCFF_X32_Y19_N11; Fanout = 3; REG Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|acq_trigger_in_reg\[23\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_signaltap.vhd" 834 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.18 % ) " "Info: Total cell delay = 1.628 ns ( 57.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.219 ns ( 42.82 % ) " "Info: Total interconnect delay = 1.219 ns ( 42.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk clk~combout clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { SwitchInput[0] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "7.711 ns" { SwitchInput[0] SwitchInput[0]~combout sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 6.455ns } { 0.000ns 0.843ns 0.413ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.847 ns" { clk clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.847 ns" { clk clk~combout clk~clkctrl sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[23] } { 0.000ns 0.000ns 0.238ns 0.981ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BCD\[5\] bcd_decode_display:comb_8\|display_drv:units\|d\[5\] 9.053 ns register " "Info: tco from clock \"clk\" to destination pin \"BCD\[5\]\" through register \"bcd_decode_display:comb_8\|display_drv:units\|d\[5\]\" is 9.053 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.860 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk 1 CLK PIN_L1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk~clkctrl 2 COMB CLKCTRL_G2 415 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 415; COMB Node = 'clk~clkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns bcd_decode_display:comb_8\|display_drv:units\|d\[5\] 3 REG LCFF_X22_Y15_N9 1 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X22_Y15_N9; Fanout = 1; REG Node = 'bcd_decode_display:comb_8\|display_drv:units\|d\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clk~clkctrl bcd_decode_display:comb_8|display_drv:units|d[5] } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl bcd_decode_display:comb_8|display_drv:units|d[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl bcd_decode_display:comb_8|display_drv:units|d[5] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 279 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.916 ns + Longest register pin " "Info: + Longest register to pin delay is 5.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bcd_decode_display:comb_8\|display_drv:units\|d\[5\] 1 REG LCFF_X22_Y15_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y15_N9; Fanout = 1; REG Node = 'bcd_decode_display:comb_8\|display_drv:units\|d\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { bcd_decode_display:comb_8|display_drv:units|d[5] } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 279 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.066 ns) + CELL(2.850 ns) 5.916 ns BCD\[5\] 2 PIN PIN_F1 0 " "Info: 2: + IC(3.066 ns) + CELL(2.850 ns) = 5.916 ns; Loc. = PIN_F1; Fanout = 0; PIN Node = 'BCD\[5\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { bcd_decode_display:comb_8|display_drv:units|d[5] BCD[5] } "NODE_NAME" } } { "AlienMain.v" "" { Text "H:/Sys Proj/FPGA/Main Project Code/Main/AlienMain.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.850 ns ( 48.17 % ) " "Info: Total cell delay = 2.850 ns ( 48.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.066 ns ( 51.83 % ) " "Info: Total interconnect delay = 3.066 ns ( 51.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { bcd_decode_display:comb_8|display_drv:units|d[5] BCD[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.916 ns" { bcd_decode_display:comb_8|display_drv:units|d[5] BCD[5] } { 0.000ns 3.066ns } { 0.000ns 2.850ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clk clk~clkctrl bcd_decode_display:comb_8|display_drv:units|d[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clk clk~combout clk~clkctrl bcd_decode_display:comb_8|display_drv:units|d[5] } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.916 ns" { bcd_decode_display:comb_8|display_drv:units|d[5] BCD[5] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "5.916 ns" { bcd_decode_display:comb_8|display_drv:units|d[5] BCD[5] } { 0.000ns 3.066ns } { 0.000ns 2.850ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.810 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.810 ns) 2.810 ns altera_reserved_tdo 2 PIN PIN_L5 0 " "Info: 2: + IC(0.000 ns) + CELL(2.810 ns) = 2.810 ns; Loc. = PIN_L5; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.810 ns ( 100.00 % ) " "Info: Total cell delay = 2.810 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "2.810 ns" { altera_internal_jtag~TDO altera_reserved_tdo } { 0.000ns 0.000ns } { 0.000ns 2.810ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] altera_internal_jtag~TDIUTAP altera_internal_jtag~TCKUTAP 1.440 ns register " "Info: th for register \"sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]\" (data pin = \"altera_internal_jtag~TDIUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 1.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.913 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.913 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y14_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.315 ns) + CELL(0.000 ns) 3.315 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G3 259 " "Info: 2: + IC(3.315 ns) + CELL(0.000 ns) = 3.315 ns; Loc. = CLKCTRL_G3; Fanout = 259; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.315 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.602 ns) 4.913 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X31_Y13_N17 3 " "Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 4.913 ns; Loc. = LCFF_X31_Y13_N17; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.598 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.602 ns ( 12.25 % ) " "Info: Total cell delay = 0.602 ns ( 12.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.311 ns ( 87.75 % ) " "Info: Total interconnect delay = 4.311 ns ( 87.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } { 0.000ns 3.315ns 0.996ns } { 0.000ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.759 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.759 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDIUTAP 1 PIN JTAG_X1_Y14_N0 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y14_N0; Fanout = 10; PIN Node = 'altera_internal_jtag~TDIUTAP'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDIUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.486 ns) + CELL(0.177 ns) 3.663 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]~5 2 COMB LCCOMB_X31_Y13_N16 1 " "Info: 2: + IC(3.486 ns) + CELL(0.177 ns) = 3.663 ns; Loc. = LCCOMB_X31_Y13_N16; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]~5'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.663 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.759 ns sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\] 3 REG LCFF_X31_Y13_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.759 ns; Loc. = LCFF_X31_Y13_N17; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst\|sld_dffex:IRF_ENA_0\|Q\[0\]'" {  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" "" { Text "c:/program files/altera/71/quartus/libraries/megafunctions/sld_dffex.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.273 ns ( 7.26 % ) " "Info: Total cell delay = 0.273 ns ( 7.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.486 ns ( 92.74 % ) " "Info: Total interconnect delay = 3.486 ns ( 92.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.759 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.759 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } { 0.000ns 3.486ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.913 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "4.913 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } { 0.000ns 3.315ns 0.996ns } { 0.000ns 0.000ns 0.602ns } "" } } { "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.759 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } "NODE_NAME" } } { "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/program files/altera/71/quartus/bin/Technology_Viewer.qrui" "3.759 ns" { altera_internal_jtag~TDIUTAP sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0]~5 sld_hub:sld_hub_inst|sld_dffex:IRF_ENA_0|Q[0] } { 0.000ns 3.486ns 0.000ns } { 0.000ns 0.177ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Allocated 193 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 17 17:32:59 2020 " "Info: Processing ended: Tue Mar 17 17:32:59 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 162 s " "Info: Quartus II Full Compilation was successful. 0 errors, 162 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
