// Seed: 3852013169
`timescale 1 ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    input id_2
);
  logic id_3;
  assign id_3 = (1 > id_3);
  logic id_4;
endmodule
