#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-559-gff8ccc0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1521150 .scope module, "controlTest" "controlTest" 2 1;
 .timescale 0 0;
v0x154b7b0_0 .var "IR", 15 0;
v0x154b890_0 .net "LDCC", 0 0, v0x14e7a90_0;  1 drivers
v0x154b980_0 .net "LDIR", 0 0, v0x1549a20_0;  1 drivers
v0x154ba70_0 .net "LDMAR", 0 0, v0x1549ae0_0;  1 drivers
v0x154bb60_0 .net "LDMDR", 0 0, v0x1549bb0_0;  1 drivers
v0x154bca0_0 .net "LDPC", 0 0, v0x1549c70_0;  1 drivers
v0x154bd90_0 .net "LDREG", 0 0, v0x1549d80_0;  1 drivers
v0x154be80_0 .net "MEMEN", 0 0, v0x1549e40_0;  1 drivers
v0x154bf70_0 .var "N", 0 0;
v0x154c0a0_0 .var "P", 0 0;
v0x154c140_0 .var "R", 0 0;
v0x154c1e0_0 .var "Z", 0 0;
v0x154c280_0 .net "aluop", 1 0, v0x154b330_0;  1 drivers
v0x154c320_0 .var "clk", 0 0;
v0x154c3c0_0 .var "reset", 0 0;
S_0x15212e0 .scope module, "Control" "control" 2 12, 3 4 0, S_0x1521150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "IR";
    .port_info 3 /INPUT 1 "N";
    .port_info 4 /INPUT 1 "P";
    .port_info 5 /INPUT 1 "Z";
    .port_info 6 /INPUT 1 "R";
    .port_info 7 /OUTPUT 2 "aluop";
    .port_info 8 /OUTPUT 1 "LDCC";
    .port_info 9 /OUTPUT 1 "LDIR";
    .port_info 10 /OUTPUT 1 "LDREG";
    .port_info 11 /OUTPUT 1 "LDPC";
    .port_info 12 /OUTPUT 1 "LDMAR";
    .port_info 13 /OUTPUT 1 "LDMDR";
    .port_info 14 /OUTPUT 1 "MEMEN";
v0x154a900_0 .net "IR", 15 0, v0x154b7b0_0;  1 drivers
v0x154aa00_0 .net "LDCC", 0 0, v0x14e7a90_0;  alias, 1 drivers
v0x154aac0_0 .net "LDIR", 0 0, v0x1549a20_0;  alias, 1 drivers
v0x154abc0_0 .net "LDMAR", 0 0, v0x1549ae0_0;  alias, 1 drivers
v0x154ac90_0 .net "LDMDR", 0 0, v0x1549bb0_0;  alias, 1 drivers
v0x154ad80_0 .net "LDPC", 0 0, v0x1549c70_0;  alias, 1 drivers
v0x154ae50_0 .net "LDREG", 0 0, v0x1549d80_0;  alias, 1 drivers
v0x154af20_0 .net "MEMEN", 0 0, v0x1549e40_0;  alias, 1 drivers
v0x154aff0_0 .net "N", 0 0, v0x154bf70_0;  1 drivers
v0x154b120_0 .net "P", 0 0, v0x154c0a0_0;  1 drivers
v0x154b1c0_0 .net "R", 0 0, v0x154c140_0;  1 drivers
v0x154b290_0 .net "Z", 0 0, v0x154c1e0_0;  1 drivers
v0x154b330_0 .var "aluop", 1 0;
v0x154b3d0_0 .net "clk", 0 0, v0x154c320_0;  1 drivers
v0x154b4a0_0 .net "reset", 0 0, v0x154c3c0_0;  1 drivers
v0x154b570_0 .net "wireStateID", 5 0, v0x154a760_0;  1 drivers
E_0x151e810 .event "_s0";
S_0x152d260 .scope module, "ControlStore" "controlStore" 3 32, 4 1 0, S_0x15212e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "stateID";
    .port_info 1 /OUTPUT 1 "LDCC";
    .port_info 2 /OUTPUT 1 "LDIR";
    .port_info 3 /OUTPUT 1 "LDREG";
    .port_info 4 /OUTPUT 1 "LDPC";
    .port_info 5 /OUTPUT 1 "LDMAR";
    .port_info 6 /OUTPUT 1 "LDMDR";
    .port_info 7 /OUTPUT 1 "MEMEN";
v0x14e7a90_0 .var "LDCC", 0 0;
v0x1549a20_0 .var "LDIR", 0 0;
v0x1549ae0_0 .var "LDMAR", 0 0;
v0x1549bb0_0 .var "LDMDR", 0 0;
v0x1549c70_0 .var "LDPC", 0 0;
v0x1549d80_0 .var "LDREG", 0 0;
v0x1549e40_0 .var "MEMEN", 0 0;
v0x1549f00_0 .net "stateID", 5 0, v0x154a760_0;  alias, 1 drivers
E_0x14e8390 .event edge, v0x1549f00_0;
S_0x154a130 .scope module, "FSM" "fsm" 3 27, 5 1 0, S_0x15212e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 6 "stateID";
    .port_info 3 /INPUT 1 "R";
v0x154a410_0 .net "R", 0 0, v0x154c140_0;  alias, 1 drivers
v0x154a4f0_0 .net "clk", 0 0, v0x154c320_0;  alias, 1 drivers
v0x154a5b0_0 .var "nextState", 5 0;
v0x154a6a0_0 .net "reset", 0 0, v0x154c3c0_0;  alias, 1 drivers
v0x154a760_0 .var "stateID", 5 0;
E_0x154a350 .event edge, v0x154a6a0_0, v0x1549f00_0, v0x154a410_0;
E_0x154a3b0 .event posedge, v0x154a4f0_0;
    .scope S_0x154a130;
T_0 ;
    %wait E_0x154a3b0;
    %load/vec4 v0x154a6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 18, 0, 6;
    %assign/vec4 v0x154a760_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x154a5b0_0;
    %assign/vec4 v0x154a760_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x154a130;
T_1 ;
    %wait E_0x154a350;
    %load/vec4 v0x154a6a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x154a760_0;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x154a5b0_0, 0, 6;
    %jmp T_1.9;
T_1.2 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x154a5b0_0, 0, 6;
    %jmp T_1.9;
T_1.3 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x154a5b0_0, 0, 6;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x154a410_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x154a5b0_0, 0, 6;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0x154a5b0_0, 0, 6;
T_1.11 ;
    %jmp T_1.9;
T_1.5 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x154a5b0_0, 0, 6;
    %jmp T_1.9;
T_1.6 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x154a5b0_0, 0, 6;
    %jmp T_1.9;
T_1.7 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x154a5b0_0, 0, 6;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x152d260;
T_2 ;
    %wait E_0x14e8390;
    %load/vec4 v0x1549f00_0;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14e7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549e40_0, 0;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1549c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14e7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549e40_0, 0;
    %jmp T_2.7;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1549ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14e7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549e40_0, 0;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1549bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14e7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549e40_0, 0;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14e7a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1549a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549e40_0, 0;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14e7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549e40_0, 0;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549ae0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14e7a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1549e40_0, 0;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x15212e0;
T_3 ;
    %wait E_0x151e810;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1521150;
T_4 ;
    %vpi_call 2 22 "$dumpfile", "controlTest.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154c320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x154c3c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x154b7b0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154bf70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154c0a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154c1e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154c140_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x154c3c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x1521150;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x154c320_0;
    %inv;
    %store/vec4 v0x154c320_0, 0, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "controlTest.v";
    "control.v";
    "./controlStore.v";
    "./fsm.v";
