<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/lscc/sd_ram_uart_ok/Implementation/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VERI-1482) Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/all_modules.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/fifo.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/SDRAM_Controller.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/sdram_to_uart.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/Timer.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/top_module.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/uart_rx.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/uart_to_sdram.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/src/uart_tx.v
(VERI-1482) Analyzing Verilog file C:/lscc/sd_ram_uart_ok/Implementation/Clock_DCMA.v
INFO - C:/lscc/sd_ram_uart_ok/src/top_module.v(3,8-3,22) (VERI-1018) compiling module sdram_uart_top
INFO - C:/lscc/sd_ram_uart_ok/src/top_module.v(3,1-88,10) (VERI-9000) elaborating module 'sdram_uart_top'
INFO - C:/lscc/sd_ram_uart_ok/Implementation/Clock_DCMA.v(8,1-93,10) (VERI-9000) elaborating module 'Clock_DCMA_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/uart_rx.v(21,1-129,10) (VERI-9000) elaborating module 'uart_rx_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/all_modules.v(1,1-164,11) (VERI-9000) elaborating module 'all_modules_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/uart_tx.v(1,1-102,10) (VERI-9000) elaborating module 'uart_tx_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1124,1-1126,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(1730,1-1786,10) (VERI-9000) elaborating module 'EHXPLLJ_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/fifo.v(1,1-74,10) (VERI-9000) elaborating module 'fifo_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/fifo.v(1,1-74,10) (VERI-9000) elaborating module 'fifo_uniq_2'
INFO - C:/lscc/sd_ram_uart_ok/src/uart_to_sdram.v(1,1-74,10) (VERI-9000) elaborating module 'uart_to_sdram_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/SDRAM_Controller.v(11,1-342,10) (VERI-9000) elaborating module 'SDRAM_Controller_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/sdram_to_uart.v(1,1-73,10) (VERI-9000) elaborating module 'sdram_to_uart_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/Timer.v(10,1-30,10) (VERI-9000) elaborating module 'Timer_uniq_1'
INFO - C:/lscc/sd_ram_uart_ok/src/Timer.v(10,1-30,10) (VERI-9000) elaborating module 'Timer_uniq_2'
INFO - C:/lscc/sd_ram_uart_ok/src/Timer.v(10,1-30,10) (VERI-9000) elaborating module 'Timer_uniq_3'
INFO - C:/lscc/sd_ram_uart_ok/src/Timer.v(10,1-30,10) (VERI-9000) elaborating module 'Timer_uniq_4'
INFO - C:/lscc/sd_ram_uart_ok/src/SDRAM_Controller.v(345,1-376,10) (VERI-9000) elaborating module 'bankArbiter_uniq_1'
Done: design load finished with (0) errors, and (0) warnings

</PRE></BODY></HTML>