0.6
2019.2
Nov  6 2019
21:42:20
/home/anthony/Documents/PhilosophyV/philosophy_v_001/philosophy_v_001.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/isa/rv32i/funct_defines.h,1580940924,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/isa/rv32i/instr_defines.h,1581883258,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/isa/rv32i/opcode_defines.h,1581877298,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/alu/alu.v,1581873534,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/decoder.v,/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h,alu,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/decoder.v,1581087817,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/control/instr_decoder/instr_decoder.v,,decoder,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux2.v,1581873578,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux4.v,,mux2,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux4.v,1581130525,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.v,,mux4,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/program_counter/program_counter.v,1581570320,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/registers/register.v,,program_counter,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/sign_extend/sign_extend.v,1581876764,verilog,,/home/anthony/Documents/PhilosophyV/src/modules_tb/philv_core/run_phil_v_core.v,/home/anthony/Documents/PhilosophyV/src/isa/rv32i/instr_defines.h,sign_extend,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h,1581825826,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_src_defines.h,1581883452,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/instr_decoder/instr_decoder.v,1581885600,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/control/main_controller/main_controller.v,/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/isa/rv32i/funct_defines.h;/home/anthony/Documents/PhilosophyV/src/isa/rv32i/instr_defines.h,instr_decoder,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/main_controller/control_state_defines.h,1581874420,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/control/main_controller/main_controller.v,1581883460,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/memory/memory.v,/home/anthony/Documents/PhilosophyV/src/isa/rv32i/instr_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_src_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control/main_controller/control_state_defines.h;/home/anthony/Documents/PhilosophyV/src/isa/rv32i/opcode_defines.h,main_controller,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/memory/memory.v,1581791015,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux2.v,/home/anthony/Documents/PhilosophyV/src/modules/memory/memory_defines.h,memory,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/memory/memory_defines.h,1581569622,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.h,1581569647,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.v,1581885939,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/program_counter/program_counter.v,/home/anthony/Documents/PhilosophyV/src/isa/rv32i/instr_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control_unit/command_signals/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/philv_core/philv_core.h;/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/philv_core/program_count_defines.h,philosophy_v_core,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/philv_core/program_count_defines.h,1581534995,verilog,,,,,,,,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/registers/register.v,1581608193,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/registers/registerFile.v,,register,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules/registers/registerFile.v,1581876284,verilog,,/home/anthony/Documents/PhilosophyV/src/modules_tb/philv_core/run_phil_v_core.v,,registerFile,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules_tb/alu/alu_tb.v,1581872013,verilog,,/home/anthony/Documents/PhilosophyV/src/modules/combinatorial/mux/mux2.v,/home/anthony/Documents/PhilosophyV/src/modules/alu/alu_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/alu/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control_unit/command_signals/alu_funct_defines.h;/home/anthony/Documents/PhilosophyV/src/modules/control/control_signals/alu_funct_defines.h,alu_test,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules_tb/mux/mux4_tb.v,1581130452,verilog,,/home/anthony/Documents/PhilosophyV/src/modules_tb/master_tb.v,,mux4_tb,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules_tb/philv_core/cmp_reg_file.v,1581868874,verilog,,,,cmp_reg_file,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
/home/anthony/Documents/PhilosophyV/src/modules_tb/philv_core/run_phil_v_core.v,1581874339,verilog,,,,run_philv_core,,,../../../../../src/isa/rv32i;../../../../../src/modules/control/control_signals;../../../../../src/modules/control/main_controller;../../../../../src/modules/memory;../../../../../src/modules/philv_core,,,,,
