<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_lsuop</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_lsuop'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_lsuop')">kv_lsuop</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.01</td>
<td class="s5 cl rt"><a href="mod2294.html#Line" > 57.58</a></td>
<td class="s7 cl rt"><a href="mod2294.html#Cond" > 77.78</a></td>
<td class="s5 cl rt"><a href="mod2294.html#Toggle" > 54.21</a></td>
<td class="s1 cl rt"><a href="mod2294.html#FSM" > 19.23</a></td>
<td class="s6 cl rt"><a href="mod2294.html#Branch" > 61.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2294.html#inst_tag_173229"  onclick="showContent('inst_tag_173229')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsuop</a></td>
<td class="s5 cl rt"> 54.01</td>
<td class="s5 cl rt"><a href="mod2294.html#Line" > 57.58</a></td>
<td class="s7 cl rt"><a href="mod2294.html#Cond" > 77.78</a></td>
<td class="s5 cl rt"><a href="mod2294.html#Toggle" > 54.21</a></td>
<td class="s1 cl rt"><a href="mod2294.html#FSM" > 19.23</a></td>
<td class="s6 cl rt"><a href="mod2294.html#Branch" > 61.25</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_lsuop'>
<hr>
<a name="inst_tag_173229"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy57.html#tag_urg_inst_173229" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_lsu.u_lsuop</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.01</td>
<td class="s5 cl rt"><a href="mod2294.html#Line" > 57.58</a></td>
<td class="s7 cl rt"><a href="mod2294.html#Cond" > 77.78</a></td>
<td class="s5 cl rt"><a href="mod2294.html#Toggle" > 54.21</a></td>
<td class="s1 cl rt"><a href="mod2294.html#FSM" > 19.23</a></td>
<td class="s6 cl rt"><a href="mod2294.html#Branch" > 61.25</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.66</td>
<td class="s5 cl rt"> 59.57</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 58.86</td>
<td class="s1 cl rt"> 19.23</td>
<td class="s6 cl rt"> 62.92</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 50.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod3025.html#inst_tag_229379" >kv_lsu</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1189.html#inst_tag_70843" id="tag_urg_inst_70843">gen_amoalu.u_amoalu</a></td>
<td class="s1 cl rt"> 10.56</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 31.68</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2273_2.html#inst_tag_173075" id="tag_urg_inst_173075">u_fam_op1_ze</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1284.html#inst_tag_75628" id="tag_urg_inst_75628">u_fast_agu</a></td>
<td class="s8 cl rt"> 89.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3254.html#inst_tag_246717" id="tag_urg_inst_246717">u_fsm_op0_se</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3067.html#inst_tag_231679" id="tag_urg_inst_231679">u_fsm_pc</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1076.html#inst_tag_68989" id="tag_urg_inst_68989">u_fsm_result_xlen</a></td>
<td class="s5 cl rt"> 57.25</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1284.html#inst_tag_75629" id="tag_urg_inst_75629">u_slow_agu</a></td>
<td class="s8 cl rt"> 89.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 89.40</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2721.html#inst_tag_204992" id="tag_urg_inst_204992">u_speculative_cnt</a></td>
<td class="s9 cl rt"> 96.43</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 85.71</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_lsuop'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2294.html" >kv_lsuop</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>132</td><td>76</td><td>57.58</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25840</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25849</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25855</td><td>18</td><td>18</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25886</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>25892</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25898</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25910</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>25919</td><td>2</td><td>2</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>26051</td><td>77</td><td>24</td><td>31.17</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26194</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26203</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>26212</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>26263</td><td>3</td><td>1</td><td>33.33</td></tr>
</table>
<pre class="code"><br clear=all>
25839                   always @(posedge core_clk or negedge core_reset_n) begin
25840      1/1              if (!core_reset_n) begin
25841      1/1                  fsm_cs &lt;= {{(STATES - 1){1'b0}},1'b1};
25842                       end
25843      1/1              else if (fsm_en) begin
25844      1/1                  fsm_cs &lt;= fsm_ns;
25845                       end
                        MISSING_ELSE
25846                   end
25847                   
25848                   always @(posedge core_clk) begin
25849      1/1              if (fsm_op0_en) begin
25850      1/1                  fsm_op0 &lt;= fsm_op0_nx;
25851                       end
                        MISSING_ELSE
25852                   end
25853                   
25854                   always @(posedge core_clk) begin
25855      1/1              if (fsm_func_en) begin
25856      1/1                  fsm_ilm &lt;= ag_req_ilm;
25857      1/1                  fsm_dlm &lt;= ag_req_dlm;
25858      1/1                  fsm_func &lt;= ls_req_func;
25859      1/1                  fsm_cctl_l1d_va &lt;= ls_req_cctl_l1d_va;
25860      1/1                  fsm_cctl_l1d &lt;= ls_req_cctl_l1d;
25861      1/1                  fsm_cctl_l1d_ix &lt;= ls_req_cctl_l1d_ix;
25862      1/1                  fsm_cctl_l1d_all &lt;= ls_req_cctl_l1d_all;
25863      1/1                  fsm_cctl_l1d_inval &lt;= ls_req_cctl_l1d_inval;
25864      1/1                  fsm_cctl_l1d_va_inval &lt;= ls_req_cctl_l1d_va_inval;
25865      1/1                  fsm_cctl_l1d_va_wb &lt;= ls_req_cctl_l1d_va_wb;
25866      1/1                  fsm_cctl_l1d_va_wbinval &lt;= ls_req_cctl_l1d_va_wbinval;
25867      1/1                  fsm_cctl_l1d_va_lock &lt;= ls_req_cctl_l1d_va_lock;
25868      1/1                  fsm_cctl_l1d_va_unlock &lt;= ls_req_cctl_l1d_va_unlock;
25869      1/1                  fsm_cctl_l1i_cmd &lt;= ls_req_cctl_l1i_cmd;
25870      1/1                  fsm_cctl_l1i_ix_read &lt;= ls_req_cctl_li1_ix_read;
25871      1/1                  fsm_cctl_tlb_ix &lt;= ls_req_cctl_tlb_ix;
25872      1/1                  fsm_cctl_tlb_ix_read &lt;= ls_req_cctl_tlb_ix_read;
25873                       end
                        MISSING_ELSE
25874                   end
25875                   
25876                   kv_dff_gen #(
25877                       .EXPRESSION((DCACHE_PREFETCH_SUPPORT_INT == 1)),
25878                       .W(12)
25879                   ) u_fsm_pc (
25880                       .clk(core_clk),
25881                       .en(fsm_op0_en),
25882                       .d(ls_req_pc),
25883                       .q(fsm_pc)
25884                   );
25885                   always @(posedge core_clk) begin
25886      1/1              if (fsm_op1_en) begin
25887      1/1                  fsm_op1 &lt;= fsm_op1_nx;
25888                       end
                        MISSING_ELSE
25889                   end
25890                   
25891                   always @(posedge core_clk) begin
25892      1/1              if (ls_req_sfence_grant) begin
25893      <font color = "red">0/1     ==>          fsm_asid &lt;= ls_req_asid;</font>
25894                       end
                        MISSING_ELSE
25895                   end
25896                   
25897                   always @(posedge core_clk or negedge core_reset_n) begin
25898      1/1              if (!core_reset_n) begin
25899      1/1                  fsm_killed &lt;= 1'b0;
25900                       end
25901      1/1              else if (fsm_committed_clr) begin
25902      1/1                  fsm_killed &lt;= 1'b0;
25903                       end
25904      1/1              else if (fsm_committed_set) begin
25905      1/1                  fsm_killed &lt;= ls_cmt_kill;
25906                       end
                        MISSING_ELSE
25907                   end
25908                   
25909                   always @(posedge core_clk or negedge core_reset_n) begin
25910      1/1              if (!core_reset_n) begin
25911      1/1                  fsm_committed &lt;= 1'b0;
25912                       end
25913      1/1              else if (fsm_committed_en) begin
25914      1/1                  fsm_committed &lt;= fsm_committed_nx;
25915                       end
                        MISSING_ELSE
25916                   end
25917                   
25918                   always @(posedge core_clk) begin
25919      1/1              if (fsm_status_en) begin
25920      1/1                  fsm_status &lt;= fsm_status_nx;
25921                       end
                        MISSING_ELSE
25922                   end
25923                   
25924                   kv_sign_ext #(
25925                       .OW(32),
25926                       .IW(EXTVALEN)
25927                   ) u_fsm_op0_se (
25928                       .out(fsm_op0_se),
25929                       .in(fsm_op0)
25930                   );
25931                   kv_zero_ext #(
25932                       .OW(21),
25933                       .IW(3)
25934                   ) u_fam_op1_ze (
25935                       .out(fsm_op1_ze),
25936                       .in(fsm_op1)
25937                   );
25938                   assign fsm_cmt_valid = ls_cmt_valid &amp; ~fsm_norm &amp; ~speculative_cnt[0];
25939                   assign fsm_committed_en = fsm_committed_set | fsm_committed_clr;
25940                   assign fsm_committed_set = fsm_cmt_valid;
25941                   assign fsm_committed_clr = ls_req_grant;
25942                   assign fsm_committed_nx = ~fsm_committed_clr &amp; (fsm_committed | fsm_committed_set);
25943                   assign fsm_op0_en = ls_req_amo_grant | ls_req_cctl_grant | ls_req_fence_grant | ls_req_fencei_grant | ls_req_sfence_grant;
25944                   assign fsm_op0_nx = ag_result;
25945                   assign fsm_func_en = ls_req_amo_grant | ls_req_cctl_grant | ls_req_fence_grant | ls_req_fencei_grant | ls_req_sfence_grant;
25946                   assign fsm_op1_en = fsm_op0_en;
25947                   assign fsm_op1_nx = 3'd0;
25948                   assign fsm_status_en = (fsm_acctl &amp; uop_resp_valid) | (fsm_cctl2 &amp; dcu_acctl_ecc_error) | (fsm_fence2 &amp; fence_done) | (fsm_amo1 &amp; uop_resp_valid &amp; uop_resp_abort) | (fsm_cctl1 &amp; dcu_ix_ack) | (fsm_tlbcctl &amp; tlb_cctl_ack) | (fsm_icctl1 &amp; ifu_cctl_ack);
25949                   assign fsm_status_nx = ({37{fsm_acctl}} &amp; uop_resp_status) | ({37{fsm_cctl1}} &amp; fsm_status_xcctl) | ({37{fsm_cctl2}} &amp; fsm_status_acctl) | ({37{fsm_fence2}} &amp; fsm_status_fence) | ({37{fsm_amo1}} &amp; uop_resp_status) | ({37{fsm_tlbcctl}} &amp; fsm_status_tlbcctl) | ({37{fsm_icctl1}} &amp; fsm_status_icctl);
25950                   assign fsm_status_fence[0] = 1'b0;
25951                   assign fsm_status_fence[1] = csr_mcache_ctl_dc_en &amp; func_fencei &amp; dcu_ix_status[0];
25952                   assign fsm_status_fence[2 +:6] = 6'h7;
25953                   assign fsm_status_fence[8 +:3] = 3'd1;
25954                   assign fsm_status_fence[11] = 1'b0;
25955                   assign fsm_status_fence[12] = 1'b1;
25956                   assign fsm_status_fence[13] = 1'b0;
25957                   assign fsm_status_fence[15] = 1'b0;
25958                   assign fsm_status_fence[14] = 1'b0;
25959                   assign fsm_status_fence[16] = 1'b0;
25960                   assign fsm_status_fence[17] = 1'b0;
25961                   assign fsm_status_fence[18 +:8] = dcu_ix_status[1 +:8];
25962                   assign fsm_status_fence[26] = dcu_ix_status[9];
25963                   assign fsm_status_fence[27 +:4] = {3'd2,dcu_ix_status[10]};
25964                   assign fsm_status_fence[31] = 1'b0;
25965                   assign fsm_status_fence[32] = 1'b0;
25966                   assign fsm_status_fence[33] = 1'b1;
25967                   assign fsm_status_fence[34] = 1'b0;
25968                   assign fsm_status_fence[35] = 1'b0;
25969                   assign fsm_status_fence[36] = 1'b0;
25970                   assign fsm_status_xcctl[0] = 1'b0;
25971                   assign fsm_status_xcctl[1] = dcu_ix_status[0];
25972                   assign fsm_status_xcctl[2 +:6] = 6'h7;
25973                   assign fsm_status_xcctl[8 +:3] = 3'd1;
25974                   assign fsm_status_xcctl[11] = 1'b0;
25975                   assign fsm_status_xcctl[12] = 1'b1;
25976                   assign fsm_status_xcctl[13] = 1'b0;
25977                   assign fsm_status_xcctl[15] = 1'b0;
25978                   assign fsm_status_xcctl[14] = 1'b0;
25979                   assign fsm_status_xcctl[16] = 1'b0;
25980                   assign fsm_status_xcctl[17] = 1'b0;
25981                   assign fsm_status_xcctl[18 +:8] = dcu_ix_status[1 +:8];
25982                   assign fsm_status_xcctl[26] = dcu_ix_status[9];
25983                   assign fsm_status_xcctl[27 +:4] = {3'd2,dcu_ix_status[10]};
25984                   assign fsm_status_xcctl[31] = 1'b0;
25985                   assign fsm_status_xcctl[32] = dcu_ix_status[11];
25986                   assign fsm_status_xcctl[33] = 1'b1;
25987                   assign fsm_status_xcctl[34] = 1'b0;
25988                   assign fsm_status_xcctl[35] = 1'b0;
25989                   assign fsm_status_xcctl[36] = 1'b0;
25990                   assign fsm_status_acctl[0] = 1'b0;
25991                   assign fsm_status_acctl[1] = 1'b1;
25992                   assign fsm_status_acctl[2 +:6] = 6'h7;
25993                   assign fsm_status_acctl[8 +:3] = 3'd1;
25994                   assign fsm_status_acctl[11] = 1'b0;
25995                   assign fsm_status_acctl[12] = 1'b1;
25996                   assign fsm_status_acctl[13] = 1'b0;
25997                   assign fsm_status_acctl[15] = 1'b0;
25998                   assign fsm_status_acctl[14] = 1'b0;
25999                   assign fsm_status_acctl[16] = 1'b0;
26000                   assign fsm_status_acctl[17] = 1'b0;
26001                   assign fsm_status_acctl[18 +:8] = 8'd0;
26002                   assign fsm_status_acctl[26] = dcu_acctl_ecc_corr;
26003                   assign fsm_status_acctl[27 +:4] = 4'd5;
26004                   assign fsm_status_acctl[31] = 1'b0;
26005                   assign fsm_status_acctl[32] = 1'b0;
26006                   assign fsm_status_acctl[33] = 1'b1;
26007                   assign fsm_status_acctl[34] = 1'b0;
26008                   assign fsm_status_acctl[35] = 1'b0;
26009                   assign fsm_status_acctl[36] = 1'b0;
26010                   assign fsm_status_tlbcctl[0] = 1'b0;
26011                   assign fsm_status_tlbcctl[1] = 1'b0;
26012                   assign fsm_status_tlbcctl[2 +:6] = 6'd0;
26013                   assign fsm_status_tlbcctl[8 +:3] = 3'd0;
26014                   assign fsm_status_tlbcctl[11] = 1'b0;
26015                   assign fsm_status_tlbcctl[12] = 1'b0;
26016                   assign fsm_status_tlbcctl[13] = 1'b0;
26017                   assign fsm_status_tlbcctl[15] = 1'b0;
26018                   assign fsm_status_tlbcctl[14] = 1'b0;
26019                   assign fsm_status_tlbcctl[16] = 1'b0;
26020                   assign fsm_status_tlbcctl[17] = 1'b0;
26021                   assign fsm_status_tlbcctl[18 +:8] = tlb_cctl_ecc_status[7:0];
26022                   assign fsm_status_tlbcctl[26] = 1'b0;
26023                   assign fsm_status_tlbcctl[27 +:4] = 4'd0;
26024                   assign fsm_status_tlbcctl[31] = 1'b0;
26025                   assign fsm_status_tlbcctl[32] = fsm_cctl_tlb_ix_read &amp; csr_mcache_ctl_tlb_rwecc;
26026                   assign fsm_status_tlbcctl[33] = 1'b1;
26027                   assign fsm_status_tlbcctl[34] = 1'b0;
26028                   assign fsm_status_tlbcctl[35] = 1'b0;
26029                   assign fsm_status_tlbcctl[36] = 1'b0;
26030                   assign fsm_status_icctl[0] = 1'b0;
26031                   assign fsm_status_icctl[1] = |(ifu_cctl_status[4:0]);
26032                   assign fsm_status_icctl[2 +:6] = (ifu_cctl_status[4]) ? 6'hf : 6'h7;
26033                   assign fsm_status_icctl[8 +:3] = ({3{ifu_cctl_status[0]}} &amp; DCAUSE_ECC_PARITY) | ({3{ifu_cctl_status[1]}} &amp; DCAUSE_PMP_ERROR) | ({3{ifu_cctl_status[2]}} &amp; DCAUSE_PMA_EMPTY) | ({3{ifu_cctl_status[3]}} &amp; DCAUSE_BUS_ERROR);
26034                   assign fsm_status_icctl[11] = 1'b0;
26035                   assign fsm_status_icctl[12] = 1'b0;
26036                   assign fsm_status_icctl[13] = 1'b0;
26037                   assign fsm_status_icctl[15] = 1'b0;
26038                   assign fsm_status_icctl[14] = 1'b0;
26039                   assign fsm_status_icctl[16] = 1'b0;
26040                   assign fsm_status_icctl[17] = 1'b0;
26041                   assign fsm_status_icctl[18 +:8] = ifu_cctl_ecc_status[7:0];
26042                   assign fsm_status_icctl[26] = ifu_cctl_ecc_status[11];
26043                   assign fsm_status_icctl[27 +:4] = {1'd0,ifu_cctl_ecc_status[10:8]};
26044                   assign fsm_status_icctl[31] = 1'b1;
26045                   assign fsm_status_icctl[32] = fsm_cctl_l1i_ix_read &amp; csr_mcache_ctl_ic_rwecc;
26046                   assign fsm_status_icctl[33] = 1'b1;
26047                   assign fsm_status_icctl[34] = 1'b0;
26048                   assign fsm_status_icctl[35] = 1'b0;
26049                   assign fsm_status_icctl[36] = 1'b0;
26050                   always @* begin
26051      1/1              fsm_ns = {STATES{1'b0}};
26052      1/1              case (1'b1)
26053                           fsm_cs[CS_NORM]: begin
26054      1/1                      if (ls_req_cctl_grant) begin
26055      <font color = "red">0/1     ==>                  fsm_ns[CS_WAIT0] = 1'b1;</font>
26056      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26057                               end
26058      1/1                      else if (ls_req_fencei_grant) begin
26059      1/1                          fsm_ns[CS_WAIT0] = 1'b1;
26060      1/1                          fsm_en = 1'b1;
26061                               end
26062      1/1                      else if (ls_req_fence_grant) begin
26063      <font color = "red">0/1     ==>                  fsm_ns[CS_WAIT0] = 1'b1;</font>
26064      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26065                               end
26066      1/1                      else if (ls_req_sfence_grant) begin
26067      <font color = "red">0/1     ==>                  fsm_ns[CS_WAIT0] = 1'b1;</font>
26068      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26069                               end
26070      1/1                      else if (ls_req_amo_grant) begin
26071      <font color = "red">0/1     ==>                  fsm_ns[CS_WAIT0] = 1'b1;</font>
26072      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26073                               end
26074                               else begin
26075      1/1                          fsm_ns[CS_NORM] = 1'b1;
26076      1/1                          fsm_en = 1'b0;
26077                               end
26078                           end
26079                           fsm_cs[CS_WAIT0]: begin
26080      1/1                      if (func_fence | func_fencei | func_sfence | func_cctl) begin
26081      1/1                          fsm_ns[CS_WAIT1] = 1'b1;
26082      1/1                          fsm_en = lsq_empty &amp; fsm_committed;
26083                               end
26084                               else begin
26085      <font color = "red">0/1     ==>                  fsm_ns[CS_AMO0] = 1'b1;</font>
26086      <font color = "red">0/1     ==>                  fsm_en = lsq_empty;</font>
26087                               end
26088                           end
26089                           fsm_cs[CS_WAIT1]: begin
26090      1/1                      if (fsm_killed) begin
26091      <font color = "red">0/1     ==>                  fsm_ns[CS_NORM] = 1'b1;</font>
26092      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26093                               end
26094      1/1                      else if (func_cctl) begin
26095      <font color = "red">0/1     ==>                  fsm_ns[CS_CCTL0] = 1'b1;</font>
26096      <font color = "red">0/1     ==>                  fsm_en = ls_standby_ready_pre;</font>
26097                               end
26098                               else begin
26099      1/1                          fsm_ns[CS_FENCE2] = 1'b1;
26100      1/1                          fsm_en = ls_standby_ready_pre &amp; ~(func_sfence &amp; ~ifu_ipipe_standby_ready);
26101                               end
26102                           end
26103                           fsm_cs[CS_AMO0]: begin
26104      <font color = "red">0/1     ==>              fsm_ns[CS_AMO1] = 1'b1;</font>
26105      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
26106                           end
26107                           fsm_cs[CS_AMO1]: begin
26108      <font color = "red">0/1     ==>              if (fsm_killed) begin</font>
26109      <font color = "red">0/1     ==>                  fsm_ns[CS_NORM] = 1'b1;</font>
26110                               end
26111      <font color = "red">0/1     ==>              else if (uop_resp_abort) begin</font>
26112      <font color = "red">0/1     ==>                  fsm_ns[CS_ABORT] = 1'b1;</font>
26113                               end
26114                               else begin
26115      <font color = "red">0/1     ==>                  fsm_ns[CS_AMO2] = 1'b1;</font>
26116                               end
26117      <font color = "red">0/1     ==>              fsm_en = fsm_killed | uop_resp_valid;</font>
26118                           end
26119                           fsm_cs[CS_AMO2]: begin
26120      <font color = "red">0/1     ==>              fsm_ns[CS_AMO3] = 1'b1;</font>
26121      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
26122                           end
26123                           fsm_cs[CS_AMO3]: begin
26124      <font color = "red">0/1     ==>              if (uop_resp_exokay) begin</font>
26125      <font color = "red">0/1     ==>                  fsm_ns[CS_NORM] = 1'b1;</font>
26126                               end
26127                               else begin
26128      <font color = "red">0/1     ==>                  fsm_ns[CS_AMO0] = 1'b1;</font>
26129                               end
26130      <font color = "red">0/1     ==>              fsm_en = uop_resp_valid;</font>
26131                           end
26132                           fsm_cs[CS_FENCE2]: begin
26133      1/1                      fsm_ns[CS_FENCE3] = 1'b1;
26134      1/1                      fsm_en = fence_done;
26135                           end
26136                           fsm_cs[CS_FENCE3]: begin
26137      1/1                      fsm_ns[CS_NORM] = 1'b1;
26138      1/1                      fsm_en = 1'b1;
26139                           end
26140                           fsm_cs[CS_CCTL0]: begin
26141      <font color = "red">0/1     ==>              if (fsm_cctl_l1d_ix | fsm_cctl_l1d_all) begin</font>
26142      <font color = "red">0/1     ==>                  fsm_ns[CS_CCTL1] = 1'b1;</font>
26143      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26144                               end
26145      <font color = "red">0/1     ==>              else if (fsm_cctl_l1d_va) begin</font>
26146      <font color = "red">0/1     ==>                  fsm_ns[CS_VCCTL] = 1'b1;</font>
26147      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26148                               end
26149      <font color = "red">0/1     ==>              else if (fsm_cctl_tlb_ix) begin</font>
26150      <font color = "red">0/1     ==>                  fsm_ns[CS_TLBCCTL] = 1'b1;</font>
26151      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26152                               end
26153                               else begin
26154      <font color = "red">0/1     ==>                  fsm_ns[CS_ICCTL1] = 1'b1;</font>
26155      <font color = "red">0/1     ==>                  fsm_en = 1'b1;</font>
26156                               end
26157                           end
26158                           fsm_cs[CS_ICCTL1]: begin
26159      <font color = "red">0/1     ==>              fsm_ns[CS_CCTL_DONE] = 1'b1;</font>
26160      <font color = "red">0/1     ==>              fsm_en = ifu_cctl_ack;</font>
26161                           end
26162                           fsm_cs[CS_CCTL1]: begin
26163      <font color = "red">0/1     ==>              fsm_ns[CS_CCTL2] = 1'b1;</font>
26164      <font color = "red">0/1     ==>              fsm_en = dcu_ix_ack;</font>
26165                           end
26166                           fsm_cs[CS_VCCTL]: begin
26167      <font color = "red">0/1     ==>              fsm_ns[CS_CCTL2] = 1'b1;</font>
26168      <font color = "red">0/1     ==>              fsm_en = uop_resp_valid;</font>
26169                           end
26170                           fsm_cs[CS_CCTL2]: begin
26171      <font color = "red">0/1     ==>              fsm_ns[CS_CCTL_DONE] = 1'b1;</font>
26172      <font color = "red">0/1     ==>              fsm_en = dcu_standby_ready;</font>
26173                           end
26174                           fsm_cs[CS_CCTL_DONE]: begin
26175      <font color = "red">0/1     ==>              fsm_ns[CS_NORM] = 1'b1;</font>
26176      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
26177                           end
26178                           fsm_cs[CS_TLBCCTL]: begin
26179      <font color = "red">0/1     ==>              fsm_ns[CS_CCTL_DONE] = 1'b1;</font>
26180      <font color = "red">0/1     ==>              fsm_en = tlb_cctl_ack;</font>
26181                           end
26182                           fsm_cs[CS_ABORT]: begin
26183      <font color = "red">0/1     ==>              fsm_ns[CS_NORM] = 1'b1;</font>
26184      <font color = "red">0/1     ==>              fsm_en = 1'b1;</font>
26185                           end
26186                           default: begin
26187      1/1                      fsm_ns = {STATES{1'b0}};
26188      1/1                      fsm_en = 1'b0;
26189                           end
26190                       endcase
26191                   end
26192                   
26193                   always @(posedge core_clk or negedge core_reset_n) begin
26194      1/1              if (!core_reset_n) begin
26195      1/1                  fence_wait_ifu &lt;= 1'b0;
26196                       end
26197      1/1              else if (fence_wait_ifu_en) begin
26198      1/1                  fence_wait_ifu &lt;= fence_wait_ifu_nx;
26199                       end
                        MISSING_ELSE
26200                   end
26201                   
26202                   always @(posedge core_clk or negedge core_reset_n) begin
26203      1/1              if (!core_reset_n) begin
26204      1/1                  fence_wait_dcu &lt;= 1'b0;
26205                       end
26206      1/1              else if (fence_wait_dcu_en) begin
26207      1/1                  fence_wait_dcu &lt;= fence_wait_dcu_nx;
26208                       end
                        MISSING_ELSE
26209                   end
26210                   
26211                   always @(posedge core_clk or negedge core_reset_n) begin
26212      1/1              if (!core_reset_n) begin
26213      1/1                  fence_wait_mmu &lt;= 1'b0;
26214                       end
26215      1/1              else if (fence_wait_mmu_en) begin
26216      1/1                  fence_wait_mmu &lt;= fence_wait_mmu_nx;
26217                       end
                        MISSING_ELSE
26218                   end
26219                   
26220                   assign ifu_fence_req = fsm_fence2 &amp; func_fencei &amp; fence_wait_ifu;
26221                   assign fence_done = ~(func_fencei &amp; (fence_wait_ifu | fence_wait_dcu)) &amp; ~(func_sfence &amp; fence_wait_mmu);
26222                   assign fence_wait_ifu_en = fence_wait_ifu_set | fence_wait_ifu_clr;
26223                   assign fence_wait_ifu_nx = fence_wait_ifu_set | (fence_wait_ifu &amp; ~fence_wait_ifu_clr);
26224                   assign fence_wait_ifu_set = fsm_wait1 &amp; fsm_en;
26225                   assign fence_wait_ifu_clr = ifu_fence_done;
26226                   assign fence_wait_dcu_en = fence_wait_dcu_set | fence_wait_dcu_clr;
26227                   assign fence_wait_dcu_nx = fence_wait_dcu_set | (fence_wait_dcu &amp; ~fence_wait_dcu_clr);
26228                   assign fence_wait_dcu_set = fsm_wait1 &amp; fsm_en;
26229                   assign fence_wait_dcu_clr = dcu_ix_ack | ~csr_mcache_ctl_dc_en;
26230                   assign fence_wait_mmu_en = fence_wait_mmu_set | fence_wait_mmu_clr;
26231                   assign fence_wait_mmu_nx = fence_wait_mmu_set | (fence_wait_mmu &amp; ~fence_wait_mmu_clr);
26232                   assign fence_wait_mmu_set = fsm_wait1 &amp; fsm_en;
26233                   assign fence_wait_mmu_clr = mmu_fence_done;
26234                   assign mmu_fence_req = fsm_fence2 &amp; func_sfence &amp; fence_wait_mmu;
26235                   assign mmu_fence_vaddr = fsm_op0[VALEN - 1:12];
26236                   assign mmu_fence_mode = func_sfence_mode;
26237                   assign mmu_fence_asid = fsm_asid;
26238                   assign lsuop_prefetch_clr = mmu_fence_req | (fsm_cctl0 &amp; fsm_cctl_l1d_inval);
26239                   assign lsp_reserve_clr = lsu_reserve_clr | fsm_fence2 | fsm_cctl_done;
26240                   assign ifu_cctl_req = fsm_icctl1;
26241                   assign ifu_cctl_command = cctl_command[4:0];
26242                   assign ifu_cctl_wdata = ls_cmt_wdata_base;
26243                   assign ifu_cctl_waddr = csr_mcctlbeginaddr;
26244                   assign cctl_command = fsm_func[19 +:8];
26245                   assign dcu_ix_req = (fsm_fence2 &amp; fence_wait_dcu &amp; csr_mcache_ctl_dc_en &amp; func_fencei) | fsm_cctl1;
26246                   assign dcu_ix_command = ({8{fsm_fence2}} &amp; 8'b00000111) | ({8{fsm_cctl1}} &amp; cctl_command[7:0]);
26247                   assign tlb_cctl_req = fsm_tlbcctl;
26248                   assign tlb_cctl_command = cctl_command[1:0];
26249                   assign tlb_cctl_waddr = csr_mcctlbeginaddr;
26250                   assign tlb_cctl_wdata = ls_cmt_wdata_base;
26251                   reg [31:0] lsu_cctl_rdata;
26252                   reg [31:0] lsu_cctl_raddr;
26253                   wire [31:0] lsu_cctl_rdata_nx;
26254                   wire [31:0] lsu_cctl_raddr_nx;
26255                   wire cctl_ack;
26256                   wire ifu_cctl_resp = ifu_cctl_ack &amp; fsm_icctl1;
26257                   assign cctl_va_next = csr_mcctlbeginaddr + {{25{1'b0}},7'd64};
26258                   assign dcu_ix_wdata = ls_cmt_wdata_base;
26259                   assign cctl_ack = ifu_cctl_resp | (fsm_acctl &amp; uop_resp_valid) | (fsm_cctl1 &amp; dcu_ix_ack) | (fsm_tlbcctl &amp; tlb_cctl_ack);
26260                   assign lsu_cctl_rdata_nx = ({32{fsm_cctl_l1d_va_lock}} &amp; {{31{1'b0}},uop_resp_lock_success}) | ({32{fsm_cctl_l1d}} &amp; dcu_ix_rdata) | ({32{fsm_cctl_tlb_ix}} &amp; tlb_cctl_rdata) | ({32{fsm_cctl_l1i_cmd}} &amp; ifu_cctl_rdata);
26261                   assign lsu_cctl_raddr_nx = ({32{(fsm_cctl_l1d &amp; fsm_cctl_l1d_va)}} &amp; cctl_va_next) | ({32{(fsm_cctl_l1d &amp; ~fsm_cctl_l1d_va)}} &amp; dcu_ix_raddr) | ({32{fsm_cctl_l1i_cmd}} &amp; ifu_cctl_raddr) | ({32{fsm_cctl_tlb_ix}} &amp; tlb_cctl_raddr);
26262                   always @(posedge core_clk) begin
26263      1/1              if (cctl_ack) begin
26264      <font color = "red">0/1     ==>          lsu_cctl_rdata &lt;= lsu_cctl_rdata_nx;</font>
26265      <font color = "red">0/1     ==>          lsu_cctl_raddr &lt;= lsu_cctl_raddr_nx;</font>
26266                       end
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod2294.html" >kv_lsuop</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>18</td><td>14</td><td>77.78</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>18</td><td>14</td><td>77.78</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25817
 EXPRESSION (fsm_norm ? ls_req_offset : fsm_op1_ze)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25819
 EXPRESSION (fsm_norm ? ls_req_offset : fsm_op1_ze)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25824
 EXPRESSION (((fsm_norm &amp; ls_req_base_bypass[2])) ? fast_req_ilm : slow_req_ilm)
             ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25825
 EXPRESSION (((fsm_norm &amp; ls_req_base_bypass[2])) ? fast_req_dlm : slow_req_dlm)
             ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       25826
 EXPRESSION (((fsm_norm &amp; ls_req_base_bypass[2])) ? fast_ag_result : slow_ag_result)
             ------------------1-----------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26032
 EXPRESSION (ifu_cctl_status[4] ? 6'h0f : 6'h07)
             ---------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26385
 EXPRESSION (fsm_amo3 ? amo_result : (uop_resp_sc ? ({{31 {1'b0}}, (~uop_resp_exokay)}) : uop_resp_result))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26385
 SUB-EXPRESSION (uop_resp_sc ? ({{31 {1'b0}}, (~uop_resp_exokay)}) : uop_resp_result)
                 -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       26387
 EXPRESSION (((fsm_cctl_done | fsm_abort)) ? fsm_op0 : uop_resp_fault_va)
             --------------1--------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2294.html" >kv_lsuop</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">103</td>
<td class="rt">47</td>
<td class="rt">45.63 </td>
</tr><tr class="s5">
<td>Total Bits</td>
<td class="rt">2994</td>
<td class="rt">1623</td>
<td class="rt">54.21 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">1497</td>
<td class="rt">812</td>
<td class="rt">54.24 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 1->0</td>
<td class="rt">1497</td>
<td class="rt">811</td>
<td class="rt">54.18 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">103</td>
<td class="rt">47</td>
<td class="rt">45.63 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">2994</td>
<td class="rt">1623</td>
<td class="rt">54.21 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">1497</td>
<td class="rt">812</td>
<td class="rt">54.24 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 1->0</td>
<td class="rt">1497</td>
<td class="rt">811</td>
<td class="rt">54.18 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_dc_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_ic_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcache_ctl_tlb_rwecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mcctlbeginaddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_milmb_ien</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mdlmb_den</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_issue_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>wfi_enabled</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_privilege_m</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_privilege_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_privilege_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_stall[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_base0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_base1[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_base_bypass[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_offset[20:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_asid[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_func[12:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_func[17:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_func[29:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_func[30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_req_func[34:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_result[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_bresult[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_fault_addr[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_fault_addr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_fault_addr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_fault_addr[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_fault_addr[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_fault_addr[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_fault_addr[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[10:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[21:14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[23]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_status[31:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_result_64b[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_resp_result_64b[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ls_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_cmt_wdata_sel_vpu</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ls_cmt_wdata_base[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ls_cmt_wdata_vpu[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_reserve_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_reserve_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_fence_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_fence_done</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_cctl_raddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsu_cctl_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_command[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_waddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ifu_cctl_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_status[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_raddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_rdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_cctl_ecc_status[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_command[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_command[7:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_ix_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_raddr[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_raddr[5:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_raddr[31:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_ix_status[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_wbf_flush</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dcu_acctl_ecc_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_acctl_ecc_corr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_command[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_waddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_wdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>tlb_cctl_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_raddr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_rdata[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tlb_cctl_ecc_status[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_ipipe_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsp_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>arb_standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_standby_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>prf_standby_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsq_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsuop_prefetch_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_fence_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_fence_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>mmu_fence_mode[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_fence_vaddr[19:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mmu_fence_asid[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_issue_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_req_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_stall[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_pc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_pc[11:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_func[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_func[11:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_func[16:12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_func[21:17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_func[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_func[26:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_op0[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_op1[20:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_ilm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_req_dlm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_resp_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_result[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_result64[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_result64[63:32]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_bresult[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_fault_va[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_fault_va[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_fault_va[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_fault_va[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_fault_va[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_fault_va[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_fault_va[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_pa[19:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_pa[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_pa[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_pa[23:22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_pa[26:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_pa[27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_pa[31:28]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[7:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[10:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[14:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[27:26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[30:29]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uop_resp_status[36:31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>uop_cmt_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_cmt_kill</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_cmt_wdata_sel_f</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_cmt_wdata_i[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uop_cmt_wdata_f[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="FSM"></a>
FSM Coverage for Module : <a href="mod2294.html" >kv_lsuop</a><br clear=all>
<table align=left class="noborder">
<caption><b>Summary for FSM :: fsm_cs</b></caption>
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th><th nowrap width=200></th></tr><tr class="wht">
<td>States</td>
<td class="rt">17</td>
<td class="rt">5</td>
<td class="rt">29.41 </td>
<td>(Not included in score)</td>
</tr><tr class="s1">
<td>Transitions</td>
<td class="rt">26</td>
<td class="rt">5</td>
<td class="rt">19.23 </td>
<td></td>
</tr><tr class="wht">
<td>Sequences</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
<td></td>
</tr></table><br clear=all>
<b>State, Transition and Sequence Details for FSM :: fsm_cs</b><hr>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">states</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>CS_ABORT</td>
<td class="rt">26112</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO0</td>
<td class="rt">26085</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO1</td>
<td class="rt">26104</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO2</td>
<td class="rt">26115</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO3</td>
<td class="rt">26120</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL0</td>
<td class="rt">26095</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL1</td>
<td class="rt">26142</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL2</td>
<td class="rt">26163</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL_DONE</td>
<td class="rt">26159</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_FENCE2</td>
<td class="rt">26099</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_FENCE3</td>
<td class="rt">26133</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_ICCTL1</td>
<td class="rt">26154</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_NORM</td>
<td class="rt">26075</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_TLBCCTL</td>
<td class="rt">26150</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_VCCTL</td>
<td class="rt">26146</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_WAIT0</td>
<td class="rt">26055</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_WAIT1</td>
<td class="rt">26081</td>
<td>Covered</td>
</tr></table><br clear=all>
<br clear=all>
<table align=left class="sortable noborder">
<tr class="sortablehead">
<td class="alfsrt">transitions</td><td>Line No.</td><td class="alfsrt">Covered</td></tr><tr class="uRed">
<td nowrap>CS_ABORT->CS_NORM</td>
<td class="rt">26183</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO0->CS_AMO1</td>
<td class="rt">26104</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO1->CS_ABORT</td>
<td class="rt">26112</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO1->CS_AMO2</td>
<td class="rt">26115</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO1->CS_NORM</td>
<td class="rt">26109</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO2->CS_AMO3</td>
<td class="rt">26120</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO3->CS_AMO0</td>
<td class="rt">26128</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_AMO3->CS_NORM</td>
<td class="rt">26125</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL0->CS_CCTL1</td>
<td class="rt">26142</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL0->CS_ICCTL1</td>
<td class="rt">26154</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL0->CS_TLBCCTL</td>
<td class="rt">26150</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL0->CS_VCCTL</td>
<td class="rt">26146</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL1->CS_CCTL2</td>
<td class="rt">26163</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL2->CS_CCTL_DONE</td>
<td class="rt">26171</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_CCTL_DONE->CS_NORM</td>
<td class="rt">26175</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_FENCE2->CS_FENCE3</td>
<td class="rt">26133</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_FENCE3->CS_NORM</td>
<td class="rt">26137</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_ICCTL1->CS_CCTL_DONE</td>
<td class="rt">26159</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_NORM->CS_WAIT0</td>
<td class="rt">26055</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_TLBCCTL->CS_CCTL_DONE</td>
<td class="rt">26179</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_VCCTL->CS_CCTL2</td>
<td class="rt">26167</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_WAIT0->CS_AMO0</td>
<td class="rt">26085</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_WAIT0->CS_WAIT1</td>
<td class="rt">26081</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_WAIT1->CS_CCTL0</td>
<td class="rt">26095</td>
<td>Not&nbsp;Covered</td>
</tr><tr class="uGreen">
<td nowrap>CS_WAIT1->CS_FENCE2</td>
<td class="rt">26099</td>
<td>Covered</td>
</tr><tr class="uRed">
<td nowrap>CS_WAIT1->CS_NORM</td>
<td class="rt">26091</td>
<td>Not&nbsp;Covered</td>
</tr></table><br clear=all>
<br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2294.html" >kv_lsuop</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">80</td>
<td class="rt">49</td>
<td class="rt">61.25 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">25817</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">25819</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">25824</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">25825</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">25826</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26032</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">26385</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">26387</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25840</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25849</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25855</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25886</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">25892</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25898</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25910</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">25919</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">26052</td>
<td class="rt">32</td>
<td class="rt">7</td>
<td class="rt">21.88 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26194</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26203</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">26212</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">26263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25817      assign slow_ag_op1 = fsm_norm ? ls_req_offset : fsm_op1_ze;
                                         <font color = "green">-1-</font>  
                                         <font color = "green">==></font>  
                                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25819      assign ag_op1 = fsm_norm ? ls_req_offset : fsm_op1_ze;
                                    <font color = "green">-1-</font>  
                                    <font color = "green">==></font>  
                                    <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25824      assign ag_req_ilm = (fsm_norm & ls_req_base_bypass[2]) ? fast_req_ilm : slow_req_ilm;
                                                                  <font color = "green">-1-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25825      assign ag_req_dlm = (fsm_norm & ls_req_base_bypass[2]) ? fast_req_dlm : slow_req_dlm;
                                                                  <font color = "green">-1-</font>  
                                                                  <font color = "green">==></font>  
                                                                  <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25826      assign ag_result = (fsm_norm & ls_req_base_bypass[2]) ? fast_ag_result : slow_ag_result;
                                                                 <font color = "green">-1-</font>  
                                                                 <font color = "green">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26032      assign fsm_status_icctl[2 +:6] = (ifu_cctl_status[4]) ? 6'hf : 6'h7;
                                                                 <font color = "red">-1-</font>  
                                                                 <font color = "red">==></font>  
                                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26385      assign ls_resp_result = fsm_amo3 ? amo_result : uop_resp_sc ? {{31{1'b0}},~uop_resp_exokay} : uop_resp_result;
                                            <font color = "red">-1-</font>                        <font color = "red">-2-</font>   
                                            <font color = "red">==></font>                        <font color = "red">==></font>   
                                                                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26387      assign ls_resp_fault_addr = (fsm_cctl_done | fsm_abort) ? fsm_op0 : uop_resp_fault_va;
                                                                   <font color = "red">-1-</font>  
                                                                   <font color = "red">==></font>  
                                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25840          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
25841              fsm_cs <= {{(STATES - 1){1'b0}},1'b1};
           <font color = "green">        ==></font>
25842          end
25843          else if (fsm_en) begin
                    <font color = "green">-2-</font>  
25844              fsm_cs <= fsm_ns;
           <font color = "green">        ==></font>
25845          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25849          if (fsm_op0_en) begin
               <font color = "green">-1-</font>  
25850              fsm_op0 <= fsm_op0_nx;
           <font color = "green">        ==></font>
25851          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25855          if (fsm_func_en) begin
               <font color = "green">-1-</font>  
25856              fsm_ilm <= ag_req_ilm;
           <font color = "green">        ==></font>
25857              fsm_dlm <= ag_req_dlm;
25858              fsm_func <= ls_req_func;
25859              fsm_cctl_l1d_va <= ls_req_cctl_l1d_va;
25860              fsm_cctl_l1d <= ls_req_cctl_l1d;
25861              fsm_cctl_l1d_ix <= ls_req_cctl_l1d_ix;
25862              fsm_cctl_l1d_all <= ls_req_cctl_l1d_all;
25863              fsm_cctl_l1d_inval <= ls_req_cctl_l1d_inval;
25864              fsm_cctl_l1d_va_inval <= ls_req_cctl_l1d_va_inval;
25865              fsm_cctl_l1d_va_wb <= ls_req_cctl_l1d_va_wb;
25866              fsm_cctl_l1d_va_wbinval <= ls_req_cctl_l1d_va_wbinval;
25867              fsm_cctl_l1d_va_lock <= ls_req_cctl_l1d_va_lock;
25868              fsm_cctl_l1d_va_unlock <= ls_req_cctl_l1d_va_unlock;
25869              fsm_cctl_l1i_cmd <= ls_req_cctl_l1i_cmd;
25870              fsm_cctl_l1i_ix_read <= ls_req_cctl_li1_ix_read;
25871              fsm_cctl_tlb_ix <= ls_req_cctl_tlb_ix;
25872              fsm_cctl_tlb_ix_read <= ls_req_cctl_tlb_ix_read;
25873          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25886          if (fsm_op1_en) begin
               <font color = "green">-1-</font>  
25887              fsm_op1 <= fsm_op1_nx;
           <font color = "green">        ==></font>
25888          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25892          if (ls_req_sfence_grant) begin
               <font color = "red">-1-</font>  
25893              fsm_asid <= ls_req_asid;
           <font color = "red">        ==></font>
25894          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25898          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
25899              fsm_killed <= 1'b0;
           <font color = "green">        ==></font>
25900          end
25901          else if (fsm_committed_clr) begin
                    <font color = "green">-2-</font>  
25902              fsm_killed <= 1'b0;
           <font color = "green">        ==></font>
25903          end
25904          else if (fsm_committed_set) begin
                    <font color = "green">-3-</font>  
25905              fsm_killed <= ls_cmt_kill;
           <font color = "green">        ==></font>
25906          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25910          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
25911              fsm_committed <= 1'b0;
           <font color = "green">        ==></font>
25912          end
25913          else if (fsm_committed_en) begin
                    <font color = "green">-2-</font>  
25914              fsm_committed <= fsm_committed_nx;
           <font color = "green">        ==></font>
25915          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
25919          if (fsm_status_en) begin
               <font color = "green">-1-</font>  
25920              fsm_status <= fsm_status_nx;
           <font color = "green">        ==></font>
25921          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26052          case (1'b1)
               <font color = "red">-1-</font>  
26053              fsm_cs[CS_NORM]: begin
26054                  if (ls_req_cctl_grant) begin
                       <font color = "red">-2-</font>  
26055                      fsm_ns[CS_WAIT0] = 1'b1;
           <font color = "red">                ==></font>
26056                      fsm_en = 1'b1;
26057                  end
26058                  else if (ls_req_fencei_grant) begin
                            <font color = "green">-3-</font>  
26059                      fsm_ns[CS_WAIT0] = 1'b1;
           <font color = "green">                ==></font>
26060                      fsm_en = 1'b1;
26061                  end
26062                  else if (ls_req_fence_grant) begin
                            <font color = "red">-4-</font>  
26063                      fsm_ns[CS_WAIT0] = 1'b1;
           <font color = "red">                ==></font>
26064                      fsm_en = 1'b1;
26065                  end
26066                  else if (ls_req_sfence_grant) begin
                            <font color = "red">-5-</font>  
26067                      fsm_ns[CS_WAIT0] = 1'b1;
           <font color = "red">                ==></font>
26068                      fsm_en = 1'b1;
26069                  end
26070                  else if (ls_req_amo_grant) begin
                            <font color = "red">-6-</font>  
26071                      fsm_ns[CS_WAIT0] = 1'b1;
           <font color = "red">                ==></font>
26072                      fsm_en = 1'b1;
26073                  end
26074                  else begin
26075                      fsm_ns[CS_NORM] = 1'b1;
           <font color = "green">                ==></font>
26076                      fsm_en = 1'b0;
26077                  end
26078              end
26079              fsm_cs[CS_WAIT0]: begin
26080                  if (func_fence | func_fencei | func_sfence | func_cctl) begin
                       <font color = "red">-7-</font>  
26081                      fsm_ns[CS_WAIT1] = 1'b1;
           <font color = "green">                ==></font>
26082                      fsm_en = lsq_empty & fsm_committed;
26083                  end
26084                  else begin
26085                      fsm_ns[CS_AMO0] = 1'b1;
           <font color = "red">                ==></font>
26086                      fsm_en = lsq_empty;
26087                  end
26088              end
26089              fsm_cs[CS_WAIT1]: begin
26090                  if (fsm_killed) begin
                       <font color = "red">-8-</font>  
26091                      fsm_ns[CS_NORM] = 1'b1;
           <font color = "red">                ==></font>
26092                      fsm_en = 1'b1;
26093                  end
26094                  else if (func_cctl) begin
                            <font color = "red">-9-</font>  
26095                      fsm_ns[CS_CCTL0] = 1'b1;
           <font color = "red">                ==></font>
26096                      fsm_en = ls_standby_ready_pre;
26097                  end
26098                  else begin
26099                      fsm_ns[CS_FENCE2] = 1'b1;
           <font color = "green">                ==></font>
26100                      fsm_en = ls_standby_ready_pre & ~(func_sfence & ~ifu_ipipe_standby_ready);
26101                  end
26102              end
26103              fsm_cs[CS_AMO0]: begin
26104                  fsm_ns[CS_AMO1] = 1'b1;
           <font color = "red">            ==></font>
26105                  fsm_en = 1'b1;
26106              end
26107              fsm_cs[CS_AMO1]: begin
26108                  if (fsm_killed) begin
                       <font color = "red">-10-</font>  
26109                      fsm_ns[CS_NORM] = 1'b1;
           <font color = "red">                ==></font>
26110                  end
26111                  else if (uop_resp_abort) begin
                            <font color = "red">-11-</font>  
26112                      fsm_ns[CS_ABORT] = 1'b1;
           <font color = "red">                ==></font>
26113                  end
26114                  else begin
26115                      fsm_ns[CS_AMO2] = 1'b1;
           <font color = "red">                ==></font>
26116                  end
26117                  fsm_en = fsm_killed | uop_resp_valid;
26118              end
26119              fsm_cs[CS_AMO2]: begin
26120                  fsm_ns[CS_AMO3] = 1'b1;
           <font color = "red">            ==></font>
26121                  fsm_en = 1'b1;
26122              end
26123              fsm_cs[CS_AMO3]: begin
26124                  if (uop_resp_exokay) begin
                       <font color = "red">-12-</font>  
26125                      fsm_ns[CS_NORM] = 1'b1;
           <font color = "red">                ==></font>
26126                  end
26127                  else begin
26128                      fsm_ns[CS_AMO0] = 1'b1;
           <font color = "red">                ==></font>
26129                  end
26130                  fsm_en = uop_resp_valid;
26131              end
26132              fsm_cs[CS_FENCE2]: begin
26133                  fsm_ns[CS_FENCE3] = 1'b1;
           <font color = "green">            ==></font>
26134                  fsm_en = fence_done;
26135              end
26136              fsm_cs[CS_FENCE3]: begin
26137                  fsm_ns[CS_NORM] = 1'b1;
           <font color = "green">            ==></font>
26138                  fsm_en = 1'b1;
26139              end
26140              fsm_cs[CS_CCTL0]: begin
26141                  if (fsm_cctl_l1d_ix | fsm_cctl_l1d_all) begin
                       <font color = "red">-13-</font>  
26142                      fsm_ns[CS_CCTL1] = 1'b1;
           <font color = "red">                ==></font>
26143                      fsm_en = 1'b1;
26144                  end
26145                  else if (fsm_cctl_l1d_va) begin
                            <font color = "red">-14-</font>  
26146                      fsm_ns[CS_VCCTL] = 1'b1;
           <font color = "red">                ==></font>
26147                      fsm_en = 1'b1;
26148                  end
26149                  else if (fsm_cctl_tlb_ix) begin
                            <font color = "red">-15-</font>  
26150                      fsm_ns[CS_TLBCCTL] = 1'b1;
           <font color = "red">                ==></font>
26151                      fsm_en = 1'b1;
26152                  end
26153                  else begin
26154                      fsm_ns[CS_ICCTL1] = 1'b1;
           <font color = "red">                ==></font>
26155                      fsm_en = 1'b1;
26156                  end
26157              end
26158              fsm_cs[CS_ICCTL1]: begin
26159                  fsm_ns[CS_CCTL_DONE] = 1'b1;
           <font color = "red">            ==></font>
26160                  fsm_en = ifu_cctl_ack;
26161              end
26162              fsm_cs[CS_CCTL1]: begin
26163                  fsm_ns[CS_CCTL2] = 1'b1;
           <font color = "red">            ==></font>
26164                  fsm_en = dcu_ix_ack;
26165              end
26166              fsm_cs[CS_VCCTL]: begin
26167                  fsm_ns[CS_CCTL2] = 1'b1;
           <font color = "red">            ==></font>
26168                  fsm_en = uop_resp_valid;
26169              end
26170              fsm_cs[CS_CCTL2]: begin
26171                  fsm_ns[CS_CCTL_DONE] = 1'b1;
           <font color = "red">            ==></font>
26172                  fsm_en = dcu_standby_ready;
26173              end
26174              fsm_cs[CS_CCTL_DONE]: begin
26175                  fsm_ns[CS_NORM] = 1'b1;
           <font color = "red">            ==></font>
26176                  fsm_en = 1'b1;
26177              end
26178              fsm_cs[CS_TLBCCTL]: begin
26179                  fsm_ns[CS_CCTL_DONE] = 1'b1;
           <font color = "red">            ==></font>
26180                  fsm_en = tlb_cctl_ack;
26181              end
26182              fsm_cs[CS_ABORT]: begin
26183                  fsm_ns[CS_NORM] = 1'b1;
           <font color = "red">            ==></font>
26184                  fsm_en = 1'b1;
26185              end
26186              default: begin
26187                  fsm_ns = {STATES{1'b0}};
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>-4-</th><th nowrap width=80>-5-</th><th nowrap width=80>-6-</th><th nowrap width=80>-7-</th><th nowrap width=80>-8-</th><th nowrap width=80>-9-</th><th nowrap width=80>-10-</th><th nowrap width=80>-11-</th><th nowrap width=80>-12-</th><th nowrap width=80>-13-</th><th nowrap width=80>-14-</th><th nowrap width=80>-15-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>fsm_cs[CS_NORM] </td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CS_NORM] </td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_NORM] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_NORM] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_NORM] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CS_NORM] </td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CS_WAIT0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_WAIT0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_WAIT1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_WAIT1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CS_WAIT1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_AMO0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_AMO1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_AMO1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_AMO1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_AMO2] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_AMO3] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_AMO3] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CS_FENCE2] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>fsm_cs[CS_FENCE3] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_CCTL0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_CCTL0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_CCTL0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_CCTL0] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_ICCTL1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_CCTL1] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_VCCTL] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_CCTL2] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_CCTL_DONE] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_TLBCCTL] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>fsm_cs[CS_ABORT] </td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26194          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26195              fence_wait_ifu <= 1'b0;
           <font color = "green">        ==></font>
26196          end
26197          else if (fence_wait_ifu_en) begin
                    <font color = "green">-2-</font>               
26198              fence_wait_ifu <= fence_wait_ifu_nx;
           <font color = "green">        ==></font>
26199          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26203          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26204              fence_wait_dcu <= 1'b0;
           <font color = "green">        ==></font>
26205          end
26206          else if (fence_wait_dcu_en) begin
                    <font color = "green">-2-</font>  
26207              fence_wait_dcu <= fence_wait_dcu_nx;
           <font color = "green">        ==></font>
26208          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26212          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
26213              fence_wait_mmu <= 1'b0;
           <font color = "green">        ==></font>
26214          end
26215          else if (fence_wait_mmu_en) begin
                    <font color = "green">-2-</font>  
26216              fence_wait_mmu <= fence_wait_mmu_nx;
           <font color = "green">        ==></font>
26217          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
26263          if (cctl_ack) begin
               <font color = "red">-1-</font>  
26264              lsu_cctl_rdata <= lsu_cctl_rdata_nx;
           <font color = "red">        ==></font>
26265              lsu_cctl_raddr <= lsu_cctl_raddr_nx;
26266          end
               MISSING_ELSE
           <font color = "green">    ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_173229">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_lsuop">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#FSM">FSM</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
