

================================================================
== Vitis HLS Report for 'unpack_Pipeline_unpack_loop'
================================================================
* Date:           Sat Jan 10 15:28:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- unpack_loop  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      27|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      81|    -|
|Register         |        -|    -|      14|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      14|     108|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_4_fu_108_p2                     |         +|   0|  0|  11|          11|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   1|           1|           1|
    |icmp_ln84_fu_102_p2               |      icmp|   0|  0|  12|          11|          12|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  27|          25|          17|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3         |   9|          2|   11|         22|
    |ch0_in_blk_n                 |   9|          2|    1|          2|
    |ch1_in_blk_n                 |   9|          2|    1|          2|
    |ch2_in_blk_n                 |   9|          2|    1|          2|
    |ch3_in_blk_n                 |   9|          2|    1|          2|
    |i_fu_56                      |   9|          2|   11|         22|
    |stream_compute_to_fft_blk_n  |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  81|         18|   29|         58|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_56                  |  11|   0|   11|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  unpack_Pipeline_unpack_loop|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  unpack_Pipeline_unpack_loop|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  unpack_Pipeline_unpack_loop|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  unpack_Pipeline_unpack_loop|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  unpack_Pipeline_unpack_loop|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  unpack_Pipeline_unpack_loop|  return value|
|stream_compute_to_fft_dout            |   in|  128|     ap_fifo|        stream_compute_to_fft|       pointer|
|stream_compute_to_fft_num_data_valid  |   in|    5|     ap_fifo|        stream_compute_to_fft|       pointer|
|stream_compute_to_fft_fifo_cap        |   in|    5|     ap_fifo|        stream_compute_to_fft|       pointer|
|stream_compute_to_fft_empty_n         |   in|    1|     ap_fifo|        stream_compute_to_fft|       pointer|
|stream_compute_to_fft_read            |  out|    1|     ap_fifo|        stream_compute_to_fft|       pointer|
|ch0_in_din                            |  out|   32|     ap_fifo|                       ch0_in|       pointer|
|ch0_in_num_data_valid                 |   in|   11|     ap_fifo|                       ch0_in|       pointer|
|ch0_in_fifo_cap                       |   in|   11|     ap_fifo|                       ch0_in|       pointer|
|ch0_in_full_n                         |   in|    1|     ap_fifo|                       ch0_in|       pointer|
|ch0_in_write                          |  out|    1|     ap_fifo|                       ch0_in|       pointer|
|ch1_in_din                            |  out|   32|     ap_fifo|                       ch1_in|       pointer|
|ch1_in_num_data_valid                 |   in|   11|     ap_fifo|                       ch1_in|       pointer|
|ch1_in_fifo_cap                       |   in|   11|     ap_fifo|                       ch1_in|       pointer|
|ch1_in_full_n                         |   in|    1|     ap_fifo|                       ch1_in|       pointer|
|ch1_in_write                          |  out|    1|     ap_fifo|                       ch1_in|       pointer|
|ch2_in_din                            |  out|   32|     ap_fifo|                       ch2_in|       pointer|
|ch2_in_num_data_valid                 |   in|   11|     ap_fifo|                       ch2_in|       pointer|
|ch2_in_fifo_cap                       |   in|   11|     ap_fifo|                       ch2_in|       pointer|
|ch2_in_full_n                         |   in|    1|     ap_fifo|                       ch2_in|       pointer|
|ch2_in_write                          |  out|    1|     ap_fifo|                       ch2_in|       pointer|
|ch3_in_din                            |  out|   32|     ap_fifo|                       ch3_in|       pointer|
|ch3_in_num_data_valid                 |   in|   11|     ap_fifo|                       ch3_in|       pointer|
|ch3_in_fifo_cap                       |   in|   11|     ap_fifo|                       ch3_in|       pointer|
|ch3_in_full_n                         |   in|    1|     ap_fifo|                       ch3_in|       pointer|
|ch3_in_write                          |  out|    1|     ap_fifo|                       ch3_in|       pointer|
+--------------------------------------+-----+-----+------------+-----------------------------+--------------+

