{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,11,23]],"date-time":"2019-11-23T13:11:28Z","timestamp":1574514688954},"publisher-location":"New York, New York, USA","reference-count":0,"publisher":"ACM Press","isbn-type":[{"value":"9781450320320","type":"print"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1145\/2483028.2483086","type":"proceedings-article","created":{"date-parts":[[2013,5,7]],"date-time":"2013-05-07T20:51:54Z","timestamp":1367959914000},"source":"Crossref","is-referenced-by-count":0,"title":["Scaling RTL property checking using feasible path analysisand decomposition"],"prefix":"10.1145","author":[{"given":"Lingyi","family":"Liu","sequence":"first","affiliation":[]},{"given":"Shobha","family":"Vasudevan","sequence":"additional","affiliation":[]}],"member":"320","event":{"name":"the 23rd ACM international conference","location":"Paris, France","sponsor":["IEEE CASS","SIGDA, ACM Special Interest Group on Design Automation","IEEE CEDA"],"acronym":"GLSVLSI '13","number":"23","start":{"date-parts":[[2013,5,2]]},"end":{"date-parts":[[2013,5,3]]}},"container-title":["Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI - GLSVLSI '13"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=2483086&amp;ftid=1369684&amp;dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,12,7]],"date-time":"2016-12-07T00:25:09Z","timestamp":1481070309000},"score":1.0,"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9781450320320"],"references-count":0,"URL":"http:\/\/dx.doi.org\/10.1145\/2483028.2483086","relation":{}}}