// Seed: 203776446
module module_0 (
    output uwire id_0
    , id_2
);
  supply0 id_3;
  id_4 :
  assert property (@(posedge 'd0) 1 ? id_2 : ~id_2)
  else $display(~id_3);
  module_2(
      id_3
  );
endmodule
module module_1 (
    inout  logic   id_0,
    output supply1 id_1
);
  wire id_3;
  wire id_4, id_5;
  always @(id_0) begin
    id_0 <= id_0;
  end
  module_0(
      id_1
  );
endmodule
module module_2 (
    id_1
);
  input wire id_1;
  assign id_2 = id_1;
  wire id_3;
endmodule
